
WINC1500_MQTT_CHAT_EXAMPLE_MQTT_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000094a0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000e4  20000000  000094a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000003cc  200000e4  00009584  000200e4  2**2
                  ALLOC
  3 .stack        00002000  200004b0  00009950  000200e4  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY
  5 .comment      000000ca  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00058819  00000000  00000000  000201d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007f94  00000000  00000000  000789ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000126bf  00000000  00000000  00080983  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000df0  00000000  00000000  00093042  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001390  00000000  00000000  00093e32  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00023949  00000000  00000000  000951c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001bd9d  00000000  00000000  000b8b0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00099717  00000000  00000000  000d48a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002fb4  00000000  00000000  0016dfc0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b0 24 00 20 51 52 00 00 4d 52 00 00 4d 52 00 00     .$. QR..MR..MR..
	...
      2c:	4d 52 00 00 00 00 00 00 00 00 00 00 4d 52 00 00     MR..........MR..
      3c:	51 01 00 00 4d 52 00 00 4d 52 00 00 4d 52 00 00     Q...MR..MR..MR..
      4c:	4d 52 00 00 5d 34 00 00 4d 52 00 00 4d 52 00 00     MR..]4..MR..MR..
      5c:	4d 52 00 00 4d 52 00 00 c9 39 00 00 d9 39 00 00     MR..MR...9...9..
      6c:	e9 39 00 00 f9 39 00 00 09 3a 00 00 19 3a 00 00     .9...9...:...:..
      7c:	1d 52 00 00 2d 52 00 00 3d 52 00 00 4d 52 00 00     .R..-R..=R..MR..
      8c:	4d 52 00 00 4d 52 00 00 4d 52 00 00 4d 52 00 00     MR..MR..MR..MR..
      9c:	4d 52 00 00 4d 52 00 00 4d 52 00 00 4d 52 00 00     MR..MR..MR..MR..
      ac:	4d 52 00 00 00 00 00 00                             MR......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000e4 	.word	0x200000e4
      d4:	00000000 	.word	0x00000000
      d8:	000094a0 	.word	0x000094a0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000e8 	.word	0x200000e8
     108:	000094a0 	.word	0x000094a0
     10c:	000094a0 	.word	0x000094a0
     110:	00000000 	.word	0x00000000

00000114 <tick_counter_check_timer>:

bool	tick_counter_check_timer()
{
	bool ret = false;
	
	if( system_tick_count > messages_send_interval)
     114:	4b03      	ldr	r3, [pc, #12]	; (124 <tick_counter_check_timer+0x10>)
     116:	681b      	ldr	r3, [r3, #0]
     118:	4a03      	ldr	r2, [pc, #12]	; (128 <tick_counter_check_timer+0x14>)
     11a:	6810      	ldr	r0, [r2, #0]
		ret = true;
		
	return ret;
     11c:	4298      	cmp	r0, r3
     11e:	4180      	sbcs	r0, r0
     120:	4240      	negs	r0, r0
}
     122:	4770      	bx	lr
     124:	20000104 	.word	0x20000104
     128:	20000100 	.word	0x20000100

0000012c <tick_counter_reset_timer>:

void	tick_counter_reset_timer(int interval)
{
     12c:	b510      	push	{r4, lr}
	messages_send_interval = system_tick_count + interval;
     12e:	4b04      	ldr	r3, [pc, #16]	; (140 <tick_counter_reset_timer+0x14>)
     130:	681b      	ldr	r3, [r3, #0]
     132:	1818      	adds	r0, r3, r0
     134:	4b03      	ldr	r3, [pc, #12]	; (144 <tick_counter_reset_timer+0x18>)
     136:	6018      	str	r0, [r3, #0]
	printf("Timer reset\r\n");
     138:	4803      	ldr	r0, [pc, #12]	; (148 <tick_counter_reset_timer+0x1c>)
     13a:	4b04      	ldr	r3, [pc, #16]	; (14c <tick_counter_reset_timer+0x20>)
     13c:	4798      	blx	r3
}
     13e:	bd10      	pop	{r4, pc}
     140:	20000104 	.word	0x20000104
     144:	20000100 	.word	0x20000100
     148:	00008270 	.word	0x00008270
     14c:	00006ff1 	.word	0x00006ff1

00000150 <SysTick_Handler>:
/** 
 * \Brief System Callback, run during SysTick interrupt.
*/
void SysTick_Handler(void)
{
	system_tick_count++;
     150:	4a02      	ldr	r2, [pc, #8]	; (15c <SysTick_Handler+0xc>)
     152:	6813      	ldr	r3, [r2, #0]
     154:	3301      	adds	r3, #1
     156:	6013      	str	r3, [r2, #0]
}
     158:	4770      	bx	lr
     15a:	46c0      	nop			; (mov r8, r8)
     15c:	20000104 	.word	0x20000104

00000160 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     160:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     162:	2000      	movs	r0, #0
     164:	4b08      	ldr	r3, [pc, #32]	; (188 <delay_init+0x28>)
     166:	4798      	blx	r3
     168:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     16a:	4c08      	ldr	r4, [pc, #32]	; (18c <delay_init+0x2c>)
     16c:	21fa      	movs	r1, #250	; 0xfa
     16e:	0089      	lsls	r1, r1, #2
     170:	47a0      	blx	r4
     172:	4b07      	ldr	r3, [pc, #28]	; (190 <delay_init+0x30>)
     174:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     176:	4907      	ldr	r1, [pc, #28]	; (194 <delay_init+0x34>)
     178:	0028      	movs	r0, r5
     17a:	47a0      	blx	r4
     17c:	4b06      	ldr	r3, [pc, #24]	; (198 <delay_init+0x38>)
     17e:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     180:	2205      	movs	r2, #5
     182:	4b06      	ldr	r3, [pc, #24]	; (19c <delay_init+0x3c>)
     184:	601a      	str	r2, [r3, #0]
}
     186:	bd70      	pop	{r4, r5, r6, pc}
     188:	0000497d 	.word	0x0000497d
     18c:	000069a1 	.word	0x000069a1
     190:	20000000 	.word	0x20000000
     194:	000f4240 	.word	0x000f4240
     198:	20000004 	.word	0x20000004
     19c:	e000e010 	.word	0xe000e010

000001a0 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     1a0:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     1a2:	4b08      	ldr	r3, [pc, #32]	; (1c4 <delay_cycles_ms+0x24>)
     1a4:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     1a6:	4a08      	ldr	r2, [pc, #32]	; (1c8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     1a8:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     1aa:	2180      	movs	r1, #128	; 0x80
     1ac:	0249      	lsls	r1, r1, #9
	while (n--) {
     1ae:	3801      	subs	r0, #1
     1b0:	d307      	bcc.n	1c2 <delay_cycles_ms+0x22>
	if (n > 0) {
     1b2:	2c00      	cmp	r4, #0
     1b4:	d0fb      	beq.n	1ae <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     1b6:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     1b8:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     1ba:	6813      	ldr	r3, [r2, #0]
     1bc:	420b      	tst	r3, r1
     1be:	d0fc      	beq.n	1ba <delay_cycles_ms+0x1a>
     1c0:	e7f5      	b.n	1ae <delay_cycles_ms+0xe>
	}
}
     1c2:	bd30      	pop	{r4, r5, pc}
     1c4:	20000000 	.word	0x20000000
     1c8:	e000e010 	.word	0xe000e010

000001cc <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
     1cc:	b510      	push	{r4, lr}
	if (gpfIsr) {
     1ce:	4b03      	ldr	r3, [pc, #12]	; (1dc <chip_isr+0x10>)
     1d0:	681b      	ldr	r3, [r3, #0]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d000      	beq.n	1d8 <chip_isr+0xc>
		gpfIsr();
     1d6:	4798      	blx	r3
	}
}
     1d8:	bd10      	pop	{r4, pc}
     1da:	46c0      	nop			; (mov r8, r8)
     1dc:	20000108 	.word	0x20000108

000001e0 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
     1e0:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
     1e2:	1e44      	subs	r4, r0, #1
     1e4:	2800      	cmp	r0, #0
     1e6:	d004      	beq.n	1f2 <nm_bsp_sleep+0x12>
		delay_ms(1);
     1e8:	4d02      	ldr	r5, [pc, #8]	; (1f4 <nm_bsp_sleep+0x14>)
     1ea:	2001      	movs	r0, #1
     1ec:	47a8      	blx	r5
	while (u32TimeMsec--) {
     1ee:	3c01      	subs	r4, #1
     1f0:	d2fb      	bcs.n	1ea <nm_bsp_sleep+0xa>
	}
}
     1f2:	bd70      	pop	{r4, r5, r6, pc}
     1f4:	000001a1 	.word	0x000001a1

000001f8 <nm_bsp_reset>:
{
     1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     1fa:	4c07      	ldr	r4, [pc, #28]	; (218 <nm_bsp_reset+0x20>)
     1fc:	2720      	movs	r7, #32
     1fe:	6167      	str	r7, [r4, #20]
     200:	2640      	movs	r6, #64	; 0x40
     202:	6166      	str	r6, [r4, #20]
	nm_bsp_sleep(100);
     204:	2064      	movs	r0, #100	; 0x64
     206:	4d05      	ldr	r5, [pc, #20]	; (21c <nm_bsp_reset+0x24>)
     208:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
     20a:	61a7      	str	r7, [r4, #24]
	nm_bsp_sleep(100);
     20c:	2064      	movs	r0, #100	; 0x64
     20e:	47a8      	blx	r5
     210:	61a6      	str	r6, [r4, #24]
	nm_bsp_sleep(100);
     212:	2064      	movs	r0, #100	; 0x64
     214:	47a8      	blx	r5
}
     216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     218:	41004480 	.word	0x41004480
     21c:	000001e1 	.word	0x000001e1

00000220 <nm_bsp_init>:
{
     220:	b570      	push	{r4, r5, r6, lr}
     222:	b082      	sub	sp, #8
	gpfIsr = NULL;
     224:	2300      	movs	r3, #0
     226:	4a15      	ldr	r2, [pc, #84]	; (27c <nm_bsp_init+0x5c>)
     228:	6013      	str	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     22a:	ac01      	add	r4, sp, #4
     22c:	2501      	movs	r5, #1
     22e:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     230:	70a3      	strb	r3, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     232:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
     234:	0021      	movs	r1, r4
     236:	2026      	movs	r0, #38	; 0x26
     238:	4e11      	ldr	r6, [pc, #68]	; (280 <nm_bsp_init+0x60>)
     23a:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
     23c:	0021      	movs	r1, r4
     23e:	2025      	movs	r0, #37	; 0x25
     240:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
     242:	0021      	movs	r1, r4
     244:	2027      	movs	r0, #39	; 0x27
     246:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
     248:	4b0e      	ldr	r3, [pc, #56]	; (284 <nm_bsp_init+0x64>)
     24a:	2220      	movs	r2, #32
     24c:	615a      	str	r2, [r3, #20]
     24e:	3220      	adds	r2, #32
     250:	615a      	str	r2, [r3, #20]
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
     252:	4b0d      	ldr	r3, [pc, #52]	; (288 <nm_bsp_init+0x68>)
     254:	681b      	ldr	r3, [r3, #0]
     256:	421d      	tst	r5, r3
     258:	d003      	beq.n	262 <nm_bsp_init+0x42>
     25a:	4b0b      	ldr	r3, [pc, #44]	; (288 <nm_bsp_init+0x68>)
     25c:	681b      	ldr	r3, [r3, #0]
     25e:	079b      	lsls	r3, r3, #30
     260:	d401      	bmi.n	266 <nm_bsp_init+0x46>
	    delay_init();
     262:	4b0a      	ldr	r3, [pc, #40]	; (28c <nm_bsp_init+0x6c>)
     264:	4798      	blx	r3
	nm_bsp_reset();
     266:	4b0a      	ldr	r3, [pc, #40]	; (290 <nm_bsp_init+0x70>)
     268:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     26a:	2201      	movs	r2, #1
     26c:	4b09      	ldr	r3, [pc, #36]	; (294 <nm_bsp_init+0x74>)
     26e:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     270:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     274:	b662      	cpsie	i
}
     276:	2000      	movs	r0, #0
     278:	b002      	add	sp, #8
     27a:	bd70      	pop	{r4, r5, r6, pc}
     27c:	20000108 	.word	0x20000108
     280:	000035c1 	.word	0x000035c1
     284:	41004480 	.word	0x41004480
     288:	e000e010 	.word	0xe000e010
     28c:	00000161 	.word	0x00000161
     290:	000001f9 	.word	0x000001f9
     294:	2000000a 	.word	0x2000000a

00000298 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
     298:	b510      	push	{r4, lr}
     29a:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
     29c:	4b0e      	ldr	r3, [pc, #56]	; (2d8 <nm_bsp_register_isr+0x40>)
     29e:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
     2a0:	ac01      	add	r4, sp, #4
     2a2:	0020      	movs	r0, r4
     2a4:	4b0d      	ldr	r3, [pc, #52]	; (2dc <nm_bsp_register_isr+0x44>)
     2a6:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
     2a8:	2324      	movs	r3, #36	; 0x24
     2aa:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
     2ac:	2300      	movs	r3, #0
     2ae:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     2b0:	3301      	adds	r3, #1
     2b2:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
     2b4:	3301      	adds	r3, #1
     2b6:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
     2b8:	0021      	movs	r1, r4
     2ba:	2004      	movs	r0, #4
     2bc:	4b08      	ldr	r3, [pc, #32]	; (2e0 <nm_bsp_register_isr+0x48>)
     2be:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
     2c0:	2200      	movs	r2, #0
     2c2:	2104      	movs	r1, #4
     2c4:	4807      	ldr	r0, [pc, #28]	; (2e4 <nm_bsp_register_isr+0x4c>)
     2c6:	4b08      	ldr	r3, [pc, #32]	; (2e8 <nm_bsp_register_isr+0x50>)
     2c8:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2ca:	2100      	movs	r1, #0
     2cc:	2004      	movs	r0, #4
     2ce:	4b07      	ldr	r3, [pc, #28]	; (2ec <nm_bsp_register_isr+0x54>)
     2d0:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
     2d2:	b004      	add	sp, #16
     2d4:	bd10      	pop	{r4, pc}
     2d6:	46c0      	nop			; (mov r8, r8)
     2d8:	20000108 	.word	0x20000108
     2dc:	00003535 	.word	0x00003535
     2e0:	00003549 	.word	0x00003549
     2e4:	000001cd 	.word	0x000001cd
     2e8:	000033f1 	.word	0x000033f1
     2ec:	0000341d 	.word	0x0000341d

000002f0 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
     2f0:	b510      	push	{r4, lr}
	if (u8Enable) {
     2f2:	2800      	cmp	r0, #0
     2f4:	d104      	bne.n	300 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
     2f6:	2100      	movs	r1, #0
     2f8:	2004      	movs	r0, #4
     2fa:	4b04      	ldr	r3, [pc, #16]	; (30c <nm_bsp_interrupt_ctrl+0x1c>)
     2fc:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
     2fe:	bd10      	pop	{r4, pc}
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     300:	2100      	movs	r1, #0
     302:	2004      	movs	r0, #4
     304:	4b02      	ldr	r3, [pc, #8]	; (310 <nm_bsp_interrupt_ctrl+0x20>)
     306:	4798      	blx	r3
     308:	e7f9      	b.n	2fe <nm_bsp_interrupt_ctrl+0xe>
     30a:	46c0      	nop			; (mov r8, r8)
     30c:	0000343d 	.word	0x0000343d
     310:	0000341d 	.word	0x0000341d

00000314 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
     314:	b530      	push	{r4, r5, lr}
     316:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     318:	4c30      	ldr	r4, [pc, #192]	; (3dc <nm_bus_init+0xc8>)
     31a:	2305      	movs	r3, #5
     31c:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     31e:	2300      	movs	r3, #0
     320:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     322:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     324:	a901      	add	r1, sp, #4
     326:	2201      	movs	r2, #1
     328:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     32a:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     32c:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     32e:	2005      	movs	r0, #5
     330:	4b2b      	ldr	r3, [pc, #172]	; (3e0 <nm_bus_init+0xcc>)
     332:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     334:	7822      	ldrb	r2, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     336:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     338:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     33a:	2900      	cmp	r1, #0
     33c:	d104      	bne.n	348 <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
     33e:	0953      	lsrs	r3, r2, #5
     340:	01db      	lsls	r3, r3, #7
     342:	4928      	ldr	r1, [pc, #160]	; (3e4 <nm_bus_init+0xd0>)
     344:	468c      	mov	ip, r1
     346:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     348:	211f      	movs	r1, #31
     34a:	4011      	ands	r1, r2
     34c:	2201      	movs	r2, #1
     34e:	0010      	movs	r0, r2
     350:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
     352:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
     354:	ac02      	add	r4, sp, #8
     356:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     358:	2300      	movs	r3, #0
     35a:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     35c:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     35e:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     360:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     362:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
     364:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
     366:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     368:	3223      	adds	r2, #35	; 0x23
     36a:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     36c:	3a18      	subs	r2, #24
     36e:	2100      	movs	r1, #0
     370:	a808      	add	r0, sp, #32
     372:	4b1d      	ldr	r3, [pc, #116]	; (3e8 <nm_bus_init+0xd4>)
     374:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
     376:	2380      	movs	r3, #128	; 0x80
     378:	025b      	lsls	r3, r3, #9
     37a:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
     37c:	4b1b      	ldr	r3, [pc, #108]	; (3ec <nm_bus_init+0xd8>)
     37e:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
     380:	2301      	movs	r3, #1
     382:	425b      	negs	r3, r3
     384:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
     386:	4b1a      	ldr	r3, [pc, #104]	; (3f0 <nm_bus_init+0xdc>)
     388:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
     38a:	4b1a      	ldr	r3, [pc, #104]	; (3f4 <nm_bus_init+0xe0>)
     38c:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;
	
	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
     38e:	4b1a      	ldr	r3, [pc, #104]	; (3f8 <nm_bus_init+0xe4>)
     390:	61a3      	str	r3, [r4, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
     392:	0022      	movs	r2, r4
     394:	4919      	ldr	r1, [pc, #100]	; (3fc <nm_bus_init+0xe8>)
     396:	481a      	ldr	r0, [pc, #104]	; (400 <nm_bus_init+0xec>)
     398:	4b1a      	ldr	r3, [pc, #104]	; (404 <nm_bus_init+0xf0>)
     39a:	4798      	blx	r3
     39c:	2800      	cmp	r0, #0
     39e:	d11a      	bne.n	3d6 <nm_bus_init+0xc2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     3a0:	4d17      	ldr	r5, [pc, #92]	; (400 <nm_bus_init+0xec>)
     3a2:	682c      	ldr	r4, [r5, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     3a4:	0020      	movs	r0, r4
     3a6:	4b18      	ldr	r3, [pc, #96]	; (408 <nm_bus_init+0xf4>)
     3a8:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3aa:	231f      	movs	r3, #31
     3ac:	4018      	ands	r0, r3
     3ae:	3b1e      	subs	r3, #30
     3b0:	4083      	lsls	r3, r0
     3b2:	4a16      	ldr	r2, [pc, #88]	; (40c <nm_bus_init+0xf8>)
     3b4:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     3b6:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
     3b8:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
     3ba:	2b00      	cmp	r3, #0
     3bc:	d1fc      	bne.n	3b8 <nm_bus_init+0xa4>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     3be:	6823      	ldr	r3, [r4, #0]
     3c0:	2202      	movs	r2, #2
     3c2:	4313      	orrs	r3, r2
     3c4:	6023      	str	r3, [r4, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master);

	nm_bsp_reset();
     3c6:	4b12      	ldr	r3, [pc, #72]	; (410 <nm_bus_init+0xfc>)
     3c8:	4798      	blx	r3
	nm_bsp_sleep(1);
     3ca:	2001      	movs	r0, #1
     3cc:	4b11      	ldr	r3, [pc, #68]	; (414 <nm_bus_init+0x100>)
     3ce:	4798      	blx	r3
#endif
	return result;
     3d0:	2000      	movs	r0, #0
}
     3d2:	b011      	add	sp, #68	; 0x44
     3d4:	bd30      	pop	{r4, r5, pc}
		return M2M_ERR_BUS_FAIL;
     3d6:	2006      	movs	r0, #6
     3d8:	4240      	negs	r0, r0
     3da:	e7fa      	b.n	3d2 <nm_bus_init+0xbe>
     3dc:	200002b4 	.word	0x200002b4
     3e0:	000035c1 	.word	0x000035c1
     3e4:	41004400 	.word	0x41004400
     3e8:	00006d73 	.word	0x00006d73
     3ec:	00040003 	.word	0x00040003
     3f0:	00060003 	.word	0x00060003
     3f4:	00070003 	.word	0x00070003
     3f8:	00b71b00 	.word	0x00b71b00
     3fc:	42000800 	.word	0x42000800
     400:	200002b8 	.word	0x200002b8
     404:	00003a29 	.word	0x00003a29
     408:	00003999 	.word	0x00003999
     40c:	e000e100 	.word	0xe000e100
     410:	000001f9 	.word	0x000001f9
     414:	000001e1 	.word	0x000001e1

00000418 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
     418:	b5f0      	push	{r4, r5, r6, r7, lr}
     41a:	46de      	mov	lr, fp
     41c:	4657      	mov	r7, sl
     41e:	464e      	mov	r6, r9
     420:	4645      	mov	r5, r8
     422:	b5e0      	push	{r5, r6, r7, lr}
     424:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
     426:	2803      	cmp	r0, #3
     428:	d000      	beq.n	42c <nm_bus_ioctl+0x14>
     42a:	e075      	b.n	518 <nm_bus_ioctl+0x100>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
     42c:	680e      	ldr	r6, [r1, #0]
     42e:	684d      	ldr	r5, [r1, #4]
     430:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
     432:	2200      	movs	r2, #0
     434:	466b      	mov	r3, sp
     436:	71da      	strb	r2, [r3, #7]
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     438:	2d00      	cmp	r5, #0
     43a:	d027      	beq.n	48c <nm_bus_ioctl+0x74>
     43c:	2c00      	cmp	r4, #0
     43e:	d065      	beq.n	50c <nm_bus_ioctl+0xf4>
	if (pu8Mosi == NULL) {
     440:	2e00      	cmp	r6, #0
     442:	d100      	bne.n	446 <nm_bus_ioctl+0x2e>
     444:	e077      	b.n	536 <nm_bus_ioctl+0x11e>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     446:	2300      	movs	r3, #0
     448:	4698      	mov	r8, r3
     44a:	2300      	movs	r3, #0
     44c:	469b      	mov	fp, r3
	spi_select_slave(&master, &slave_inst, true);
     44e:	2201      	movs	r2, #1
     450:	493b      	ldr	r1, [pc, #236]	; (540 <nm_bus_ioctl+0x128>)
     452:	483c      	ldr	r0, [pc, #240]	; (544 <nm_bus_ioctl+0x12c>)
     454:	4b3c      	ldr	r3, [pc, #240]	; (548 <nm_bus_ioctl+0x130>)
     456:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     458:	4b3a      	ldr	r3, [pc, #232]	; (544 <nm_bus_ioctl+0x12c>)
     45a:	469a      	mov	sl, r3
		while (!spi_is_ready_to_write(&master))
     45c:	2701      	movs	r7, #1
		while (!spi_is_ready_to_read(&master))
     45e:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     460:	4699      	mov	r9, r3
			pu8Miso++;
     462:	4659      	mov	r1, fp
     464:	424b      	negs	r3, r1
     466:	4159      	adcs	r1, r3
     468:	468b      	mov	fp, r1
		txd_data = *pu8Mosi;
     46a:	7830      	ldrb	r0, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     46c:	4653      	mov	r3, sl
     46e:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     470:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_write(&master))
     472:	4239      	tst	r1, r7
     474:	d0fc      	beq.n	470 <nm_bus_ioctl+0x58>
     476:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
     478:	4239      	tst	r1, r7
     47a:	d0fc      	beq.n	476 <nm_bus_ioctl+0x5e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     47c:	6298      	str	r0, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     47e:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_read(&master))
     480:	4211      	tst	r1, r2
     482:	d0fc      	beq.n	47e <nm_bus_ioctl+0x66>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     484:	4649      	mov	r1, r9
     486:	7989      	ldrb	r1, [r1, #6]
     488:	468c      	mov	ip, r1
     48a:	e011      	b.n	4b0 <nm_bus_ioctl+0x98>
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     48c:	2e00      	cmp	r6, #0
     48e:	d03a      	beq.n	506 <nm_bus_ioctl+0xee>
     490:	2c00      	cmp	r4, #0
     492:	d03e      	beq.n	512 <nm_bus_ioctl+0xfa>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     494:	2300      	movs	r3, #0
     496:	4698      	mov	r8, r3
		u8SkipMiso = 1;
     498:	3301      	adds	r3, #1
     49a:	469b      	mov	fp, r3
		pu8Miso = &u8Dummy;
     49c:	466b      	mov	r3, sp
     49e:	1ddd      	adds	r5, r3, #7
     4a0:	e7d5      	b.n	44e <nm_bus_ioctl+0x36>
     4a2:	4660      	mov	r0, ip
     4a4:	2801      	cmp	r0, #1
     4a6:	d00d      	beq.n	4c4 <nm_bus_ioctl+0xac>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     4a8:	6a98      	ldr	r0, [r3, #40]	; 0x28
     4aa:	b2c0      	uxtb	r0, r0
		while (spi_read(&master, &rxd_data) != STATUS_OK)
     4ac:	2900      	cmp	r1, #0
     4ae:	d00d      	beq.n	4cc <nm_bus_ioctl+0xb4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     4b0:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     4b2:	4211      	tst	r1, r2
     4b4:	d0fc      	beq.n	4b0 <nm_bus_ioctl+0x98>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     4b6:	8b58      	ldrh	r0, [r3, #26]
	enum status_code retval = STATUS_OK;
     4b8:	2100      	movs	r1, #0
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     4ba:	4210      	tst	r0, r2
     4bc:	d0f1      	beq.n	4a2 <nm_bus_ioctl+0x8a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     4be:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
     4c0:	311e      	adds	r1, #30
     4c2:	e7ee      	b.n	4a2 <nm_bus_ioctl+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     4c4:	6a98      	ldr	r0, [r3, #40]	; 0x28
     4c6:	05c0      	lsls	r0, r0, #23
     4c8:	0dc0      	lsrs	r0, r0, #23
     4ca:	e7ef      	b.n	4ac <nm_bus_ioctl+0x94>
		*pu8Miso = rxd_data;
     4cc:	7028      	strb	r0, [r5, #0]
		u16Sz--;
     4ce:	3c01      	subs	r4, #1
     4d0:	b2a4      	uxth	r4, r4
			pu8Miso++;
     4d2:	445d      	add	r5, fp
			pu8Mosi++;
     4d4:	4643      	mov	r3, r8
     4d6:	4259      	negs	r1, r3
     4d8:	414b      	adcs	r3, r1
     4da:	18f6      	adds	r6, r6, r3
	while (u16Sz) {
     4dc:	2c00      	cmp	r4, #0
     4de:	d1c4      	bne.n	46a <nm_bus_ioctl+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
     4e0:	4b18      	ldr	r3, [pc, #96]	; (544 <nm_bus_ioctl+0x12c>)
     4e2:	6819      	ldr	r1, [r3, #0]
	while (!spi_is_write_complete(&master))
     4e4:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     4e6:	7e0b      	ldrb	r3, [r1, #24]
     4e8:	4213      	tst	r3, r2
     4ea:	d0fc      	beq.n	4e6 <nm_bus_ioctl+0xce>
	spi_select_slave(&master, &slave_inst, false);
     4ec:	2200      	movs	r2, #0
     4ee:	4914      	ldr	r1, [pc, #80]	; (540 <nm_bus_ioctl+0x128>)
     4f0:	4814      	ldr	r0, [pc, #80]	; (544 <nm_bus_ioctl+0x12c>)
     4f2:	4b15      	ldr	r3, [pc, #84]	; (548 <nm_bus_ioctl+0x130>)
     4f4:	4798      	blx	r3
	return M2M_SUCCESS;
     4f6:	2000      	movs	r0, #0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
     4f8:	b003      	add	sp, #12
     4fa:	bc3c      	pop	{r2, r3, r4, r5}
     4fc:	4690      	mov	r8, r2
     4fe:	4699      	mov	r9, r3
     500:	46a2      	mov	sl, r4
     502:	46ab      	mov	fp, r5
     504:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return M2M_ERR_INVALID_ARG;
     506:	200f      	movs	r0, #15
     508:	4240      	negs	r0, r0
     50a:	e7f5      	b.n	4f8 <nm_bus_ioctl+0xe0>
     50c:	200f      	movs	r0, #15
     50e:	4240      	negs	r0, r0
     510:	e7f2      	b.n	4f8 <nm_bus_ioctl+0xe0>
     512:	200f      	movs	r0, #15
     514:	4240      	negs	r0, r0
		break;
     516:	e7ef      	b.n	4f8 <nm_bus_ioctl+0xe0>
			M2M_ERR("invalide ioclt cmd\n");
     518:	220e      	movs	r2, #14
     51a:	32ff      	adds	r2, #255	; 0xff
     51c:	490b      	ldr	r1, [pc, #44]	; (54c <nm_bus_ioctl+0x134>)
     51e:	480c      	ldr	r0, [pc, #48]	; (550 <nm_bus_ioctl+0x138>)
     520:	4b0c      	ldr	r3, [pc, #48]	; (554 <nm_bus_ioctl+0x13c>)
     522:	4798      	blx	r3
     524:	480c      	ldr	r0, [pc, #48]	; (558 <nm_bus_ioctl+0x140>)
     526:	4b0d      	ldr	r3, [pc, #52]	; (55c <nm_bus_ioctl+0x144>)
     528:	4798      	blx	r3
     52a:	200d      	movs	r0, #13
     52c:	4b0c      	ldr	r3, [pc, #48]	; (560 <nm_bus_ioctl+0x148>)
     52e:	4798      	blx	r3
			s8Ret = -1;
     530:	2001      	movs	r0, #1
     532:	4240      	negs	r0, r0
	return s8Ret;
     534:	e7e0      	b.n	4f8 <nm_bus_ioctl+0xe0>
		u8SkipMosi = 1;
     536:	2301      	movs	r3, #1
     538:	4698      	mov	r8, r3
		pu8Mosi = &u8Dummy;
     53a:	466b      	mov	r3, sp
     53c:	1dde      	adds	r6, r3, #7
     53e:	e784      	b.n	44a <nm_bus_ioctl+0x32>
     540:	200002b4 	.word	0x200002b4
     544:	200002b8 	.word	0x200002b8
     548:	00003c01 	.word	0x00003c01
     54c:	00008280 	.word	0x00008280
     550:	00008290 	.word	0x00008290
     554:	00006ed5 	.word	0x00006ed5
     558:	000082a4 	.word	0x000082a4
     55c:	00006ff1 	.word	0x00006ff1
     560:	00006f09 	.word	0x00006f09

00000564 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
     564:	b530      	push	{r4, r5, lr}
     566:	b083      	sub	sp, #12
	config->direction  = PORT_PIN_DIR_INPUT;
     568:	ab01      	add	r3, sp, #4
     56a:	2200      	movs	r2, #0
     56c:	701a      	strb	r2, [r3, #0]
	config->powersave  = false;
     56e:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
     570:	705a      	strb	r2, [r3, #1]
	SercomSpi *const spi_module = &(module->hw->SPI);
     572:	4d13      	ldr	r5, [pc, #76]	; (5c0 <nm_bus_deinit+0x5c>)
     574:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
     576:	0020      	movs	r0, r4
     578:	4b12      	ldr	r3, [pc, #72]	; (5c4 <nm_bus_deinit+0x60>)
     57a:	4798      	blx	r3
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     57c:	231f      	movs	r3, #31
     57e:	4018      	ands	r0, r3
     580:	3b1e      	subs	r3, #30
     582:	4083      	lsls	r3, r0
     584:	2280      	movs	r2, #128	; 0x80
     586:	4910      	ldr	r1, [pc, #64]	; (5c8 <nm_bus_deinit+0x64>)
     588:	508b      	str	r3, [r1, r2]
	SercomSpi *const spi_module = &(module->hw->SPI);
     58a:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
     58c:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
     58e:	2b00      	cmp	r3, #0
     590:	d1fc      	bne.n	58c <nm_bus_deinit+0x28>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
     592:	338f      	adds	r3, #143	; 0x8f
     594:	7523      	strb	r3, [r4, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
     596:	7623      	strb	r3, [r4, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     598:	6823      	ldr	r3, [r4, #0]
     59a:	2202      	movs	r2, #2
     59c:	4393      	bics	r3, r2
     59e:	6023      	str	r3, [r4, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
     5a0:	a901      	add	r1, sp, #4
     5a2:	2006      	movs	r0, #6
     5a4:	4c09      	ldr	r4, [pc, #36]	; (5cc <nm_bus_deinit+0x68>)
     5a6:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
     5a8:	a901      	add	r1, sp, #4
     5aa:	2004      	movs	r0, #4
     5ac:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
     5ae:	a901      	add	r1, sp, #4
     5b0:	2007      	movs	r0, #7
     5b2:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
     5b4:	a901      	add	r1, sp, #4
     5b6:	2005      	movs	r0, #5
     5b8:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
     5ba:	2000      	movs	r0, #0
     5bc:	b003      	add	sp, #12
     5be:	bd30      	pop	{r4, r5, pc}
     5c0:	200002b8 	.word	0x200002b8
     5c4:	00003999 	.word	0x00003999
     5c8:	e000e100 	.word	0xe000e100
     5cc:	000035c1 	.word	0x000035c1

000005d0 <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
     5d0:	2a00      	cmp	r2, #0
     5d2:	d006      	beq.n	5e2 <m2m_memcpy+0x12>
     5d4:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
     5d6:	780b      	ldrb	r3, [r1, #0]
     5d8:	7003      	strb	r3, [r0, #0]
		pDst++;
     5da:	3001      	adds	r0, #1
		pSrc++;
     5dc:	3101      	adds	r1, #1
	}while(--sz);
     5de:	4290      	cmp	r0, r2
     5e0:	d1f9      	bne.n	5d6 <m2m_memcpy+0x6>
}
     5e2:	4770      	bx	lr

000005e4 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
     5e4:	2a00      	cmp	r2, #0
     5e6:	d004      	beq.n	5f2 <m2m_memset+0xe>
     5e8:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
     5ea:	7001      	strb	r1, [r0, #0]
		pBuf++;
     5ec:	3001      	adds	r0, #1
	}while(--sz);
     5ee:	4290      	cmp	r0, r2
     5f0:	d1fb      	bne.n	5ea <m2m_memset+0x6>
}
     5f2:	4770      	bx	lr

000005f4 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
     5f4:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
     5f6:	7802      	ldrb	r2, [r0, #0]
     5f8:	2a00      	cmp	r2, #0
     5fa:	d007      	beq.n	60c <m2m_strlen+0x18>
     5fc:	2000      	movs	r0, #0
	{
		u16StrLen ++;
     5fe:	3001      	adds	r0, #1
     600:	b280      	uxth	r0, r0
		pcStr++;
     602:	3301      	adds	r3, #1
	while(*pcStr)
     604:	781a      	ldrb	r2, [r3, #0]
     606:	2a00      	cmp	r2, #0
     608:	d1f9      	bne.n	5fe <m2m_strlen+0xa>
	}
	return u16StrLen;
}
     60a:	4770      	bx	lr
	uint16	u16StrLen = 0;
     60c:	2000      	movs	r0, #0
     60e:	e7fc      	b.n	60a <m2m_strlen+0x16>

00000610 <isr>:

volatile tstrHifContext gstrHifCxt;

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
     610:	4a02      	ldr	r2, [pc, #8]	; (61c <isr+0xc>)
     612:	78d3      	ldrb	r3, [r2, #3]
     614:	3301      	adds	r3, #1
     616:	b2db      	uxtb	r3, r3
     618:	70d3      	strb	r3, [r2, #3]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
     61a:	4770      	bx	lr
     61c:	200002f4 	.word	0x200002f4

00000620 <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
     620:	4770      	bx	lr
	...

00000624 <hif_set_rx_done>:
{
     624:	b500      	push	{lr}
     626:	b083      	sub	sp, #12
	gstrHifCxt.u8HifRXDone = 0;
     628:	2200      	movs	r2, #0
     62a:	4b0a      	ldr	r3, [pc, #40]	; (654 <hif_set_rx_done+0x30>)
     62c:	709a      	strb	r2, [r3, #2]
	nm_bsp_interrupt_ctrl(1);
     62e:	2001      	movs	r0, #1
     630:	4b09      	ldr	r3, [pc, #36]	; (658 <hif_set_rx_done+0x34>)
     632:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     634:	a901      	add	r1, sp, #4
     636:	4809      	ldr	r0, [pc, #36]	; (65c <hif_set_rx_done+0x38>)
     638:	4b09      	ldr	r3, [pc, #36]	; (660 <hif_set_rx_done+0x3c>)
     63a:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     63c:	2800      	cmp	r0, #0
     63e:	d001      	beq.n	644 <hif_set_rx_done+0x20>
}
     640:	b003      	add	sp, #12
     642:	bd00      	pop	{pc}
	reg |= NBIT1;
     644:	2102      	movs	r1, #2
     646:	9b01      	ldr	r3, [sp, #4]
     648:	4319      	orrs	r1, r3
     64a:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     64c:	4803      	ldr	r0, [pc, #12]	; (65c <hif_set_rx_done+0x38>)
     64e:	4b05      	ldr	r3, [pc, #20]	; (664 <hif_set_rx_done+0x40>)
     650:	4798      	blx	r3
     652:	e7f5      	b.n	640 <hif_set_rx_done+0x1c>
     654:	200002f4 	.word	0x200002f4
     658:	000002f1 	.word	0x000002f1
     65c:	00001070 	.word	0x00001070
     660:	00001a2d 	.word	0x00001a2d
     664:	00001a39 	.word	0x00001a39

00000668 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
     668:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	if(gstrHifCxt.u8HifRXDone)
     66a:	4b0c      	ldr	r3, [pc, #48]	; (69c <hif_chip_wake+0x34>)
     66c:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
     66e:	2000      	movs	r0, #0
	if(gstrHifCxt.u8HifRXDone)
     670:	2b00      	cmp	r3, #0
     672:	d10d      	bne.n	690 <hif_chip_wake+0x28>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
     674:	4b09      	ldr	r3, [pc, #36]	; (69c <hif_chip_wake+0x34>)
     676:	785b      	ldrb	r3, [r3, #1]
     678:	2b00      	cmp	r3, #0
     67a:	d103      	bne.n	684 <hif_chip_wake+0x1c>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     67c:	4b07      	ldr	r3, [pc, #28]	; (69c <hif_chip_wake+0x34>)
     67e:	781b      	ldrb	r3, [r3, #0]
     680:	2b00      	cmp	r3, #0
     682:	d106      	bne.n	692 <hif_chip_wake+0x2a>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
     684:	4a05      	ldr	r2, [pc, #20]	; (69c <hif_chip_wake+0x34>)
     686:	7853      	ldrb	r3, [r2, #1]
     688:	3301      	adds	r3, #1
     68a:	b2db      	uxtb	r3, r3
     68c:	7053      	strb	r3, [r2, #1]
     68e:	2000      	movs	r0, #0
ERR1:
	return ret;
}
     690:	bd10      	pop	{r4, pc}
			ret = chip_wake();
     692:	4b03      	ldr	r3, [pc, #12]	; (6a0 <hif_chip_wake+0x38>)
     694:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     696:	2800      	cmp	r0, #0
     698:	d0f4      	beq.n	684 <hif_chip_wake+0x1c>
     69a:	e7f9      	b.n	690 <hif_chip_wake+0x28>
     69c:	200002f4 	.word	0x200002f4
     6a0:	00001715 	.word	0x00001715

000006a4 <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
     6a4:	4b05      	ldr	r3, [pc, #20]	; (6bc <hif_chip_sleep_sc+0x18>)
     6a6:	785b      	ldrb	r3, [r3, #1]
     6a8:	2b00      	cmp	r3, #0
     6aa:	d004      	beq.n	6b6 <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
     6ac:	4a03      	ldr	r2, [pc, #12]	; (6bc <hif_chip_sleep_sc+0x18>)
     6ae:	7853      	ldrb	r3, [r2, #1]
     6b0:	3b01      	subs	r3, #1
     6b2:	b2db      	uxtb	r3, r3
     6b4:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
     6b6:	2000      	movs	r0, #0
     6b8:	4770      	bx	lr
     6ba:	46c0      	nop			; (mov r8, r8)
     6bc:	200002f4 	.word	0x200002f4

000006c0 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
     6c0:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
     6c2:	4b0b      	ldr	r3, [pc, #44]	; (6f0 <hif_chip_sleep+0x30>)
     6c4:	785b      	ldrb	r3, [r3, #1]
     6c6:	2b00      	cmp	r3, #0
     6c8:	d004      	beq.n	6d4 <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
     6ca:	4a09      	ldr	r2, [pc, #36]	; (6f0 <hif_chip_sleep+0x30>)
     6cc:	7853      	ldrb	r3, [r2, #1]
     6ce:	3b01      	subs	r3, #1
     6d0:	b2db      	uxtb	r3, r3
     6d2:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
     6d4:	4b06      	ldr	r3, [pc, #24]	; (6f0 <hif_chip_sleep+0x30>)
     6d6:	785b      	ldrb	r3, [r3, #1]
	sint8 ret = M2M_SUCCESS;
     6d8:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep == 0)
     6da:	2b00      	cmp	r3, #0
     6dc:	d103      	bne.n	6e6 <hif_chip_sleep+0x26>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     6de:	4b04      	ldr	r3, [pc, #16]	; (6f0 <hif_chip_sleep+0x30>)
     6e0:	781b      	ldrb	r3, [r3, #0]
     6e2:	2b00      	cmp	r3, #0
     6e4:	d100      	bne.n	6e8 <hif_chip_sleep+0x28>
		{
		}
	}
ERR1:
	return ret;
}
     6e6:	bd10      	pop	{r4, pc}
			ret = chip_sleep();
     6e8:	4b02      	ldr	r3, [pc, #8]	; (6f4 <hif_chip_sleep+0x34>)
     6ea:	4798      	blx	r3
     6ec:	e7fb      	b.n	6e6 <hif_chip_sleep+0x26>
     6ee:	46c0      	nop			; (mov r8, r8)
     6f0:	200002f4 	.word	0x200002f4
     6f4:	000016ad 	.word	0x000016ad

000006f8 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
     6f8:	b5f0      	push	{r4, r5, r6, r7, lr}
     6fa:	46de      	mov	lr, fp
     6fc:	4657      	mov	r7, sl
     6fe:	b580      	push	{r7, lr}
     700:	b089      	sub	sp, #36	; 0x24
     702:	4683      	mov	fp, r0
     704:	468a      	mov	sl, r1
     706:	9201      	str	r2, [sp, #4]
     708:	9300      	str	r3, [sp, #0]
     70a:	ab10      	add	r3, sp, #64	; 0x40
     70c:	cb80      	ldmia	r3!, {r7}
     70e:	881e      	ldrh	r6, [r3, #0]
     710:	ab12      	add	r3, sp, #72	; 0x48
     712:	881d      	ldrh	r5, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
     714:	227f      	movs	r2, #127	; 0x7f
     716:	400a      	ands	r2, r1
     718:	ab07      	add	r3, sp, #28
     71a:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
     71c:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
     71e:	2208      	movs	r2, #8
     720:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
     722:	2f00      	cmp	r7, #0
     724:	d03d      	beq.n	7a2 <hif_send+0xaa>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
     726:	885a      	ldrh	r2, [r3, #2]
     728:	1992      	adds	r2, r2, r6
     72a:	18aa      	adds	r2, r5, r2
     72c:	b292      	uxth	r2, r2
     72e:	805a      	strh	r2, [r3, #2]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
     730:	4b69      	ldr	r3, [pc, #420]	; (8d8 <hif_send+0x1e0>)
     732:	4798      	blx	r3
     734:	1e04      	subs	r4, r0, #0
	if(ret == M2M_SUCCESS)
     736:	d000      	beq.n	73a <hif_send+0x42>
     738:	e0c1      	b.n	8be <hif_send+0x1c6>
	{
		volatile uint32 reg, dma_addr = 0;
     73a:	2300      	movs	r3, #0
     73c:	9305      	str	r3, [sp, #20]
		volatile uint16 cnt = 0;
     73e:	aa02      	add	r2, sp, #8
     740:	80d3      	strh	r3, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
     742:	9304      	str	r3, [sp, #16]
		reg |= (uint32)u8Gid;
     744:	9b04      	ldr	r3, [sp, #16]
     746:	465a      	mov	r2, fp
     748:	431a      	orrs	r2, r3
     74a:	9204      	str	r2, [sp, #16]
		reg |= ((uint32)u8Opcode<<8);
     74c:	9a04      	ldr	r2, [sp, #16]
     74e:	4653      	mov	r3, sl
     750:	021b      	lsls	r3, r3, #8
     752:	4313      	orrs	r3, r2
     754:	9304      	str	r3, [sp, #16]
		reg |= ((uint32)strHif.u16Length<<16);
     756:	ab07      	add	r3, sp, #28
     758:	885b      	ldrh	r3, [r3, #2]
     75a:	9a04      	ldr	r2, [sp, #16]
     75c:	041b      	lsls	r3, r3, #16
     75e:	4313      	orrs	r3, r2
     760:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(NMI_STATE_REG,reg);
     762:	9904      	ldr	r1, [sp, #16]
     764:	485d      	ldr	r0, [pc, #372]	; (8dc <hif_send+0x1e4>)
     766:	4b5e      	ldr	r3, [pc, #376]	; (8e0 <hif_send+0x1e8>)
     768:	4798      	blx	r3
     76a:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     76c:	d157      	bne.n	81e <hif_send+0x126>

		reg = 0UL;
     76e:	2300      	movs	r3, #0
     770:	9304      	str	r3, [sp, #16]
		reg |= NBIT1;
     772:	9b04      	ldr	r3, [sp, #16]
     774:	2202      	movs	r2, #2
     776:	4313      	orrs	r3, r2
     778:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
     77a:	9904      	ldr	r1, [sp, #16]
     77c:	4859      	ldr	r0, [pc, #356]	; (8e4 <hif_send+0x1ec>)
     77e:	4b58      	ldr	r3, [pc, #352]	; (8e0 <hif_send+0x1e8>)
     780:	4798      	blx	r3
     782:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     784:	d14b      	bne.n	81e <hif_send+0x126>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
     786:	2200      	movs	r2, #0
     788:	9205      	str	r2, [sp, #20]
		
		for(cnt = 0; cnt < 1000; cnt ++)
     78a:	ab02      	add	r3, sp, #8
     78c:	80da      	strh	r2, [r3, #6]
     78e:	3306      	adds	r3, #6
     790:	881b      	ldrh	r3, [r3, #0]
     792:	b29b      	uxth	r3, r3
     794:	4a54      	ldr	r2, [pc, #336]	; (8e8 <hif_send+0x1f0>)
     796:	4293      	cmp	r3, r2
     798:	d849      	bhi.n	82e <hif_send+0x136>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     79a:	4c54      	ldr	r4, [pc, #336]	; (8ec <hif_send+0x1f4>)
			 */
			if(cnt >= 500) {
				if(cnt < 501) {
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
     79c:	4b54      	ldr	r3, [pc, #336]	; (8f0 <hif_send+0x1f8>)
     79e:	469a      	mov	sl, r3
     7a0:	e017      	b.n	7d2 <hif_send+0xda>
		strHif.u16Length += u16CtrlBufSize;
     7a2:	ab07      	add	r3, sp, #28
     7a4:	885a      	ldrh	r2, [r3, #2]
     7a6:	9900      	ldr	r1, [sp, #0]
     7a8:	468c      	mov	ip, r1
     7aa:	4462      	add	r2, ip
     7ac:	b292      	uxth	r2, r2
     7ae:	805a      	strh	r2, [r3, #2]
     7b0:	e7be      	b.n	730 <hif_send+0x38>
				nm_bsp_sleep(1);
     7b2:	2001      	movs	r0, #1
     7b4:	47d0      	blx	sl
			}
			if (!(reg & NBIT1))
     7b6:	9b04      	ldr	r3, [sp, #16]
     7b8:	079b      	lsls	r3, r3, #30
     7ba:	d528      	bpl.n	80e <hif_send+0x116>
		for(cnt = 0; cnt < 1000; cnt ++)
     7bc:	ab02      	add	r3, sp, #8
     7be:	88da      	ldrh	r2, [r3, #6]
     7c0:	3201      	adds	r2, #1
     7c2:	b292      	uxth	r2, r2
     7c4:	80da      	strh	r2, [r3, #6]
     7c6:	3306      	adds	r3, #6
     7c8:	881b      	ldrh	r3, [r3, #0]
     7ca:	b29b      	uxth	r3, r3
     7cc:	4a46      	ldr	r2, [pc, #280]	; (8e8 <hif_send+0x1f0>)
     7ce:	4293      	cmp	r3, r2
     7d0:	d82d      	bhi.n	82e <hif_send+0x136>
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     7d2:	a904      	add	r1, sp, #16
     7d4:	4843      	ldr	r0, [pc, #268]	; (8e4 <hif_send+0x1ec>)
     7d6:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
     7d8:	2800      	cmp	r0, #0
     7da:	d128      	bne.n	82e <hif_send+0x136>
			if(cnt >= 500) {
     7dc:	ab02      	add	r3, sp, #8
     7de:	3306      	adds	r3, #6
     7e0:	881b      	ldrh	r3, [r3, #0]
     7e2:	b29b      	uxth	r3, r3
     7e4:	22f4      	movs	r2, #244	; 0xf4
     7e6:	32ff      	adds	r2, #255	; 0xff
     7e8:	4293      	cmp	r3, r2
     7ea:	d9e4      	bls.n	7b6 <hif_send+0xbe>
				if(cnt < 501) {
     7ec:	ab02      	add	r3, sp, #8
     7ee:	3306      	adds	r3, #6
     7f0:	881b      	ldrh	r3, [r3, #0]
     7f2:	b29b      	uxth	r3, r3
     7f4:	3201      	adds	r2, #1
     7f6:	4293      	cmp	r3, r2
     7f8:	d8db      	bhi.n	7b2 <hif_send+0xba>
					M2M_INFO("Slowing down...\n");
     7fa:	483e      	ldr	r0, [pc, #248]	; (8f4 <hif_send+0x1fc>)
     7fc:	4b3e      	ldr	r3, [pc, #248]	; (8f8 <hif_send+0x200>)
     7fe:	4798      	blx	r3
     800:	483e      	ldr	r0, [pc, #248]	; (8fc <hif_send+0x204>)
     802:	4b3f      	ldr	r3, [pc, #252]	; (900 <hif_send+0x208>)
     804:	4798      	blx	r3
     806:	200d      	movs	r0, #13
     808:	4b3e      	ldr	r3, [pc, #248]	; (904 <hif_send+0x20c>)
     80a:	4798      	blx	r3
     80c:	e7d1      	b.n	7b2 <hif_send+0xba>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
     80e:	a905      	add	r1, sp, #20
     810:	483d      	ldr	r0, [pc, #244]	; (908 <hif_send+0x210>)
     812:	4b36      	ldr	r3, [pc, #216]	; (8ec <hif_send+0x1f4>)
     814:	4798      	blx	r3
     816:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) {
     818:	d009      	beq.n	82e <hif_send+0x136>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
     81a:	2300      	movs	r3, #0
     81c:	9305      	str	r3, [sp, #20]
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
     81e:	4b3b      	ldr	r3, [pc, #236]	; (90c <hif_send+0x214>)
     820:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
}
     822:	0020      	movs	r0, r4
     824:	b009      	add	sp, #36	; 0x24
     826:	bc0c      	pop	{r2, r3}
     828:	4692      	mov	sl, r2
     82a:	469b      	mov	fp, r3
     82c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (dma_addr != 0)
     82e:	9b05      	ldr	r3, [sp, #20]
     830:	2b00      	cmp	r3, #0
     832:	d03f      	beq.n	8b4 <hif_send+0x1bc>
			u32CurrAddr = dma_addr;
     834:	9b05      	ldr	r3, [sp, #20]
     836:	9306      	str	r3, [sp, #24]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
     838:	a907      	add	r1, sp, #28
     83a:	884b      	ldrh	r3, [r1, #2]
     83c:	b29b      	uxth	r3, r3
     83e:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
     840:	9806      	ldr	r0, [sp, #24]
     842:	2208      	movs	r2, #8
     844:	4b32      	ldr	r3, [pc, #200]	; (910 <hif_send+0x218>)
     846:	4798      	blx	r3
     848:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     84a:	d1e8      	bne.n	81e <hif_send+0x126>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
     84c:	9b06      	ldr	r3, [sp, #24]
     84e:	3308      	adds	r3, #8
     850:	9306      	str	r3, [sp, #24]
			if(pu8CtrlBuf != NULL)
     852:	9b01      	ldr	r3, [sp, #4]
     854:	2b00      	cmp	r3, #0
     856:	d00b      	beq.n	870 <hif_send+0x178>
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
     858:	9806      	ldr	r0, [sp, #24]
     85a:	9a00      	ldr	r2, [sp, #0]
     85c:	0019      	movs	r1, r3
     85e:	4b2c      	ldr	r3, [pc, #176]	; (910 <hif_send+0x218>)
     860:	4798      	blx	r3
     862:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     864:	d1db      	bne.n	81e <hif_send+0x126>
				u32CurrAddr += u16CtrlBufSize;
     866:	9b06      	ldr	r3, [sp, #24]
     868:	9a00      	ldr	r2, [sp, #0]
     86a:	4694      	mov	ip, r2
     86c:	4463      	add	r3, ip
     86e:	9306      	str	r3, [sp, #24]
			if(pu8DataBuf != NULL)
     870:	2f00      	cmp	r7, #0
     872:	d00e      	beq.n	892 <hif_send+0x19a>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
     874:	9b06      	ldr	r3, [sp, #24]
     876:	9a00      	ldr	r2, [sp, #0]
     878:	1aad      	subs	r5, r5, r2
     87a:	18ed      	adds	r5, r5, r3
     87c:	9506      	str	r5, [sp, #24]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
     87e:	9806      	ldr	r0, [sp, #24]
     880:	0032      	movs	r2, r6
     882:	0039      	movs	r1, r7
     884:	4b22      	ldr	r3, [pc, #136]	; (910 <hif_send+0x218>)
     886:	4798      	blx	r3
     888:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     88a:	d1c8      	bne.n	81e <hif_send+0x126>
				u32CurrAddr += u16DataSize;
     88c:	9b06      	ldr	r3, [sp, #24]
     88e:	18f3      	adds	r3, r6, r3
     890:	9306      	str	r3, [sp, #24]
			reg = dma_addr << 2;
     892:	9b05      	ldr	r3, [sp, #20]
     894:	009b      	lsls	r3, r3, #2
     896:	9304      	str	r3, [sp, #16]
			reg |= NBIT1;
     898:	9b04      	ldr	r3, [sp, #16]
     89a:	2202      	movs	r2, #2
     89c:	4313      	orrs	r3, r2
     89e:	9304      	str	r3, [sp, #16]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
     8a0:	9904      	ldr	r1, [sp, #16]
     8a2:	481c      	ldr	r0, [pc, #112]	; (914 <hif_send+0x21c>)
     8a4:	4b0e      	ldr	r3, [pc, #56]	; (8e0 <hif_send+0x1e8>)
     8a6:	4798      	blx	r3
     8a8:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     8aa:	d1b8      	bne.n	81e <hif_send+0x126>
 	ret = hif_chip_sleep();
     8ac:	4b1a      	ldr	r3, [pc, #104]	; (918 <hif_send+0x220>)
     8ae:	4798      	blx	r3
     8b0:	0004      	movs	r4, r0
	return ret;
     8b2:	e7b6      	b.n	822 <hif_send+0x12a>
			ret = hif_chip_sleep();
     8b4:	4b18      	ldr	r3, [pc, #96]	; (918 <hif_send+0x220>)
     8b6:	4798      	blx	r3
			ret = M2M_ERR_MEM_ALLOC;
     8b8:	2403      	movs	r4, #3
     8ba:	4264      	negs	r4, r4
			goto ERR2;
     8bc:	e7b1      	b.n	822 <hif_send+0x12a>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
     8be:	22cb      	movs	r2, #203	; 0xcb
     8c0:	0052      	lsls	r2, r2, #1
     8c2:	4916      	ldr	r1, [pc, #88]	; (91c <hif_send+0x224>)
     8c4:	4816      	ldr	r0, [pc, #88]	; (920 <hif_send+0x228>)
     8c6:	4b0c      	ldr	r3, [pc, #48]	; (8f8 <hif_send+0x200>)
     8c8:	4798      	blx	r3
     8ca:	4816      	ldr	r0, [pc, #88]	; (924 <hif_send+0x22c>)
     8cc:	4b0c      	ldr	r3, [pc, #48]	; (900 <hif_send+0x208>)
     8ce:	4798      	blx	r3
     8d0:	200d      	movs	r0, #13
     8d2:	4b0c      	ldr	r3, [pc, #48]	; (904 <hif_send+0x20c>)
     8d4:	4798      	blx	r3
		goto ERR2;
     8d6:	e7a4      	b.n	822 <hif_send+0x12a>
     8d8:	00000669 	.word	0x00000669
     8dc:	0000108c 	.word	0x0000108c
     8e0:	00001a39 	.word	0x00001a39
     8e4:	00001078 	.word	0x00001078
     8e8:	000003e7 	.word	0x000003e7
     8ec:	00001a2d 	.word	0x00001a2d
     8f0:	000001e1 	.word	0x000001e1
     8f4:	000085c0 	.word	0x000085c0
     8f8:	00006ed5 	.word	0x00006ed5
     8fc:	000085cc 	.word	0x000085cc
     900:	00006ff1 	.word	0x00006ff1
     904:	00006f09 	.word	0x00006f09
     908:	00150400 	.word	0x00150400
     90c:	000006a5 	.word	0x000006a5
     910:	00001aad 	.word	0x00001aad
     914:	0000106c 	.word	0x0000106c
     918:	000006c1 	.word	0x000006c1
     91c:	000082d8 	.word	0x000082d8
     920:	00008290 	.word	0x00008290
     924:	000085dc 	.word	0x000085dc

00000928 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
     928:	b5f0      	push	{r4, r5, r6, r7, lr}
     92a:	46ce      	mov	lr, r9
     92c:	4647      	mov	r7, r8
     92e:	b580      	push	{r7, lr}
     930:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;	
	while (gstrHifCxt.u8Interrupt) {
     932:	4bcf      	ldr	r3, [pc, #828]	; (c70 <hif_handle_isr+0x348>)
     934:	4698      	mov	r8, r3
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
     936:	4699      	mov	r9, r3
	while (gstrHifCxt.u8Interrupt) {
     938:	e080      	b.n	a3c <hif_handle_isr+0x114>
				gstrHifCxt.u32RxAddr = address;
     93a:	4bcd      	ldr	r3, [pc, #820]	; (c70 <hif_handle_isr+0x348>)
     93c:	9a05      	ldr	r2, [sp, #20]
     93e:	605a      	str	r2, [r3, #4]
				gstrHifCxt.u32RxSize = size;
     940:	609d      	str	r5, [r3, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
     942:	af04      	add	r7, sp, #16
     944:	2204      	movs	r2, #4
     946:	0039      	movs	r1, r7
     948:	9805      	ldr	r0, [sp, #20]
     94a:	4bca      	ldr	r3, [pc, #808]	; (c74 <hif_handle_isr+0x34c>)
     94c:	4798      	blx	r3
     94e:	0004      	movs	r4, r0
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
     950:	887b      	ldrh	r3, [r7, #2]
     952:	b29b      	uxth	r3, r3
     954:	807b      	strh	r3, [r7, #2]
				if(M2M_SUCCESS != ret)
     956:	2800      	cmp	r0, #0
     958:	d133      	bne.n	9c2 <hif_handle_isr+0x9a>
				if(strHif.u16Length != size)
     95a:	ab04      	add	r3, sp, #16
     95c:	885b      	ldrh	r3, [r3, #2]
     95e:	b29b      	uxth	r3, r3
     960:	429d      	cmp	r5, r3
     962:	d004      	beq.n	96e <hif_handle_isr+0x46>
					if((size - strHif.u16Length) > 4)
     964:	ab04      	add	r3, sp, #16
     966:	885b      	ldrh	r3, [r3, #2]
     968:	1aeb      	subs	r3, r5, r3
     96a:	2b04      	cmp	r3, #4
     96c:	dc39      	bgt.n	9e2 <hif_handle_isr+0xba>
				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
     96e:	ab04      	add	r3, sp, #16
     970:	781b      	ldrb	r3, [r3, #0]
     972:	2b01      	cmp	r3, #1
     974:	d04e      	beq.n	a14 <hif_handle_isr+0xec>
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
     976:	ab04      	add	r3, sp, #16
     978:	781b      	ldrb	r3, [r3, #0]
     97a:	2b02      	cmp	r3, #2
     97c:	d078      	beq.n	a70 <hif_handle_isr+0x148>
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
     97e:	ab04      	add	r3, sp, #16
     980:	781b      	ldrb	r3, [r3, #0]
     982:	2b04      	cmp	r3, #4
     984:	d100      	bne.n	988 <hif_handle_isr+0x60>
     986:	e090      	b.n	aaa <hif_handle_isr+0x182>
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
     988:	ab04      	add	r3, sp, #16
     98a:	781b      	ldrb	r3, [r3, #0]
     98c:	2b06      	cmp	r3, #6
     98e:	d100      	bne.n	992 <hif_handle_isr+0x6a>
     990:	e0a8      	b.n	ae4 <hif_handle_isr+0x1bc>
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
     992:	ab04      	add	r3, sp, #16
     994:	781b      	ldrb	r3, [r3, #0]
     996:	2b07      	cmp	r3, #7
     998:	d100      	bne.n	99c <hif_handle_isr+0x74>
     99a:	e0bf      	b.n	b1c <hif_handle_isr+0x1f4>
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
     99c:	ab04      	add	r3, sp, #16
     99e:	781b      	ldrb	r3, [r3, #0]
     9a0:	2b05      	cmp	r3, #5
     9a2:	d100      	bne.n	9a6 <hif_handle_isr+0x7e>
     9a4:	e0d6      	b.n	b54 <hif_handle_isr+0x22c>
					M2M_ERR("(hif) invalid group ID\n");
     9a6:	4ab4      	ldr	r2, [pc, #720]	; (c78 <hif_handle_isr+0x350>)
     9a8:	49b4      	ldr	r1, [pc, #720]	; (c7c <hif_handle_isr+0x354>)
     9aa:	48b5      	ldr	r0, [pc, #724]	; (c80 <hif_handle_isr+0x358>)
     9ac:	4bb5      	ldr	r3, [pc, #724]	; (c84 <hif_handle_isr+0x35c>)
     9ae:	4798      	blx	r3
     9b0:	48b5      	ldr	r0, [pc, #724]	; (c88 <hif_handle_isr+0x360>)
     9b2:	4bb6      	ldr	r3, [pc, #728]	; (c8c <hif_handle_isr+0x364>)
     9b4:	4798      	blx	r3
     9b6:	200d      	movs	r0, #13
     9b8:	4bb5      	ldr	r3, [pc, #724]	; (c90 <hif_handle_isr+0x368>)
     9ba:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
     9bc:	2406      	movs	r4, #6
     9be:	4264      	negs	r4, r4
     9c0:	e116      	b.n	bf0 <hif_handle_isr+0x2c8>
					M2M_ERR("(hif) address bus fail\n");
     9c2:	22d2      	movs	r2, #210	; 0xd2
     9c4:	32ff      	adds	r2, #255	; 0xff
     9c6:	49ad      	ldr	r1, [pc, #692]	; (c7c <hif_handle_isr+0x354>)
     9c8:	48ad      	ldr	r0, [pc, #692]	; (c80 <hif_handle_isr+0x358>)
     9ca:	4bae      	ldr	r3, [pc, #696]	; (c84 <hif_handle_isr+0x35c>)
     9cc:	4798      	blx	r3
     9ce:	48b1      	ldr	r0, [pc, #708]	; (c94 <hif_handle_isr+0x36c>)
     9d0:	4bae      	ldr	r3, [pc, #696]	; (c8c <hif_handle_isr+0x364>)
     9d2:	4798      	blx	r3
     9d4:	200d      	movs	r0, #13
     9d6:	4bae      	ldr	r3, [pc, #696]	; (c90 <hif_handle_isr+0x368>)
     9d8:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     9da:	2001      	movs	r0, #1
     9dc:	4bae      	ldr	r3, [pc, #696]	; (c98 <hif_handle_isr+0x370>)
     9de:	4798      	blx	r3
     9e0:	e106      	b.n	bf0 <hif_handle_isr+0x2c8>
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
     9e2:	22ed      	movs	r2, #237	; 0xed
     9e4:	0052      	lsls	r2, r2, #1
     9e6:	49a5      	ldr	r1, [pc, #660]	; (c7c <hif_handle_isr+0x354>)
     9e8:	48a5      	ldr	r0, [pc, #660]	; (c80 <hif_handle_isr+0x358>)
     9ea:	4ca6      	ldr	r4, [pc, #664]	; (c84 <hif_handle_isr+0x35c>)
     9ec:	47a0      	blx	r4
     9ee:	a904      	add	r1, sp, #16
     9f0:	884a      	ldrh	r2, [r1, #2]
     9f2:	b292      	uxth	r2, r2
     9f4:	780b      	ldrb	r3, [r1, #0]
     9f6:	b2db      	uxtb	r3, r3
     9f8:	7849      	ldrb	r1, [r1, #1]
     9fa:	9100      	str	r1, [sp, #0]
     9fc:	0029      	movs	r1, r5
     9fe:	48a7      	ldr	r0, [pc, #668]	; (c9c <hif_handle_isr+0x374>)
     a00:	47a0      	blx	r4
     a02:	200d      	movs	r0, #13
     a04:	4ba2      	ldr	r3, [pc, #648]	; (c90 <hif_handle_isr+0x368>)
     a06:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
     a08:	2001      	movs	r0, #1
     a0a:	4ba3      	ldr	r3, [pc, #652]	; (c98 <hif_handle_isr+0x370>)
     a0c:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
     a0e:	2406      	movs	r4, #6
     a10:	4264      	negs	r4, r4
     a12:	e0ed      	b.n	bf0 <hif_handle_isr+0x2c8>
					if(gstrHifCxt.pfWifiCb)
     a14:	4b96      	ldr	r3, [pc, #600]	; (c70 <hif_handle_isr+0x348>)
     a16:	68db      	ldr	r3, [r3, #12]
     a18:	2b00      	cmp	r3, #0
     a1a:	d01c      	beq.n	a56 <hif_handle_isr+0x12e>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a1c:	4b94      	ldr	r3, [pc, #592]	; (c70 <hif_handle_isr+0x348>)
     a1e:	68db      	ldr	r3, [r3, #12]
     a20:	aa04      	add	r2, sp, #16
     a22:	7850      	ldrb	r0, [r2, #1]
     a24:	b2c0      	uxtb	r0, r0
     a26:	8851      	ldrh	r1, [r2, #2]
     a28:	9a05      	ldr	r2, [sp, #20]
     a2a:	3208      	adds	r2, #8
     a2c:	3908      	subs	r1, #8
     a2e:	b289      	uxth	r1, r1
     a30:	4798      	blx	r3
				if(gstrHifCxt.u8HifRXDone)
     a32:	4b8f      	ldr	r3, [pc, #572]	; (c70 <hif_handle_isr+0x348>)
     a34:	789b      	ldrb	r3, [r3, #2]
     a36:	2b00      	cmp	r3, #0
     a38:	d000      	beq.n	a3c <hif_handle_isr+0x114>
     a3a:	e09c      	b.n	b76 <hif_handle_isr+0x24e>
	while (gstrHifCxt.u8Interrupt) {
     a3c:	4643      	mov	r3, r8
     a3e:	78db      	ldrb	r3, [r3, #3]
     a40:	2b00      	cmp	r3, #0
     a42:	d100      	bne.n	a46 <hif_handle_isr+0x11e>
     a44:	e158      	b.n	cf8 <hif_handle_isr+0x3d0>
		gstrHifCxt.u8Interrupt--;
     a46:	464b      	mov	r3, r9
     a48:	78db      	ldrb	r3, [r3, #3]
     a4a:	3b01      	subs	r3, #1
     a4c:	b2db      	uxtb	r3, r3
     a4e:	464a      	mov	r2, r9
     a50:	70d3      	strb	r3, [r2, #3]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     a52:	4e93      	ldr	r6, [pc, #588]	; (ca0 <hif_handle_isr+0x378>)
     a54:	e0d7      	b.n	c06 <hif_handle_isr+0x2de>
						M2M_ERR("WIFI callback is not registered\n");
     a56:	22f3      	movs	r2, #243	; 0xf3
     a58:	0052      	lsls	r2, r2, #1
     a5a:	4988      	ldr	r1, [pc, #544]	; (c7c <hif_handle_isr+0x354>)
     a5c:	4888      	ldr	r0, [pc, #544]	; (c80 <hif_handle_isr+0x358>)
     a5e:	4b89      	ldr	r3, [pc, #548]	; (c84 <hif_handle_isr+0x35c>)
     a60:	4798      	blx	r3
     a62:	4890      	ldr	r0, [pc, #576]	; (ca4 <hif_handle_isr+0x37c>)
     a64:	4b89      	ldr	r3, [pc, #548]	; (c8c <hif_handle_isr+0x364>)
     a66:	4798      	blx	r3
     a68:	200d      	movs	r0, #13
     a6a:	4b89      	ldr	r3, [pc, #548]	; (c90 <hif_handle_isr+0x368>)
     a6c:	4798      	blx	r3
     a6e:	e7e0      	b.n	a32 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfIpCb)
     a70:	4b7f      	ldr	r3, [pc, #508]	; (c70 <hif_handle_isr+0x348>)
     a72:	691b      	ldr	r3, [r3, #16]
     a74:	2b00      	cmp	r3, #0
     a76:	d00b      	beq.n	a90 <hif_handle_isr+0x168>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a78:	4b7d      	ldr	r3, [pc, #500]	; (c70 <hif_handle_isr+0x348>)
     a7a:	691b      	ldr	r3, [r3, #16]
     a7c:	aa04      	add	r2, sp, #16
     a7e:	7850      	ldrb	r0, [r2, #1]
     a80:	b2c0      	uxtb	r0, r0
     a82:	8851      	ldrh	r1, [r2, #2]
     a84:	9a05      	ldr	r2, [sp, #20]
     a86:	3208      	adds	r2, #8
     a88:	3908      	subs	r1, #8
     a8a:	b289      	uxth	r1, r1
     a8c:	4798      	blx	r3
     a8e:	e7d0      	b.n	a32 <hif_handle_isr+0x10a>
						M2M_ERR("Scoket callback is not registered\n");
     a90:	22f7      	movs	r2, #247	; 0xf7
     a92:	0052      	lsls	r2, r2, #1
     a94:	4979      	ldr	r1, [pc, #484]	; (c7c <hif_handle_isr+0x354>)
     a96:	487a      	ldr	r0, [pc, #488]	; (c80 <hif_handle_isr+0x358>)
     a98:	4b7a      	ldr	r3, [pc, #488]	; (c84 <hif_handle_isr+0x35c>)
     a9a:	4798      	blx	r3
     a9c:	4882      	ldr	r0, [pc, #520]	; (ca8 <hif_handle_isr+0x380>)
     a9e:	4b7b      	ldr	r3, [pc, #492]	; (c8c <hif_handle_isr+0x364>)
     aa0:	4798      	blx	r3
     aa2:	200d      	movs	r0, #13
     aa4:	4b7a      	ldr	r3, [pc, #488]	; (c90 <hif_handle_isr+0x368>)
     aa6:	4798      	blx	r3
     aa8:	e7c3      	b.n	a32 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfOtaCb)
     aaa:	4b71      	ldr	r3, [pc, #452]	; (c70 <hif_handle_isr+0x348>)
     aac:	695b      	ldr	r3, [r3, #20]
     aae:	2b00      	cmp	r3, #0
     ab0:	d00b      	beq.n	aca <hif_handle_isr+0x1a2>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     ab2:	4b6f      	ldr	r3, [pc, #444]	; (c70 <hif_handle_isr+0x348>)
     ab4:	695b      	ldr	r3, [r3, #20]
     ab6:	aa04      	add	r2, sp, #16
     ab8:	7850      	ldrb	r0, [r2, #1]
     aba:	b2c0      	uxtb	r0, r0
     abc:	8851      	ldrh	r1, [r2, #2]
     abe:	9a05      	ldr	r2, [sp, #20]
     ac0:	3208      	adds	r2, #8
     ac2:	3908      	subs	r1, #8
     ac4:	b289      	uxth	r1, r1
     ac6:	4798      	blx	r3
     ac8:	e7b3      	b.n	a32 <hif_handle_isr+0x10a>
						M2M_ERR("Ota callback is not registered\n");
     aca:	22fb      	movs	r2, #251	; 0xfb
     acc:	0052      	lsls	r2, r2, #1
     ace:	496b      	ldr	r1, [pc, #428]	; (c7c <hif_handle_isr+0x354>)
     ad0:	486b      	ldr	r0, [pc, #428]	; (c80 <hif_handle_isr+0x358>)
     ad2:	4b6c      	ldr	r3, [pc, #432]	; (c84 <hif_handle_isr+0x35c>)
     ad4:	4798      	blx	r3
     ad6:	4875      	ldr	r0, [pc, #468]	; (cac <hif_handle_isr+0x384>)
     ad8:	4b6c      	ldr	r3, [pc, #432]	; (c8c <hif_handle_isr+0x364>)
     ada:	4798      	blx	r3
     adc:	200d      	movs	r0, #13
     ade:	4b6c      	ldr	r3, [pc, #432]	; (c90 <hif_handle_isr+0x368>)
     ae0:	4798      	blx	r3
     ae2:	e7a6      	b.n	a32 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfCryptoCb)
     ae4:	4b62      	ldr	r3, [pc, #392]	; (c70 <hif_handle_isr+0x348>)
     ae6:	6a1b      	ldr	r3, [r3, #32]
     ae8:	2b00      	cmp	r3, #0
     aea:	d00b      	beq.n	b04 <hif_handle_isr+0x1dc>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     aec:	4b60      	ldr	r3, [pc, #384]	; (c70 <hif_handle_isr+0x348>)
     aee:	6a1b      	ldr	r3, [r3, #32]
     af0:	aa04      	add	r2, sp, #16
     af2:	7850      	ldrb	r0, [r2, #1]
     af4:	b2c0      	uxtb	r0, r0
     af6:	8851      	ldrh	r1, [r2, #2]
     af8:	9a05      	ldr	r2, [sp, #20]
     afa:	3208      	adds	r2, #8
     afc:	3908      	subs	r1, #8
     afe:	b289      	uxth	r1, r1
     b00:	4798      	blx	r3
     b02:	e796      	b.n	a32 <hif_handle_isr+0x10a>
						M2M_ERR("Crypto callback is not registered\n");
     b04:	4a6a      	ldr	r2, [pc, #424]	; (cb0 <hif_handle_isr+0x388>)
     b06:	495d      	ldr	r1, [pc, #372]	; (c7c <hif_handle_isr+0x354>)
     b08:	485d      	ldr	r0, [pc, #372]	; (c80 <hif_handle_isr+0x358>)
     b0a:	4b5e      	ldr	r3, [pc, #376]	; (c84 <hif_handle_isr+0x35c>)
     b0c:	4798      	blx	r3
     b0e:	4869      	ldr	r0, [pc, #420]	; (cb4 <hif_handle_isr+0x38c>)
     b10:	4b5e      	ldr	r3, [pc, #376]	; (c8c <hif_handle_isr+0x364>)
     b12:	4798      	blx	r3
     b14:	200d      	movs	r0, #13
     b16:	4b5e      	ldr	r3, [pc, #376]	; (c90 <hif_handle_isr+0x368>)
     b18:	4798      	blx	r3
     b1a:	e78a      	b.n	a32 <hif_handle_isr+0x10a>
					if(gstrHifCxt.pfSigmaCb)
     b1c:	4b54      	ldr	r3, [pc, #336]	; (c70 <hif_handle_isr+0x348>)
     b1e:	699b      	ldr	r3, [r3, #24]
     b20:	2b00      	cmp	r3, #0
     b22:	d00b      	beq.n	b3c <hif_handle_isr+0x214>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     b24:	4b52      	ldr	r3, [pc, #328]	; (c70 <hif_handle_isr+0x348>)
     b26:	699b      	ldr	r3, [r3, #24]
     b28:	aa04      	add	r2, sp, #16
     b2a:	7850      	ldrb	r0, [r2, #1]
     b2c:	b2c0      	uxtb	r0, r0
     b2e:	8851      	ldrh	r1, [r2, #2]
     b30:	9a05      	ldr	r2, [sp, #20]
     b32:	3208      	adds	r2, #8
     b34:	3908      	subs	r1, #8
     b36:	b289      	uxth	r1, r1
     b38:	4798      	blx	r3
     b3a:	e77a      	b.n	a32 <hif_handle_isr+0x10a>
						M2M_ERR("Sigma callback is not registered\n");
     b3c:	4a5e      	ldr	r2, [pc, #376]	; (cb8 <hif_handle_isr+0x390>)
     b3e:	494f      	ldr	r1, [pc, #316]	; (c7c <hif_handle_isr+0x354>)
     b40:	484f      	ldr	r0, [pc, #316]	; (c80 <hif_handle_isr+0x358>)
     b42:	4b50      	ldr	r3, [pc, #320]	; (c84 <hif_handle_isr+0x35c>)
     b44:	4798      	blx	r3
     b46:	485d      	ldr	r0, [pc, #372]	; (cbc <hif_handle_isr+0x394>)
     b48:	4b50      	ldr	r3, [pc, #320]	; (c8c <hif_handle_isr+0x364>)
     b4a:	4798      	blx	r3
     b4c:	200d      	movs	r0, #13
     b4e:	4b50      	ldr	r3, [pc, #320]	; (c90 <hif_handle_isr+0x368>)
     b50:	4798      	blx	r3
     b52:	e76e      	b.n	a32 <hif_handle_isr+0x10a>
				    if(gstrHifCxt.pfSslCb)
     b54:	4b46      	ldr	r3, [pc, #280]	; (c70 <hif_handle_isr+0x348>)
     b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     b58:	2b00      	cmp	r3, #0
     b5a:	d100      	bne.n	b5e <hif_handle_isr+0x236>
     b5c:	e769      	b.n	a32 <hif_handle_isr+0x10a>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     b5e:	4b44      	ldr	r3, [pc, #272]	; (c70 <hif_handle_isr+0x348>)
     b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     b62:	aa04      	add	r2, sp, #16
     b64:	7850      	ldrb	r0, [r2, #1]
     b66:	b2c0      	uxtb	r0, r0
     b68:	8851      	ldrh	r1, [r2, #2]
     b6a:	9a05      	ldr	r2, [sp, #20]
     b6c:	3208      	adds	r2, #8
     b6e:	3908      	subs	r1, #8
     b70:	b289      	uxth	r1, r1
     b72:	4798      	blx	r3
     b74:	e75d      	b.n	a32 <hif_handle_isr+0x10a>
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
     b76:	4a52      	ldr	r2, [pc, #328]	; (cc0 <hif_handle_isr+0x398>)
     b78:	4940      	ldr	r1, [pc, #256]	; (c7c <hif_handle_isr+0x354>)
     b7a:	4841      	ldr	r0, [pc, #260]	; (c80 <hif_handle_isr+0x358>)
     b7c:	4c41      	ldr	r4, [pc, #260]	; (c84 <hif_handle_isr+0x35c>)
     b7e:	47a0      	blx	r4
     b80:	ab04      	add	r3, sp, #16
     b82:	7819      	ldrb	r1, [r3, #0]
     b84:	b2c9      	uxtb	r1, r1
     b86:	785a      	ldrb	r2, [r3, #1]
     b88:	b2d2      	uxtb	r2, r2
     b8a:	484e      	ldr	r0, [pc, #312]	; (cc4 <hif_handle_isr+0x39c>)
     b8c:	47a0      	blx	r4
     b8e:	200d      	movs	r0, #13
     b90:	4b3f      	ldr	r3, [pc, #252]	; (c90 <hif_handle_isr+0x368>)
     b92:	4798      	blx	r3
					ret = hif_set_rx_done();
     b94:	4b4c      	ldr	r3, [pc, #304]	; (cc8 <hif_handle_isr+0x3a0>)
     b96:	4798      	blx	r3
     b98:	1e04      	subs	r4, r0, #0
					if(ret != M2M_SUCCESS) goto ERR1;
     b9a:	d129      	bne.n	bf0 <hif_handle_isr+0x2c8>
     b9c:	e74e      	b.n	a3c <hif_handle_isr+0x114>
				M2M_ERR("(hif) Wrong Size\n");
     b9e:	2287      	movs	r2, #135	; 0x87
     ba0:	0092      	lsls	r2, r2, #2
     ba2:	4936      	ldr	r1, [pc, #216]	; (c7c <hif_handle_isr+0x354>)
     ba4:	4836      	ldr	r0, [pc, #216]	; (c80 <hif_handle_isr+0x358>)
     ba6:	4b37      	ldr	r3, [pc, #220]	; (c84 <hif_handle_isr+0x35c>)
     ba8:	4798      	blx	r3
     baa:	4848      	ldr	r0, [pc, #288]	; (ccc <hif_handle_isr+0x3a4>)
     bac:	4b37      	ldr	r3, [pc, #220]	; (c8c <hif_handle_isr+0x364>)
     bae:	4798      	blx	r3
     bb0:	200d      	movs	r0, #13
     bb2:	4b37      	ldr	r3, [pc, #220]	; (c90 <hif_handle_isr+0x368>)
     bb4:	4798      	blx	r3
				ret = M2M_ERR_RCV;
     bb6:	2402      	movs	r4, #2
     bb8:	4264      	negs	r4, r4
     bba:	e019      	b.n	bf0 <hif_handle_isr+0x2c8>
			M2M_ERR("(hif) False interrupt %lx",reg);
     bbc:	2289      	movs	r2, #137	; 0x89
     bbe:	0092      	lsls	r2, r2, #2
     bc0:	492e      	ldr	r1, [pc, #184]	; (c7c <hif_handle_isr+0x354>)
     bc2:	482f      	ldr	r0, [pc, #188]	; (c80 <hif_handle_isr+0x358>)
     bc4:	4c2f      	ldr	r4, [pc, #188]	; (c84 <hif_handle_isr+0x35c>)
     bc6:	47a0      	blx	r4
     bc8:	9903      	ldr	r1, [sp, #12]
     bca:	4841      	ldr	r0, [pc, #260]	; (cd0 <hif_handle_isr+0x3a8>)
     bcc:	47a0      	blx	r4
     bce:	200d      	movs	r0, #13
     bd0:	4b2f      	ldr	r3, [pc, #188]	; (c90 <hif_handle_isr+0x368>)
     bd2:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     bd4:	240c      	movs	r4, #12
     bd6:	4264      	negs	r4, r4
     bd8:	e00a      	b.n	bf0 <hif_handle_isr+0x2c8>
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
     bda:	4a3e      	ldr	r2, [pc, #248]	; (cd4 <hif_handle_isr+0x3ac>)
     bdc:	4927      	ldr	r1, [pc, #156]	; (c7c <hif_handle_isr+0x354>)
     bde:	4828      	ldr	r0, [pc, #160]	; (c80 <hif_handle_isr+0x358>)
     be0:	4b28      	ldr	r3, [pc, #160]	; (c84 <hif_handle_isr+0x35c>)
     be2:	4798      	blx	r3
     be4:	483c      	ldr	r0, [pc, #240]	; (cd8 <hif_handle_isr+0x3b0>)
     be6:	4b29      	ldr	r3, [pc, #164]	; (c8c <hif_handle_isr+0x364>)
     be8:	4798      	blx	r3
     bea:	200d      	movs	r0, #13
     bec:	4b28      	ldr	r3, [pc, #160]	; (c90 <hif_handle_isr+0x368>)
     bee:	4798      	blx	r3
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
     bf0:	4a3a      	ldr	r2, [pc, #232]	; (cdc <hif_handle_isr+0x3b4>)
     bf2:	493b      	ldr	r1, [pc, #236]	; (ce0 <hif_handle_isr+0x3b8>)
     bf4:	4822      	ldr	r0, [pc, #136]	; (c80 <hif_handle_isr+0x358>)
     bf6:	4f23      	ldr	r7, [pc, #140]	; (c84 <hif_handle_isr+0x35c>)
     bf8:	47b8      	blx	r7
     bfa:	0021      	movs	r1, r4
     bfc:	4839      	ldr	r0, [pc, #228]	; (ce4 <hif_handle_isr+0x3bc>)
     bfe:	47b8      	blx	r7
     c00:	200d      	movs	r0, #13
     c02:	4b23      	ldr	r3, [pc, #140]	; (c90 <hif_handle_isr+0x368>)
     c04:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     c06:	a903      	add	r1, sp, #12
     c08:	4837      	ldr	r0, [pc, #220]	; (ce8 <hif_handle_isr+0x3c0>)
     c0a:	47b0      	blx	r6
     c0c:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS == ret)
     c0e:	d1e4      	bne.n	bda <hif_handle_isr+0x2b2>
		if(reg & 0x1)	/* New interrupt has been received */
     c10:	9b03      	ldr	r3, [sp, #12]
     c12:	07db      	lsls	r3, r3, #31
     c14:	d5d2      	bpl.n	bbc <hif_handle_isr+0x294>
			nm_bsp_interrupt_ctrl(0);
     c16:	2000      	movs	r0, #0
     c18:	4b1f      	ldr	r3, [pc, #124]	; (c98 <hif_handle_isr+0x370>)
     c1a:	4798      	blx	r3
			reg &= ~NBIT0;
     c1c:	2301      	movs	r3, #1
     c1e:	9903      	ldr	r1, [sp, #12]
     c20:	4399      	bics	r1, r3
     c22:	9103      	str	r1, [sp, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     c24:	4830      	ldr	r0, [pc, #192]	; (ce8 <hif_handle_isr+0x3c0>)
     c26:	4b31      	ldr	r3, [pc, #196]	; (cec <hif_handle_isr+0x3c4>)
     c28:	4798      	blx	r3
     c2a:	1e04      	subs	r4, r0, #0
			if(ret != M2M_SUCCESS)goto ERR1;
     c2c:	d1e0      	bne.n	bf0 <hif_handle_isr+0x2c8>
			gstrHifCxt.u8HifRXDone = 1;
     c2e:	2201      	movs	r2, #1
     c30:	4b0f      	ldr	r3, [pc, #60]	; (c70 <hif_handle_isr+0x348>)
     c32:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
     c34:	9b03      	ldr	r3, [sp, #12]
     c36:	049d      	lsls	r5, r3, #18
     c38:	0d2d      	lsrs	r5, r5, #20
			if (size > 0) {
     c3a:	d0b0      	beq.n	b9e <hif_handle_isr+0x276>
				uint32 address = 0;
     c3c:	2300      	movs	r3, #0
     c3e:	9305      	str	r3, [sp, #20]
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
     c40:	a905      	add	r1, sp, #20
     c42:	482b      	ldr	r0, [pc, #172]	; (cf0 <hif_handle_isr+0x3c8>)
     c44:	4b16      	ldr	r3, [pc, #88]	; (ca0 <hif_handle_isr+0x378>)
     c46:	4798      	blx	r3
     c48:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
     c4a:	d100      	bne.n	c4e <hif_handle_isr+0x326>
     c4c:	e675      	b.n	93a <hif_handle_isr+0x12>
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
     c4e:	22c8      	movs	r2, #200	; 0xc8
     c50:	32ff      	adds	r2, #255	; 0xff
     c52:	490a      	ldr	r1, [pc, #40]	; (c7c <hif_handle_isr+0x354>)
     c54:	480a      	ldr	r0, [pc, #40]	; (c80 <hif_handle_isr+0x358>)
     c56:	4b0b      	ldr	r3, [pc, #44]	; (c84 <hif_handle_isr+0x35c>)
     c58:	4798      	blx	r3
     c5a:	4826      	ldr	r0, [pc, #152]	; (cf4 <hif_handle_isr+0x3cc>)
     c5c:	4b0b      	ldr	r3, [pc, #44]	; (c8c <hif_handle_isr+0x364>)
     c5e:	4798      	blx	r3
     c60:	200d      	movs	r0, #13
     c62:	4b0b      	ldr	r3, [pc, #44]	; (c90 <hif_handle_isr+0x368>)
     c64:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     c66:	2001      	movs	r0, #1
     c68:	4b0b      	ldr	r3, [pc, #44]	; (c98 <hif_handle_isr+0x370>)
     c6a:	4798      	blx	r3
     c6c:	e7c0      	b.n	bf0 <hif_handle_isr+0x2c8>
     c6e:	46c0      	nop			; (mov r8, r8)
     c70:	200002f4 	.word	0x200002f4
     c74:	00001a45 	.word	0x00001a45
     c78:	0000020f 	.word	0x0000020f
     c7c:	000082e4 	.word	0x000082e4
     c80:	00008290 	.word	0x00008290
     c84:	00006ed5 	.word	0x00006ed5
     c88:	00008440 	.word	0x00008440
     c8c:	00006ff1 	.word	0x00006ff1
     c90:	00006f09 	.word	0x00006f09
     c94:	0000833c 	.word	0x0000833c
     c98:	000002f1 	.word	0x000002f1
     c9c:	00008354 	.word	0x00008354
     ca0:	00001a2d 	.word	0x00001a2d
     ca4:	00008394 	.word	0x00008394
     ca8:	000083b4 	.word	0x000083b4
     cac:	000083d8 	.word	0x000083d8
     cb0:	000001ff 	.word	0x000001ff
     cb4:	000083f8 	.word	0x000083f8
     cb8:	00000206 	.word	0x00000206
     cbc:	0000841c 	.word	0x0000841c
     cc0:	00000215 	.word	0x00000215
     cc4:	00008458 	.word	0x00008458
     cc8:	00000625 	.word	0x00000625
     ccc:	00008484 	.word	0x00008484
     cd0:	00008498 	.word	0x00008498
     cd4:	0000022d 	.word	0x0000022d
     cd8:	000084b4 	.word	0x000084b4
     cdc:	0000024a 	.word	0x0000024a
     ce0:	000082ec 	.word	0x000082ec
     ce4:	000084d8 	.word	0x000084d8
     ce8:	00001070 	.word	0x00001070
     cec:	00001a39 	.word	0x00001a39
     cf0:	00001084 	.word	0x00001084
     cf4:	00008318 	.word	0x00008318
			}
		}
	}

	return ret;
}
     cf8:	2000      	movs	r0, #0
     cfa:	b007      	add	sp, #28
     cfc:	bc0c      	pop	{r2, r3}
     cfe:	4690      	mov	r8, r2
     d00:	4699      	mov	r9, r3
     d02:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000d04 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
     d04:	b570      	push	{r4, r5, r6, lr}
     d06:	0014      	movs	r4, r2
     d08:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
     d0a:	2800      	cmp	r0, #0
     d0c:	d003      	beq.n	d16 <hif_receive+0x12>
     d0e:	2900      	cmp	r1, #0
     d10:	d001      	beq.n	d16 <hif_receive+0x12>
     d12:	2a00      	cmp	r2, #0
     d14:	d112      	bne.n	d3c <hif_receive+0x38>
	{
		if(isDone)
     d16:	2d00      	cmp	r5, #0
     d18:	d002      	beq.n	d20 <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
     d1a:	4b27      	ldr	r3, [pc, #156]	; (db8 <hif_receive+0xb4>)
     d1c:	4798      	blx	r3
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
}
     d1e:	bd70      	pop	{r4, r5, r6, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
     d20:	4a26      	ldr	r2, [pc, #152]	; (dbc <hif_receive+0xb8>)
     d22:	4927      	ldr	r1, [pc, #156]	; (dc0 <hif_receive+0xbc>)
     d24:	4827      	ldr	r0, [pc, #156]	; (dc4 <hif_receive+0xc0>)
     d26:	4b28      	ldr	r3, [pc, #160]	; (dc8 <hif_receive+0xc4>)
     d28:	4798      	blx	r3
     d2a:	4828      	ldr	r0, [pc, #160]	; (dcc <hif_receive+0xc8>)
     d2c:	4b28      	ldr	r3, [pc, #160]	; (dd0 <hif_receive+0xcc>)
     d2e:	4798      	blx	r3
     d30:	200d      	movs	r0, #13
     d32:	4b28      	ldr	r3, [pc, #160]	; (dd4 <hif_receive+0xd0>)
     d34:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     d36:	200c      	movs	r0, #12
     d38:	4240      	negs	r0, r0
     d3a:	e7f0      	b.n	d1e <hif_receive+0x1a>
	if(u16Sz > gstrHifCxt.u32RxSize)
     d3c:	4b26      	ldr	r3, [pc, #152]	; (dd8 <hif_receive+0xd4>)
     d3e:	689b      	ldr	r3, [r3, #8]
     d40:	429a      	cmp	r2, r3
     d42:	d81a      	bhi.n	d7a <hif_receive+0x76>
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
     d44:	4b24      	ldr	r3, [pc, #144]	; (dd8 <hif_receive+0xd4>)
     d46:	685b      	ldr	r3, [r3, #4]
     d48:	4298      	cmp	r0, r3
     d4a:	d326      	bcc.n	d9a <hif_receive+0x96>
     d4c:	1886      	adds	r6, r0, r2
     d4e:	4a22      	ldr	r2, [pc, #136]	; (dd8 <hif_receive+0xd4>)
     d50:	6853      	ldr	r3, [r2, #4]
     d52:	6892      	ldr	r2, [r2, #8]
     d54:	189b      	adds	r3, r3, r2
     d56:	429e      	cmp	r6, r3
     d58:	d81f      	bhi.n	d9a <hif_receive+0x96>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
     d5a:	0022      	movs	r2, r4
     d5c:	4b1f      	ldr	r3, [pc, #124]	; (ddc <hif_receive+0xd8>)
     d5e:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     d60:	2800      	cmp	r0, #0
     d62:	d1dc      	bne.n	d1e <hif_receive+0x1a>
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
     d64:	4a1c      	ldr	r2, [pc, #112]	; (dd8 <hif_receive+0xd4>)
     d66:	6853      	ldr	r3, [r2, #4]
     d68:	6892      	ldr	r2, [r2, #8]
     d6a:	189b      	adds	r3, r3, r2
     d6c:	429e      	cmp	r6, r3
     d6e:	d001      	beq.n	d74 <hif_receive+0x70>
     d70:	2d00      	cmp	r5, #0
     d72:	d0d4      	beq.n	d1e <hif_receive+0x1a>
		ret = hif_set_rx_done();
     d74:	4b10      	ldr	r3, [pc, #64]	; (db8 <hif_receive+0xb4>)
     d76:	4798      	blx	r3
     d78:	e7d1      	b.n	d1e <hif_receive+0x1a>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
     d7a:	4a19      	ldr	r2, [pc, #100]	; (de0 <hif_receive+0xdc>)
     d7c:	4910      	ldr	r1, [pc, #64]	; (dc0 <hif_receive+0xbc>)
     d7e:	4811      	ldr	r0, [pc, #68]	; (dc4 <hif_receive+0xc0>)
     d80:	4d11      	ldr	r5, [pc, #68]	; (dc8 <hif_receive+0xc4>)
     d82:	47a8      	blx	r5
     d84:	4b14      	ldr	r3, [pc, #80]	; (dd8 <hif_receive+0xd4>)
     d86:	689a      	ldr	r2, [r3, #8]
     d88:	0021      	movs	r1, r4
     d8a:	4816      	ldr	r0, [pc, #88]	; (de4 <hif_receive+0xe0>)
     d8c:	47a8      	blx	r5
     d8e:	200d      	movs	r0, #13
     d90:	4b10      	ldr	r3, [pc, #64]	; (dd4 <hif_receive+0xd0>)
     d92:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d94:	200c      	movs	r0, #12
     d96:	4240      	negs	r0, r0
		goto ERR1;
     d98:	e7c1      	b.n	d1e <hif_receive+0x1a>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
     d9a:	4a13      	ldr	r2, [pc, #76]	; (de8 <hif_receive+0xe4>)
     d9c:	4908      	ldr	r1, [pc, #32]	; (dc0 <hif_receive+0xbc>)
     d9e:	4809      	ldr	r0, [pc, #36]	; (dc4 <hif_receive+0xc0>)
     da0:	4b09      	ldr	r3, [pc, #36]	; (dc8 <hif_receive+0xc4>)
     da2:	4798      	blx	r3
     da4:	4811      	ldr	r0, [pc, #68]	; (dec <hif_receive+0xe8>)
     da6:	4b0a      	ldr	r3, [pc, #40]	; (dd0 <hif_receive+0xcc>)
     da8:	4798      	blx	r3
     daa:	200d      	movs	r0, #13
     dac:	4b09      	ldr	r3, [pc, #36]	; (dd4 <hif_receive+0xd0>)
     dae:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     db0:	200c      	movs	r0, #12
     db2:	4240      	negs	r0, r0
		goto ERR1;
     db4:	e7b3      	b.n	d1e <hif_receive+0x1a>
     db6:	46c0      	nop			; (mov r8, r8)
     db8:	00000625 	.word	0x00000625
     dbc:	0000026b 	.word	0x0000026b
     dc0:	000082fc 	.word	0x000082fc
     dc4:	00008290 	.word	0x00008290
     dc8:	00006ed5 	.word	0x00006ed5
     dcc:	00008508 	.word	0x00008508
     dd0:	00006ff1 	.word	0x00006ff1
     dd4:	00006f09 	.word	0x00006f09
     dd8:	200002f4 	.word	0x200002f4
     ddc:	00001a45 	.word	0x00001a45
     de0:	00000273 	.word	0x00000273
     de4:	00008528 	.word	0x00008528
     de8:	00000279 	.word	0x00000279
     dec:	00008570 	.word	0x00008570

00000df0 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
     df0:	b570      	push	{r4, r5, r6, lr}
     df2:	0004      	movs	r4, r0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
     df4:	2807      	cmp	r0, #7
     df6:	d81f      	bhi.n	e38 <hif_register_cb+0x48>
     df8:	0083      	lsls	r3, r0, #2
     dfa:	4a16      	ldr	r2, [pc, #88]	; (e54 <hif_register_cb+0x64>)
     dfc:	58d3      	ldr	r3, [r2, r3]
     dfe:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
     e00:	4b15      	ldr	r3, [pc, #84]	; (e58 <hif_register_cb+0x68>)
     e02:	6119      	str	r1, [r3, #16]
	sint8 ret = M2M_SUCCESS;
     e04:	2000      	movs	r0, #0
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
			break;
	}
	return ret;
}
     e06:	bd70      	pop	{r4, r5, r6, pc}
			gstrHifCxt.pfWifiCb = fn;
     e08:	4b13      	ldr	r3, [pc, #76]	; (e58 <hif_register_cb+0x68>)
     e0a:	60d9      	str	r1, [r3, #12]
	sint8 ret = M2M_SUCCESS;
     e0c:	2000      	movs	r0, #0
			break;
     e0e:	e7fa      	b.n	e06 <hif_register_cb+0x16>
			gstrHifCxt.pfOtaCb = fn;
     e10:	4b11      	ldr	r3, [pc, #68]	; (e58 <hif_register_cb+0x68>)
     e12:	6159      	str	r1, [r3, #20]
	sint8 ret = M2M_SUCCESS;
     e14:	2000      	movs	r0, #0
			break;
     e16:	e7f6      	b.n	e06 <hif_register_cb+0x16>
			gstrHifCxt.pfHifCb = fn;
     e18:	4b0f      	ldr	r3, [pc, #60]	; (e58 <hif_register_cb+0x68>)
     e1a:	61d9      	str	r1, [r3, #28]
	sint8 ret = M2M_SUCCESS;
     e1c:	2000      	movs	r0, #0
			break;
     e1e:	e7f2      	b.n	e06 <hif_register_cb+0x16>
			gstrHifCxt.pfCryptoCb = fn;
     e20:	4b0d      	ldr	r3, [pc, #52]	; (e58 <hif_register_cb+0x68>)
     e22:	6219      	str	r1, [r3, #32]
	sint8 ret = M2M_SUCCESS;
     e24:	2000      	movs	r0, #0
			break;
     e26:	e7ee      	b.n	e06 <hif_register_cb+0x16>
			gstrHifCxt.pfSigmaCb = fn;
     e28:	4b0b      	ldr	r3, [pc, #44]	; (e58 <hif_register_cb+0x68>)
     e2a:	6199      	str	r1, [r3, #24]
	sint8 ret = M2M_SUCCESS;
     e2c:	2000      	movs	r0, #0
			break;
     e2e:	e7ea      	b.n	e06 <hif_register_cb+0x16>
			gstrHifCxt.pfSslCb = fn;
     e30:	4b09      	ldr	r3, [pc, #36]	; (e58 <hif_register_cb+0x68>)
     e32:	6259      	str	r1, [r3, #36]	; 0x24
	sint8 ret = M2M_SUCCESS;
     e34:	2000      	movs	r0, #0
			break;
     e36:	e7e6      	b.n	e06 <hif_register_cb+0x16>
			M2M_ERR("GRp ? %d\n",u8Grp);
     e38:	4a08      	ldr	r2, [pc, #32]	; (e5c <hif_register_cb+0x6c>)
     e3a:	4909      	ldr	r1, [pc, #36]	; (e60 <hif_register_cb+0x70>)
     e3c:	4809      	ldr	r0, [pc, #36]	; (e64 <hif_register_cb+0x74>)
     e3e:	4d0a      	ldr	r5, [pc, #40]	; (e68 <hif_register_cb+0x78>)
     e40:	47a8      	blx	r5
     e42:	0021      	movs	r1, r4
     e44:	4809      	ldr	r0, [pc, #36]	; (e6c <hif_register_cb+0x7c>)
     e46:	47a8      	blx	r5
     e48:	200d      	movs	r0, #13
     e4a:	4b09      	ldr	r3, [pc, #36]	; (e70 <hif_register_cb+0x80>)
     e4c:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     e4e:	200c      	movs	r0, #12
     e50:	4240      	negs	r0, r0
			break;
     e52:	e7d8      	b.n	e06 <hif_register_cb+0x16>
     e54:	000082b8 	.word	0x000082b8
     e58:	200002f4 	.word	0x200002f4
     e5c:	000002b1 	.word	0x000002b1
     e60:	00008308 	.word	0x00008308
     e64:	00008290 	.word	0x00008290
     e68:	00006ed5 	.word	0x00006ed5
     e6c:	000085b4 	.word	0x000085b4
     e70:	00006f09 	.word	0x00006f09

00000e74 <hif_init>:
{
     e74:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
     e76:	2228      	movs	r2, #40	; 0x28
     e78:	2100      	movs	r1, #0
     e7a:	4806      	ldr	r0, [pc, #24]	; (e94 <hif_init+0x20>)
     e7c:	4b06      	ldr	r3, [pc, #24]	; (e98 <hif_init+0x24>)
     e7e:	4798      	blx	r3
	nm_bsp_register_isr(isr);
     e80:	4806      	ldr	r0, [pc, #24]	; (e9c <hif_init+0x28>)
     e82:	4b07      	ldr	r3, [pc, #28]	; (ea0 <hif_init+0x2c>)
     e84:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
     e86:	4907      	ldr	r1, [pc, #28]	; (ea4 <hif_init+0x30>)
     e88:	2003      	movs	r0, #3
     e8a:	4b07      	ldr	r3, [pc, #28]	; (ea8 <hif_init+0x34>)
     e8c:	4798      	blx	r3
}
     e8e:	2000      	movs	r0, #0
     e90:	bd10      	pop	{r4, pc}
     e92:	46c0      	nop			; (mov r8, r8)
     e94:	200002f4 	.word	0x200002f4
     e98:	000005e5 	.word	0x000005e5
     e9c:	00000611 	.word	0x00000611
     ea0:	00000299 	.word	0x00000299
     ea4:	00000621 	.word	0x00000621
     ea8:	00000df1 	.word	0x00000df1

00000eac <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
     eac:	b530      	push	{r4, r5, lr}
     eae:	b09f      	sub	sp, #124	; 0x7c
     eb0:	0004      	movs	r4, r0
     eb2:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
     eb4:	282c      	cmp	r0, #44	; 0x2c
     eb6:	d02f      	beq.n	f18 <m2m_wifi_cb+0x6c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
     eb8:	281b      	cmp	r0, #27
     eba:	d03d      	beq.n	f38 <m2m_wifi_cb+0x8c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
     ebc:	2806      	cmp	r0, #6
     ebe:	d04b      	beq.n	f58 <m2m_wifi_cb+0xac>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
     ec0:	280e      	cmp	r0, #14
     ec2:	d027      	beq.n	f14 <m2m_wifi_cb+0x68>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
     ec4:	2832      	cmp	r0, #50	; 0x32
     ec6:	d057      	beq.n	f78 <m2m_wifi_cb+0xcc>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
     ec8:	282f      	cmp	r0, #47	; 0x2f
     eca:	d065      	beq.n	f98 <m2m_wifi_cb+0xec>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
     ecc:	2834      	cmp	r0, #52	; 0x34
     ece:	d100      	bne.n	ed2 <m2m_wifi_cb+0x26>
     ed0:	e077      	b.n	fc2 <m2m_wifi_cb+0x116>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
     ed2:	2811      	cmp	r0, #17
     ed4:	d100      	bne.n	ed8 <m2m_wifi_cb+0x2c>
     ed6:	e096      	b.n	1006 <m2m_wifi_cb+0x15a>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
     ed8:	2813      	cmp	r0, #19
     eda:	d100      	bne.n	ede <m2m_wifi_cb+0x32>
     edc:	e0ac      	b.n	1038 <m2m_wifi_cb+0x18c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
     ede:	2804      	cmp	r0, #4
     ee0:	d100      	bne.n	ee4 <m2m_wifi_cb+0x38>
     ee2:	e0bb      	b.n	105c <m2m_wifi_cb+0x1b0>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
     ee4:	2865      	cmp	r0, #101	; 0x65
     ee6:	d100      	bne.n	eea <m2m_wifi_cb+0x3e>
     ee8:	e0ca      	b.n	1080 <m2m_wifi_cb+0x1d4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
     eea:	2809      	cmp	r0, #9
     eec:	d100      	bne.n	ef0 <m2m_wifi_cb+0x44>
     eee:	e0d9      	b.n	10a4 <m2m_wifi_cb+0x1f8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
     ef0:	282a      	cmp	r0, #42	; 0x2a
     ef2:	d100      	bne.n	ef6 <m2m_wifi_cb+0x4a>
     ef4:	e0e8      	b.n	10c8 <m2m_wifi_cb+0x21c>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
     ef6:	2820      	cmp	r0, #32
     ef8:	d100      	bne.n	efc <m2m_wifi_cb+0x50>
     efa:	e0f7      	b.n	10ec <m2m_wifi_cb+0x240>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
     efc:	2292      	movs	r2, #146	; 0x92
     efe:	0052      	lsls	r2, r2, #1
     f00:	4989      	ldr	r1, [pc, #548]	; (1128 <m2m_wifi_cb+0x27c>)
     f02:	488a      	ldr	r0, [pc, #552]	; (112c <m2m_wifi_cb+0x280>)
     f04:	4d8a      	ldr	r5, [pc, #552]	; (1130 <m2m_wifi_cb+0x284>)
     f06:	47a8      	blx	r5
     f08:	0021      	movs	r1, r4
     f0a:	488a      	ldr	r0, [pc, #552]	; (1134 <m2m_wifi_cb+0x288>)
     f0c:	47a8      	blx	r5
     f0e:	200d      	movs	r0, #13
     f10:	4b89      	ldr	r3, [pc, #548]	; (1138 <m2m_wifi_cb+0x28c>)
     f12:	4798      	blx	r3
	}
}
     f14:	b01f      	add	sp, #124	; 0x7c
     f16:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
     f18:	2300      	movs	r3, #0
     f1a:	2204      	movs	r2, #4
     f1c:	a903      	add	r1, sp, #12
     f1e:	0028      	movs	r0, r5
     f20:	4c86      	ldr	r4, [pc, #536]	; (113c <m2m_wifi_cb+0x290>)
     f22:	47a0      	blx	r4
     f24:	2800      	cmp	r0, #0
     f26:	d1f5      	bne.n	f14 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f28:	4b85      	ldr	r3, [pc, #532]	; (1140 <m2m_wifi_cb+0x294>)
     f2a:	681b      	ldr	r3, [r3, #0]
     f2c:	2b00      	cmp	r3, #0
     f2e:	d0f1      	beq.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
     f30:	a903      	add	r1, sp, #12
     f32:	302c      	adds	r0, #44	; 0x2c
     f34:	4798      	blx	r3
     f36:	e7ed      	b.n	f14 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
     f38:	2300      	movs	r3, #0
     f3a:	2208      	movs	r2, #8
     f3c:	a903      	add	r1, sp, #12
     f3e:	0028      	movs	r0, r5
     f40:	4c7e      	ldr	r4, [pc, #504]	; (113c <m2m_wifi_cb+0x290>)
     f42:	47a0      	blx	r4
     f44:	2800      	cmp	r0, #0
     f46:	d1e5      	bne.n	f14 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f48:	4b7d      	ldr	r3, [pc, #500]	; (1140 <m2m_wifi_cb+0x294>)
     f4a:	681b      	ldr	r3, [r3, #0]
     f4c:	2b00      	cmp	r3, #0
     f4e:	d0e1      	beq.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
     f50:	a903      	add	r1, sp, #12
     f52:	301b      	adds	r0, #27
     f54:	4798      	blx	r3
     f56:	e7dd      	b.n	f14 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
     f58:	2301      	movs	r3, #1
     f5a:	2230      	movs	r2, #48	; 0x30
     f5c:	a903      	add	r1, sp, #12
     f5e:	0028      	movs	r0, r5
     f60:	4c76      	ldr	r4, [pc, #472]	; (113c <m2m_wifi_cb+0x290>)
     f62:	47a0      	blx	r4
     f64:	2800      	cmp	r0, #0
     f66:	d1d5      	bne.n	f14 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
     f68:	4b75      	ldr	r3, [pc, #468]	; (1140 <m2m_wifi_cb+0x294>)
     f6a:	681b      	ldr	r3, [r3, #0]
     f6c:	2b00      	cmp	r3, #0
     f6e:	d0d1      	beq.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
     f70:	a903      	add	r1, sp, #12
     f72:	3006      	adds	r0, #6
     f74:	4798      	blx	r3
     f76:	e7cd      	b.n	f14 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
     f78:	2300      	movs	r3, #0
     f7a:	2214      	movs	r2, #20
     f7c:	a903      	add	r1, sp, #12
     f7e:	0028      	movs	r0, r5
     f80:	4c6e      	ldr	r4, [pc, #440]	; (113c <m2m_wifi_cb+0x290>)
     f82:	47a0      	blx	r4
     f84:	2800      	cmp	r0, #0
     f86:	d1c5      	bne.n	f14 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f88:	4b6d      	ldr	r3, [pc, #436]	; (1140 <m2m_wifi_cb+0x294>)
     f8a:	681b      	ldr	r3, [r3, #0]
     f8c:	2b00      	cmp	r3, #0
     f8e:	d0c1      	beq.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
     f90:	a903      	add	r1, sp, #12
     f92:	3032      	adds	r0, #50	; 0x32
     f94:	4798      	blx	r3
     f96:	e7bd      	b.n	f14 <m2m_wifi_cb+0x68>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
     f98:	2264      	movs	r2, #100	; 0x64
     f9a:	2100      	movs	r1, #0
     f9c:	a803      	add	r0, sp, #12
     f9e:	4b69      	ldr	r3, [pc, #420]	; (1144 <m2m_wifi_cb+0x298>)
     fa0:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
     fa2:	2300      	movs	r3, #0
     fa4:	2264      	movs	r2, #100	; 0x64
     fa6:	a903      	add	r1, sp, #12
     fa8:	0028      	movs	r0, r5
     faa:	4c64      	ldr	r4, [pc, #400]	; (113c <m2m_wifi_cb+0x290>)
     fac:	47a0      	blx	r4
     fae:	2800      	cmp	r0, #0
     fb0:	d1b0      	bne.n	f14 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     fb2:	4b63      	ldr	r3, [pc, #396]	; (1140 <m2m_wifi_cb+0x294>)
     fb4:	681b      	ldr	r3, [r3, #0]
     fb6:	2b00      	cmp	r3, #0
     fb8:	d0ac      	beq.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
     fba:	a903      	add	r1, sp, #12
     fbc:	302f      	adds	r0, #47	; 0x2f
     fbe:	4798      	blx	r3
     fc0:	e7a8      	b.n	f14 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
     fc2:	2300      	movs	r3, #0
     fc4:	2204      	movs	r2, #4
     fc6:	a903      	add	r1, sp, #12
     fc8:	0028      	movs	r0, r5
     fca:	4c5c      	ldr	r4, [pc, #368]	; (113c <m2m_wifi_cb+0x290>)
     fcc:	47a0      	blx	r4
     fce:	2800      	cmp	r0, #0
     fd0:	d1a0      	bne.n	f14 <m2m_wifi_cb+0x68>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
     fd2:	485d      	ldr	r0, [pc, #372]	; (1148 <m2m_wifi_cb+0x29c>)
     fd4:	4d56      	ldr	r5, [pc, #344]	; (1130 <m2m_wifi_cb+0x284>)
     fd6:	47a8      	blx	r5
     fd8:	9c03      	ldr	r4, [sp, #12]
     fda:	0a23      	lsrs	r3, r4, #8
     fdc:	20ff      	movs	r0, #255	; 0xff
     fde:	4003      	ands	r3, r0
     fe0:	0c22      	lsrs	r2, r4, #16
     fe2:	4002      	ands	r2, r0
     fe4:	0e21      	lsrs	r1, r4, #24
     fe6:	4020      	ands	r0, r4
     fe8:	9000      	str	r0, [sp, #0]
     fea:	4858      	ldr	r0, [pc, #352]	; (114c <m2m_wifi_cb+0x2a0>)
     fec:	47a8      	blx	r5
     fee:	200d      	movs	r0, #13
     ff0:	4b51      	ldr	r3, [pc, #324]	; (1138 <m2m_wifi_cb+0x28c>)
     ff2:	4798      	blx	r3
			if (gpfAppWifiCb)
     ff4:	4b52      	ldr	r3, [pc, #328]	; (1140 <m2m_wifi_cb+0x294>)
     ff6:	681b      	ldr	r3, [r3, #0]
     ff8:	2b00      	cmp	r3, #0
     ffa:	d100      	bne.n	ffe <m2m_wifi_cb+0x152>
     ffc:	e78a      	b.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
     ffe:	2100      	movs	r1, #0
    1000:	2034      	movs	r0, #52	; 0x34
    1002:	4798      	blx	r3
    1004:	e786      	b.n	f14 <m2m_wifi_cb+0x68>
		gu8scanInProgress = 0;
    1006:	2200      	movs	r2, #0
    1008:	4b51      	ldr	r3, [pc, #324]	; (1150 <m2m_wifi_cb+0x2a4>)
    100a:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
    100c:	2300      	movs	r3, #0
    100e:	3204      	adds	r2, #4
    1010:	a903      	add	r1, sp, #12
    1012:	0028      	movs	r0, r5
    1014:	4c49      	ldr	r4, [pc, #292]	; (113c <m2m_wifi_cb+0x290>)
    1016:	47a0      	blx	r4
    1018:	2800      	cmp	r0, #0
    101a:	d000      	beq.n	101e <m2m_wifi_cb+0x172>
    101c:	e77a      	b.n	f14 <m2m_wifi_cb+0x68>
			gu8ChNum = strState.u8NumofCh;
    101e:	ab03      	add	r3, sp, #12
    1020:	781a      	ldrb	r2, [r3, #0]
    1022:	4b4c      	ldr	r3, [pc, #304]	; (1154 <m2m_wifi_cb+0x2a8>)
    1024:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
    1026:	4b46      	ldr	r3, [pc, #280]	; (1140 <m2m_wifi_cb+0x294>)
    1028:	681b      	ldr	r3, [r3, #0]
    102a:	2b00      	cmp	r3, #0
    102c:	d100      	bne.n	1030 <m2m_wifi_cb+0x184>
    102e:	e771      	b.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
    1030:	a903      	add	r1, sp, #12
    1032:	3011      	adds	r0, #17
    1034:	4798      	blx	r3
    1036:	e76d      	b.n	f14 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
    1038:	2300      	movs	r3, #0
    103a:	222c      	movs	r2, #44	; 0x2c
    103c:	a903      	add	r1, sp, #12
    103e:	0028      	movs	r0, r5
    1040:	4c3e      	ldr	r4, [pc, #248]	; (113c <m2m_wifi_cb+0x290>)
    1042:	47a0      	blx	r4
    1044:	2800      	cmp	r0, #0
    1046:	d000      	beq.n	104a <m2m_wifi_cb+0x19e>
    1048:	e764      	b.n	f14 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    104a:	4b3d      	ldr	r3, [pc, #244]	; (1140 <m2m_wifi_cb+0x294>)
    104c:	681b      	ldr	r3, [r3, #0]
    104e:	2b00      	cmp	r3, #0
    1050:	d100      	bne.n	1054 <m2m_wifi_cb+0x1a8>
    1052:	e75f      	b.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    1054:	a903      	add	r1, sp, #12
    1056:	3013      	adds	r0, #19
    1058:	4798      	blx	r3
    105a:	e75b      	b.n	f14 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    105c:	2300      	movs	r3, #0
    105e:	2204      	movs	r2, #4
    1060:	a91c      	add	r1, sp, #112	; 0x70
    1062:	0028      	movs	r0, r5
    1064:	4c35      	ldr	r4, [pc, #212]	; (113c <m2m_wifi_cb+0x290>)
    1066:	47a0      	blx	r4
    1068:	2800      	cmp	r0, #0
    106a:	d000      	beq.n	106e <m2m_wifi_cb+0x1c2>
    106c:	e752      	b.n	f14 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    106e:	4b34      	ldr	r3, [pc, #208]	; (1140 <m2m_wifi_cb+0x294>)
    1070:	681b      	ldr	r3, [r3, #0]
    1072:	2b00      	cmp	r3, #0
    1074:	d100      	bne.n	1078 <m2m_wifi_cb+0x1cc>
    1076:	e74d      	b.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    1078:	a91c      	add	r1, sp, #112	; 0x70
    107a:	3004      	adds	r0, #4
    107c:	4798      	blx	r3
    107e:	e749      	b.n	f14 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1080:	2300      	movs	r3, #0
    1082:	2204      	movs	r2, #4
    1084:	a91c      	add	r1, sp, #112	; 0x70
    1086:	0028      	movs	r0, r5
    1088:	4c2c      	ldr	r4, [pc, #176]	; (113c <m2m_wifi_cb+0x290>)
    108a:	47a0      	blx	r4
    108c:	2800      	cmp	r0, #0
    108e:	d000      	beq.n	1092 <m2m_wifi_cb+0x1e6>
    1090:	e740      	b.n	f14 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    1092:	4b2b      	ldr	r3, [pc, #172]	; (1140 <m2m_wifi_cb+0x294>)
    1094:	681b      	ldr	r3, [r3, #0]
    1096:	2b00      	cmp	r3, #0
    1098:	d100      	bne.n	109c <m2m_wifi_cb+0x1f0>
    109a:	e73b      	b.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    109c:	a91c      	add	r1, sp, #112	; 0x70
    109e:	3065      	adds	r0, #101	; 0x65
    10a0:	4798      	blx	r3
    10a2:	e737      	b.n	f14 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    10a4:	2301      	movs	r3, #1
    10a6:	2264      	movs	r2, #100	; 0x64
    10a8:	a903      	add	r1, sp, #12
    10aa:	0028      	movs	r0, r5
    10ac:	4c23      	ldr	r4, [pc, #140]	; (113c <m2m_wifi_cb+0x290>)
    10ae:	47a0      	blx	r4
    10b0:	2800      	cmp	r0, #0
    10b2:	d000      	beq.n	10b6 <m2m_wifi_cb+0x20a>
    10b4:	e72e      	b.n	f14 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    10b6:	4b22      	ldr	r3, [pc, #136]	; (1140 <m2m_wifi_cb+0x294>)
    10b8:	681b      	ldr	r3, [r3, #0]
    10ba:	2b00      	cmp	r3, #0
    10bc:	d100      	bne.n	10c0 <m2m_wifi_cb+0x214>
    10be:	e729      	b.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    10c0:	a903      	add	r1, sp, #12
    10c2:	3009      	adds	r0, #9
    10c4:	4798      	blx	r3
    10c6:	e725      	b.n	f14 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    10c8:	2301      	movs	r3, #1
    10ca:	2204      	movs	r2, #4
    10cc:	a903      	add	r1, sp, #12
    10ce:	0028      	movs	r0, r5
    10d0:	4c1a      	ldr	r4, [pc, #104]	; (113c <m2m_wifi_cb+0x290>)
    10d2:	47a0      	blx	r4
    10d4:	2800      	cmp	r0, #0
    10d6:	d000      	beq.n	10da <m2m_wifi_cb+0x22e>
    10d8:	e71c      	b.n	f14 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    10da:	4b19      	ldr	r3, [pc, #100]	; (1140 <m2m_wifi_cb+0x294>)
    10dc:	681b      	ldr	r3, [r3, #0]
    10de:	2b00      	cmp	r3, #0
    10e0:	d100      	bne.n	10e4 <m2m_wifi_cb+0x238>
    10e2:	e717      	b.n	f14 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    10e4:	a903      	add	r1, sp, #12
    10e6:	302a      	adds	r0, #42	; 0x2a
    10e8:	4798      	blx	r3
    10ea:	e713      	b.n	f14 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    10ec:	2300      	movs	r3, #0
    10ee:	2208      	movs	r2, #8
    10f0:	a903      	add	r1, sp, #12
    10f2:	0028      	movs	r0, r5
    10f4:	4c11      	ldr	r4, [pc, #68]	; (113c <m2m_wifi_cb+0x290>)
    10f6:	47a0      	blx	r4
    10f8:	2800      	cmp	r0, #0
    10fa:	d000      	beq.n	10fe <m2m_wifi_cb+0x252>
    10fc:	e70a      	b.n	f14 <m2m_wifi_cb+0x68>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    10fe:	ab03      	add	r3, sp, #12
    1100:	889a      	ldrh	r2, [r3, #4]
    1102:	0028      	movs	r0, r5
    1104:	3008      	adds	r0, #8
    1106:	2301      	movs	r3, #1
    1108:	9903      	ldr	r1, [sp, #12]
    110a:	4c0c      	ldr	r4, [pc, #48]	; (113c <m2m_wifi_cb+0x290>)
    110c:	47a0      	blx	r4
    110e:	2800      	cmp	r0, #0
    1110:	d000      	beq.n	1114 <m2m_wifi_cb+0x268>
    1112:	e6ff      	b.n	f14 <m2m_wifi_cb+0x68>
				if(gpfAppWifiCb)
    1114:	4b0a      	ldr	r3, [pc, #40]	; (1140 <m2m_wifi_cb+0x294>)
    1116:	681b      	ldr	r3, [r3, #0]
    1118:	2b00      	cmp	r3, #0
    111a:	d100      	bne.n	111e <m2m_wifi_cb+0x272>
    111c:	e6fa      	b.n	f14 <m2m_wifi_cb+0x68>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    111e:	a903      	add	r1, sp, #12
    1120:	3020      	adds	r0, #32
    1122:	4798      	blx	r3
    1124:	e6f6      	b.n	f14 <m2m_wifi_cb+0x68>
    1126:	46c0      	nop			; (mov r8, r8)
    1128:	000085f8 	.word	0x000085f8
    112c:	00008290 	.word	0x00008290
    1130:	00006ed5 	.word	0x00006ed5
    1134:	00008648 	.word	0x00008648
    1138:	00006f09 	.word	0x00006f09
    113c:	00000d05 	.word	0x00000d05
    1140:	2000010c 	.word	0x2000010c
    1144:	000005e5 	.word	0x000005e5
    1148:	000085c0 	.word	0x000085c0
    114c:	00008628 	.word	0x00008628
    1150:	20000111 	.word	0x20000111
    1154:	20000110 	.word	0x20000110

00001158 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    1158:	b5f0      	push	{r4, r5, r6, r7, lr}
    115a:	b08f      	sub	sp, #60	; 0x3c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    115c:	2201      	movs	r2, #1
    115e:	230f      	movs	r3, #15
    1160:	446b      	add	r3, sp
    1162:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    1164:	2800      	cmp	r0, #0
    1166:	d061      	beq.n	122c <m2m_wifi_init+0xd4>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    1168:	6802      	ldr	r2, [r0, #0]
    116a:	4b32      	ldr	r3, [pc, #200]	; (1234 <m2m_wifi_init+0xdc>)
    116c:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    116e:	2200      	movs	r2, #0
    1170:	4b31      	ldr	r3, [pc, #196]	; (1238 <m2m_wifi_init+0xe0>)
    1172:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    1174:	200f      	movs	r0, #15
    1176:	4468      	add	r0, sp
    1178:	4b30      	ldr	r3, [pc, #192]	; (123c <m2m_wifi_init+0xe4>)
    117a:	4798      	blx	r3
    117c:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    117e:	d002      	beq.n	1186 <m2m_wifi_init+0x2e>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
    1180:	0020      	movs	r0, r4
    1182:	b00f      	add	sp, #60	; 0x3c
    1184:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
    1186:	2000      	movs	r0, #0
    1188:	4b2d      	ldr	r3, [pc, #180]	; (1240 <m2m_wifi_init+0xe8>)
    118a:	4798      	blx	r3
    118c:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    118e:	d149      	bne.n	1224 <m2m_wifi_init+0xcc>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    1190:	492c      	ldr	r1, [pc, #176]	; (1244 <m2m_wifi_init+0xec>)
    1192:	2001      	movs	r0, #1
    1194:	4b2c      	ldr	r3, [pc, #176]	; (1248 <m2m_wifi_init+0xf0>)
    1196:	4798      	blx	r3
	ret = nm_get_firmware_full_info(&strtmp);
    1198:	ae04      	add	r6, sp, #16
    119a:	0030      	movs	r0, r6
    119c:	4b2b      	ldr	r3, [pc, #172]	; (124c <m2m_wifi_init+0xf4>)
    119e:	4798      	blx	r3
    11a0:	0004      	movs	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    11a2:	482b      	ldr	r0, [pc, #172]	; (1250 <m2m_wifi_init+0xf8>)
    11a4:	4d2b      	ldr	r5, [pc, #172]	; (1254 <m2m_wifi_init+0xfc>)
    11a6:	47a8      	blx	r5
    11a8:	79b3      	ldrb	r3, [r6, #6]
    11aa:	7972      	ldrb	r2, [r6, #5]
    11ac:	7931      	ldrb	r1, [r6, #4]
    11ae:	8c30      	ldrh	r0, [r6, #32]
    11b0:	9000      	str	r0, [sp, #0]
    11b2:	4829      	ldr	r0, [pc, #164]	; (1258 <m2m_wifi_init+0x100>)
    11b4:	47a8      	blx	r5
    11b6:	200d      	movs	r0, #13
    11b8:	4f28      	ldr	r7, [pc, #160]	; (125c <m2m_wifi_init+0x104>)
    11ba:	47b8      	blx	r7
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    11bc:	4824      	ldr	r0, [pc, #144]	; (1250 <m2m_wifi_init+0xf8>)
    11be:	47a8      	blx	r5
    11c0:	2226      	movs	r2, #38	; 0x26
    11c2:	446a      	add	r2, sp
    11c4:	211a      	movs	r1, #26
    11c6:	4469      	add	r1, sp
    11c8:	4825      	ldr	r0, [pc, #148]	; (1260 <m2m_wifi_init+0x108>)
    11ca:	47a8      	blx	r5
    11cc:	200d      	movs	r0, #13
    11ce:	47b8      	blx	r7
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    11d0:	481f      	ldr	r0, [pc, #124]	; (1250 <m2m_wifi_init+0xf8>)
    11d2:	47a8      	blx	r5
    11d4:	7a73      	ldrb	r3, [r6, #9]
    11d6:	7a32      	ldrb	r2, [r6, #8]
    11d8:	79f1      	ldrb	r1, [r6, #7]
    11da:	4822      	ldr	r0, [pc, #136]	; (1264 <m2m_wifi_init+0x10c>)
    11dc:	47a8      	blx	r5
    11de:	200d      	movs	r0, #13
    11e0:	47b8      	blx	r7
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    11e2:	481b      	ldr	r0, [pc, #108]	; (1250 <m2m_wifi_init+0xf8>)
    11e4:	47a8      	blx	r5
    11e6:	2302      	movs	r3, #2
    11e8:	2205      	movs	r2, #5
    11ea:	2113      	movs	r1, #19
    11ec:	481e      	ldr	r0, [pc, #120]	; (1268 <m2m_wifi_init+0x110>)
    11ee:	47a8      	blx	r5
    11f0:	200d      	movs	r0, #13
    11f2:	47b8      	blx	r7
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    11f4:	4816      	ldr	r0, [pc, #88]	; (1250 <m2m_wifi_init+0xf8>)
    11f6:	47a8      	blx	r5
    11f8:	4a1c      	ldr	r2, [pc, #112]	; (126c <m2m_wifi_init+0x114>)
    11fa:	491d      	ldr	r1, [pc, #116]	; (1270 <m2m_wifi_init+0x118>)
    11fc:	481d      	ldr	r0, [pc, #116]	; (1274 <m2m_wifi_init+0x11c>)
    11fe:	47a8      	blx	r5
    1200:	200d      	movs	r0, #13
    1202:	47b8      	blx	r7
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    1204:	0023      	movs	r3, r4
    1206:	330d      	adds	r3, #13
    1208:	d1ba      	bne.n	1180 <m2m_wifi_init+0x28>
		M2M_ERR("Mismatch Firmawre Version\n");
    120a:	22e8      	movs	r2, #232	; 0xe8
    120c:	32ff      	adds	r2, #255	; 0xff
    120e:	491a      	ldr	r1, [pc, #104]	; (1278 <m2m_wifi_init+0x120>)
    1210:	481a      	ldr	r0, [pc, #104]	; (127c <m2m_wifi_init+0x124>)
    1212:	4b10      	ldr	r3, [pc, #64]	; (1254 <m2m_wifi_init+0xfc>)
    1214:	4798      	blx	r3
    1216:	481a      	ldr	r0, [pc, #104]	; (1280 <m2m_wifi_init+0x128>)
    1218:	4b1a      	ldr	r3, [pc, #104]	; (1284 <m2m_wifi_init+0x12c>)
    121a:	4798      	blx	r3
    121c:	200d      	movs	r0, #13
    121e:	4b0f      	ldr	r3, [pc, #60]	; (125c <m2m_wifi_init+0x104>)
    1220:	4798      	blx	r3
    1222:	e7ad      	b.n	1180 <m2m_wifi_init+0x28>
	nm_drv_deinit(NULL);
    1224:	2000      	movs	r0, #0
    1226:	4b18      	ldr	r3, [pc, #96]	; (1288 <m2m_wifi_init+0x130>)
    1228:	4798      	blx	r3
    122a:	e7a9      	b.n	1180 <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    122c:	240c      	movs	r4, #12
    122e:	4264      	negs	r4, r4
    1230:	e7a6      	b.n	1180 <m2m_wifi_init+0x28>
    1232:	46c0      	nop			; (mov r8, r8)
    1234:	2000010c 	.word	0x2000010c
    1238:	20000111 	.word	0x20000111
    123c:	00001bf9 	.word	0x00001bf9
    1240:	00000e75 	.word	0x00000e75
    1244:	00000ead 	.word	0x00000ead
    1248:	00000df1 	.word	0x00000df1
    124c:	00001b15 	.word	0x00001b15
    1250:	000085c0 	.word	0x000085c0
    1254:	00006ed5 	.word	0x00006ed5
    1258:	00008704 	.word	0x00008704
    125c:	00006f09 	.word	0x00006f09
    1260:	0000872c 	.word	0x0000872c
    1264:	00008748 	.word	0x00008748
    1268:	0000876c 	.word	0x0000876c
    126c:	00008784 	.word	0x00008784
    1270:	00008790 	.word	0x00008790
    1274:	0000879c 	.word	0x0000879c
    1278:	00008604 	.word	0x00008604
    127c:	00008290 	.word	0x00008290
    1280:	000087b4 	.word	0x000087b4
    1284:	00006ff1 	.word	0x00006ff1
    1288:	00001ccd 	.word	0x00001ccd

0000128c <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    128c:	b510      	push	{r4, lr}
	return hif_handle_isr();
    128e:	4b01      	ldr	r3, [pc, #4]	; (1294 <m2m_wifi_handle_events+0x8>)
    1290:	4798      	blx	r3
}
    1292:	bd10      	pop	{r4, pc}
    1294:	00000929 	.word	0x00000929

00001298 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    1298:	b5f0      	push	{r4, r5, r6, r7, lr}
    129a:	46ce      	mov	lr, r9
    129c:	4647      	mov	r7, r8
    129e:	b580      	push	{r7, lr}
    12a0:	b0a3      	sub	sp, #140	; 0x8c
    12a2:	9005      	str	r0, [sp, #20]
    12a4:	000c      	movs	r4, r1
    12a6:	0015      	movs	r5, r2
    12a8:	001f      	movs	r7, r3
    12aa:	ab2a      	add	r3, sp, #168	; 0xa8
    12ac:	881b      	ldrh	r3, [r3, #0]
    12ae:	4699      	mov	r9, r3
    12b0:	ab2b      	add	r3, sp, #172	; 0xac
    12b2:	781b      	ldrb	r3, [r3, #0]
    12b4:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    12b6:	2a01      	cmp	r2, #1
    12b8:	d003      	beq.n	12c2 <m2m_wifi_connect_sc+0x2a>
	{
		if(pvAuthInfo == NULL)
    12ba:	2f00      	cmp	r7, #0
    12bc:	d040      	beq.n	1340 <m2m_wifi_connect_sc+0xa8>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    12be:	2a02      	cmp	r2, #2
    12c0:	d04c      	beq.n	135c <m2m_wifi_connect_sc+0xc4>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    12c2:	1e63      	subs	r3, r4, #1
    12c4:	2b1f      	cmp	r3, #31
    12c6:	d900      	bls.n	12ca <m2m_wifi_connect_sc+0x32>
    12c8:	e078      	b.n	13bc <m2m_wifi_connect_sc+0x124>
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    12ca:	464b      	mov	r3, r9
    12cc:	3b01      	subs	r3, #1
    12ce:	b29b      	uxth	r3, r3
    12d0:	2b0d      	cmp	r3, #13
    12d2:	d903      	bls.n	12dc <m2m_wifi_connect_sc+0x44>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    12d4:	464b      	mov	r3, r9
    12d6:	2bff      	cmp	r3, #255	; 0xff
    12d8:	d000      	beq.n	12dc <m2m_wifi_connect_sc+0x44>
    12da:	e07d      	b.n	13d8 <m2m_wifi_connect_sc+0x140>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    12dc:	ae07      	add	r6, sp, #28
    12de:	0022      	movs	r2, r4
    12e0:	9905      	ldr	r1, [sp, #20]
    12e2:	205a      	movs	r0, #90	; 0x5a
    12e4:	ab02      	add	r3, sp, #8
    12e6:	469c      	mov	ip, r3
    12e8:	4460      	add	r0, ip
    12ea:	4b78      	ldr	r3, [pc, #480]	; (14cc <m2m_wifi_connect_sc+0x234>)
    12ec:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    12ee:	1934      	adds	r4, r6, r4
    12f0:	3446      	adds	r4, #70	; 0x46
    12f2:	2300      	movs	r3, #0
    12f4:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    12f6:	3344      	adds	r3, #68	; 0x44
    12f8:	464a      	mov	r2, r9
    12fa:	52f2      	strh	r2, [r6, r3]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    12fc:	4643      	mov	r3, r8
    12fe:	1e5a      	subs	r2, r3, #1
    1300:	4193      	sbcs	r3, r2
    1302:	2267      	movs	r2, #103	; 0x67
    1304:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
    1306:	2341      	movs	r3, #65	; 0x41
    1308:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    130a:	2d03      	cmp	r5, #3
    130c:	d100      	bne.n	1310 <m2m_wifi_connect_sc+0x78>
    130e:	e072      	b.n	13f6 <m2m_wifi_connect_sc+0x15e>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    1310:	2d02      	cmp	r5, #2
    1312:	d100      	bne.n	1316 <m2m_wifi_connect_sc+0x7e>
    1314:	e0ab      	b.n	146e <m2m_wifi_connect_sc+0x1d6>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    1316:	2d04      	cmp	r5, #4
    1318:	d100      	bne.n	131c <m2m_wifi_connect_sc+0x84>
    131a:	e0c3      	b.n	14a4 <m2m_wifi_connect_sc+0x20c>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    131c:	2d01      	cmp	r5, #1
    131e:	d000      	beq.n	1322 <m2m_wifi_connect_sc+0x8a>
    1320:	e0c6      	b.n	14b0 <m2m_wifi_connect_sc+0x218>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    1322:	2300      	movs	r3, #0
    1324:	9302      	str	r3, [sp, #8]
    1326:	9301      	str	r3, [sp, #4]
    1328:	9300      	str	r3, [sp, #0]
    132a:	336c      	adds	r3, #108	; 0x6c
    132c:	aa07      	add	r2, sp, #28
    132e:	2128      	movs	r1, #40	; 0x28
    1330:	2001      	movs	r0, #1
    1332:	4c67      	ldr	r4, [pc, #412]	; (14d0 <m2m_wifi_connect_sc+0x238>)
    1334:	47a0      	blx	r4

ERR1:
	return ret;
}
    1336:	b023      	add	sp, #140	; 0x8c
    1338:	bc0c      	pop	{r2, r3}
    133a:	4690      	mov	r8, r2
    133c:	4699      	mov	r9, r3
    133e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			M2M_ERR("Key is not valid\n");
    1340:	4a64      	ldr	r2, [pc, #400]	; (14d4 <m2m_wifi_connect_sc+0x23c>)
    1342:	4965      	ldr	r1, [pc, #404]	; (14d8 <m2m_wifi_connect_sc+0x240>)
    1344:	4865      	ldr	r0, [pc, #404]	; (14dc <m2m_wifi_connect_sc+0x244>)
    1346:	4b66      	ldr	r3, [pc, #408]	; (14e0 <m2m_wifi_connect_sc+0x248>)
    1348:	4798      	blx	r3
    134a:	4866      	ldr	r0, [pc, #408]	; (14e4 <m2m_wifi_connect_sc+0x24c>)
    134c:	4b66      	ldr	r3, [pc, #408]	; (14e8 <m2m_wifi_connect_sc+0x250>)
    134e:	4798      	blx	r3
    1350:	200d      	movs	r0, #13
    1352:	4b66      	ldr	r3, [pc, #408]	; (14ec <m2m_wifi_connect_sc+0x254>)
    1354:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1356:	200c      	movs	r0, #12
    1358:	4240      	negs	r0, r0
			goto ERR1;
    135a:	e7ec      	b.n	1336 <m2m_wifi_connect_sc+0x9e>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    135c:	0038      	movs	r0, r7
    135e:	4b64      	ldr	r3, [pc, #400]	; (14f0 <m2m_wifi_connect_sc+0x258>)
    1360:	4798      	blx	r3
    1362:	2840      	cmp	r0, #64	; 0x40
    1364:	d1ad      	bne.n	12c2 <m2m_wifi_connect_sc+0x2a>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    1366:	783b      	ldrb	r3, [r7, #0]
    1368:	001a      	movs	r2, r3
    136a:	3a30      	subs	r2, #48	; 0x30
    136c:	2a36      	cmp	r2, #54	; 0x36
    136e:	d817      	bhi.n	13a0 <m2m_wifi_connect_sc+0x108>
    1370:	3a0a      	subs	r2, #10
    1372:	2a06      	cmp	r2, #6
    1374:	d914      	bls.n	13a0 <m2m_wifi_connect_sc+0x108>
    1376:	3b47      	subs	r3, #71	; 0x47
    1378:	2b19      	cmp	r3, #25
    137a:	d911      	bls.n	13a0 <m2m_wifi_connect_sc+0x108>
    137c:	1c7a      	adds	r2, r7, #1
    137e:	0038      	movs	r0, r7
    1380:	3040      	adds	r0, #64	; 0x40
    1382:	7813      	ldrb	r3, [r2, #0]
    1384:	0019      	movs	r1, r3
    1386:	3930      	subs	r1, #48	; 0x30
    1388:	2936      	cmp	r1, #54	; 0x36
    138a:	d809      	bhi.n	13a0 <m2m_wifi_connect_sc+0x108>
    138c:	390a      	subs	r1, #10
    138e:	2906      	cmp	r1, #6
    1390:	d906      	bls.n	13a0 <m2m_wifi_connect_sc+0x108>
    1392:	3b47      	subs	r3, #71	; 0x47
    1394:	2b19      	cmp	r3, #25
    1396:	d903      	bls.n	13a0 <m2m_wifi_connect_sc+0x108>
    1398:	3201      	adds	r2, #1
			while(i < (M2M_MAX_PSK_LEN-1))
    139a:	4282      	cmp	r2, r0
    139c:	d1f1      	bne.n	1382 <m2m_wifi_connect_sc+0xea>
    139e:	e790      	b.n	12c2 <m2m_wifi_connect_sc+0x2a>
					M2M_ERR("Invalid Key\n");
    13a0:	4a54      	ldr	r2, [pc, #336]	; (14f4 <m2m_wifi_connect_sc+0x25c>)
    13a2:	494d      	ldr	r1, [pc, #308]	; (14d8 <m2m_wifi_connect_sc+0x240>)
    13a4:	484d      	ldr	r0, [pc, #308]	; (14dc <m2m_wifi_connect_sc+0x244>)
    13a6:	4b4e      	ldr	r3, [pc, #312]	; (14e0 <m2m_wifi_connect_sc+0x248>)
    13a8:	4798      	blx	r3
    13aa:	4853      	ldr	r0, [pc, #332]	; (14f8 <m2m_wifi_connect_sc+0x260>)
    13ac:	4b4e      	ldr	r3, [pc, #312]	; (14e8 <m2m_wifi_connect_sc+0x250>)
    13ae:	4798      	blx	r3
    13b0:	200d      	movs	r0, #13
    13b2:	4b4e      	ldr	r3, [pc, #312]	; (14ec <m2m_wifi_connect_sc+0x254>)
    13b4:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    13b6:	200c      	movs	r0, #12
    13b8:	4240      	negs	r0, r0
					goto ERR1;
    13ba:	e7bc      	b.n	1336 <m2m_wifi_connect_sc+0x9e>
		M2M_ERR("SSID LEN INVALID\n");
    13bc:	4a4f      	ldr	r2, [pc, #316]	; (14fc <m2m_wifi_connect_sc+0x264>)
    13be:	4946      	ldr	r1, [pc, #280]	; (14d8 <m2m_wifi_connect_sc+0x240>)
    13c0:	4846      	ldr	r0, [pc, #280]	; (14dc <m2m_wifi_connect_sc+0x244>)
    13c2:	4b47      	ldr	r3, [pc, #284]	; (14e0 <m2m_wifi_connect_sc+0x248>)
    13c4:	4798      	blx	r3
    13c6:	484e      	ldr	r0, [pc, #312]	; (1500 <m2m_wifi_connect_sc+0x268>)
    13c8:	4b47      	ldr	r3, [pc, #284]	; (14e8 <m2m_wifi_connect_sc+0x250>)
    13ca:	4798      	blx	r3
    13cc:	200d      	movs	r0, #13
    13ce:	4b47      	ldr	r3, [pc, #284]	; (14ec <m2m_wifi_connect_sc+0x254>)
    13d0:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    13d2:	200c      	movs	r0, #12
    13d4:	4240      	negs	r0, r0
		goto ERR1;
    13d6:	e7ae      	b.n	1336 <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("CH INVALID\n");
    13d8:	228d      	movs	r2, #141	; 0x8d
    13da:	0092      	lsls	r2, r2, #2
    13dc:	493e      	ldr	r1, [pc, #248]	; (14d8 <m2m_wifi_connect_sc+0x240>)
    13de:	483f      	ldr	r0, [pc, #252]	; (14dc <m2m_wifi_connect_sc+0x244>)
    13e0:	4b3f      	ldr	r3, [pc, #252]	; (14e0 <m2m_wifi_connect_sc+0x248>)
    13e2:	4798      	blx	r3
    13e4:	4847      	ldr	r0, [pc, #284]	; (1504 <m2m_wifi_connect_sc+0x26c>)
    13e6:	4b40      	ldr	r3, [pc, #256]	; (14e8 <m2m_wifi_connect_sc+0x250>)
    13e8:	4798      	blx	r3
    13ea:	200d      	movs	r0, #13
    13ec:	4b3f      	ldr	r3, [pc, #252]	; (14ec <m2m_wifi_connect_sc+0x254>)
    13ee:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    13f0:	200c      	movs	r0, #12
    13f2:	4240      	negs	r0, r0
			goto ERR1;
    13f4:	e79f      	b.n	1336 <m2m_wifi_connect_sc+0x9e>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    13f6:	783b      	ldrb	r3, [r7, #0]
    13f8:	3b01      	subs	r3, #1
    13fa:	b2db      	uxtb	r3, r3
    13fc:	aa07      	add	r2, sp, #28
    13fe:	7013      	strb	r3, [r2, #0]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    1400:	2b03      	cmp	r3, #3
    1402:	d817      	bhi.n	1434 <m2m_wifi_connect_sc+0x19c>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    1404:	787a      	ldrb	r2, [r7, #1]
    1406:	1e51      	subs	r1, r2, #1
    1408:	ab07      	add	r3, sp, #28
    140a:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    140c:	2310      	movs	r3, #16
    140e:	0011      	movs	r1, r2
    1410:	4399      	bics	r1, r3
    1412:	290b      	cmp	r1, #11
    1414:	d01d      	beq.n	1452 <m2m_wifi_connect_sc+0x1ba>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    1416:	4a3c      	ldr	r2, [pc, #240]	; (1508 <m2m_wifi_connect_sc+0x270>)
    1418:	492f      	ldr	r1, [pc, #188]	; (14d8 <m2m_wifi_connect_sc+0x240>)
    141a:	4830      	ldr	r0, [pc, #192]	; (14dc <m2m_wifi_connect_sc+0x244>)
    141c:	4c30      	ldr	r4, [pc, #192]	; (14e0 <m2m_wifi_connect_sc+0x248>)
    141e:	47a0      	blx	r4
    1420:	ab07      	add	r3, sp, #28
    1422:	7859      	ldrb	r1, [r3, #1]
    1424:	4839      	ldr	r0, [pc, #228]	; (150c <m2m_wifi_connect_sc+0x274>)
    1426:	47a0      	blx	r4
    1428:	200d      	movs	r0, #13
    142a:	4b30      	ldr	r3, [pc, #192]	; (14ec <m2m_wifi_connect_sc+0x254>)
    142c:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    142e:	200c      	movs	r0, #12
    1430:	4240      	negs	r0, r0
			goto ERR1;
    1432:	e780      	b.n	1336 <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    1434:	4a36      	ldr	r2, [pc, #216]	; (1510 <m2m_wifi_connect_sc+0x278>)
    1436:	4928      	ldr	r1, [pc, #160]	; (14d8 <m2m_wifi_connect_sc+0x240>)
    1438:	4828      	ldr	r0, [pc, #160]	; (14dc <m2m_wifi_connect_sc+0x244>)
    143a:	4c29      	ldr	r4, [pc, #164]	; (14e0 <m2m_wifi_connect_sc+0x248>)
    143c:	47a0      	blx	r4
    143e:	ab07      	add	r3, sp, #28
    1440:	7819      	ldrb	r1, [r3, #0]
    1442:	4834      	ldr	r0, [pc, #208]	; (1514 <m2m_wifi_connect_sc+0x27c>)
    1444:	47a0      	blx	r4
    1446:	200d      	movs	r0, #13
    1448:	4b28      	ldr	r3, [pc, #160]	; (14ec <m2m_wifi_connect_sc+0x254>)
    144a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    144c:	200c      	movs	r0, #12
    144e:	4240      	negs	r0, r0
			goto ERR1;
    1450:	e771      	b.n	1336 <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    1452:	1cb9      	adds	r1, r7, #2
    1454:	2016      	movs	r0, #22
    1456:	ab02      	add	r3, sp, #8
    1458:	469c      	mov	ip, r3
    145a:	4460      	add	r0, ip
    145c:	4b1b      	ldr	r3, [pc, #108]	; (14cc <m2m_wifi_connect_sc+0x234>)
    145e:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    1460:	787b      	ldrb	r3, [r7, #1]
    1462:	aa07      	add	r2, sp, #28
    1464:	4694      	mov	ip, r2
    1466:	4463      	add	r3, ip
    1468:	2200      	movs	r2, #0
    146a:	709a      	strb	r2, [r3, #2]
    146c:	e759      	b.n	1322 <m2m_wifi_connect_sc+0x8a>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    146e:	0038      	movs	r0, r7
    1470:	4b1f      	ldr	r3, [pc, #124]	; (14f0 <m2m_wifi_connect_sc+0x258>)
    1472:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    1474:	1e43      	subs	r3, r0, #1
    1476:	b29b      	uxth	r3, r3
    1478:	2b3f      	cmp	r3, #63	; 0x3f
    147a:	d805      	bhi.n	1488 <m2m_wifi_connect_sc+0x1f0>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    147c:	1c42      	adds	r2, r0, #1
    147e:	0039      	movs	r1, r7
    1480:	a807      	add	r0, sp, #28
    1482:	4b12      	ldr	r3, [pc, #72]	; (14cc <m2m_wifi_connect_sc+0x234>)
    1484:	4798      	blx	r3
    1486:	e74c      	b.n	1322 <m2m_wifi_connect_sc+0x8a>
			M2M_ERR("Incorrect PSK key length\n");
    1488:	4a23      	ldr	r2, [pc, #140]	; (1518 <m2m_wifi_connect_sc+0x280>)
    148a:	4913      	ldr	r1, [pc, #76]	; (14d8 <m2m_wifi_connect_sc+0x240>)
    148c:	4813      	ldr	r0, [pc, #76]	; (14dc <m2m_wifi_connect_sc+0x244>)
    148e:	4b14      	ldr	r3, [pc, #80]	; (14e0 <m2m_wifi_connect_sc+0x248>)
    1490:	4798      	blx	r3
    1492:	4822      	ldr	r0, [pc, #136]	; (151c <m2m_wifi_connect_sc+0x284>)
    1494:	4b14      	ldr	r3, [pc, #80]	; (14e8 <m2m_wifi_connect_sc+0x250>)
    1496:	4798      	blx	r3
    1498:	200d      	movs	r0, #13
    149a:	4b14      	ldr	r3, [pc, #80]	; (14ec <m2m_wifi_connect_sc+0x254>)
    149c:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    149e:	200c      	movs	r0, #12
    14a0:	4240      	negs	r0, r0
			goto ERR1;
    14a2:	e748      	b.n	1336 <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    14a4:	223e      	movs	r2, #62	; 0x3e
    14a6:	0039      	movs	r1, r7
    14a8:	a807      	add	r0, sp, #28
    14aa:	4b08      	ldr	r3, [pc, #32]	; (14cc <m2m_wifi_connect_sc+0x234>)
    14ac:	4798      	blx	r3
    14ae:	e738      	b.n	1322 <m2m_wifi_connect_sc+0x8a>
		M2M_ERR("undefined sec type\n");
    14b0:	4a1b      	ldr	r2, [pc, #108]	; (1520 <m2m_wifi_connect_sc+0x288>)
    14b2:	4909      	ldr	r1, [pc, #36]	; (14d8 <m2m_wifi_connect_sc+0x240>)
    14b4:	4809      	ldr	r0, [pc, #36]	; (14dc <m2m_wifi_connect_sc+0x244>)
    14b6:	4b0a      	ldr	r3, [pc, #40]	; (14e0 <m2m_wifi_connect_sc+0x248>)
    14b8:	4798      	blx	r3
    14ba:	481a      	ldr	r0, [pc, #104]	; (1524 <m2m_wifi_connect_sc+0x28c>)
    14bc:	4b0a      	ldr	r3, [pc, #40]	; (14e8 <m2m_wifi_connect_sc+0x250>)
    14be:	4798      	blx	r3
    14c0:	200d      	movs	r0, #13
    14c2:	4b0a      	ldr	r3, [pc, #40]	; (14ec <m2m_wifi_connect_sc+0x254>)
    14c4:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    14c6:	200c      	movs	r0, #12
    14c8:	4240      	negs	r0, r0
		goto ERR1;
    14ca:	e734      	b.n	1336 <m2m_wifi_connect_sc+0x9e>
    14cc:	000005d1 	.word	0x000005d1
    14d0:	000006f9 	.word	0x000006f9
    14d4:	00000215 	.word	0x00000215
    14d8:	00008614 	.word	0x00008614
    14dc:	00008290 	.word	0x00008290
    14e0:	00006ed5 	.word	0x00006ed5
    14e4:	0000865c 	.word	0x0000865c
    14e8:	00006ff1 	.word	0x00006ff1
    14ec:	00006f09 	.word	0x00006f09
    14f0:	000005f5 	.word	0x000005f5
    14f4:	00000221 	.word	0x00000221
    14f8:	00008670 	.word	0x00008670
    14fc:	0000022b 	.word	0x0000022b
    1500:	0000867c 	.word	0x0000867c
    1504:	00008690 	.word	0x00008690
    1508:	00000252 	.word	0x00000252
    150c:	000086b8 	.word	0x000086b8
    1510:	0000024b 	.word	0x0000024b
    1514:	0000869c 	.word	0x0000869c
    1518:	00000261 	.word	0x00000261
    151c:	000086d4 	.word	0x000086d4
    1520:	00000271 	.word	0x00000271
    1524:	000086f0 	.word	0x000086f0

00001528 <m2m_wifi_connect>:
{
    1528:	b530      	push	{r4, r5, lr}
    152a:	b083      	sub	sp, #12
    152c:	ac06      	add	r4, sp, #24
    152e:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    1530:	2500      	movs	r5, #0
    1532:	9501      	str	r5, [sp, #4]
    1534:	9400      	str	r4, [sp, #0]
    1536:	4c02      	ldr	r4, [pc, #8]	; (1540 <m2m_wifi_connect+0x18>)
    1538:	47a0      	blx	r4
}
    153a:	b003      	add	sp, #12
    153c:	bd30      	pop	{r4, r5, pc}
    153e:	46c0      	nop			; (mov r8, r8)
    1540:	00001299 	.word	0x00001299

00001544 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    1544:	2000      	movs	r0, #0
    1546:	4770      	bx	lr

00001548 <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    1548:	b5f0      	push	{r4, r5, r6, r7, lr}
    154a:	b083      	sub	sp, #12
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    154c:	2580      	movs	r5, #128	; 0x80
    154e:	006d      	lsls	r5, r5, #1
    1550:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    1552:	24a5      	movs	r4, #165	; 0xa5
    1554:	0164      	lsls	r4, r4, #5
    1556:	4f08      	ldr	r7, [pc, #32]	; (1578 <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    1558:	4e08      	ldr	r6, [pc, #32]	; (157c <chip_apply_conf+0x34>)
		nm_write_reg(rNMI_GP_REG_1, val32);
    155a:	0029      	movs	r1, r5
    155c:	0020      	movs	r0, r4
    155e:	47b8      	blx	r7
			uint32 reg = 0;
    1560:	2300      	movs	r3, #0
    1562:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    1564:	a901      	add	r1, sp, #4
    1566:	0020      	movs	r0, r4
    1568:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    156a:	2800      	cmp	r0, #0
    156c:	d1f5      	bne.n	155a <chip_apply_conf+0x12>
				if(reg == val32)
    156e:	9b01      	ldr	r3, [sp, #4]
    1570:	429d      	cmp	r5, r3
    1572:	d1f2      	bne.n	155a <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    1574:	b003      	add	sp, #12
    1576:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1578:	00001a39 	.word	0x00001a39
    157c:	00001a2d 	.word	0x00001a2d

00001580 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    1580:	b500      	push	{lr}
    1582:	b083      	sub	sp, #12
	uint32 reg = 0;
    1584:	2300      	movs	r3, #0
    1586:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    1588:	a901      	add	r1, sp, #4
    158a:	4811      	ldr	r0, [pc, #68]	; (15d0 <enable_interrupts+0x50>)
    158c:	4b11      	ldr	r3, [pc, #68]	; (15d4 <enable_interrupts+0x54>)
    158e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1590:	2800      	cmp	r0, #0
    1592:	d001      	beq.n	1598 <enable_interrupts+0x18>
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    1594:	b003      	add	sp, #12
    1596:	bd00      	pop	{pc}
	reg |= ((uint32) 1 << 8);
    1598:	2180      	movs	r1, #128	; 0x80
    159a:	0049      	lsls	r1, r1, #1
    159c:	9b01      	ldr	r3, [sp, #4]
    159e:	4319      	orrs	r1, r3
    15a0:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    15a2:	480b      	ldr	r0, [pc, #44]	; (15d0 <enable_interrupts+0x50>)
    15a4:	4b0c      	ldr	r3, [pc, #48]	; (15d8 <enable_interrupts+0x58>)
    15a6:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    15a8:	2800      	cmp	r0, #0
    15aa:	d1f3      	bne.n	1594 <enable_interrupts+0x14>
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    15ac:	a901      	add	r1, sp, #4
    15ae:	20d0      	movs	r0, #208	; 0xd0
    15b0:	0140      	lsls	r0, r0, #5
    15b2:	4b08      	ldr	r3, [pc, #32]	; (15d4 <enable_interrupts+0x54>)
    15b4:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    15b6:	2800      	cmp	r0, #0
    15b8:	d1ec      	bne.n	1594 <enable_interrupts+0x14>
	reg |= ((uint32) 1 << 16);
    15ba:	2180      	movs	r1, #128	; 0x80
    15bc:	0249      	lsls	r1, r1, #9
    15be:	9b01      	ldr	r3, [sp, #4]
    15c0:	4319      	orrs	r1, r3
    15c2:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    15c4:	20d0      	movs	r0, #208	; 0xd0
    15c6:	0140      	lsls	r0, r0, #5
    15c8:	4b03      	ldr	r3, [pc, #12]	; (15d8 <enable_interrupts+0x58>)
    15ca:	4798      	blx	r3
    15cc:	e7e2      	b.n	1594 <enable_interrupts+0x14>
    15ce:	46c0      	nop			; (mov r8, r8)
    15d0:	00001408 	.word	0x00001408
    15d4:	00001a2d 	.word	0x00001a2d
    15d8:	00001a39 	.word	0x00001a39

000015dc <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    15dc:	b510      	push	{r4, lr}
    15de:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    15e0:	4b28      	ldr	r3, [pc, #160]	; (1684 <nmi_get_chipid+0xa8>)
    15e2:	681c      	ldr	r4, [r3, #0]
    15e4:	2c00      	cmp	r4, #0
    15e6:	d004      	beq.n	15f2 <nmi_get_chipid+0x16>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    15e8:	4b26      	ldr	r3, [pc, #152]	; (1684 <nmi_get_chipid+0xa8>)
    15ea:	681c      	ldr	r4, [r3, #0]
}
    15ec:	0020      	movs	r0, r4
    15ee:	b002      	add	sp, #8
    15f0:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    15f2:	0019      	movs	r1, r3
    15f4:	2080      	movs	r0, #128	; 0x80
    15f6:	0140      	lsls	r0, r0, #5
    15f8:	4b23      	ldr	r3, [pc, #140]	; (1688 <nmi_get_chipid+0xac>)
    15fa:	4798      	blx	r3
    15fc:	2800      	cmp	r0, #0
    15fe:	d003      	beq.n	1608 <nmi_get_chipid+0x2c>
			chipid = 0;
    1600:	2200      	movs	r2, #0
    1602:	4b20      	ldr	r3, [pc, #128]	; (1684 <nmi_get_chipid+0xa8>)
    1604:	601a      	str	r2, [r3, #0]
			return 0;
    1606:	e7f1      	b.n	15ec <nmi_get_chipid+0x10>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    1608:	a901      	add	r1, sp, #4
    160a:	4820      	ldr	r0, [pc, #128]	; (168c <nmi_get_chipid+0xb0>)
    160c:	4b1e      	ldr	r3, [pc, #120]	; (1688 <nmi_get_chipid+0xac>)
    160e:	4798      	blx	r3
    1610:	2800      	cmp	r0, #0
    1612:	d003      	beq.n	161c <nmi_get_chipid+0x40>
			chipid = 0;
    1614:	2200      	movs	r2, #0
    1616:	4b1b      	ldr	r3, [pc, #108]	; (1684 <nmi_get_chipid+0xa8>)
    1618:	601a      	str	r2, [r3, #0]
			return 0;
    161a:	e7e7      	b.n	15ec <nmi_get_chipid+0x10>
		if (chipid == 0x1002a0)  {
    161c:	4b19      	ldr	r3, [pc, #100]	; (1684 <nmi_get_chipid+0xa8>)
    161e:	681b      	ldr	r3, [r3, #0]
    1620:	4a1b      	ldr	r2, [pc, #108]	; (1690 <nmi_get_chipid+0xb4>)
    1622:	4293      	cmp	r3, r2
    1624:	d00e      	beq.n	1644 <nmi_get_chipid+0x68>
		} else if(chipid == 0x1002b0) {
    1626:	4a1b      	ldr	r2, [pc, #108]	; (1694 <nmi_get_chipid+0xb8>)
    1628:	4293      	cmp	r3, r2
    162a:	d012      	beq.n	1652 <nmi_get_chipid+0x76>
		}else if(chipid == 0x1000F0) { 
    162c:	4a1a      	ldr	r2, [pc, #104]	; (1698 <nmi_get_chipid+0xbc>)
    162e:	4293      	cmp	r3, r2
    1630:	d01c      	beq.n	166c <nmi_get_chipid+0x90>
		chipid |= 0x050000;
    1632:	4914      	ldr	r1, [pc, #80]	; (1684 <nmi_get_chipid+0xa8>)
		chipid &= ~(0x0f0000);
    1634:	4a19      	ldr	r2, [pc, #100]	; (169c <nmi_get_chipid+0xc0>)
    1636:	680b      	ldr	r3, [r1, #0]
    1638:	401a      	ands	r2, r3
		chipid |= 0x050000;
    163a:	23a0      	movs	r3, #160	; 0xa0
    163c:	02db      	lsls	r3, r3, #11
    163e:	4313      	orrs	r3, r2
    1640:	600b      	str	r3, [r1, #0]
    1642:	e7d1      	b.n	15e8 <nmi_get_chipid+0xc>
			if (rfrevid == 0x1) { /* 1002A0 */
    1644:	9b01      	ldr	r3, [sp, #4]
    1646:	2b01      	cmp	r3, #1
    1648:	d0f3      	beq.n	1632 <nmi_get_chipid+0x56>
				chipid = 0x1002a1;
    164a:	4a15      	ldr	r2, [pc, #84]	; (16a0 <nmi_get_chipid+0xc4>)
    164c:	4b0d      	ldr	r3, [pc, #52]	; (1684 <nmi_get_chipid+0xa8>)
    164e:	601a      	str	r2, [r3, #0]
    1650:	e7ef      	b.n	1632 <nmi_get_chipid+0x56>
			if(rfrevid == 3) { /* 1002B0 */
    1652:	9b01      	ldr	r3, [sp, #4]
    1654:	2b03      	cmp	r3, #3
    1656:	d0ec      	beq.n	1632 <nmi_get_chipid+0x56>
			} else if(rfrevid == 4) { /* 1002B1 */
    1658:	2b04      	cmp	r3, #4
    165a:	d003      	beq.n	1664 <nmi_get_chipid+0x88>
				chipid = 0x1002b2;
    165c:	4a11      	ldr	r2, [pc, #68]	; (16a4 <nmi_get_chipid+0xc8>)
    165e:	4b09      	ldr	r3, [pc, #36]	; (1684 <nmi_get_chipid+0xa8>)
    1660:	601a      	str	r2, [r3, #0]
    1662:	e7e6      	b.n	1632 <nmi_get_chipid+0x56>
				chipid = 0x1002b1;
    1664:	4a10      	ldr	r2, [pc, #64]	; (16a8 <nmi_get_chipid+0xcc>)
    1666:	4b07      	ldr	r3, [pc, #28]	; (1684 <nmi_get_chipid+0xa8>)
    1668:	601a      	str	r2, [r3, #0]
    166a:	e7e2      	b.n	1632 <nmi_get_chipid+0x56>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    166c:	4905      	ldr	r1, [pc, #20]	; (1684 <nmi_get_chipid+0xa8>)
    166e:	20ec      	movs	r0, #236	; 0xec
    1670:	0380      	lsls	r0, r0, #14
    1672:	4b05      	ldr	r3, [pc, #20]	; (1688 <nmi_get_chipid+0xac>)
    1674:	4798      	blx	r3
    1676:	2800      	cmp	r0, #0
    1678:	d0db      	beq.n	1632 <nmi_get_chipid+0x56>
			chipid = 0;
    167a:	2200      	movs	r2, #0
    167c:	4b01      	ldr	r3, [pc, #4]	; (1684 <nmi_get_chipid+0xa8>)
    167e:	601a      	str	r2, [r3, #0]
			return 0;
    1680:	e7b4      	b.n	15ec <nmi_get_chipid+0x10>
    1682:	46c0      	nop			; (mov r8, r8)
    1684:	20000114 	.word	0x20000114
    1688:	00001a2d 	.word	0x00001a2d
    168c:	000013f4 	.word	0x000013f4
    1690:	001002a0 	.word	0x001002a0
    1694:	001002b0 	.word	0x001002b0
    1698:	001000f0 	.word	0x001000f0
    169c:	fff0ffff 	.word	0xfff0ffff
    16a0:	001002a1 	.word	0x001002a1
    16a4:	001002b2 	.word	0x001002b2
    16a8:	001002b1 	.word	0x001002b1

000016ac <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    16ac:	b530      	push	{r4, r5, lr}
    16ae:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    16b0:	4c16      	ldr	r4, [pc, #88]	; (170c <chip_sleep+0x60>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    16b2:	2501      	movs	r5, #1
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    16b4:	a901      	add	r1, sp, #4
    16b6:	2010      	movs	r0, #16
    16b8:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    16ba:	2800      	cmp	r0, #0
    16bc:	d11c      	bne.n	16f8 <chip_sleep+0x4c>
		if((reg & NBIT0) == 0) break;
    16be:	9b01      	ldr	r3, [sp, #4]
    16c0:	422b      	tst	r3, r5
    16c2:	d1f7      	bne.n	16b4 <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    16c4:	a901      	add	r1, sp, #4
    16c6:	3001      	adds	r0, #1
    16c8:	4b10      	ldr	r3, [pc, #64]	; (170c <chip_sleep+0x60>)
    16ca:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    16cc:	2800      	cmp	r0, #0
    16ce:	d113      	bne.n	16f8 <chip_sleep+0x4c>
	if(reg & NBIT1)
    16d0:	9901      	ldr	r1, [sp, #4]
    16d2:	078b      	lsls	r3, r1, #30
    16d4:	d507      	bpl.n	16e6 <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    16d6:	2302      	movs	r3, #2
    16d8:	4399      	bics	r1, r3
    16da:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    16dc:	3001      	adds	r0, #1
    16de:	4b0c      	ldr	r3, [pc, #48]	; (1710 <chip_sleep+0x64>)
    16e0:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    16e2:	2800      	cmp	r0, #0
    16e4:	d108      	bne.n	16f8 <chip_sleep+0x4c>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    16e6:	a901      	add	r1, sp, #4
    16e8:	200b      	movs	r0, #11
    16ea:	4b08      	ldr	r3, [pc, #32]	; (170c <chip_sleep+0x60>)
    16ec:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    16ee:	2800      	cmp	r0, #0
    16f0:	d102      	bne.n	16f8 <chip_sleep+0x4c>
	if(reg & NBIT0)
    16f2:	9901      	ldr	r1, [sp, #4]
    16f4:	07cb      	lsls	r3, r1, #31
    16f6:	d401      	bmi.n	16fc <chip_sleep+0x50>
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    16f8:	b003      	add	sp, #12
    16fa:	bd30      	pop	{r4, r5, pc}
		reg &= ~NBIT0;
    16fc:	2301      	movs	r3, #1
    16fe:	4399      	bics	r1, r3
    1700:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    1702:	300b      	adds	r0, #11
    1704:	4b02      	ldr	r3, [pc, #8]	; (1710 <chip_sleep+0x64>)
    1706:	4798      	blx	r3
    1708:	e7f6      	b.n	16f8 <chip_sleep+0x4c>
    170a:	46c0      	nop			; (mov r8, r8)
    170c:	00001a2d 	.word	0x00001a2d
    1710:	00001a39 	.word	0x00001a39

00001714 <chip_wake>:
sint8 chip_wake(void)
{
    1714:	b5f0      	push	{r4, r5, r6, r7, lr}
    1716:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    1718:	2300      	movs	r3, #0
    171a:	9301      	str	r3, [sp, #4]
    171c:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    171e:	a901      	add	r1, sp, #4
    1720:	200b      	movs	r0, #11
    1722:	4b28      	ldr	r3, [pc, #160]	; (17c4 <chip_wake+0xb0>)
    1724:	4798      	blx	r3
    1726:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    1728:	d130      	bne.n	178c <chip_wake+0x78>
	
	if(!(reg & NBIT0))
    172a:	9901      	ldr	r1, [sp, #4]
    172c:	07cb      	lsls	r3, r1, #31
    172e:	d406      	bmi.n	173e <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    1730:	2301      	movs	r3, #1
    1732:	4319      	orrs	r1, r3
    1734:	200b      	movs	r0, #11
    1736:	4b24      	ldr	r3, [pc, #144]	; (17c8 <chip_wake+0xb4>)
    1738:	4798      	blx	r3
    173a:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    173c:	d126      	bne.n	178c <chip_wake+0x78>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    173e:	a901      	add	r1, sp, #4
    1740:	2001      	movs	r0, #1
    1742:	4b20      	ldr	r3, [pc, #128]	; (17c4 <chip_wake+0xb0>)
    1744:	4798      	blx	r3
    1746:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    1748:	d120      	bne.n	178c <chip_wake+0x78>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    174a:	9901      	ldr	r1, [sp, #4]
    174c:	078b      	lsls	r3, r1, #30
    174e:	d520      	bpl.n	1792 <chip_wake+0x7e>
{
    1750:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    1752:	4f1c      	ldr	r7, [pc, #112]	; (17c4 <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    1754:	4e1d      	ldr	r6, [pc, #116]	; (17cc <chip_wake+0xb8>)
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    1756:	4669      	mov	r1, sp
    1758:	200f      	movs	r0, #15
    175a:	47b8      	blx	r7
    175c:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    175e:	d120      	bne.n	17a2 <chip_wake+0x8e>
		if(clk_status_reg & NBIT2) {
    1760:	9b00      	ldr	r3, [sp, #0]
    1762:	075b      	lsls	r3, r3, #29
    1764:	d42b      	bmi.n	17be <chip_wake+0xaa>
		nm_bsp_sleep(2);
    1766:	2002      	movs	r0, #2
    1768:	47b0      	blx	r6
    176a:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    176c:	2d00      	cmp	r5, #0
    176e:	d1f2      	bne.n	1756 <chip_wake+0x42>
		{
			M2M_ERR("Failed to wakup the chip\n");
    1770:	22af      	movs	r2, #175	; 0xaf
    1772:	0052      	lsls	r2, r2, #1
    1774:	4916      	ldr	r1, [pc, #88]	; (17d0 <chip_wake+0xbc>)
    1776:	4817      	ldr	r0, [pc, #92]	; (17d4 <chip_wake+0xc0>)
    1778:	4b17      	ldr	r3, [pc, #92]	; (17d8 <chip_wake+0xc4>)
    177a:	4798      	blx	r3
    177c:	4817      	ldr	r0, [pc, #92]	; (17dc <chip_wake+0xc8>)
    177e:	4b18      	ldr	r3, [pc, #96]	; (17e0 <chip_wake+0xcc>)
    1780:	4798      	blx	r3
    1782:	200d      	movs	r0, #13
    1784:	4b17      	ldr	r3, [pc, #92]	; (17e4 <chip_wake+0xd0>)
    1786:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    1788:	2404      	movs	r4, #4
    178a:	4264      	negs	r4, r4
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
}
    178c:	0020      	movs	r0, r4
    178e:	b003      	add	sp, #12
    1790:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    1792:	2302      	movs	r3, #2
    1794:	4319      	orrs	r1, r3
    1796:	2001      	movs	r0, #1
    1798:	4b0b      	ldr	r3, [pc, #44]	; (17c8 <chip_wake+0xb4>)
    179a:	4798      	blx	r3
    179c:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    179e:	d0d7      	beq.n	1750 <chip_wake+0x3c>
    17a0:	e7f4      	b.n	178c <chip_wake+0x78>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    17a2:	22aa      	movs	r2, #170	; 0xaa
    17a4:	0052      	lsls	r2, r2, #1
    17a6:	490a      	ldr	r1, [pc, #40]	; (17d0 <chip_wake+0xbc>)
    17a8:	480a      	ldr	r0, [pc, #40]	; (17d4 <chip_wake+0xc0>)
    17aa:	4d0b      	ldr	r5, [pc, #44]	; (17d8 <chip_wake+0xc4>)
    17ac:	47a8      	blx	r5
    17ae:	9a00      	ldr	r2, [sp, #0]
    17b0:	0021      	movs	r1, r4
    17b2:	480d      	ldr	r0, [pc, #52]	; (17e8 <chip_wake+0xd4>)
    17b4:	47a8      	blx	r5
    17b6:	200d      	movs	r0, #13
    17b8:	4b0a      	ldr	r3, [pc, #40]	; (17e4 <chip_wake+0xd0>)
    17ba:	4798      	blx	r3
			goto _WAKE_EXIT;
    17bc:	e7e6      	b.n	178c <chip_wake+0x78>
	nm_bus_reset();
    17be:	4b0b      	ldr	r3, [pc, #44]	; (17ec <chip_wake+0xd8>)
    17c0:	4798      	blx	r3
    17c2:	e7e3      	b.n	178c <chip_wake+0x78>
    17c4:	00001a2d 	.word	0x00001a2d
    17c8:	00001a39 	.word	0x00001a39
    17cc:	000001e1 	.word	0x000001e1
    17d0:	000087d0 	.word	0x000087d0
    17d4:	00008290 	.word	0x00008290
    17d8:	00006ed5 	.word	0x00006ed5
    17dc:	00008818 	.word	0x00008818
    17e0:	00006ff1 	.word	0x00006ff1
    17e4:	00006f09 	.word	0x00006f09
    17e8:	00008800 	.word	0x00008800
    17ec:	00001a15 	.word	0x00001a15

000017f0 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    17f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    17f2:	0007      	movs	r7, r0
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17f4:	4d2d      	ldr	r5, [pc, #180]	; (18ac <wait_for_bootrom+0xbc>)
    17f6:	4c2e      	ldr	r4, [pc, #184]	; (18b0 <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    17f8:	4e2e      	ldr	r6, [pc, #184]	; (18b4 <wait_for_bootrom+0xc4>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    17fa:	0028      	movs	r0, r5
    17fc:	47a0      	blx	r4
		if (reg & 0x80000000) {
    17fe:	2800      	cmp	r0, #0
    1800:	db02      	blt.n	1808 <wait_for_bootrom+0x18>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    1802:	2001      	movs	r0, #1
    1804:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    1806:	e7f8      	b.n	17fa <wait_for_bootrom+0xa>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    1808:	482b      	ldr	r0, [pc, #172]	; (18b8 <wait_for_bootrom+0xc8>)
    180a:	4b29      	ldr	r3, [pc, #164]	; (18b0 <wait_for_bootrom+0xc0>)
    180c:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    180e:	07c3      	lsls	r3, r0, #31
    1810:	d409      	bmi.n	1826 <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    1812:	4e28      	ldr	r6, [pc, #160]	; (18b4 <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    1814:	4c29      	ldr	r4, [pc, #164]	; (18bc <wait_for_bootrom+0xcc>)
    1816:	4d26      	ldr	r5, [pc, #152]	; (18b0 <wait_for_bootrom+0xc0>)
			nm_bsp_sleep(1);
    1818:	2001      	movs	r0, #1
    181a:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    181c:	0020      	movs	r0, r4
    181e:	47a8      	blx	r5
		while(reg != M2M_FINISH_BOOT_ROM)
    1820:	4b27      	ldr	r3, [pc, #156]	; (18c0 <wait_for_bootrom+0xd0>)
    1822:	4298      	cmp	r0, r3
    1824:	d1f8      	bne.n	1818 <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    1826:	2f02      	cmp	r7, #2
    1828:	d021      	beq.n	186e <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    182a:	2f03      	cmp	r7, #3
    182c:	d029      	beq.n	1882 <wait_for_bootrom+0x92>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    182e:	2f04      	cmp	r7, #4
    1830:	d030      	beq.n	1894 <wait_for_bootrom+0xa4>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    1832:	4924      	ldr	r1, [pc, #144]	; (18c4 <wait_for_bootrom+0xd4>)
    1834:	4824      	ldr	r0, [pc, #144]	; (18c8 <wait_for_bootrom+0xd8>)
    1836:	4b25      	ldr	r3, [pc, #148]	; (18cc <wait_for_bootrom+0xdc>)
    1838:	4798      	blx	r3
	uint32 u32GpReg1 = 0;
    183a:	2400      	movs	r4, #0
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    183c:	4b24      	ldr	r3, [pc, #144]	; (18d0 <wait_for_bootrom+0xe0>)
    183e:	4798      	blx	r3
    1840:	0500      	lsls	r0, r0, #20
    1842:	0d00      	lsrs	r0, r0, #20
    1844:	4b23      	ldr	r3, [pc, #140]	; (18d4 <wait_for_bootrom+0xe4>)
    1846:	4298      	cmp	r0, r3
    1848:	d82a      	bhi.n	18a0 <wait_for_bootrom+0xb0>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
	} else {
		chip_apply_conf(u32GpReg1);
    184a:	0020      	movs	r0, r4
    184c:	4b22      	ldr	r3, [pc, #136]	; (18d8 <wait_for_bootrom+0xe8>)
    184e:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    1850:	4822      	ldr	r0, [pc, #136]	; (18dc <wait_for_bootrom+0xec>)
    1852:	4c23      	ldr	r4, [pc, #140]	; (18e0 <wait_for_bootrom+0xf0>)
    1854:	47a0      	blx	r4
    1856:	491b      	ldr	r1, [pc, #108]	; (18c4 <wait_for_bootrom+0xd4>)
    1858:	4822      	ldr	r0, [pc, #136]	; (18e4 <wait_for_bootrom+0xf4>)
    185a:	47a0      	blx	r4
    185c:	200d      	movs	r0, #13
    185e:	4b22      	ldr	r3, [pc, #136]	; (18e8 <wait_for_bootrom+0xf8>)
    1860:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    1862:	4922      	ldr	r1, [pc, #136]	; (18ec <wait_for_bootrom+0xfc>)
    1864:	4815      	ldr	r0, [pc, #84]	; (18bc <wait_for_bootrom+0xcc>)
    1866:	4b19      	ldr	r3, [pc, #100]	; (18cc <wait_for_bootrom+0xdc>)
    1868:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    186a:	2000      	movs	r0, #0
    186c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    186e:	4920      	ldr	r1, [pc, #128]	; (18f0 <wait_for_bootrom+0x100>)
    1870:	4820      	ldr	r0, [pc, #128]	; (18f4 <wait_for_bootrom+0x104>)
    1872:	4c16      	ldr	r4, [pc, #88]	; (18cc <wait_for_bootrom+0xdc>)
    1874:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    1876:	2180      	movs	r1, #128	; 0x80
    1878:	0349      	lsls	r1, r1, #13
    187a:	4813      	ldr	r0, [pc, #76]	; (18c8 <wait_for_bootrom+0xd8>)
    187c:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    187e:	2400      	movs	r4, #0
    1880:	e7dc      	b.n	183c <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1882:	491b      	ldr	r1, [pc, #108]	; (18f0 <wait_for_bootrom+0x100>)
    1884:	481b      	ldr	r0, [pc, #108]	; (18f4 <wait_for_bootrom+0x104>)
    1886:	4c11      	ldr	r4, [pc, #68]	; (18cc <wait_for_bootrom+0xdc>)
    1888:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    188a:	2100      	movs	r1, #0
    188c:	480e      	ldr	r0, [pc, #56]	; (18c8 <wait_for_bootrom+0xd8>)
    188e:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1890:	2400      	movs	r4, #0
    1892:	e7d3      	b.n	183c <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    1894:	490b      	ldr	r1, [pc, #44]	; (18c4 <wait_for_bootrom+0xd4>)
    1896:	480c      	ldr	r0, [pc, #48]	; (18c8 <wait_for_bootrom+0xd8>)
    1898:	4b0c      	ldr	r3, [pc, #48]	; (18cc <wait_for_bootrom+0xdc>)
    189a:	4798      	blx	r3
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    189c:	2480      	movs	r4, #128	; 0x80
    189e:	e7cd      	b.n	183c <wait_for_bootrom+0x4c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    18a0:	2002      	movs	r0, #2
    18a2:	4320      	orrs	r0, r4
    18a4:	4b0c      	ldr	r3, [pc, #48]	; (18d8 <wait_for_bootrom+0xe8>)
    18a6:	4798      	blx	r3
    18a8:	e7d2      	b.n	1850 <wait_for_bootrom+0x60>
    18aa:	46c0      	nop			; (mov r8, r8)
    18ac:	00001014 	.word	0x00001014
    18b0:	00001a21 	.word	0x00001a21
    18b4:	000001e1 	.word	0x000001e1
    18b8:	000207bc 	.word	0x000207bc
    18bc:	000c000c 	.word	0x000c000c
    18c0:	10add09e 	.word	0x10add09e
    18c4:	13521352 	.word	0x13521352
    18c8:	0000108c 	.word	0x0000108c
    18cc:	00001a39 	.word	0x00001a39
    18d0:	000015dd 	.word	0x000015dd
    18d4:	0000039f 	.word	0x0000039f
    18d8:	00001549 	.word	0x00001549
    18dc:	000085c0 	.word	0x000085c0
    18e0:	00006ed5 	.word	0x00006ed5
    18e4:	00008834 	.word	0x00008834
    18e8:	00006f09 	.word	0x00006f09
    18ec:	ef522f61 	.word	0xef522f61
    18f0:	3c1cd57d 	.word	0x3c1cd57d
    18f4:	000207ac 	.word	0x000207ac

000018f8 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    18f8:	b570      	push	{r4, r5, r6, lr}
    18fa:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    18fc:	4b15      	ldr	r3, [pc, #84]	; (1954 <wait_for_firmware_start+0x5c>)
    18fe:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    1900:	4b15      	ldr	r3, [pc, #84]	; (1958 <wait_for_firmware_start+0x60>)
    1902:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    1904:	3802      	subs	r0, #2
    1906:	2801      	cmp	r0, #1
    1908:	d911      	bls.n	192e <wait_for_firmware_start+0x36>
{
    190a:	2401      	movs	r4, #1
    190c:	4264      	negs	r4, r4
    190e:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    1910:	4e12      	ldr	r6, [pc, #72]	; (195c <wait_for_firmware_start+0x64>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    1912:	4d13      	ldr	r5, [pc, #76]	; (1960 <wait_for_firmware_start+0x68>)
	while (checkValue != reg)
    1914:	9b00      	ldr	r3, [sp, #0]
    1916:	4298      	cmp	r0, r3
    1918:	d00e      	beq.n	1938 <wait_for_firmware_start+0x40>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    191a:	2002      	movs	r0, #2
    191c:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
    191e:	9801      	ldr	r0, [sp, #4]
    1920:	47a8      	blx	r5
    1922:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    1924:	2c00      	cmp	r4, #0
    1926:	d1f5      	bne.n	1914 <wait_for_firmware_start+0x1c>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    1928:	2005      	movs	r0, #5
    192a:	4240      	negs	r0, r0
    192c:	e009      	b.n	1942 <wait_for_firmware_start+0x4a>
		regAddress = NMI_REV_REG;
    192e:	4b0d      	ldr	r3, [pc, #52]	; (1964 <wait_for_firmware_start+0x6c>)
    1930:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    1932:	4b0d      	ldr	r3, [pc, #52]	; (1968 <wait_for_firmware_start+0x70>)
    1934:	9300      	str	r3, [sp, #0]
    1936:	e7e8      	b.n	190a <wait_for_firmware_start+0x12>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    1938:	9a00      	ldr	r2, [sp, #0]
    193a:	4b07      	ldr	r3, [pc, #28]	; (1958 <wait_for_firmware_start+0x60>)
	sint8 ret = M2M_SUCCESS;
    193c:	2000      	movs	r0, #0
	if(M2M_FINISH_INIT_STATE == checkValue)
    193e:	429a      	cmp	r2, r3
    1940:	d001      	beq.n	1946 <wait_for_firmware_start+0x4e>
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    1942:	b002      	add	sp, #8
    1944:	bd70      	pop	{r4, r5, r6, pc}
		nm_write_reg(NMI_STATE_REG, 0);
    1946:	2100      	movs	r1, #0
    1948:	4802      	ldr	r0, [pc, #8]	; (1954 <wait_for_firmware_start+0x5c>)
    194a:	4b08      	ldr	r3, [pc, #32]	; (196c <wait_for_firmware_start+0x74>)
    194c:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
    194e:	2000      	movs	r0, #0
    1950:	e7f7      	b.n	1942 <wait_for_firmware_start+0x4a>
    1952:	46c0      	nop			; (mov r8, r8)
    1954:	0000108c 	.word	0x0000108c
    1958:	02532636 	.word	0x02532636
    195c:	000001e1 	.word	0x000001e1
    1960:	00001a21 	.word	0x00001a21
    1964:	000207ac 	.word	0x000207ac
    1968:	d75dc1c3 	.word	0xd75dc1c3
    196c:	00001a39 	.word	0x00001a39

00001970 <chip_deinit>:

sint8 chip_deinit(void)
{
    1970:	b510      	push	{r4, lr}
    1972:	b082      	sub	sp, #8
	uint32 reg = 0;
    1974:	2300      	movs	r3, #0
    1976:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    1978:	a901      	add	r1, sp, #4
    197a:	20a0      	movs	r0, #160	; 0xa0
    197c:	0140      	lsls	r0, r0, #5
    197e:	4b14      	ldr	r3, [pc, #80]	; (19d0 <chip_deinit+0x60>)
    1980:	4798      	blx	r3
    1982:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    1984:	d115      	bne.n	19b2 <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
    1986:	4913      	ldr	r1, [pc, #76]	; (19d4 <chip_deinit+0x64>)
    1988:	9b01      	ldr	r3, [sp, #4]
    198a:	4019      	ands	r1, r3
    198c:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    198e:	20a0      	movs	r0, #160	; 0xa0
    1990:	0140      	lsls	r0, r0, #5
    1992:	4b11      	ldr	r3, [pc, #68]	; (19d8 <chip_deinit+0x68>)
    1994:	4798      	blx	r3
    1996:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    1998:	d016      	beq.n	19c8 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    199a:	4a10      	ldr	r2, [pc, #64]	; (19dc <chip_deinit+0x6c>)
    199c:	4910      	ldr	r1, [pc, #64]	; (19e0 <chip_deinit+0x70>)
    199e:	4811      	ldr	r0, [pc, #68]	; (19e4 <chip_deinit+0x74>)
    19a0:	4b11      	ldr	r3, [pc, #68]	; (19e8 <chip_deinit+0x78>)
    19a2:	4798      	blx	r3
    19a4:	4811      	ldr	r0, [pc, #68]	; (19ec <chip_deinit+0x7c>)
    19a6:	4b12      	ldr	r3, [pc, #72]	; (19f0 <chip_deinit+0x80>)
    19a8:	4798      	blx	r3
    19aa:	200d      	movs	r0, #13
    19ac:	4b11      	ldr	r3, [pc, #68]	; (19f4 <chip_deinit+0x84>)
    19ae:	4798      	blx	r3
		goto ERR1;
    19b0:	e00a      	b.n	19c8 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    19b2:	4a11      	ldr	r2, [pc, #68]	; (19f8 <chip_deinit+0x88>)
    19b4:	490a      	ldr	r1, [pc, #40]	; (19e0 <chip_deinit+0x70>)
    19b6:	480b      	ldr	r0, [pc, #44]	; (19e4 <chip_deinit+0x74>)
    19b8:	4b0b      	ldr	r3, [pc, #44]	; (19e8 <chip_deinit+0x78>)
    19ba:	4798      	blx	r3
    19bc:	480b      	ldr	r0, [pc, #44]	; (19ec <chip_deinit+0x7c>)
    19be:	4b0c      	ldr	r3, [pc, #48]	; (19f0 <chip_deinit+0x80>)
    19c0:	4798      	blx	r3
    19c2:	200d      	movs	r0, #13
    19c4:	4b0b      	ldr	r3, [pc, #44]	; (19f4 <chip_deinit+0x84>)
    19c6:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    19c8:	0020      	movs	r0, r4
    19ca:	b002      	add	sp, #8
    19cc:	bd10      	pop	{r4, pc}
    19ce:	46c0      	nop			; (mov r8, r8)
    19d0:	00001a2d 	.word	0x00001a2d
    19d4:	fffffbff 	.word	0xfffffbff
    19d8:	00001a39 	.word	0x00001a39
    19dc:	0000020b 	.word	0x0000020b
    19e0:	000087dc 	.word	0x000087dc
    19e4:	00008290 	.word	0x00008290
    19e8:	00006ed5 	.word	0x00006ed5
    19ec:	000087e8 	.word	0x000087e8
    19f0:	00006ff1 	.word	0x00006ff1
    19f4:	00006f09 	.word	0x00006f09
    19f8:	00000205 	.word	0x00000205

000019fc <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    19fc:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    19fe:	4b01      	ldr	r3, [pc, #4]	; (1a04 <nm_bus_iface_init+0x8>)
    1a00:	4798      	blx	r3
	return ret;
}
    1a02:	bd10      	pop	{r4, pc}
    1a04:	00000315 	.word	0x00000315

00001a08 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    1a08:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    1a0a:	4b01      	ldr	r3, [pc, #4]	; (1a10 <nm_bus_iface_deinit+0x8>)
    1a0c:	4798      	blx	r3

	return ret;
}
    1a0e:	bd10      	pop	{r4, pc}
    1a10:	00000565 	.word	0x00000565

00001a14 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    1a14:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    1a16:	4b01      	ldr	r3, [pc, #4]	; (1a1c <nm_bus_reset+0x8>)
    1a18:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    1a1a:	bd10      	pop	{r4, pc}
    1a1c:	000023c5 	.word	0x000023c5

00001a20 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    1a20:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    1a22:	4b01      	ldr	r3, [pc, #4]	; (1a28 <nm_read_reg+0x8>)
    1a24:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    1a26:	bd10      	pop	{r4, pc}
    1a28:	000023fd 	.word	0x000023fd

00001a2c <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    1a2c:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    1a2e:	4b01      	ldr	r3, [pc, #4]	; (1a34 <nm_read_reg_with_ret+0x8>)
    1a30:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    1a32:	bd10      	pop	{r4, pc}
    1a34:	00002411 	.word	0x00002411

00001a38 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    1a38:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    1a3a:	4b01      	ldr	r3, [pc, #4]	; (1a40 <nm_write_reg+0x8>)
    1a3c:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    1a3e:	bd10      	pop	{r4, pc}
    1a40:	00002429 	.word	0x00002429

00001a44 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    1a44:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a46:	46d6      	mov	lr, sl
    1a48:	464f      	mov	r7, r9
    1a4a:	4646      	mov	r6, r8
    1a4c:	b5c0      	push	{r6, r7, lr}
    1a4e:	b082      	sub	sp, #8
    1a50:	4680      	mov	r8, r0
    1a52:	4689      	mov	r9, r1
    1a54:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1a56:	4b13      	ldr	r3, [pc, #76]	; (1aa4 <nm_read_block+0x60>)
    1a58:	881f      	ldrh	r7, [r3, #0]
    1a5a:	3f08      	subs	r7, #8
    1a5c:	b2bb      	uxth	r3, r7
    1a5e:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a60:	001e      	movs	r6, r3
    1a62:	0004      	movs	r4, r0
    1a64:	429a      	cmp	r2, r3
    1a66:	d91a      	bls.n	1a9e <nm_read_block+0x5a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a68:	4b0f      	ldr	r3, [pc, #60]	; (1aa8 <nm_read_block+0x64>)
    1a6a:	469a      	mov	sl, r3
    1a6c:	1a37      	subs	r7, r6, r0
    1a6e:	4643      	mov	r3, r8
    1a70:	1ae1      	subs	r1, r4, r3
    1a72:	4449      	add	r1, r9
    1a74:	9a01      	ldr	r2, [sp, #4]
    1a76:	0020      	movs	r0, r4
    1a78:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a7a:	2800      	cmp	r0, #0
    1a7c:	d109      	bne.n	1a92 <nm_read_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1a7e:	1bad      	subs	r5, r5, r6
    1a80:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1a82:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1a84:	42b5      	cmp	r5, r6
    1a86:	d8f2      	bhi.n	1a6e <nm_read_block+0x2a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a88:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1a8a:	4449      	add	r1, r9
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1a8c:	0020      	movs	r0, r4
    1a8e:	4b06      	ldr	r3, [pc, #24]	; (1aa8 <nm_read_block+0x64>)
    1a90:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1a92:	b002      	add	sp, #8
    1a94:	bc1c      	pop	{r2, r3, r4}
    1a96:	4690      	mov	r8, r2
    1a98:	4699      	mov	r9, r3
    1a9a:	46a2      	mov	sl, r4
    1a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1a9e:	2100      	movs	r1, #0
    1aa0:	e7f2      	b.n	1a88 <nm_read_block+0x44>
    1aa2:	46c0      	nop			; (mov r8, r8)
    1aa4:	20000008 	.word	0x20000008
    1aa8:	0000256d 	.word	0x0000256d

00001aac <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    1aac:	b5f0      	push	{r4, r5, r6, r7, lr}
    1aae:	46d6      	mov	lr, sl
    1ab0:	464f      	mov	r7, r9
    1ab2:	4646      	mov	r6, r8
    1ab4:	b5c0      	push	{r6, r7, lr}
    1ab6:	b082      	sub	sp, #8
    1ab8:	4680      	mov	r8, r0
    1aba:	4689      	mov	r9, r1
    1abc:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1abe:	4b13      	ldr	r3, [pc, #76]	; (1b0c <nm_write_block+0x60>)
    1ac0:	881f      	ldrh	r7, [r3, #0]
    1ac2:	3f08      	subs	r7, #8
    1ac4:	b2bb      	uxth	r3, r7
    1ac6:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1ac8:	001e      	movs	r6, r3
    1aca:	0004      	movs	r4, r0
    1acc:	429a      	cmp	r2, r3
    1ace:	d91a      	bls.n	1b06 <nm_write_block+0x5a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1ad0:	4b0f      	ldr	r3, [pc, #60]	; (1b10 <nm_write_block+0x64>)
    1ad2:	469a      	mov	sl, r3
    1ad4:	1a37      	subs	r7, r6, r0
    1ad6:	4643      	mov	r3, r8
    1ad8:	1ae1      	subs	r1, r4, r3
    1ada:	4449      	add	r1, r9
    1adc:	9a01      	ldr	r2, [sp, #4]
    1ade:	0020      	movs	r0, r4
    1ae0:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1ae2:	2800      	cmp	r0, #0
    1ae4:	d109      	bne.n	1afa <nm_write_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1ae6:	1bad      	subs	r5, r5, r6
    1ae8:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1aea:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1aec:	42b5      	cmp	r5, r6
    1aee:	d8f2      	bhi.n	1ad6 <nm_write_block+0x2a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1af0:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1af2:	4449      	add	r1, r9
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1af4:	0020      	movs	r0, r4
    1af6:	4b06      	ldr	r3, [pc, #24]	; (1b10 <nm_write_block+0x64>)
    1af8:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1afa:	b002      	add	sp, #8
    1afc:	bc1c      	pop	{r2, r3, r4}
    1afe:	4690      	mov	r8, r2
    1b00:	4699      	mov	r9, r3
    1b02:	46a2      	mov	sl, r4
    1b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1b06:	2100      	movs	r1, #0
    1b08:	e7f2      	b.n	1af0 <nm_write_block+0x44>
    1b0a:	46c0      	nop			; (mov r8, r8)
    1b0c:	20000008 	.word	0x20000008
    1b10:	000026c9 	.word	0x000026c9

00001b14 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    1b14:	b570      	push	{r4, r5, r6, lr}
    1b16:	b084      	sub	sp, #16
    1b18:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    1b1a:	2300      	movs	r3, #0
    1b1c:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    1b1e:	2208      	movs	r2, #8
    1b20:	2100      	movs	r1, #0
    1b22:	a801      	add	r0, sp, #4
    1b24:	4b2d      	ldr	r3, [pc, #180]	; (1bdc <nm_get_firmware_full_info+0xc8>)
    1b26:	4798      	blx	r3
	if (pstrRev != NULL)
    1b28:	2c00      	cmp	r4, #0
    1b2a:	d044      	beq.n	1bb6 <nm_get_firmware_full_info+0xa2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    1b2c:	2228      	movs	r2, #40	; 0x28
    1b2e:	2100      	movs	r1, #0
    1b30:	0020      	movs	r0, r4
    1b32:	4b2b      	ldr	r3, [pc, #172]	; (1be0 <nm_get_firmware_full_info+0xcc>)
    1b34:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    1b36:	a903      	add	r1, sp, #12
    1b38:	482a      	ldr	r0, [pc, #168]	; (1be4 <nm_get_firmware_full_info+0xd0>)
    1b3a:	4b2b      	ldr	r3, [pc, #172]	; (1be8 <nm_get_firmware_full_info+0xd4>)
    1b3c:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    1b3e:	2800      	cmp	r0, #0
    1b40:	d13a      	bne.n	1bb8 <nm_get_firmware_full_info+0xa4>
		{
			if(reg != 0)
    1b42:	9b03      	ldr	r3, [sp, #12]
    1b44:	2b00      	cmp	r3, #0
    1b46:	d039      	beq.n	1bbc <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    1b48:	20c0      	movs	r0, #192	; 0xc0
    1b4a:	0280      	lsls	r0, r0, #10
    1b4c:	4318      	orrs	r0, r3
    1b4e:	2208      	movs	r2, #8
    1b50:	a901      	add	r1, sp, #4
    1b52:	4b26      	ldr	r3, [pc, #152]	; (1bec <nm_get_firmware_full_info+0xd8>)
    1b54:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    1b56:	2800      	cmp	r0, #0
    1b58:	d12e      	bne.n	1bb8 <nm_get_firmware_full_info+0xa4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    1b5a:	9b02      	ldr	r3, [sp, #8]
    1b5c:	0418      	lsls	r0, r3, #16
    1b5e:	0c00      	lsrs	r0, r0, #16
    1b60:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    1b62:	d02e      	beq.n	1bc2 <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    1b64:	23c0      	movs	r3, #192	; 0xc0
    1b66:	029b      	lsls	r3, r3, #10
    1b68:	4318      	orrs	r0, r3
    1b6a:	2228      	movs	r2, #40	; 0x28
    1b6c:	0021      	movs	r1, r4
    1b6e:	4b1f      	ldr	r3, [pc, #124]	; (1bec <nm_get_firmware_full_info+0xd8>)
    1b70:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    1b72:	2800      	cmp	r0, #0
    1b74:	d120      	bne.n	1bb8 <nm_get_firmware_full_info+0xa4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    1b76:	7921      	ldrb	r1, [r4, #4]
    1b78:	0209      	lsls	r1, r1, #8
    1b7a:	79a2      	ldrb	r2, [r4, #6]
    1b7c:	230f      	movs	r3, #15
    1b7e:	401a      	ands	r2, r3
    1b80:	430a      	orrs	r2, r1
    1b82:	7961      	ldrb	r1, [r4, #5]
    1b84:	0109      	lsls	r1, r1, #4
    1b86:	25ff      	movs	r5, #255	; 0xff
    1b88:	4029      	ands	r1, r5
    1b8a:	430a      	orrs	r2, r1
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    1b8c:	79e1      	ldrb	r1, [r4, #7]
    1b8e:	0209      	lsls	r1, r1, #8
    1b90:	7a66      	ldrb	r6, [r4, #9]
    1b92:	4033      	ands	r3, r6
    1b94:	430b      	orrs	r3, r1
    1b96:	7a21      	ldrb	r1, [r4, #8]
    1b98:	0109      	lsls	r1, r1, #4
    1b9a:	400d      	ands	r5, r1
    1b9c:	432b      	orrs	r3, r5
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    1b9e:	2a00      	cmp	r2, #0
    1ba0:	d012      	beq.n	1bc8 <nm_get_firmware_full_info+0xb4>
    1ba2:	2b00      	cmp	r3, #0
    1ba4:	d013      	beq.n	1bce <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    1ba6:	4912      	ldr	r1, [pc, #72]	; (1bf0 <nm_get_firmware_full_info+0xdc>)
    1ba8:	428b      	cmp	r3, r1
    1baa:	d813      	bhi.n	1bd4 <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    1bac:	4b11      	ldr	r3, [pc, #68]	; (1bf4 <nm_get_firmware_full_info+0xe0>)
    1bae:	429a      	cmp	r2, r3
    1bb0:	d802      	bhi.n	1bb8 <nm_get_firmware_full_info+0xa4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    1bb2:	380d      	subs	r0, #13
    1bb4:	e000      	b.n	1bb8 <nm_get_firmware_full_info+0xa4>
	sint8	ret = M2M_SUCCESS;
    1bb6:	2000      	movs	r0, #0
			}
		}
	}
EXIT:
	return ret;
}
    1bb8:	b004      	add	sp, #16
    1bba:	bd70      	pop	{r4, r5, r6, pc}
				ret = M2M_ERR_FAIL;
    1bbc:	200c      	movs	r0, #12
    1bbe:	4240      	negs	r0, r0
    1bc0:	e7fa      	b.n	1bb8 <nm_get_firmware_full_info+0xa4>
						ret = M2M_ERR_FAIL;
    1bc2:	200c      	movs	r0, #12
    1bc4:	4240      	negs	r0, r0
    1bc6:	e7f7      	b.n	1bb8 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FAIL;
    1bc8:	200c      	movs	r0, #12
    1bca:	4240      	negs	r0, r0
    1bcc:	e7f4      	b.n	1bb8 <nm_get_firmware_full_info+0xa4>
    1bce:	200c      	movs	r0, #12
    1bd0:	4240      	negs	r0, r0
    1bd2:	e7f1      	b.n	1bb8 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FW_VER_MISMATCH;
    1bd4:	200d      	movs	r0, #13
    1bd6:	4240      	negs	r0, r0
    1bd8:	e7ee      	b.n	1bb8 <nm_get_firmware_full_info+0xa4>
    1bda:	46c0      	nop			; (mov r8, r8)
    1bdc:	00006d73 	.word	0x00006d73
    1be0:	000005e5 	.word	0x000005e5
    1be4:	000c0008 	.word	0x000c0008
    1be8:	00001a2d 	.word	0x00001a2d
    1bec:	00001a45 	.word	0x00001a45
    1bf0:	00001352 	.word	0x00001352
    1bf4:	00001351 	.word	0x00001351

00001bf8 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    1bf8:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
    1bfa:	2800      	cmp	r0, #0
    1bfc:	d037      	beq.n	1c6e <nm_drv_init+0x76>
		u8Mode = *((uint8 *)arg);
    1bfe:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    1c00:	1e6b      	subs	r3, r5, #1
    1c02:	2b03      	cmp	r3, #3
    1c04:	d900      	bls.n	1c08 <nm_drv_init+0x10>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    1c06:	2501      	movs	r5, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
    1c08:	2000      	movs	r0, #0
    1c0a:	4b20      	ldr	r3, [pc, #128]	; (1c8c <nm_drv_init+0x94>)
    1c0c:	4798      	blx	r3
    1c0e:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c10:	d12f      	bne.n	1c72 <nm_drv_init+0x7a>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    1c12:	481f      	ldr	r0, [pc, #124]	; (1c90 <nm_drv_init+0x98>)
    1c14:	4c1f      	ldr	r4, [pc, #124]	; (1c94 <nm_drv_init+0x9c>)
    1c16:	47a0      	blx	r4
    1c18:	4b1f      	ldr	r3, [pc, #124]	; (1c98 <nm_drv_init+0xa0>)
    1c1a:	4798      	blx	r3
    1c1c:	0001      	movs	r1, r0
    1c1e:	481f      	ldr	r0, [pc, #124]	; (1c9c <nm_drv_init+0xa4>)
    1c20:	47a0      	blx	r4
    1c22:	200d      	movs	r0, #13
    1c24:	4b1e      	ldr	r3, [pc, #120]	; (1ca0 <nm_drv_init+0xa8>)
    1c26:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    1c28:	4b1e      	ldr	r3, [pc, #120]	; (1ca4 <nm_drv_init+0xac>)
    1c2a:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    1c2c:	0028      	movs	r0, r5
    1c2e:	4b1e      	ldr	r3, [pc, #120]	; (1ca8 <nm_drv_init+0xb0>)
    1c30:	4798      	blx	r3
    1c32:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c34:	d117      	bne.n	1c66 <nm_drv_init+0x6e>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    1c36:	0028      	movs	r0, r5
    1c38:	4b1c      	ldr	r3, [pc, #112]	; (1cac <nm_drv_init+0xb4>)
    1c3a:	4798      	blx	r3
    1c3c:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c3e:	d112      	bne.n	1c66 <nm_drv_init+0x6e>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    1c40:	3d02      	subs	r5, #2
    1c42:	2d01      	cmp	r5, #1
    1c44:	d911      	bls.n	1c6a <nm_drv_init+0x72>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    1c46:	4b1a      	ldr	r3, [pc, #104]	; (1cb0 <nm_drv_init+0xb8>)
    1c48:	4798      	blx	r3
    1c4a:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c4c:	d00d      	beq.n	1c6a <nm_drv_init+0x72>
		M2M_ERR("failed to enable interrupts..\n");
    1c4e:	2256      	movs	r2, #86	; 0x56
    1c50:	32ff      	adds	r2, #255	; 0xff
    1c52:	4918      	ldr	r1, [pc, #96]	; (1cb4 <nm_drv_init+0xbc>)
    1c54:	4818      	ldr	r0, [pc, #96]	; (1cb8 <nm_drv_init+0xc0>)
    1c56:	4b0f      	ldr	r3, [pc, #60]	; (1c94 <nm_drv_init+0x9c>)
    1c58:	4798      	blx	r3
    1c5a:	4818      	ldr	r0, [pc, #96]	; (1cbc <nm_drv_init+0xc4>)
    1c5c:	4b18      	ldr	r3, [pc, #96]	; (1cc0 <nm_drv_init+0xc8>)
    1c5e:	4798      	blx	r3
    1c60:	200d      	movs	r0, #13
    1c62:	4b0f      	ldr	r3, [pc, #60]	; (1ca0 <nm_drv_init+0xa8>)
    1c64:	4798      	blx	r3
		goto ERR2;
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    1c66:	4b17      	ldr	r3, [pc, #92]	; (1cc4 <nm_drv_init+0xcc>)
    1c68:	4798      	blx	r3
ERR1:
	return ret;
}
    1c6a:	0020      	movs	r0, r4
    1c6c:	bd70      	pop	{r4, r5, r6, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
    1c6e:	2501      	movs	r5, #1
    1c70:	e7ca      	b.n	1c08 <nm_drv_init+0x10>
		M2M_ERR("[nmi start]: fail init bus\n");
    1c72:	2228      	movs	r2, #40	; 0x28
    1c74:	32ff      	adds	r2, #255	; 0xff
    1c76:	490f      	ldr	r1, [pc, #60]	; (1cb4 <nm_drv_init+0xbc>)
    1c78:	480f      	ldr	r0, [pc, #60]	; (1cb8 <nm_drv_init+0xc0>)
    1c7a:	4b06      	ldr	r3, [pc, #24]	; (1c94 <nm_drv_init+0x9c>)
    1c7c:	4798      	blx	r3
    1c7e:	4812      	ldr	r0, [pc, #72]	; (1cc8 <nm_drv_init+0xd0>)
    1c80:	4b0f      	ldr	r3, [pc, #60]	; (1cc0 <nm_drv_init+0xc8>)
    1c82:	4798      	blx	r3
    1c84:	200d      	movs	r0, #13
    1c86:	4b06      	ldr	r3, [pc, #24]	; (1ca0 <nm_drv_init+0xa8>)
    1c88:	4798      	blx	r3
		goto ERR1;
    1c8a:	e7ee      	b.n	1c6a <nm_drv_init+0x72>
    1c8c:	000019fd 	.word	0x000019fd
    1c90:	000085c0 	.word	0x000085c0
    1c94:	00006ed5 	.word	0x00006ed5
    1c98:	000015dd 	.word	0x000015dd
    1c9c:	00008904 	.word	0x00008904
    1ca0:	00006f09 	.word	0x00006f09
    1ca4:	00002441 	.word	0x00002441
    1ca8:	000017f1 	.word	0x000017f1
    1cac:	000018f9 	.word	0x000018f9
    1cb0:	00001581 	.word	0x00001581
    1cb4:	0000884c 	.word	0x0000884c
    1cb8:	00008290 	.word	0x00008290
    1cbc:	000088c8 	.word	0x000088c8
    1cc0:	00006ff1 	.word	0x00006ff1
    1cc4:	00001a09 	.word	0x00001a09
    1cc8:	000088e8 	.word	0x000088e8

00001ccc <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    1ccc:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    1cce:	4b1c      	ldr	r3, [pc, #112]	; (1d40 <nm_drv_deinit+0x74>)
    1cd0:	4798      	blx	r3
    1cd2:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1cd4:	d10b      	bne.n	1cee <nm_drv_deinit+0x22>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    1cd6:	2000      	movs	r0, #0
    1cd8:	4b1a      	ldr	r3, [pc, #104]	; (1d44 <nm_drv_deinit+0x78>)
    1cda:	4798      	blx	r3
    1cdc:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1cde:	d114      	bne.n	1d0a <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
    1ce0:	4b19      	ldr	r3, [pc, #100]	; (1d48 <nm_drv_deinit+0x7c>)
    1ce2:	4798      	blx	r3
    1ce4:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1ce6:	d11d      	bne.n	1d24 <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    1ce8:	4b18      	ldr	r3, [pc, #96]	; (1d4c <nm_drv_deinit+0x80>)
    1cea:	4798      	blx	r3
    1cec:	e00b      	b.n	1d06 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    1cee:	22b6      	movs	r2, #182	; 0xb6
    1cf0:	0052      	lsls	r2, r2, #1
    1cf2:	4917      	ldr	r1, [pc, #92]	; (1d50 <nm_drv_deinit+0x84>)
    1cf4:	4817      	ldr	r0, [pc, #92]	; (1d54 <nm_drv_deinit+0x88>)
    1cf6:	4b18      	ldr	r3, [pc, #96]	; (1d58 <nm_drv_deinit+0x8c>)
    1cf8:	4798      	blx	r3
    1cfa:	4818      	ldr	r0, [pc, #96]	; (1d5c <nm_drv_deinit+0x90>)
    1cfc:	4b18      	ldr	r3, [pc, #96]	; (1d60 <nm_drv_deinit+0x94>)
    1cfe:	4798      	blx	r3
    1d00:	200d      	movs	r0, #13
    1d02:	4b18      	ldr	r3, [pc, #96]	; (1d64 <nm_drv_deinit+0x98>)
    1d04:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    1d06:	0020      	movs	r0, r4
    1d08:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    1d0a:	2274      	movs	r2, #116	; 0x74
    1d0c:	32ff      	adds	r2, #255	; 0xff
    1d0e:	4910      	ldr	r1, [pc, #64]	; (1d50 <nm_drv_deinit+0x84>)
    1d10:	4810      	ldr	r0, [pc, #64]	; (1d54 <nm_drv_deinit+0x88>)
    1d12:	4b11      	ldr	r3, [pc, #68]	; (1d58 <nm_drv_deinit+0x8c>)
    1d14:	4798      	blx	r3
    1d16:	4814      	ldr	r0, [pc, #80]	; (1d68 <nm_drv_deinit+0x9c>)
    1d18:	4b11      	ldr	r3, [pc, #68]	; (1d60 <nm_drv_deinit+0x94>)
    1d1a:	4798      	blx	r3
    1d1c:	200d      	movs	r0, #13
    1d1e:	4b11      	ldr	r3, [pc, #68]	; (1d64 <nm_drv_deinit+0x98>)
    1d20:	4798      	blx	r3
		goto ERR1;
    1d22:	e7f0      	b.n	1d06 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    1d24:	227a      	movs	r2, #122	; 0x7a
    1d26:	32ff      	adds	r2, #255	; 0xff
    1d28:	4909      	ldr	r1, [pc, #36]	; (1d50 <nm_drv_deinit+0x84>)
    1d2a:	480a      	ldr	r0, [pc, #40]	; (1d54 <nm_drv_deinit+0x88>)
    1d2c:	4b0a      	ldr	r3, [pc, #40]	; (1d58 <nm_drv_deinit+0x8c>)
    1d2e:	4798      	blx	r3
    1d30:	480e      	ldr	r0, [pc, #56]	; (1d6c <nm_drv_deinit+0xa0>)
    1d32:	4b0b      	ldr	r3, [pc, #44]	; (1d60 <nm_drv_deinit+0x94>)
    1d34:	4798      	blx	r3
    1d36:	200d      	movs	r0, #13
    1d38:	4b0a      	ldr	r3, [pc, #40]	; (1d64 <nm_drv_deinit+0x98>)
    1d3a:	4798      	blx	r3
		goto ERR1;
    1d3c:	e7e3      	b.n	1d06 <nm_drv_deinit+0x3a>
    1d3e:	46c0      	nop			; (mov r8, r8)
    1d40:	00001971 	.word	0x00001971
    1d44:	00003261 	.word	0x00003261
    1d48:	00001a09 	.word	0x00001a09
    1d4c:	000023ed 	.word	0x000023ed
    1d50:	00008858 	.word	0x00008858
    1d54:	00008290 	.word	0x00008290
    1d58:	00006ed5 	.word	0x00006ed5
    1d5c:	00008868 	.word	0x00008868
    1d60:	00006ff1 	.word	0x00006ff1
    1d64:	00006f09 	.word	0x00006f09
    1d68:	00008888 	.word	0x00008888
    1d6c:	000088ac 	.word	0x000088ac

00001d70 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    1d70:	b500      	push	{lr}
    1d72:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    1d74:	ab01      	add	r3, sp, #4
    1d76:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    1d78:	2200      	movs	r2, #0
    1d7a:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    1d7c:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1d7e:	0019      	movs	r1, r3
    1d80:	2003      	movs	r0, #3
    1d82:	4b02      	ldr	r3, [pc, #8]	; (1d8c <nmi_spi_write+0x1c>)
    1d84:	4798      	blx	r3
}
    1d86:	b005      	add	sp, #20
    1d88:	bd00      	pop	{pc}
    1d8a:	46c0      	nop			; (mov r8, r8)
    1d8c:	00000419 	.word	0x00000419

00001d90 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    1d90:	b570      	push	{r4, r5, r6, lr}
    1d92:	b084      	sub	sp, #16
    1d94:	ac08      	add	r4, sp, #32
    1d96:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    1d98:	ac01      	add	r4, sp, #4
    1d9a:	7020      	strb	r0, [r4, #0]
	switch (cmd) {
    1d9c:	303f      	adds	r0, #63	; 0x3f
    1d9e:	b2c4      	uxtb	r4, r0
    1da0:	2c0e      	cmp	r4, #14
    1da2:	d900      	bls.n	1da6 <spi_cmd+0x16>
    1da4:	e084      	b.n	1eb0 <spi_cmd+0x120>
    1da6:	00a0      	lsls	r0, r4, #2
    1da8:	4c4f      	ldr	r4, [pc, #316]	; (1ee8 <spi_cmd+0x158>)
    1daa:	5820      	ldr	r0, [r4, r0]
    1dac:	4687      	mov	pc, r0
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    1dae:	ab01      	add	r3, sp, #4
    1db0:	0c0a      	lsrs	r2, r1, #16
    1db2:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1db4:	0a0a      	lsrs	r2, r1, #8
    1db6:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    1db8:	70d9      	strb	r1, [r3, #3]
		len = 5;
    1dba:	2105      	movs	r1, #5
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
    1dbc:	4b4b      	ldr	r3, [pc, #300]	; (1eec <spi_cmd+0x15c>)
    1dbe:	781b      	ldrb	r3, [r3, #0]
    1dc0:	2b00      	cmp	r3, #0
    1dc2:	d077      	beq.n	1eb4 <spi_cmd+0x124>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
		else
			len-=1;
    1dc4:	3901      	subs	r1, #1
    1dc6:	b2c9      	uxtb	r1, r1
    1dc8:	e083      	b.n	1ed2 <spi_cmd+0x142>
		bc[1] = (uint8)(adr >> 8);
    1dca:	0a0b      	lsrs	r3, r1, #8
    1dcc:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1dce:	2d00      	cmp	r5, #0
    1dd0:	d107      	bne.n	1de2 <spi_cmd+0x52>
		bc[1] = (uint8)(adr >> 8);
    1dd2:	aa01      	add	r2, sp, #4
    1dd4:	7053      	strb	r3, [r2, #1]
		bc[2] = (uint8)adr;
    1dd6:	ab01      	add	r3, sp, #4
    1dd8:	7099      	strb	r1, [r3, #2]
		bc[3] = 0x00;
    1dda:	2200      	movs	r2, #0
    1ddc:	70da      	strb	r2, [r3, #3]
		len = 5;
    1dde:	2105      	movs	r1, #5
		break;
    1de0:	e7ec      	b.n	1dbc <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    1de2:	2280      	movs	r2, #128	; 0x80
    1de4:	4252      	negs	r2, r2
    1de6:	4313      	orrs	r3, r2
    1de8:	aa01      	add	r2, sp, #4
    1dea:	7053      	strb	r3, [r2, #1]
    1dec:	e7f3      	b.n	1dd6 <spi_cmd+0x46>
		bc[1] = 0x00;
    1dee:	ab01      	add	r3, sp, #4
    1df0:	2200      	movs	r2, #0
    1df2:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    1df4:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    1df6:	70da      	strb	r2, [r3, #3]
		len = 5;
    1df8:	2105      	movs	r1, #5
		break;
    1dfa:	e7df      	b.n	1dbc <spi_cmd+0x2c>
		bc[1] = 0x00;
    1dfc:	ab01      	add	r3, sp, #4
    1dfe:	2200      	movs	r2, #0
    1e00:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    1e02:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    1e04:	70da      	strb	r2, [r3, #3]
		len = 5;
    1e06:	2105      	movs	r1, #5
		break;
    1e08:	e7d8      	b.n	1dbc <spi_cmd+0x2c>
		bc[1] = 0xff;
    1e0a:	ab01      	add	r3, sp, #4
    1e0c:	22ff      	movs	r2, #255	; 0xff
    1e0e:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    1e10:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    1e12:	70da      	strb	r2, [r3, #3]
		len = 5;
    1e14:	2105      	movs	r1, #5
		break;
    1e16:	e7d1      	b.n	1dbc <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    1e18:	aa01      	add	r2, sp, #4
    1e1a:	0c08      	lsrs	r0, r1, #16
    1e1c:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    1e1e:	0a08      	lsrs	r0, r1, #8
    1e20:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1e22:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 8);
    1e24:	0a19      	lsrs	r1, r3, #8
    1e26:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz);
    1e28:	7153      	strb	r3, [r2, #5]
		len = 7;
    1e2a:	2107      	movs	r1, #7
		break;
    1e2c:	e7c6      	b.n	1dbc <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    1e2e:	aa01      	add	r2, sp, #4
    1e30:	0c08      	lsrs	r0, r1, #16
    1e32:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    1e34:	0a08      	lsrs	r0, r1, #8
    1e36:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1e38:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 16);
    1e3a:	0c19      	lsrs	r1, r3, #16
    1e3c:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz >> 8);
    1e3e:	0a19      	lsrs	r1, r3, #8
    1e40:	7151      	strb	r1, [r2, #5]
		bc[6] = (uint8)(sz);
    1e42:	7193      	strb	r3, [r2, #6]
		len = 8;
    1e44:	2108      	movs	r1, #8
		break;
    1e46:	e7b9      	b.n	1dbc <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 8);
    1e48:	0a0b      	lsrs	r3, r1, #8
    1e4a:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1e4c:	2d00      	cmp	r5, #0
    1e4e:	d10c      	bne.n	1e6a <spi_cmd+0xda>
		bc[1] = (uint8)(adr >> 8);
    1e50:	a801      	add	r0, sp, #4
    1e52:	7043      	strb	r3, [r0, #1]
		bc[2] = (uint8)(adr);
    1e54:	ab01      	add	r3, sp, #4
    1e56:	7099      	strb	r1, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    1e58:	0e11      	lsrs	r1, r2, #24
    1e5a:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    1e5c:	0c11      	lsrs	r1, r2, #16
    1e5e:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    1e60:	0a11      	lsrs	r1, r2, #8
    1e62:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data);
    1e64:	719a      	strb	r2, [r3, #6]
		len = 8;
    1e66:	2108      	movs	r1, #8
		break;
    1e68:	e7a8      	b.n	1dbc <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    1e6a:	2080      	movs	r0, #128	; 0x80
    1e6c:	4240      	negs	r0, r0
    1e6e:	4303      	orrs	r3, r0
    1e70:	a801      	add	r0, sp, #4
    1e72:	7043      	strb	r3, [r0, #1]
    1e74:	e7ee      	b.n	1e54 <spi_cmd+0xc4>
		bc[1] = (uint8)(adr >> 16);
    1e76:	ab01      	add	r3, sp, #4
    1e78:	0c08      	lsrs	r0, r1, #16
    1e7a:	7058      	strb	r0, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1e7c:	0a08      	lsrs	r0, r1, #8
    1e7e:	7098      	strb	r0, [r3, #2]
		bc[3] = (uint8)(adr);
    1e80:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    1e82:	0e11      	lsrs	r1, r2, #24
    1e84:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    1e86:	0c11      	lsrs	r1, r2, #16
    1e88:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    1e8a:	0a11      	lsrs	r1, r2, #8
    1e8c:	7199      	strb	r1, [r3, #6]
		bc[7] = (uint8)(u32data);
    1e8e:	71da      	strb	r2, [r3, #7]
		len = 9;
    1e90:	2109      	movs	r1, #9
		break;
    1e92:	e793      	b.n	1dbc <spi_cmd+0x2c>

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    1e94:	2228      	movs	r2, #40	; 0x28
    1e96:	32ff      	adds	r2, #255	; 0xff
    1e98:	4915      	ldr	r1, [pc, #84]	; (1ef0 <spi_cmd+0x160>)
    1e9a:	4816      	ldr	r0, [pc, #88]	; (1ef4 <spi_cmd+0x164>)
    1e9c:	4b16      	ldr	r3, [pc, #88]	; (1ef8 <spi_cmd+0x168>)
    1e9e:	4798      	blx	r3
    1ea0:	4816      	ldr	r0, [pc, #88]	; (1efc <spi_cmd+0x16c>)
    1ea2:	4b17      	ldr	r3, [pc, #92]	; (1f00 <spi_cmd+0x170>)
    1ea4:	4798      	blx	r3
    1ea6:	200d      	movs	r0, #13
    1ea8:	4b16      	ldr	r3, [pc, #88]	; (1f04 <spi_cmd+0x174>)
    1eaa:	4798      	blx	r3
			result = N_FAIL;
    1eac:	2300      	movs	r3, #0
    1eae:	e017      	b.n	1ee0 <spi_cmd+0x150>
	switch (cmd) {
    1eb0:	2300      	movs	r3, #0
    1eb2:	e015      	b.n	1ee0 <spi_cmd+0x150>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1eb4:	1e4e      	subs	r6, r1, #1
    1eb6:	aa01      	add	r2, sp, #4
    1eb8:	1995      	adds	r5, r2, r6
    1eba:	237f      	movs	r3, #127	; 0x7f
	return crc7_syndrome_table[(crc << 1) ^ data];
    1ebc:	4c12      	ldr	r4, [pc, #72]	; (1f08 <spi_cmd+0x178>)
    1ebe:	005b      	lsls	r3, r3, #1
    1ec0:	7810      	ldrb	r0, [r2, #0]
    1ec2:	4043      	eors	r3, r0
    1ec4:	5ce3      	ldrb	r3, [r4, r3]
    1ec6:	3201      	adds	r2, #1
	while (len--)
    1ec8:	42aa      	cmp	r2, r5
    1eca:	d1f8      	bne.n	1ebe <spi_cmd+0x12e>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1ecc:	005b      	lsls	r3, r3, #1
    1ece:	aa01      	add	r2, sp, #4
    1ed0:	5593      	strb	r3, [r2, r6]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    1ed2:	b289      	uxth	r1, r1
    1ed4:	a801      	add	r0, sp, #4
    1ed6:	4b0d      	ldr	r3, [pc, #52]	; (1f0c <spi_cmd+0x17c>)
    1ed8:	4798      	blx	r3
    1eda:	2301      	movs	r3, #1
    1edc:	2800      	cmp	r0, #0
    1ede:	d1d9      	bne.n	1e94 <spi_cmd+0x104>
		}
	}

	return result;
}
    1ee0:	0018      	movs	r0, r3
    1ee2:	b004      	add	sp, #16
    1ee4:	bd70      	pop	{r4, r5, r6, pc}
    1ee6:	46c0      	nop			; (mov r8, r8)
    1ee8:	00008914 	.word	0x00008914
    1eec:	20000118 	.word	0x20000118
    1ef0:	00008954 	.word	0x00008954
    1ef4:	00008290 	.word	0x00008290
    1ef8:	00006ed5 	.word	0x00006ed5
    1efc:	00008de4 	.word	0x00008de4
    1f00:	00006ff1 	.word	0x00006ff1
    1f04:	00006f09 	.word	0x00006f09
    1f08:	000089e0 	.word	0x000089e0
    1f0c:	00001d71 	.word	0x00001d71

00001f10 <nmi_spi_read>:
{
    1f10:	b500      	push	{lr}
    1f12:	b085      	sub	sp, #20
	spi.pu8InBuf = NULL;
    1f14:	ab01      	add	r3, sp, #4
    1f16:	2200      	movs	r2, #0
    1f18:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    1f1a:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    1f1c:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1f1e:	0019      	movs	r1, r3
    1f20:	2003      	movs	r0, #3
    1f22:	4b02      	ldr	r3, [pc, #8]	; (1f2c <nmi_spi_read+0x1c>)
    1f24:	4798      	blx	r3
}
    1f26:	b005      	add	sp, #20
    1f28:	bd00      	pop	{pc}
    1f2a:	46c0      	nop			; (mov r8, r8)
    1f2c:	00000419 	.word	0x00000419

00001f30 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    1f30:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f32:	46c6      	mov	lr, r8
    1f34:	b500      	push	{lr}
    1f36:	b082      	sub	sp, #8
    1f38:	0007      	movs	r7, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    1f3a:	28cf      	cmp	r0, #207	; 0xcf
    1f3c:	d02b      	beq.n	1f96 <spi_cmd_rsp+0x66>
    1f3e:	0003      	movs	r3, r0
    1f40:	333b      	adds	r3, #59	; 0x3b
    1f42:	b2db      	uxtb	r3, r3
    1f44:	2b01      	cmp	r3, #1
    1f46:	d926      	bls.n	1f96 <spi_cmd_rsp+0x66>
{
    1f48:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f4a:	466b      	mov	r3, sp
    1f4c:	1dde      	adds	r6, r3, #7
    1f4e:	4b26      	ldr	r3, [pc, #152]	; (1fe8 <spi_cmd_rsp+0xb8>)
    1f50:	4698      	mov	r8, r3
    1f52:	2101      	movs	r1, #1
    1f54:	0030      	movs	r0, r6
    1f56:	47c0      	blx	r8
    1f58:	1e05      	subs	r5, r0, #0
    1f5a:	d125      	bne.n	1fa8 <spi_cmd_rsp+0x78>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    1f5c:	7833      	ldrb	r3, [r6, #0]
    1f5e:	42bb      	cmp	r3, r7
    1f60:	d030      	beq.n	1fc4 <spi_cmd_rsp+0x94>
    1f62:	3c01      	subs	r4, #1
    1f64:	b2e4      	uxtb	r4, r4
    1f66:	2c00      	cmp	r4, #0
    1f68:	d1f3      	bne.n	1f52 <spi_cmd_rsp+0x22>
    1f6a:	340b      	adds	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f6c:	466b      	mov	r3, sp
    1f6e:	1dde      	adds	r6, r3, #7
    1f70:	4f1d      	ldr	r7, [pc, #116]	; (1fe8 <spi_cmd_rsp+0xb8>)
    1f72:	2101      	movs	r1, #1
    1f74:	0030      	movs	r0, r6
    1f76:	47b8      	blx	r7
    1f78:	2800      	cmp	r0, #0
    1f7a:	d125      	bne.n	1fc8 <spi_cmd_rsp+0x98>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    1f7c:	7833      	ldrb	r3, [r6, #0]
    1f7e:	2b00      	cmp	r3, #0
    1f80:	d02f      	beq.n	1fe2 <spi_cmd_rsp+0xb2>
    1f82:	3c01      	subs	r4, #1
    1f84:	b2e4      	uxtb	r4, r4
    1f86:	2c00      	cmp	r4, #0
    1f88:	d1f3      	bne.n	1f72 <spi_cmd_rsp+0x42>
	sint8 result = N_OK;
    1f8a:	2501      	movs	r5, #1

_fail_:

	return result;
}
    1f8c:	0028      	movs	r0, r5
    1f8e:	b002      	add	sp, #8
    1f90:	bc04      	pop	{r2}
    1f92:	4690      	mov	r8, r2
    1f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f96:	2101      	movs	r1, #1
    1f98:	466b      	mov	r3, sp
    1f9a:	1dd8      	adds	r0, r3, #7
    1f9c:	4b12      	ldr	r3, [pc, #72]	; (1fe8 <spi_cmd_rsp+0xb8>)
    1f9e:	4798      	blx	r3
			result = N_FAIL;
    1fa0:	2500      	movs	r5, #0
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1fa2:	2800      	cmp	r0, #0
    1fa4:	d0d0      	beq.n	1f48 <spi_cmd_rsp+0x18>
    1fa6:	e7f1      	b.n	1f8c <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1fa8:	22b1      	movs	r2, #177	; 0xb1
    1faa:	0052      	lsls	r2, r2, #1
    1fac:	490f      	ldr	r1, [pc, #60]	; (1fec <spi_cmd_rsp+0xbc>)
    1fae:	4810      	ldr	r0, [pc, #64]	; (1ff0 <spi_cmd_rsp+0xc0>)
    1fb0:	4b10      	ldr	r3, [pc, #64]	; (1ff4 <spi_cmd_rsp+0xc4>)
    1fb2:	4798      	blx	r3
    1fb4:	4810      	ldr	r0, [pc, #64]	; (1ff8 <spi_cmd_rsp+0xc8>)
    1fb6:	4b11      	ldr	r3, [pc, #68]	; (1ffc <spi_cmd_rsp+0xcc>)
    1fb8:	4798      	blx	r3
    1fba:	200d      	movs	r0, #13
    1fbc:	4b10      	ldr	r3, [pc, #64]	; (2000 <STACK_SIZE>)
    1fbe:	4798      	blx	r3
			result = N_FAIL;
    1fc0:	2500      	movs	r5, #0
			goto _fail_;
    1fc2:	e7e3      	b.n	1f8c <spi_cmd_rsp+0x5c>
    1fc4:	240b      	movs	r4, #11
    1fc6:	e7d1      	b.n	1f6c <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1fc8:	22b8      	movs	r2, #184	; 0xb8
    1fca:	0052      	lsls	r2, r2, #1
    1fcc:	4907      	ldr	r1, [pc, #28]	; (1fec <spi_cmd_rsp+0xbc>)
    1fce:	4808      	ldr	r0, [pc, #32]	; (1ff0 <spi_cmd_rsp+0xc0>)
    1fd0:	4b08      	ldr	r3, [pc, #32]	; (1ff4 <spi_cmd_rsp+0xc4>)
    1fd2:	4798      	blx	r3
    1fd4:	4808      	ldr	r0, [pc, #32]	; (1ff8 <spi_cmd_rsp+0xc8>)
    1fd6:	4b09      	ldr	r3, [pc, #36]	; (1ffc <spi_cmd_rsp+0xcc>)
    1fd8:	4798      	blx	r3
    1fda:	200d      	movs	r0, #13
    1fdc:	4b08      	ldr	r3, [pc, #32]	; (2000 <STACK_SIZE>)
    1fde:	4798      	blx	r3
			goto _fail_;
    1fe0:	e7d4      	b.n	1f8c <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
    1fe2:	2501      	movs	r5, #1
    1fe4:	e7d2      	b.n	1f8c <spi_cmd_rsp+0x5c>
    1fe6:	46c0      	nop			; (mov r8, r8)
    1fe8:	00001f11 	.word	0x00001f11
    1fec:	0000896c 	.word	0x0000896c
    1ff0:	00008290 	.word	0x00008290
    1ff4:	00006ed5 	.word	0x00006ed5
    1ff8:	00008e10 	.word	0x00008e10
    1ffc:	00006ff1 	.word	0x00006ff1
    2000:	00006f09 	.word	0x00006f09

00002004 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    2004:	b5f0      	push	{r4, r5, r6, r7, lr}
    2006:	46de      	mov	lr, fp
    2008:	4657      	mov	r7, sl
    200a:	464e      	mov	r6, r9
    200c:	4645      	mov	r5, r8
    200e:	b5e0      	push	{r5, r6, r7, lr}
    2010:	b087      	sub	sp, #28
    2012:	9001      	str	r0, [sp, #4]
    2014:	4689      	mov	r9, r1
    2016:	9202      	str	r2, [sp, #8]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    2018:	2300      	movs	r3, #0
    201a:	469a      	mov	sl, r3
    201c:	2380      	movs	r3, #128	; 0x80
    201e:	019b      	lsls	r3, r3, #6
    2020:	469b      	mov	fp, r3
    2022:	466a      	mov	r2, sp
    2024:	81d3      	strh	r3, [r2, #14]
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    2026:	4b3b      	ldr	r3, [pc, #236]	; (2114 <spi_data_read+0x110>)
    2028:	4698      	mov	r8, r3
    202a:	e02e      	b.n	208a <spi_data_read+0x86>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    202c:	4a3a      	ldr	r2, [pc, #232]	; (2118 <spi_data_read+0x114>)
    202e:	493b      	ldr	r1, [pc, #236]	; (211c <spi_data_read+0x118>)
    2030:	483b      	ldr	r0, [pc, #236]	; (2120 <spi_data_read+0x11c>)
    2032:	4b3c      	ldr	r3, [pc, #240]	; (2124 <spi_data_read+0x120>)
    2034:	4798      	blx	r3
    2036:	483c      	ldr	r0, [pc, #240]	; (2128 <spi_data_read+0x124>)
    2038:	4b3c      	ldr	r3, [pc, #240]	; (212c <spi_data_read+0x128>)
    203a:	4798      	blx	r3
    203c:	200d      	movs	r0, #13
    203e:	4b3c      	ldr	r3, [pc, #240]	; (2130 <spi_data_read+0x12c>)
    2040:	4798      	blx	r3
    2042:	2500      	movs	r5, #0
		sz -= nbytes;

	} while (sz);

	return result;
}
    2044:	0028      	movs	r0, r5
    2046:	b007      	add	sp, #28
    2048:	bc3c      	pop	{r2, r3, r4, r5}
    204a:	4690      	mov	r8, r2
    204c:	4699      	mov	r9, r3
    204e:	46a2      	mov	sl, r4
    2050:	46ab      	mov	fp, r5
    2052:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (retry <= 0) {
    2054:	2c00      	cmp	r4, #0
    2056:	dd2e      	ble.n	20b6 <spi_data_read+0xb2>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    2058:	9b01      	ldr	r3, [sp, #4]
    205a:	4453      	add	r3, sl
    205c:	0018      	movs	r0, r3
    205e:	0039      	movs	r1, r7
    2060:	4b2c      	ldr	r3, [pc, #176]	; (2114 <spi_data_read+0x110>)
    2062:	4798      	blx	r3
    2064:	1e04      	subs	r4, r0, #0
    2066:	d133      	bne.n	20d0 <spi_data_read+0xcc>
		if(!clockless)
    2068:	9b02      	ldr	r3, [sp, #8]
    206a:	2b00      	cmp	r3, #0
    206c:	d103      	bne.n	2076 <spi_data_read+0x72>
			if (!gu8Crc_off) {
    206e:	4b31      	ldr	r3, [pc, #196]	; (2134 <spi_data_read+0x130>)
    2070:	781b      	ldrb	r3, [r3, #0]
    2072:	2b00      	cmp	r3, #0
    2074:	d039      	beq.n	20ea <spi_data_read+0xe6>
		ix += nbytes;
    2076:	4653      	mov	r3, sl
    2078:	18fb      	adds	r3, r7, r3
    207a:	b21b      	sxth	r3, r3
    207c:	469a      	mov	sl, r3
		sz -= nbytes;
    207e:	464b      	mov	r3, r9
    2080:	1bdf      	subs	r7, r3, r7
    2082:	b2bb      	uxth	r3, r7
    2084:	4699      	mov	r9, r3
	} while (sz);
    2086:	2b00      	cmp	r3, #0
    2088:	d042      	beq.n	2110 <spi_data_read+0x10c>
    208a:	464f      	mov	r7, r9
    208c:	45d9      	cmp	r9, fp
    208e:	d901      	bls.n	2094 <spi_data_read+0x90>
    2090:	466b      	mov	r3, sp
    2092:	89df      	ldrh	r7, [r3, #14]
    2094:	b2bf      	uxth	r7, r7
		retry = SPI_RESP_RETRY_COUNT;
    2096:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    2098:	ab04      	add	r3, sp, #16
    209a:	1cde      	adds	r6, r3, #3
    209c:	2101      	movs	r1, #1
    209e:	0030      	movs	r0, r6
    20a0:	47c0      	blx	r8
    20a2:	1e05      	subs	r5, r0, #0
    20a4:	d1c2      	bne.n	202c <spi_data_read+0x28>
			if (((rsp >> 4) & 0xf) == 0xf)
    20a6:	7833      	ldrb	r3, [r6, #0]
    20a8:	091b      	lsrs	r3, r3, #4
    20aa:	2b0f      	cmp	r3, #15
    20ac:	d0d2      	beq.n	2054 <spi_data_read+0x50>
    20ae:	3c01      	subs	r4, #1
    20b0:	b224      	sxth	r4, r4
		} while (retry--);
    20b2:	1c63      	adds	r3, r4, #1
    20b4:	d1f2      	bne.n	209c <spi_data_read+0x98>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    20b6:	4a20      	ldr	r2, [pc, #128]	; (2138 <spi_data_read+0x134>)
    20b8:	4918      	ldr	r1, [pc, #96]	; (211c <spi_data_read+0x118>)
    20ba:	4819      	ldr	r0, [pc, #100]	; (2120 <spi_data_read+0x11c>)
    20bc:	4c19      	ldr	r4, [pc, #100]	; (2124 <spi_data_read+0x120>)
    20be:	47a0      	blx	r4
    20c0:	ab04      	add	r3, sp, #16
    20c2:	78d9      	ldrb	r1, [r3, #3]
    20c4:	481d      	ldr	r0, [pc, #116]	; (213c <spi_data_read+0x138>)
    20c6:	47a0      	blx	r4
    20c8:	200d      	movs	r0, #13
    20ca:	4b19      	ldr	r3, [pc, #100]	; (2130 <spi_data_read+0x12c>)
    20cc:	4798      	blx	r3
			break;
    20ce:	e7b9      	b.n	2044 <spi_data_read+0x40>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    20d0:	22c5      	movs	r2, #197	; 0xc5
    20d2:	0092      	lsls	r2, r2, #2
    20d4:	4911      	ldr	r1, [pc, #68]	; (211c <spi_data_read+0x118>)
    20d6:	4812      	ldr	r0, [pc, #72]	; (2120 <spi_data_read+0x11c>)
    20d8:	4b12      	ldr	r3, [pc, #72]	; (2124 <spi_data_read+0x120>)
    20da:	4798      	blx	r3
    20dc:	4818      	ldr	r0, [pc, #96]	; (2140 <spi_data_read+0x13c>)
    20de:	4b13      	ldr	r3, [pc, #76]	; (212c <spi_data_read+0x128>)
    20e0:	4798      	blx	r3
    20e2:	200d      	movs	r0, #13
    20e4:	4b12      	ldr	r3, [pc, #72]	; (2130 <spi_data_read+0x12c>)
    20e6:	4798      	blx	r3
			break;
    20e8:	e7ac      	b.n	2044 <spi_data_read+0x40>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    20ea:	2102      	movs	r1, #2
    20ec:	a805      	add	r0, sp, #20
    20ee:	4b09      	ldr	r3, [pc, #36]	; (2114 <spi_data_read+0x110>)
    20f0:	4798      	blx	r3
    20f2:	2800      	cmp	r0, #0
    20f4:	d0bf      	beq.n	2076 <spi_data_read+0x72>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    20f6:	4a13      	ldr	r2, [pc, #76]	; (2144 <spi_data_read+0x140>)
    20f8:	4908      	ldr	r1, [pc, #32]	; (211c <spi_data_read+0x118>)
    20fa:	4809      	ldr	r0, [pc, #36]	; (2120 <spi_data_read+0x11c>)
    20fc:	4b09      	ldr	r3, [pc, #36]	; (2124 <spi_data_read+0x120>)
    20fe:	4798      	blx	r3
    2100:	4811      	ldr	r0, [pc, #68]	; (2148 <spi_data_read+0x144>)
    2102:	4b0a      	ldr	r3, [pc, #40]	; (212c <spi_data_read+0x128>)
    2104:	4798      	blx	r3
    2106:	200d      	movs	r0, #13
    2108:	4b09      	ldr	r3, [pc, #36]	; (2130 <spi_data_read+0x12c>)
    210a:	4798      	blx	r3
					result = N_FAIL;
    210c:	0025      	movs	r5, r4
					break;
    210e:	e799      	b.n	2044 <spi_data_read+0x40>
    2110:	2501      	movs	r5, #1
    2112:	e797      	b.n	2044 <spi_data_read+0x40>
    2114:	00001f11 	.word	0x00001f11
    2118:	000002ff 	.word	0x000002ff
    211c:	00008978 	.word	0x00008978
    2120:	00008290 	.word	0x00008290
    2124:	00006ed5 	.word	0x00006ed5
    2128:	00008e44 	.word	0x00008e44
    212c:	00006ff1 	.word	0x00006ff1
    2130:	00006f09 	.word	0x00006f09
    2134:	20000118 	.word	0x20000118
    2138:	0000030b 	.word	0x0000030b
    213c:	00008e78 	.word	0x00008e78
    2140:	00008ea8 	.word	0x00008ea8
    2144:	0000031f 	.word	0x0000031f
    2148:	00008ed8 	.word	0x00008ed8

0000214c <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    214c:	b5f0      	push	{r4, r5, r6, r7, lr}
    214e:	46d6      	mov	lr, sl
    2150:	464f      	mov	r7, r9
    2152:	4646      	mov	r6, r8
    2154:	b5c0      	push	{r6, r7, lr}
    2156:	b086      	sub	sp, #24
    2158:	9003      	str	r0, [sp, #12]
    215a:	9104      	str	r1, [sp, #16]
    215c:	2830      	cmp	r0, #48	; 0x30
    215e:	d80f      	bhi.n	2180 <spi_write_reg+0x34>
    2160:	4b30      	ldr	r3, [pc, #192]	; (2224 <spi_write_reg+0xd8>)
    2162:	781f      	ldrb	r7, [r3, #0]
    2164:	b2fb      	uxtb	r3, r7
    2166:	9305      	str	r3, [sp, #20]
    2168:	2300      	movs	r3, #0
    216a:	2230      	movs	r2, #48	; 0x30
    216c:	9903      	ldr	r1, [sp, #12]
    216e:	428a      	cmp	r2, r1
    2170:	415b      	adcs	r3, r3
    2172:	b2db      	uxtb	r3, r3
    2174:	469a      	mov	sl, r3
    2176:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    2178:	4b2b      	ldr	r3, [pc, #172]	; (2228 <spi_write_reg+0xdc>)
    217a:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    217c:	46d1      	mov	r9, sl
    217e:	e033      	b.n	21e8 <spi_write_reg+0x9c>
    2180:	4b2a      	ldr	r3, [pc, #168]	; (222c <spi_write_reg+0xe0>)
    2182:	781f      	ldrb	r7, [r3, #0]
    2184:	e7ee      	b.n	2164 <spi_write_reg+0x18>
	result = spi_cmd_rsp(cmd);
    2186:	9805      	ldr	r0, [sp, #20]
    2188:	4b29      	ldr	r3, [pc, #164]	; (2230 <spi_write_reg+0xe4>)
    218a:	4798      	blx	r3
    218c:	0004      	movs	r4, r0
	if (result != N_OK) {
    218e:	2801      	cmp	r0, #1
    2190:	d041      	beq.n	2216 <spi_write_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    2192:	22e7      	movs	r2, #231	; 0xe7
    2194:	0092      	lsls	r2, r2, #2
    2196:	4927      	ldr	r1, [pc, #156]	; (2234 <spi_write_reg+0xe8>)
    2198:	4827      	ldr	r0, [pc, #156]	; (2238 <spi_write_reg+0xec>)
    219a:	4e28      	ldr	r6, [pc, #160]	; (223c <spi_write_reg+0xf0>)
    219c:	47b0      	blx	r6
    219e:	9903      	ldr	r1, [sp, #12]
    21a0:	4827      	ldr	r0, [pc, #156]	; (2240 <spi_write_reg+0xf4>)
    21a2:	47b0      	blx	r6
    21a4:	200d      	movs	r0, #13
    21a6:	4b27      	ldr	r3, [pc, #156]	; (2244 <spi_write_reg+0xf8>)
    21a8:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    21aa:	2001      	movs	r0, #1
    21ac:	4e26      	ldr	r6, [pc, #152]	; (2248 <spi_write_reg+0xfc>)
    21ae:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    21b0:	2300      	movs	r3, #0
    21b2:	9300      	str	r3, [sp, #0]
    21b4:	2200      	movs	r2, #0
    21b6:	2100      	movs	r1, #0
    21b8:	20cf      	movs	r0, #207	; 0xcf
    21ba:	4f1b      	ldr	r7, [pc, #108]	; (2228 <spi_write_reg+0xdc>)
    21bc:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    21be:	20cf      	movs	r0, #207	; 0xcf
    21c0:	4b1b      	ldr	r3, [pc, #108]	; (2230 <spi_write_reg+0xe4>)
    21c2:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    21c4:	4a21      	ldr	r2, [pc, #132]	; (224c <spi_write_reg+0x100>)
    21c6:	491b      	ldr	r1, [pc, #108]	; (2234 <spi_write_reg+0xe8>)
    21c8:	481b      	ldr	r0, [pc, #108]	; (2238 <spi_write_reg+0xec>)
    21ca:	4f1c      	ldr	r7, [pc, #112]	; (223c <spi_write_reg+0xf0>)
    21cc:	47b8      	blx	r7
    21ce:	9b04      	ldr	r3, [sp, #16]
    21d0:	9a03      	ldr	r2, [sp, #12]
    21d2:	0029      	movs	r1, r5
    21d4:	481e      	ldr	r0, [pc, #120]	; (2250 <spi_write_reg+0x104>)
    21d6:	47b8      	blx	r7
    21d8:	200d      	movs	r0, #13
    21da:	4b1a      	ldr	r3, [pc, #104]	; (2244 <spi_write_reg+0xf8>)
    21dc:	4798      	blx	r3
		nm_bsp_sleep(1);
    21de:	2001      	movs	r0, #1
    21e0:	47b0      	blx	r6
    21e2:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    21e4:	2d00      	cmp	r5, #0
    21e6:	d016      	beq.n	2216 <spi_write_reg+0xca>
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    21e8:	464b      	mov	r3, r9
    21ea:	9300      	str	r3, [sp, #0]
    21ec:	2304      	movs	r3, #4
    21ee:	9a04      	ldr	r2, [sp, #16]
    21f0:	9f03      	ldr	r7, [sp, #12]
    21f2:	0039      	movs	r1, r7
    21f4:	9805      	ldr	r0, [sp, #20]
    21f6:	47c0      	blx	r8
    21f8:	0004      	movs	r4, r0
	if (result != N_OK) {
    21fa:	2801      	cmp	r0, #1
    21fc:	d0c3      	beq.n	2186 <spi_write_reg+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    21fe:	4a15      	ldr	r2, [pc, #84]	; (2254 <spi_write_reg+0x108>)
    2200:	490c      	ldr	r1, [pc, #48]	; (2234 <spi_write_reg+0xe8>)
    2202:	480d      	ldr	r0, [pc, #52]	; (2238 <spi_write_reg+0xec>)
    2204:	4e0d      	ldr	r6, [pc, #52]	; (223c <spi_write_reg+0xf0>)
    2206:	47b0      	blx	r6
    2208:	0039      	movs	r1, r7
    220a:	4813      	ldr	r0, [pc, #76]	; (2258 <spi_write_reg+0x10c>)
    220c:	47b0      	blx	r6
    220e:	200d      	movs	r0, #13
    2210:	4b0c      	ldr	r3, [pc, #48]	; (2244 <spi_write_reg+0xf8>)
    2212:	4798      	blx	r3
		goto _FAIL_;
    2214:	e7c9      	b.n	21aa <spi_write_reg+0x5e>
	}

	return result;
}
    2216:	0020      	movs	r0, r4
    2218:	b006      	add	sp, #24
    221a:	bc1c      	pop	{r2, r3, r4}
    221c:	4690      	mov	r8, r2
    221e:	4699      	mov	r9, r3
    2220:	46a2      	mov	sl, r4
    2222:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2224:	00008950 	.word	0x00008950
    2228:	00001d91 	.word	0x00001d91
    222c:	00008951 	.word	0x00008951
    2230:	00001f31 	.word	0x00001f31
    2234:	00008998 	.word	0x00008998
    2238:	00008290 	.word	0x00008290
    223c:	00006ed5 	.word	0x00006ed5
    2240:	00008fd0 	.word	0x00008fd0
    2244:	00006f09 	.word	0x00006f09
    2248:	000001e1 	.word	0x000001e1
    224c:	000003af 	.word	0x000003af
    2250:	00009008 	.word	0x00009008
    2254:	00000396 	.word	0x00000396
    2258:	00008fa4 	.word	0x00008fa4

0000225c <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    225c:	b5f0      	push	{r4, r5, r6, r7, lr}
    225e:	46de      	mov	lr, fp
    2260:	4657      	mov	r7, sl
    2262:	464e      	mov	r6, r9
    2264:	4645      	mov	r5, r8
    2266:	b5e0      	push	{r5, r6, r7, lr}
    2268:	b087      	sub	sp, #28
    226a:	9002      	str	r0, [sp, #8]
    226c:	468b      	mov	fp, r1
    226e:	28ff      	cmp	r0, #255	; 0xff
    2270:	d80f      	bhi.n	2292 <spi_read_reg+0x36>
    2272:	4b41      	ldr	r3, [pc, #260]	; (2378 <spi_read_reg+0x11c>)
    2274:	781f      	ldrb	r7, [r3, #0]
    2276:	b2fb      	uxtb	r3, r7
    2278:	9303      	str	r3, [sp, #12]
    227a:	2300      	movs	r3, #0
    227c:	22ff      	movs	r2, #255	; 0xff
    227e:	9902      	ldr	r1, [sp, #8]
    2280:	428a      	cmp	r2, r1
    2282:	415b      	adcs	r3, r3
    2284:	b2db      	uxtb	r3, r3
    2286:	469a      	mov	sl, r3
    2288:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    228a:	4b3c      	ldr	r3, [pc, #240]	; (237c <spi_read_reg+0x120>)
    228c:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    228e:	46d1      	mov	r9, sl
    2290:	e031      	b.n	22f6 <spi_read_reg+0x9a>
    2292:	4b3b      	ldr	r3, [pc, #236]	; (2380 <spi_read_reg+0x124>)
    2294:	781f      	ldrb	r7, [r3, #0]
    2296:	e7ee      	b.n	2276 <spi_read_reg+0x1a>
	result = spi_cmd_rsp(cmd);
    2298:	9803      	ldr	r0, [sp, #12]
    229a:	4b3a      	ldr	r3, [pc, #232]	; (2384 <spi_read_reg+0x128>)
    229c:	4798      	blx	r3
    229e:	0004      	movs	r4, r0
	if (result != N_OK) {
    22a0:	2801      	cmp	r0, #1
    22a2:	d03f      	beq.n	2324 <spi_read_reg+0xc8>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    22a4:	4a38      	ldr	r2, [pc, #224]	; (2388 <spi_read_reg+0x12c>)
    22a6:	4939      	ldr	r1, [pc, #228]	; (238c <spi_read_reg+0x130>)
    22a8:	4839      	ldr	r0, [pc, #228]	; (2390 <spi_read_reg+0x134>)
    22aa:	4e3a      	ldr	r6, [pc, #232]	; (2394 <spi_read_reg+0x138>)
    22ac:	47b0      	blx	r6
    22ae:	9902      	ldr	r1, [sp, #8]
    22b0:	4839      	ldr	r0, [pc, #228]	; (2398 <spi_read_reg+0x13c>)
    22b2:	47b0      	blx	r6
    22b4:	200d      	movs	r0, #13
    22b6:	4b39      	ldr	r3, [pc, #228]	; (239c <spi_read_reg+0x140>)
    22b8:	4798      	blx	r3
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    22ba:	2001      	movs	r0, #1
    22bc:	4e38      	ldr	r6, [pc, #224]	; (23a0 <spi_read_reg+0x144>)
    22be:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    22c0:	2300      	movs	r3, #0
    22c2:	9300      	str	r3, [sp, #0]
    22c4:	2200      	movs	r2, #0
    22c6:	2100      	movs	r1, #0
    22c8:	20cf      	movs	r0, #207	; 0xcf
    22ca:	4f2c      	ldr	r7, [pc, #176]	; (237c <spi_read_reg+0x120>)
    22cc:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    22ce:	20cf      	movs	r0, #207	; 0xcf
    22d0:	4b2c      	ldr	r3, [pc, #176]	; (2384 <spi_read_reg+0x128>)
    22d2:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    22d4:	4a33      	ldr	r2, [pc, #204]	; (23a4 <spi_read_reg+0x148>)
    22d6:	492d      	ldr	r1, [pc, #180]	; (238c <spi_read_reg+0x130>)
    22d8:	482d      	ldr	r0, [pc, #180]	; (2390 <spi_read_reg+0x134>)
    22da:	4f2e      	ldr	r7, [pc, #184]	; (2394 <spi_read_reg+0x138>)
    22dc:	47b8      	blx	r7
    22de:	9a02      	ldr	r2, [sp, #8]
    22e0:	0029      	movs	r1, r5
    22e2:	4831      	ldr	r0, [pc, #196]	; (23a8 <spi_read_reg+0x14c>)
    22e4:	47b8      	blx	r7
    22e6:	200d      	movs	r0, #13
    22e8:	4b2c      	ldr	r3, [pc, #176]	; (239c <spi_read_reg+0x140>)
    22ea:	4798      	blx	r3
		nm_bsp_sleep(1);
    22ec:	2001      	movs	r0, #1
    22ee:	47b0      	blx	r6
    22f0:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    22f2:	2d00      	cmp	r5, #0
    22f4:	d037      	beq.n	2366 <spi_read_reg+0x10a>
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    22f6:	464b      	mov	r3, r9
    22f8:	9300      	str	r3, [sp, #0]
    22fa:	2304      	movs	r3, #4
    22fc:	2200      	movs	r2, #0
    22fe:	9f02      	ldr	r7, [sp, #8]
    2300:	0039      	movs	r1, r7
    2302:	9803      	ldr	r0, [sp, #12]
    2304:	47c0      	blx	r8
    2306:	0004      	movs	r4, r0
	if (result != N_OK) {
    2308:	2801      	cmp	r0, #1
    230a:	d0c5      	beq.n	2298 <spi_read_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    230c:	4a27      	ldr	r2, [pc, #156]	; (23ac <spi_read_reg+0x150>)
    230e:	491f      	ldr	r1, [pc, #124]	; (238c <spi_read_reg+0x130>)
    2310:	481f      	ldr	r0, [pc, #124]	; (2390 <spi_read_reg+0x134>)
    2312:	4e20      	ldr	r6, [pc, #128]	; (2394 <spi_read_reg+0x138>)
    2314:	47b0      	blx	r6
    2316:	0039      	movs	r1, r7
    2318:	4825      	ldr	r0, [pc, #148]	; (23b0 <spi_read_reg+0x154>)
    231a:	47b0      	blx	r6
    231c:	200d      	movs	r0, #13
    231e:	4b1f      	ldr	r3, [pc, #124]	; (239c <spi_read_reg+0x140>)
    2320:	4798      	blx	r3
		goto _FAIL_;
    2322:	e7ca      	b.n	22ba <spi_read_reg+0x5e>
	result = spi_data_read(&tmp[0], 4, clockless);
    2324:	464a      	mov	r2, r9
    2326:	2104      	movs	r1, #4
    2328:	a805      	add	r0, sp, #20
    232a:	4b22      	ldr	r3, [pc, #136]	; (23b4 <spi_read_reg+0x158>)
    232c:	4798      	blx	r3
    232e:	0004      	movs	r4, r0
	if (result != N_OK) {
    2330:	2801      	cmp	r0, #1
    2332:	d00b      	beq.n	234c <spi_read_reg+0xf0>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    2334:	4a20      	ldr	r2, [pc, #128]	; (23b8 <spi_read_reg+0x15c>)
    2336:	4915      	ldr	r1, [pc, #84]	; (238c <spi_read_reg+0x130>)
    2338:	4815      	ldr	r0, [pc, #84]	; (2390 <spi_read_reg+0x134>)
    233a:	4b16      	ldr	r3, [pc, #88]	; (2394 <spi_read_reg+0x138>)
    233c:	4798      	blx	r3
    233e:	481f      	ldr	r0, [pc, #124]	; (23bc <spi_read_reg+0x160>)
    2340:	4b1f      	ldr	r3, [pc, #124]	; (23c0 <spi_read_reg+0x164>)
    2342:	4798      	blx	r3
    2344:	200d      	movs	r0, #13
    2346:	4b15      	ldr	r3, [pc, #84]	; (239c <spi_read_reg+0x140>)
    2348:	4798      	blx	r3
		goto _FAIL_;
    234a:	e7b6      	b.n	22ba <spi_read_reg+0x5e>
		((uint32)tmp[1] << 8) |
    234c:	aa05      	add	r2, sp, #20
    234e:	7853      	ldrb	r3, [r2, #1]
    2350:	021b      	lsls	r3, r3, #8
		((uint32)tmp[2] << 16) |
    2352:	7891      	ldrb	r1, [r2, #2]
    2354:	0409      	lsls	r1, r1, #16
		((uint32)tmp[1] << 8) |
    2356:	430b      	orrs	r3, r1
	*u32data = tmp[0] |
    2358:	7811      	ldrb	r1, [r2, #0]
		((uint32)tmp[1] << 8) |
    235a:	430b      	orrs	r3, r1
		((uint32)tmp[3] << 24);
    235c:	78d2      	ldrb	r2, [r2, #3]
    235e:	0612      	lsls	r2, r2, #24
		((uint32)tmp[2] << 16) |
    2360:	4313      	orrs	r3, r2
	*u32data = tmp[0] |
    2362:	465a      	mov	r2, fp
    2364:	6013      	str	r3, [r2, #0]
	}
		
	return result;
}
    2366:	0020      	movs	r0, r4
    2368:	b007      	add	sp, #28
    236a:	bc3c      	pop	{r2, r3, r4, r5}
    236c:	4690      	mov	r8, r2
    236e:	4699      	mov	r9, r3
    2370:	46a2      	mov	sl, r4
    2372:	46ab      	mov	fp, r5
    2374:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2376:	46c0      	nop			; (mov r8, r8)
    2378:	00008952 	.word	0x00008952
    237c:	00001d91 	.word	0x00001d91
    2380:	00008953 	.word	0x00008953
    2384:	00001f31 	.word	0x00001f31
    2388:	0000041d 	.word	0x0000041d
    238c:	000089b8 	.word	0x000089b8
    2390:	00008290 	.word	0x00008290
    2394:	00006ed5 	.word	0x00006ed5
    2398:	00008f38 	.word	0x00008f38
    239c:	00006f09 	.word	0x00006f09
    23a0:	000001e1 	.word	0x000001e1
    23a4:	0000043c 	.word	0x0000043c
    23a8:	00008f8c 	.word	0x00008f8c
    23ac:	00000417 	.word	0x00000417
    23b0:	00008f0c 	.word	0x00008f0c
    23b4:	00002005 	.word	0x00002005
    23b8:	00000424 	.word	0x00000424
    23bc:	00008f6c 	.word	0x00008f6c
    23c0:	00006ff1 	.word	0x00006ff1

000023c4 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    23c4:	b510      	push	{r4, lr}
    23c6:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    23c8:	2300      	movs	r3, #0
    23ca:	9300      	str	r3, [sp, #0]
    23cc:	2200      	movs	r2, #0
    23ce:	2100      	movs	r1, #0
    23d0:	20cf      	movs	r0, #207	; 0xcf
    23d2:	4c04      	ldr	r4, [pc, #16]	; (23e4 <nm_spi_reset+0x20>)
    23d4:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    23d6:	20cf      	movs	r0, #207	; 0xcf
    23d8:	4b03      	ldr	r3, [pc, #12]	; (23e8 <nm_spi_reset+0x24>)
    23da:	4798      	blx	r3
	return M2M_SUCCESS;
}
    23dc:	2000      	movs	r0, #0
    23de:	b002      	add	sp, #8
    23e0:	bd10      	pop	{r4, pc}
    23e2:	46c0      	nop			; (mov r8, r8)
    23e4:	00001d91 	.word	0x00001d91
    23e8:	00001f31 	.word	0x00001f31

000023ec <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    23ec:	2200      	movs	r2, #0
    23ee:	4b02      	ldr	r3, [pc, #8]	; (23f8 <nm_spi_deinit+0xc>)
    23f0:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    23f2:	2000      	movs	r0, #0
    23f4:	4770      	bx	lr
    23f6:	46c0      	nop			; (mov r8, r8)
    23f8:	20000118 	.word	0x20000118

000023fc <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    23fc:	b500      	push	{lr}
    23fe:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    2400:	a901      	add	r1, sp, #4
    2402:	4b02      	ldr	r3, [pc, #8]	; (240c <nm_spi_read_reg+0x10>)
    2404:	4798      	blx	r3

	return u32Val;
}
    2406:	9801      	ldr	r0, [sp, #4]
    2408:	b003      	add	sp, #12
    240a:	bd00      	pop	{pc}
    240c:	0000225d 	.word	0x0000225d

00002410 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    2410:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    2412:	4b04      	ldr	r3, [pc, #16]	; (2424 <nm_spi_read_reg_with_ret+0x14>)
    2414:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    2416:	2300      	movs	r3, #0
    2418:	2801      	cmp	r0, #1
    241a:	d101      	bne.n	2420 <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    241c:	0018      	movs	r0, r3
    241e:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    2420:	3b06      	subs	r3, #6
    2422:	e7fb      	b.n	241c <nm_spi_read_reg_with_ret+0xc>
    2424:	0000225d 	.word	0x0000225d

00002428 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    2428:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    242a:	4b04      	ldr	r3, [pc, #16]	; (243c <nm_spi_write_reg+0x14>)
    242c:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    242e:	2300      	movs	r3, #0
    2430:	2801      	cmp	r0, #1
    2432:	d101      	bne.n	2438 <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    2434:	0018      	movs	r0, r3
    2436:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    2438:	3b06      	subs	r3, #6
    243a:	e7fb      	b.n	2434 <nm_spi_write_reg+0xc>
    243c:	0000214d 	.word	0x0000214d

00002440 <nm_spi_init>:
{
    2440:	b510      	push	{r4, lr}
    2442:	b082      	sub	sp, #8
	uint32 reg = 0;
    2444:	2300      	movs	r3, #0
    2446:	9300      	str	r3, [sp, #0]
	gu8Crc_off = 0;
    2448:	4a35      	ldr	r2, [pc, #212]	; (2520 <nm_spi_init+0xe0>)
    244a:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    244c:	4669      	mov	r1, sp
    244e:	4835      	ldr	r0, [pc, #212]	; (2524 <nm_spi_init+0xe4>)
    2450:	4b35      	ldr	r3, [pc, #212]	; (2528 <nm_spi_init+0xe8>)
    2452:	4798      	blx	r3
    2454:	2800      	cmp	r0, #0
    2456:	d028      	beq.n	24aa <nm_spi_init+0x6a>
	if(gu8Crc_off == 0)
    2458:	4b31      	ldr	r3, [pc, #196]	; (2520 <nm_spi_init+0xe0>)
    245a:	781b      	ldrb	r3, [r3, #0]
    245c:	2b00      	cmp	r3, #0
    245e:	d10d      	bne.n	247c <nm_spi_init+0x3c>
		reg &= ~0x70;
    2460:	337c      	adds	r3, #124	; 0x7c
    2462:	9900      	ldr	r1, [sp, #0]
    2464:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    2466:	3b2c      	subs	r3, #44	; 0x2c
    2468:	4319      	orrs	r1, r3
    246a:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    246c:	482d      	ldr	r0, [pc, #180]	; (2524 <nm_spi_init+0xe4>)
    246e:	4b2f      	ldr	r3, [pc, #188]	; (252c <nm_spi_init+0xec>)
    2470:	4798      	blx	r3
    2472:	1e04      	subs	r4, r0, #0
    2474:	d039      	beq.n	24ea <nm_spi_init+0xaa>
		gu8Crc_off = 1;
    2476:	2201      	movs	r2, #1
    2478:	4b29      	ldr	r3, [pc, #164]	; (2520 <nm_spi_init+0xe0>)
    247a:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
    247c:	a901      	add	r1, sp, #4
    247e:	2080      	movs	r0, #128	; 0x80
    2480:	0140      	lsls	r0, r0, #5
    2482:	4b29      	ldr	r3, [pc, #164]	; (2528 <nm_spi_init+0xe8>)
    2484:	4798      	blx	r3
    2486:	2800      	cmp	r0, #0
    2488:	d03b      	beq.n	2502 <nm_spi_init+0xc2>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    248a:	4c26      	ldr	r4, [pc, #152]	; (2524 <nm_spi_init+0xe4>)
    248c:	0020      	movs	r0, r4
    248e:	4b28      	ldr	r3, [pc, #160]	; (2530 <nm_spi_init+0xf0>)
    2490:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    2492:	2370      	movs	r3, #112	; 0x70
    2494:	0001      	movs	r1, r0
    2496:	4399      	bics	r1, r3
	case 8192: val32 |= (5 << 4); break;
    2498:	2050      	movs	r0, #80	; 0x50
    249a:	4301      	orrs	r1, r0
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    249c:	0020      	movs	r0, r4
    249e:	4b25      	ldr	r3, [pc, #148]	; (2534 <nm_spi_init+0xf4>)
    24a0:	4798      	blx	r3
	return M2M_SUCCESS;
    24a2:	2400      	movs	r4, #0
}
    24a4:	0020      	movs	r0, r4
    24a6:	b002      	add	sp, #8
    24a8:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
    24aa:	2201      	movs	r2, #1
    24ac:	4b1c      	ldr	r3, [pc, #112]	; (2520 <nm_spi_init+0xe0>)
    24ae:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    24b0:	4a21      	ldr	r2, [pc, #132]	; (2538 <nm_spi_init+0xf8>)
    24b2:	4922      	ldr	r1, [pc, #136]	; (253c <nm_spi_init+0xfc>)
    24b4:	4822      	ldr	r0, [pc, #136]	; (2540 <nm_spi_init+0x100>)
    24b6:	4b23      	ldr	r3, [pc, #140]	; (2544 <nm_spi_init+0x104>)
    24b8:	4798      	blx	r3
    24ba:	4823      	ldr	r0, [pc, #140]	; (2548 <nm_spi_init+0x108>)
    24bc:	4b23      	ldr	r3, [pc, #140]	; (254c <nm_spi_init+0x10c>)
    24be:	4798      	blx	r3
    24c0:	200d      	movs	r0, #13
    24c2:	4b23      	ldr	r3, [pc, #140]	; (2550 <nm_spi_init+0x110>)
    24c4:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    24c6:	4669      	mov	r1, sp
    24c8:	4816      	ldr	r0, [pc, #88]	; (2524 <nm_spi_init+0xe4>)
    24ca:	4b17      	ldr	r3, [pc, #92]	; (2528 <nm_spi_init+0xe8>)
    24cc:	4798      	blx	r3
    24ce:	1e04      	subs	r4, r0, #0
    24d0:	d1c2      	bne.n	2458 <nm_spi_init+0x18>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    24d2:	4a20      	ldr	r2, [pc, #128]	; (2554 <nm_spi_init+0x114>)
    24d4:	4919      	ldr	r1, [pc, #100]	; (253c <nm_spi_init+0xfc>)
    24d6:	481a      	ldr	r0, [pc, #104]	; (2540 <nm_spi_init+0x100>)
    24d8:	4b1a      	ldr	r3, [pc, #104]	; (2544 <nm_spi_init+0x104>)
    24da:	4798      	blx	r3
    24dc:	481e      	ldr	r0, [pc, #120]	; (2558 <nm_spi_init+0x118>)
    24de:	4b1b      	ldr	r3, [pc, #108]	; (254c <nm_spi_init+0x10c>)
    24e0:	4798      	blx	r3
    24e2:	200d      	movs	r0, #13
    24e4:	4b1a      	ldr	r3, [pc, #104]	; (2550 <nm_spi_init+0x110>)
    24e6:	4798      	blx	r3
			return 0;
    24e8:	e7dc      	b.n	24a4 <nm_spi_init+0x64>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    24ea:	4a1c      	ldr	r2, [pc, #112]	; (255c <nm_spi_init+0x11c>)
    24ec:	4913      	ldr	r1, [pc, #76]	; (253c <nm_spi_init+0xfc>)
    24ee:	4814      	ldr	r0, [pc, #80]	; (2540 <nm_spi_init+0x100>)
    24f0:	4b14      	ldr	r3, [pc, #80]	; (2544 <nm_spi_init+0x104>)
    24f2:	4798      	blx	r3
    24f4:	481a      	ldr	r0, [pc, #104]	; (2560 <nm_spi_init+0x120>)
    24f6:	4b15      	ldr	r3, [pc, #84]	; (254c <nm_spi_init+0x10c>)
    24f8:	4798      	blx	r3
    24fa:	200d      	movs	r0, #13
    24fc:	4b14      	ldr	r3, [pc, #80]	; (2550 <nm_spi_init+0x110>)
    24fe:	4798      	blx	r3
			return 0;
    2500:	e7d0      	b.n	24a4 <nm_spi_init+0x64>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    2502:	4a18      	ldr	r2, [pc, #96]	; (2564 <nm_spi_init+0x124>)
    2504:	490d      	ldr	r1, [pc, #52]	; (253c <nm_spi_init+0xfc>)
    2506:	480e      	ldr	r0, [pc, #56]	; (2540 <nm_spi_init+0x100>)
    2508:	4b0e      	ldr	r3, [pc, #56]	; (2544 <nm_spi_init+0x104>)
    250a:	4798      	blx	r3
    250c:	4816      	ldr	r0, [pc, #88]	; (2568 <nm_spi_init+0x128>)
    250e:	4b0f      	ldr	r3, [pc, #60]	; (254c <nm_spi_init+0x10c>)
    2510:	4798      	blx	r3
    2512:	200d      	movs	r0, #13
    2514:	4b0e      	ldr	r3, [pc, #56]	; (2550 <nm_spi_init+0x110>)
    2516:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    2518:	2406      	movs	r4, #6
    251a:	4264      	negs	r4, r4
    251c:	e7c2      	b.n	24a4 <nm_spi_init+0x64>
    251e:	46c0      	nop			; (mov r8, r8)
    2520:	20000118 	.word	0x20000118
    2524:	0000e824 	.word	0x0000e824
    2528:	0000225d 	.word	0x0000225d
    252c:	0000214d 	.word	0x0000214d
    2530:	000023fd 	.word	0x000023fd
    2534:	00002429 	.word	0x00002429
    2538:	000004c7 	.word	0x000004c7
    253c:	000089d4 	.word	0x000089d4
    2540:	00008290 	.word	0x00008290
    2544:	00006ed5 	.word	0x00006ed5
    2548:	00008ae0 	.word	0x00008ae0
    254c:	00006ff1 	.word	0x00006ff1
    2550:	00006f09 	.word	0x00006f09
    2554:	000004ca 	.word	0x000004ca
    2558:	00008b30 	.word	0x00008b30
    255c:	000004d4 	.word	0x000004d4
    2560:	00008b5c 	.word	0x00008b5c
    2564:	000004de 	.word	0x000004de
    2568:	00008b90 	.word	0x00008b90

0000256c <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    256c:	b5f0      	push	{r4, r5, r6, r7, lr}
    256e:	46de      	mov	lr, fp
    2570:	4657      	mov	r7, sl
    2572:	464e      	mov	r6, r9
    2574:	4645      	mov	r5, r8
    2576:	b5e0      	push	{r5, r6, r7, lr}
    2578:	b087      	sub	sp, #28
    257a:	9002      	str	r0, [sp, #8]
    257c:	9103      	str	r1, [sp, #12]
    257e:	0016      	movs	r6, r2
    2580:	250a      	movs	r5, #10
	uint8 single_byte_workaround = 0;
    2582:	2300      	movs	r3, #0
    2584:	469b      	mov	fp, r3
	result = spi_cmd(cmd, addr, 0, size,0);
    2586:	2400      	movs	r4, #0
    2588:	4b3e      	ldr	r3, [pc, #248]	; (2684 <nm_spi_read_block+0x118>)
    258a:	4698      	mov	r8, r3
	result = spi_cmd_rsp(cmd);
    258c:	46a9      	mov	r9, r5
    258e:	e037      	b.n	2600 <nm_spi_read_block+0x94>
		single_byte_workaround = 1;
    2590:	2301      	movs	r3, #1
    2592:	469b      	mov	fp, r3
		size = 2;
    2594:	3601      	adds	r6, #1
    2596:	e035      	b.n	2604 <nm_spi_read_block+0x98>
	result = spi_cmd_rsp(cmd);
    2598:	20c8      	movs	r0, #200	; 0xc8
    259a:	4b3b      	ldr	r3, [pc, #236]	; (2688 <nm_spi_read_block+0x11c>)
    259c:	4798      	blx	r3
	if (result != N_OK) {
    259e:	2801      	cmp	r0, #1
    25a0:	d045      	beq.n	262e <nm_spi_read_block+0xc2>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    25a2:	4a3a      	ldr	r2, [pc, #232]	; (268c <nm_spi_read_block+0x120>)
    25a4:	493a      	ldr	r1, [pc, #232]	; (2690 <nm_spi_read_block+0x124>)
    25a6:	483b      	ldr	r0, [pc, #236]	; (2694 <nm_spi_read_block+0x128>)
    25a8:	4f3b      	ldr	r7, [pc, #236]	; (2698 <nm_spi_read_block+0x12c>)
    25aa:	47b8      	blx	r7
    25ac:	9902      	ldr	r1, [sp, #8]
    25ae:	483b      	ldr	r0, [pc, #236]	; (269c <nm_spi_read_block+0x130>)
    25b0:	47b8      	blx	r7
    25b2:	200d      	movs	r0, #13
    25b4:	4b3a      	ldr	r3, [pc, #232]	; (26a0 <nm_spi_read_block+0x134>)
    25b6:	4798      	blx	r3
		nm_bsp_sleep(1);
    25b8:	2001      	movs	r0, #1
    25ba:	4f3a      	ldr	r7, [pc, #232]	; (26a4 <nm_spi_read_block+0x138>)
    25bc:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    25be:	9400      	str	r4, [sp, #0]
    25c0:	0023      	movs	r3, r4
    25c2:	0022      	movs	r2, r4
    25c4:	0021      	movs	r1, r4
    25c6:	20cf      	movs	r0, #207	; 0xcf
    25c8:	4d2e      	ldr	r5, [pc, #184]	; (2684 <nm_spi_read_block+0x118>)
    25ca:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    25cc:	20cf      	movs	r0, #207	; 0xcf
    25ce:	4b2e      	ldr	r3, [pc, #184]	; (2688 <nm_spi_read_block+0x11c>)
    25d0:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    25d2:	4a35      	ldr	r2, [pc, #212]	; (26a8 <nm_spi_read_block+0x13c>)
    25d4:	492e      	ldr	r1, [pc, #184]	; (2690 <nm_spi_read_block+0x124>)
    25d6:	482f      	ldr	r0, [pc, #188]	; (2694 <nm_spi_read_block+0x128>)
    25d8:	4b2f      	ldr	r3, [pc, #188]	; (2698 <nm_spi_read_block+0x12c>)
    25da:	469a      	mov	sl, r3
    25dc:	4798      	blx	r3
    25de:	0033      	movs	r3, r6
    25e0:	9a02      	ldr	r2, [sp, #8]
    25e2:	4649      	mov	r1, r9
    25e4:	4831      	ldr	r0, [pc, #196]	; (26ac <nm_spi_read_block+0x140>)
    25e6:	47d0      	blx	sl
    25e8:	200d      	movs	r0, #13
    25ea:	4b2d      	ldr	r3, [pc, #180]	; (26a0 <nm_spi_read_block+0x134>)
    25ec:	4798      	blx	r3
		nm_bsp_sleep(1);
    25ee:	2001      	movs	r0, #1
    25f0:	47b8      	blx	r7
    25f2:	2301      	movs	r3, #1
    25f4:	425b      	negs	r3, r3
    25f6:	469c      	mov	ip, r3
    25f8:	44e1      	add	r9, ip
		if(retry) goto _RETRY_;
    25fa:	464b      	mov	r3, r9
    25fc:	2b00      	cmp	r3, #0
    25fe:	d038      	beq.n	2672 <nm_spi_read_block+0x106>
	if (size == 1)
    2600:	2e01      	cmp	r6, #1
    2602:	d0c5      	beq.n	2590 <nm_spi_read_block+0x24>
	result = spi_cmd(cmd, addr, 0, size,0);
    2604:	9400      	str	r4, [sp, #0]
    2606:	0033      	movs	r3, r6
    2608:	0022      	movs	r2, r4
    260a:	9d02      	ldr	r5, [sp, #8]
    260c:	0029      	movs	r1, r5
    260e:	20c8      	movs	r0, #200	; 0xc8
    2610:	47c0      	blx	r8
	if (result != N_OK) {
    2612:	2801      	cmp	r0, #1
    2614:	d0c0      	beq.n	2598 <nm_spi_read_block+0x2c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    2616:	4a26      	ldr	r2, [pc, #152]	; (26b0 <nm_spi_read_block+0x144>)
    2618:	491d      	ldr	r1, [pc, #116]	; (2690 <nm_spi_read_block+0x124>)
    261a:	481e      	ldr	r0, [pc, #120]	; (2694 <nm_spi_read_block+0x128>)
    261c:	4f1e      	ldr	r7, [pc, #120]	; (2698 <nm_spi_read_block+0x12c>)
    261e:	47b8      	blx	r7
    2620:	0029      	movs	r1, r5
    2622:	4824      	ldr	r0, [pc, #144]	; (26b4 <nm_spi_read_block+0x148>)
    2624:	47b8      	blx	r7
    2626:	200d      	movs	r0, #13
    2628:	4b1d      	ldr	r3, [pc, #116]	; (26a0 <nm_spi_read_block+0x134>)
    262a:	4798      	blx	r3
    262c:	e7c4      	b.n	25b8 <nm_spi_read_block+0x4c>
	if (single_byte_workaround)
    262e:	465b      	mov	r3, fp
    2630:	2b00      	cmp	r3, #0
    2632:	d016      	beq.n	2662 <nm_spi_read_block+0xf6>
		result = spi_data_read(tmp, size,0);
    2634:	af05      	add	r7, sp, #20
    2636:	0022      	movs	r2, r4
    2638:	0031      	movs	r1, r6
    263a:	0038      	movs	r0, r7
    263c:	4b1e      	ldr	r3, [pc, #120]	; (26b8 <nm_spi_read_block+0x14c>)
    263e:	4798      	blx	r3
		buf[0] = tmp[0];
    2640:	783b      	ldrb	r3, [r7, #0]
    2642:	9a03      	ldr	r2, [sp, #12]
    2644:	7013      	strb	r3, [r2, #0]
	if (result != N_OK) {
    2646:	2801      	cmp	r0, #1
    2648:	d011      	beq.n	266e <nm_spi_read_block+0x102>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    264a:	4a1c      	ldr	r2, [pc, #112]	; (26bc <nm_spi_read_block+0x150>)
    264c:	4910      	ldr	r1, [pc, #64]	; (2690 <nm_spi_read_block+0x124>)
    264e:	4811      	ldr	r0, [pc, #68]	; (2694 <nm_spi_read_block+0x128>)
    2650:	4b11      	ldr	r3, [pc, #68]	; (2698 <nm_spi_read_block+0x12c>)
    2652:	4798      	blx	r3
    2654:	481a      	ldr	r0, [pc, #104]	; (26c0 <nm_spi_read_block+0x154>)
    2656:	4b1b      	ldr	r3, [pc, #108]	; (26c4 <nm_spi_read_block+0x158>)
    2658:	4798      	blx	r3
    265a:	200d      	movs	r0, #13
    265c:	4b10      	ldr	r3, [pc, #64]	; (26a0 <nm_spi_read_block+0x134>)
    265e:	4798      	blx	r3
    2660:	e7aa      	b.n	25b8 <nm_spi_read_block+0x4c>
		result = spi_data_read(buf, size,0);
    2662:	0022      	movs	r2, r4
    2664:	0031      	movs	r1, r6
    2666:	9803      	ldr	r0, [sp, #12]
    2668:	4b13      	ldr	r3, [pc, #76]	; (26b8 <nm_spi_read_block+0x14c>)
    266a:	4798      	blx	r3
    266c:	e7eb      	b.n	2646 <nm_spi_read_block+0xda>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    266e:	2000      	movs	r0, #0
    2670:	e001      	b.n	2676 <nm_spi_read_block+0x10a>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2672:	2006      	movs	r0, #6
    2674:	4240      	negs	r0, r0

	return s8Ret;
}
    2676:	b007      	add	sp, #28
    2678:	bc3c      	pop	{r2, r3, r4, r5}
    267a:	4690      	mov	r8, r2
    267c:	4699      	mov	r9, r3
    267e:	46a2      	mov	sl, r4
    2680:	46ab      	mov	fp, r5
    2682:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2684:	00001d91 	.word	0x00001d91
    2688:	00001f31 	.word	0x00001f31
    268c:	00000463 	.word	0x00000463
    2690:	000089c8 	.word	0x000089c8
    2694:	00008290 	.word	0x00008290
    2698:	00006ed5 	.word	0x00006ed5
    269c:	00008be4 	.word	0x00008be4
    26a0:	00006f09 	.word	0x00006f09
    26a4:	000001e1 	.word	0x000001e1
    26a8:	00000484 	.word	0x00000484
    26ac:	00008c44 	.word	0x00008c44
    26b0:	0000045d 	.word	0x0000045d
    26b4:	00008bb4 	.word	0x00008bb4
    26b8:	00002005 	.word	0x00002005
    26bc:	00000473 	.word	0x00000473
    26c0:	00008c1c 	.word	0x00008c1c
    26c4:	00006ff1 	.word	0x00006ff1

000026c8 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    26c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    26ca:	46de      	mov	lr, fp
    26cc:	4647      	mov	r7, r8
    26ce:	b580      	push	{r7, lr}
    26d0:	b089      	sub	sp, #36	; 0x24
    26d2:	9004      	str	r0, [sp, #16]
    26d4:	468b      	mov	fp, r1
    26d6:	9203      	str	r2, [sp, #12]
    26d8:	260a      	movs	r6, #10
    26da:	2780      	movs	r7, #128	; 0x80
    26dc:	01bf      	lsls	r7, r7, #6
    26de:	466b      	mov	r3, sp
    26e0:	82df      	strh	r7, [r3, #22]
    26e2:	0035      	movs	r5, r6
    26e4:	e02d      	b.n	2742 <nm_spi_write_block+0x7a>
		size = 2;
    26e6:	3301      	adds	r3, #1
    26e8:	9303      	str	r3, [sp, #12]
    26ea:	e02d      	b.n	2748 <nm_spi_write_block+0x80>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    26ec:	4a83      	ldr	r2, [pc, #524]	; (28fc <nm_spi_write_block+0x234>)
    26ee:	4984      	ldr	r1, [pc, #528]	; (2900 <nm_spi_write_block+0x238>)
    26f0:	4884      	ldr	r0, [pc, #528]	; (2904 <nm_spi_write_block+0x23c>)
    26f2:	4c85      	ldr	r4, [pc, #532]	; (2908 <nm_spi_write_block+0x240>)
    26f4:	47a0      	blx	r4
    26f6:	0031      	movs	r1, r6
    26f8:	4884      	ldr	r0, [pc, #528]	; (290c <nm_spi_write_block+0x244>)
    26fa:	47a0      	blx	r4
    26fc:	200d      	movs	r0, #13
    26fe:	4b84      	ldr	r3, [pc, #528]	; (2910 <nm_spi_write_block+0x248>)
    2700:	4798      	blx	r3
		nm_bsp_sleep(1);
    2702:	2001      	movs	r0, #1
    2704:	4c83      	ldr	r4, [pc, #524]	; (2914 <nm_spi_write_block+0x24c>)
    2706:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2708:	2300      	movs	r3, #0
    270a:	9300      	str	r3, [sp, #0]
    270c:	2200      	movs	r2, #0
    270e:	2100      	movs	r1, #0
    2710:	20cf      	movs	r0, #207	; 0xcf
    2712:	4e81      	ldr	r6, [pc, #516]	; (2918 <nm_spi_write_block+0x250>)
    2714:	47b0      	blx	r6
		spi_cmd_rsp(CMD_RESET);
    2716:	20cf      	movs	r0, #207	; 0xcf
    2718:	4b80      	ldr	r3, [pc, #512]	; (291c <nm_spi_write_block+0x254>)
    271a:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    271c:	4a80      	ldr	r2, [pc, #512]	; (2920 <nm_spi_write_block+0x258>)
    271e:	4978      	ldr	r1, [pc, #480]	; (2900 <nm_spi_write_block+0x238>)
    2720:	4878      	ldr	r0, [pc, #480]	; (2904 <nm_spi_write_block+0x23c>)
    2722:	4e79      	ldr	r6, [pc, #484]	; (2908 <nm_spi_write_block+0x240>)
    2724:	47b0      	blx	r6
    2726:	9b03      	ldr	r3, [sp, #12]
    2728:	9a04      	ldr	r2, [sp, #16]
    272a:	0029      	movs	r1, r5
    272c:	487d      	ldr	r0, [pc, #500]	; (2924 <nm_spi_write_block+0x25c>)
    272e:	47b0      	blx	r6
    2730:	200d      	movs	r0, #13
    2732:	4b77      	ldr	r3, [pc, #476]	; (2910 <nm_spi_write_block+0x248>)
    2734:	4798      	blx	r3
		nm_bsp_sleep(1);
    2736:	2001      	movs	r0, #1
    2738:	47a0      	blx	r4
    273a:	3d01      	subs	r5, #1
		if(retry) goto _RETRY_;
    273c:	2d00      	cmp	r5, #0
    273e:	d100      	bne.n	2742 <nm_spi_write_block+0x7a>
    2740:	e0d5      	b.n	28ee <nm_spi_write_block+0x226>
	if (size == 1)
    2742:	9b03      	ldr	r3, [sp, #12]
    2744:	2b01      	cmp	r3, #1
    2746:	d0ce      	beq.n	26e6 <nm_spi_write_block+0x1e>
	result = spi_cmd(cmd, addr, 0, size,0);
    2748:	2300      	movs	r3, #0
    274a:	9300      	str	r3, [sp, #0]
    274c:	9b03      	ldr	r3, [sp, #12]
    274e:	2200      	movs	r2, #0
    2750:	9e04      	ldr	r6, [sp, #16]
    2752:	0031      	movs	r1, r6
    2754:	20c7      	movs	r0, #199	; 0xc7
    2756:	4c70      	ldr	r4, [pc, #448]	; (2918 <nm_spi_write_block+0x250>)
    2758:	47a0      	blx	r4
	if (result != N_OK) {
    275a:	2801      	cmp	r0, #1
    275c:	d1c6      	bne.n	26ec <nm_spi_write_block+0x24>
	result = spi_cmd_rsp(cmd);
    275e:	20c7      	movs	r0, #199	; 0xc7
    2760:	4b6e      	ldr	r3, [pc, #440]	; (291c <nm_spi_write_block+0x254>)
    2762:	4798      	blx	r3
	if (result != N_OK) {
    2764:	2801      	cmp	r0, #1
    2766:	d00c      	beq.n	2782 <nm_spi_write_block+0xba>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    2768:	22f4      	movs	r2, #244	; 0xf4
    276a:	0092      	lsls	r2, r2, #2
    276c:	4964      	ldr	r1, [pc, #400]	; (2900 <nm_spi_write_block+0x238>)
    276e:	4865      	ldr	r0, [pc, #404]	; (2904 <nm_spi_write_block+0x23c>)
    2770:	4c65      	ldr	r4, [pc, #404]	; (2908 <nm_spi_write_block+0x240>)
    2772:	47a0      	blx	r4
    2774:	9904      	ldr	r1, [sp, #16]
    2776:	486c      	ldr	r0, [pc, #432]	; (2928 <nm_spi_write_block+0x260>)
    2778:	47a0      	blx	r4
    277a:	200d      	movs	r0, #13
    277c:	4b64      	ldr	r3, [pc, #400]	; (2910 <nm_spi_write_block+0x248>)
    277e:	4798      	blx	r3
    2780:	e7bf      	b.n	2702 <nm_spi_write_block+0x3a>
	uint8 cmd, order, crc[2] = {0};
    2782:	2200      	movs	r2, #0
    2784:	ab07      	add	r3, sp, #28
    2786:	801a      	strh	r2, [r3, #0]
    2788:	9c03      	ldr	r4, [sp, #12]
	ix = 0;
    278a:	2600      	movs	r6, #0
				order = 0x1;
    278c:	46a8      	mov	r8, r5
    278e:	0035      	movs	r5, r6
    2790:	0026      	movs	r6, r4
    2792:	e021      	b.n	27d8 <nm_spi_write_block+0x110>
				order = 0x2;
    2794:	2300      	movs	r3, #0
    2796:	42b7      	cmp	r7, r6
    2798:	415b      	adcs	r3, r3
    279a:	3302      	adds	r3, #2
		cmd |= order;
    279c:	200b      	movs	r0, #11
    279e:	aa04      	add	r2, sp, #16
    27a0:	4694      	mov	ip, r2
    27a2:	4460      	add	r0, ip
    27a4:	2210      	movs	r2, #16
    27a6:	4252      	negs	r2, r2
    27a8:	4313      	orrs	r3, r2
    27aa:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    27ac:	2101      	movs	r1, #1
    27ae:	4b5f      	ldr	r3, [pc, #380]	; (292c <nm_spi_write_block+0x264>)
    27b0:	4798      	blx	r3
    27b2:	2800      	cmp	r0, #0
    27b4:	d11d      	bne.n	27f2 <nm_spi_write_block+0x12a>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    27b6:	465b      	mov	r3, fp
    27b8:	1958      	adds	r0, r3, r5
    27ba:	0021      	movs	r1, r4
    27bc:	4b5b      	ldr	r3, [pc, #364]	; (292c <nm_spi_write_block+0x264>)
    27be:	4798      	blx	r3
    27c0:	2800      	cmp	r0, #0
    27c2:	d130      	bne.n	2826 <nm_spi_write_block+0x15e>
		if (!gu8Crc_off) {
    27c4:	4b5a      	ldr	r3, [pc, #360]	; (2930 <nm_spi_write_block+0x268>)
    27c6:	781b      	ldrb	r3, [r3, #0]
    27c8:	2b00      	cmp	r3, #0
    27ca:	d039      	beq.n	2840 <nm_spi_write_block+0x178>
		ix += nbytes;
    27cc:	1965      	adds	r5, r4, r5
    27ce:	b22d      	sxth	r5, r5
		sz -= nbytes;
    27d0:	1b36      	subs	r6, r6, r4
    27d2:	b2b6      	uxth	r6, r6
	} while (sz);
    27d4:	2e00      	cmp	r6, #0
    27d6:	d053      	beq.n	2880 <nm_spi_write_block+0x1b8>
    27d8:	1c34      	adds	r4, r6, #0
    27da:	42be      	cmp	r6, r7
    27dc:	d901      	bls.n	27e2 <nm_spi_write_block+0x11a>
    27de:	466b      	mov	r3, sp
    27e0:	8adc      	ldrh	r4, [r3, #22]
    27e2:	b2a4      	uxth	r4, r4
		if (ix == 0)  {
    27e4:	2d00      	cmp	r5, #0
    27e6:	d1d5      	bne.n	2794 <nm_spi_write_block+0xcc>
				order = 0x3;
    27e8:	2303      	movs	r3, #3
			if (sz <= DATA_PKT_SZ)
    27ea:	42be      	cmp	r6, r7
    27ec:	d9d6      	bls.n	279c <nm_spi_write_block+0xd4>
				order = 0x1;
    27ee:	3b02      	subs	r3, #2
    27f0:	e7d4      	b.n	279c <nm_spi_write_block+0xd4>
    27f2:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    27f4:	22d4      	movs	r2, #212	; 0xd4
    27f6:	0092      	lsls	r2, r2, #2
    27f8:	494e      	ldr	r1, [pc, #312]	; (2934 <nm_spi_write_block+0x26c>)
    27fa:	4842      	ldr	r0, [pc, #264]	; (2904 <nm_spi_write_block+0x23c>)
    27fc:	4b42      	ldr	r3, [pc, #264]	; (2908 <nm_spi_write_block+0x240>)
    27fe:	4798      	blx	r3
    2800:	484d      	ldr	r0, [pc, #308]	; (2938 <nm_spi_write_block+0x270>)
    2802:	4b4e      	ldr	r3, [pc, #312]	; (293c <nm_spi_write_block+0x274>)
    2804:	4798      	blx	r3
    2806:	200d      	movs	r0, #13
    2808:	4b41      	ldr	r3, [pc, #260]	; (2910 <nm_spi_write_block+0x248>)
    280a:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    280c:	22f8      	movs	r2, #248	; 0xf8
    280e:	0092      	lsls	r2, r2, #2
    2810:	493b      	ldr	r1, [pc, #236]	; (2900 <nm_spi_write_block+0x238>)
    2812:	483c      	ldr	r0, [pc, #240]	; (2904 <nm_spi_write_block+0x23c>)
    2814:	4b3c      	ldr	r3, [pc, #240]	; (2908 <nm_spi_write_block+0x240>)
    2816:	4798      	blx	r3
    2818:	4849      	ldr	r0, [pc, #292]	; (2940 <nm_spi_write_block+0x278>)
    281a:	4b48      	ldr	r3, [pc, #288]	; (293c <nm_spi_write_block+0x274>)
    281c:	4798      	blx	r3
    281e:	200d      	movs	r0, #13
    2820:	4b3b      	ldr	r3, [pc, #236]	; (2910 <nm_spi_write_block+0x248>)
    2822:	4798      	blx	r3
    2824:	e76d      	b.n	2702 <nm_spi_write_block+0x3a>
    2826:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    2828:	4a46      	ldr	r2, [pc, #280]	; (2944 <nm_spi_write_block+0x27c>)
    282a:	4942      	ldr	r1, [pc, #264]	; (2934 <nm_spi_write_block+0x26c>)
    282c:	4835      	ldr	r0, [pc, #212]	; (2904 <nm_spi_write_block+0x23c>)
    282e:	4b36      	ldr	r3, [pc, #216]	; (2908 <nm_spi_write_block+0x240>)
    2830:	4798      	blx	r3
    2832:	4845      	ldr	r0, [pc, #276]	; (2948 <nm_spi_write_block+0x280>)
    2834:	4b41      	ldr	r3, [pc, #260]	; (293c <nm_spi_write_block+0x274>)
    2836:	4798      	blx	r3
    2838:	200d      	movs	r0, #13
    283a:	4b35      	ldr	r3, [pc, #212]	; (2910 <nm_spi_write_block+0x248>)
    283c:	4798      	blx	r3
    283e:	e7e5      	b.n	280c <nm_spi_write_block+0x144>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    2840:	2102      	movs	r1, #2
    2842:	a807      	add	r0, sp, #28
    2844:	4b39      	ldr	r3, [pc, #228]	; (292c <nm_spi_write_block+0x264>)
    2846:	4798      	blx	r3
    2848:	2800      	cmp	r0, #0
    284a:	d0bf      	beq.n	27cc <nm_spi_write_block+0x104>
    284c:	4645      	mov	r5, r8
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    284e:	4a3f      	ldr	r2, [pc, #252]	; (294c <nm_spi_write_block+0x284>)
    2850:	4938      	ldr	r1, [pc, #224]	; (2934 <nm_spi_write_block+0x26c>)
    2852:	482c      	ldr	r0, [pc, #176]	; (2904 <nm_spi_write_block+0x23c>)
    2854:	4b2c      	ldr	r3, [pc, #176]	; (2908 <nm_spi_write_block+0x240>)
    2856:	4798      	blx	r3
    2858:	483d      	ldr	r0, [pc, #244]	; (2950 <nm_spi_write_block+0x288>)
    285a:	4b38      	ldr	r3, [pc, #224]	; (293c <nm_spi_write_block+0x274>)
    285c:	4798      	blx	r3
    285e:	200d      	movs	r0, #13
    2860:	4b2b      	ldr	r3, [pc, #172]	; (2910 <nm_spi_write_block+0x248>)
    2862:	4798      	blx	r3
    2864:	e7d2      	b.n	280c <nm_spi_write_block+0x144>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    2866:	223c      	movs	r2, #60	; 0x3c
    2868:	32ff      	adds	r2, #255	; 0xff
    286a:	493a      	ldr	r1, [pc, #232]	; (2954 <nm_spi_write_block+0x28c>)
    286c:	4825      	ldr	r0, [pc, #148]	; (2904 <nm_spi_write_block+0x23c>)
    286e:	4b26      	ldr	r3, [pc, #152]	; (2908 <nm_spi_write_block+0x240>)
    2870:	4798      	blx	r3
    2872:	4839      	ldr	r0, [pc, #228]	; (2958 <nm_spi_write_block+0x290>)
    2874:	4b31      	ldr	r3, [pc, #196]	; (293c <nm_spi_write_block+0x274>)
    2876:	4798      	blx	r3
    2878:	200d      	movs	r0, #13
    287a:	4b25      	ldr	r3, [pc, #148]	; (2910 <nm_spi_write_block+0x248>)
    287c:	4798      	blx	r3
    287e:	e027      	b.n	28d0 <nm_spi_write_block+0x208>
    2880:	4645      	mov	r5, r8
    if (!gu8Crc_off)
    2882:	4b2b      	ldr	r3, [pc, #172]	; (2930 <nm_spi_write_block+0x268>)
    2884:	781c      	ldrb	r4, [r3, #0]
		len = 3;
    2886:	1e63      	subs	r3, r4, #1
    2888:	419c      	sbcs	r4, r3
    288a:	3402      	adds	r4, #2
	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    288c:	b2a1      	uxth	r1, r4
    288e:	a807      	add	r0, sp, #28
    2890:	4b32      	ldr	r3, [pc, #200]	; (295c <nm_spi_write_block+0x294>)
    2892:	4798      	blx	r3
    2894:	2800      	cmp	r0, #0
    2896:	d1e6      	bne.n	2866 <nm_spi_write_block+0x19e>
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    2898:	ab08      	add	r3, sp, #32
    289a:	191b      	adds	r3, r3, r4
    289c:	3b05      	subs	r3, #5
    289e:	781b      	ldrb	r3, [r3, #0]
    28a0:	2b00      	cmp	r3, #0
    28a2:	d106      	bne.n	28b2 <nm_spi_write_block+0x1ea>
    28a4:	ab08      	add	r3, sp, #32
    28a6:	469c      	mov	ip, r3
    28a8:	4464      	add	r4, ip
    28aa:	3c06      	subs	r4, #6
    28ac:	7823      	ldrb	r3, [r4, #0]
    28ae:	2bc3      	cmp	r3, #195	; 0xc3
    28b0:	d01b      	beq.n	28ea <nm_spi_write_block+0x222>
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    28b2:	22a1      	movs	r2, #161	; 0xa1
    28b4:	0052      	lsls	r2, r2, #1
    28b6:	4927      	ldr	r1, [pc, #156]	; (2954 <nm_spi_write_block+0x28c>)
    28b8:	4812      	ldr	r0, [pc, #72]	; (2904 <nm_spi_write_block+0x23c>)
    28ba:	4c13      	ldr	r4, [pc, #76]	; (2908 <nm_spi_write_block+0x240>)
    28bc:	47a0      	blx	r4
    28be:	a907      	add	r1, sp, #28
    28c0:	788b      	ldrb	r3, [r1, #2]
    28c2:	784a      	ldrb	r2, [r1, #1]
    28c4:	7809      	ldrb	r1, [r1, #0]
    28c6:	4826      	ldr	r0, [pc, #152]	; (2960 <nm_spi_write_block+0x298>)
    28c8:	47a0      	blx	r4
    28ca:	200d      	movs	r0, #13
    28cc:	4b10      	ldr	r3, [pc, #64]	; (2910 <nm_spi_write_block+0x248>)
    28ce:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    28d0:	22fa      	movs	r2, #250	; 0xfa
    28d2:	0092      	lsls	r2, r2, #2
    28d4:	490a      	ldr	r1, [pc, #40]	; (2900 <nm_spi_write_block+0x238>)
    28d6:	480b      	ldr	r0, [pc, #44]	; (2904 <nm_spi_write_block+0x23c>)
    28d8:	4b0b      	ldr	r3, [pc, #44]	; (2908 <nm_spi_write_block+0x240>)
    28da:	4798      	blx	r3
    28dc:	4818      	ldr	r0, [pc, #96]	; (2940 <nm_spi_write_block+0x278>)
    28de:	4b17      	ldr	r3, [pc, #92]	; (293c <nm_spi_write_block+0x274>)
    28e0:	4798      	blx	r3
    28e2:	200d      	movs	r0, #13
    28e4:	4b0a      	ldr	r3, [pc, #40]	; (2910 <nm_spi_write_block+0x248>)
    28e6:	4798      	blx	r3
    28e8:	e70b      	b.n	2702 <nm_spi_write_block+0x3a>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    28ea:	2000      	movs	r0, #0
    28ec:	e001      	b.n	28f2 <nm_spi_write_block+0x22a>
	else s8Ret = M2M_ERR_BUS_FAIL;
    28ee:	2006      	movs	r0, #6
    28f0:	4240      	negs	r0, r0

	return s8Ret;
}
    28f2:	b009      	add	sp, #36	; 0x24
    28f4:	bc0c      	pop	{r2, r3}
    28f6:	4690      	mov	r8, r2
    28f8:	469b      	mov	fp, r3
    28fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28fc:	000003ca 	.word	0x000003ca
    2900:	000089a8 	.word	0x000089a8
    2904:	00008290 	.word	0x00008290
    2908:	00006ed5 	.word	0x00006ed5
    290c:	00008c60 	.word	0x00008c60
    2910:	00006f09 	.word	0x00006f09
    2914:	000001e1 	.word	0x000001e1
    2918:	00001d91 	.word	0x00001d91
    291c:	00001f31 	.word	0x00001f31
    2920:	000003f2 	.word	0x000003f2
    2924:	00008c44 	.word	0x00008c44
    2928:	00008c90 	.word	0x00008c90
    292c:	00001d71 	.word	0x00001d71
    2930:	20000118 	.word	0x20000118
    2934:	00008988 	.word	0x00008988
    2938:	00008cc8 	.word	0x00008cc8
    293c:	00006ff1 	.word	0x00006ff1
    2940:	00008dbc 	.word	0x00008dbc
    2944:	00000359 	.word	0x00000359
    2948:	00008d00 	.word	0x00008d00
    294c:	00000363 	.word	0x00000363
    2950:	00008d34 	.word	0x00008d34
    2954:	0000895c 	.word	0x0000895c
    2958:	00008d6c 	.word	0x00008d6c
    295c:	00001f11 	.word	0x00001f11
    2960:	00008d8c 	.word	0x00008d8c

00002964 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    2964:	b5f0      	push	{r4, r5, r6, r7, lr}
    2966:	46de      	mov	lr, fp
    2968:	4657      	mov	r7, sl
    296a:	464e      	mov	r6, r9
    296c:	4645      	mov	r5, r8
    296e:	b5e0      	push	{r5, r6, r7, lr}
    2970:	b085      	sub	sp, #20
    2972:	9001      	str	r0, [sp, #4]
    2974:	000e      	movs	r6, r1
    2976:	9202      	str	r2, [sp, #8]
    2978:	001d      	movs	r5, r3
    297a:	ab0e      	add	r3, sp, #56	; 0x38
    297c:	881c      	ldrh	r4, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    297e:	2c00      	cmp	r4, #0
    2980:	d064      	beq.n	2a4c <Socket_ReadSocketData+0xe8>
    2982:	0103      	lsls	r3, r0, #4
    2984:	4935      	ldr	r1, [pc, #212]	; (2a5c <Socket_ReadSocketData+0xf8>)
    2986:	585b      	ldr	r3, [r3, r1]
    2988:	2b00      	cmp	r3, #0
    298a:	d05f      	beq.n	2a4c <Socket_ReadSocketData+0xe8>
    298c:	0101      	lsls	r1, r0, #4
    298e:	4b33      	ldr	r3, [pc, #204]	; (2a5c <Socket_ReadSocketData+0xf8>)
    2990:	185b      	adds	r3, r3, r1
    2992:	889b      	ldrh	r3, [r3, #4]
    2994:	b29b      	uxth	r3, r3
    2996:	2b00      	cmp	r3, #0
    2998:	d058      	beq.n	2a4c <Socket_ReadSocketData+0xe8>
    299a:	4b30      	ldr	r3, [pc, #192]	; (2a5c <Socket_ReadSocketData+0xf8>)
    299c:	185b      	adds	r3, r3, r1
    299e:	7a9b      	ldrb	r3, [r3, #10]
    29a0:	2b01      	cmp	r3, #1
    29a2:	d153      	bne.n	2a4c <Socket_ReadSocketData+0xe8>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    29a4:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    29a6:	4b2d      	ldr	r3, [pc, #180]	; (2a5c <Socket_ReadSocketData+0xf8>)
    29a8:	469b      	mov	fp, r3
    29aa:	448b      	add	fp, r1
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
				u32Address += u16Read;

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    29ac:	465b      	mov	r3, fp
    29ae:	220a      	movs	r2, #10
    29b0:	4690      	mov	r8, r2
    29b2:	44d8      	add	r8, fp
    29b4:	468a      	mov	sl, r1
    29b6:	9500      	str	r5, [sp, #0]
    29b8:	9303      	str	r3, [sp, #12]
    29ba:	e015      	b.n	29e8 <Socket_ReadSocketData+0x84>
    29bc:	0025      	movs	r5, r4
			u8SetRxDone = 1;
    29be:	2301      	movs	r3, #1
    29c0:	e01c      	b.n	29fc <Socket_ReadSocketData+0x98>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    29c2:	3301      	adds	r3, #1
    29c4:	2200      	movs	r2, #0
    29c6:	2100      	movs	r1, #0
    29c8:	2000      	movs	r0, #0
    29ca:	4c25      	ldr	r4, [pc, #148]	; (2a60 <Socket_ReadSocketData+0xfc>)
    29cc:	47a0      	blx	r4
    29ce:	e03d      	b.n	2a4c <Socket_ReadSocketData+0xe8>
					break;
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    29d0:	4824      	ldr	r0, [pc, #144]	; (2a64 <Socket_ReadSocketData+0x100>)
    29d2:	4d25      	ldr	r5, [pc, #148]	; (2a68 <Socket_ReadSocketData+0x104>)
    29d4:	47a8      	blx	r5
    29d6:	0021      	movs	r1, r4
    29d8:	4824      	ldr	r0, [pc, #144]	; (2a6c <Socket_ReadSocketData+0x108>)
    29da:	47a8      	blx	r5
    29dc:	200d      	movs	r0, #13
    29de:	4b24      	ldr	r3, [pc, #144]	; (2a70 <Socket_ReadSocketData+0x10c>)
    29e0:	4798      	blx	r3
				break;
    29e2:	e033      	b.n	2a4c <Socket_ReadSocketData+0xe8>
			}
		}while(u16ReadCount != 0);
    29e4:	2c00      	cmp	r4, #0
    29e6:	d031      	beq.n	2a4c <Socket_ReadSocketData+0xe8>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    29e8:	465b      	mov	r3, fp
    29ea:	889b      	ldrh	r3, [r3, #4]
    29ec:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
    29ee:	b21b      	sxth	r3, r3
    29f0:	2b00      	cmp	r3, #0
    29f2:	dde3      	ble.n	29bc <Socket_ReadSocketData+0x58>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    29f4:	9b03      	ldr	r3, [sp, #12]
    29f6:	889d      	ldrh	r5, [r3, #4]
    29f8:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
    29fa:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    29fc:	4a17      	ldr	r2, [pc, #92]	; (2a5c <Socket_ReadSocketData+0xf8>)
    29fe:	4651      	mov	r1, sl
    2a00:	5889      	ldr	r1, [r1, r2]
    2a02:	002a      	movs	r2, r5
    2a04:	9800      	ldr	r0, [sp, #0]
    2a06:	4f16      	ldr	r7, [pc, #88]	; (2a60 <Socket_ReadSocketData+0xfc>)
    2a08:	47b8      	blx	r7
    2a0a:	2800      	cmp	r0, #0
    2a0c:	d1e0      	bne.n	29d0 <Socket_ReadSocketData+0x6c>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    2a0e:	4b13      	ldr	r3, [pc, #76]	; (2a5c <Socket_ReadSocketData+0xf8>)
    2a10:	4652      	mov	r2, sl
    2a12:	58d3      	ldr	r3, [r2, r3]
    2a14:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    2a16:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    2a18:	88f3      	ldrh	r3, [r6, #6]
    2a1a:	1b5b      	subs	r3, r3, r5
    2a1c:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
    2a1e:	4b15      	ldr	r3, [pc, #84]	; (2a74 <Socket_ReadSocketData+0x110>)
    2a20:	681b      	ldr	r3, [r3, #0]
    2a22:	2b00      	cmp	r3, #0
    2a24:	d005      	beq.n	2a32 <Socket_ReadSocketData+0xce>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    2a26:	4b13      	ldr	r3, [pc, #76]	; (2a74 <Socket_ReadSocketData+0x110>)
    2a28:	681b      	ldr	r3, [r3, #0]
    2a2a:	0032      	movs	r2, r6
    2a2c:	9902      	ldr	r1, [sp, #8]
    2a2e:	9801      	ldr	r0, [sp, #4]
    2a30:	4798      	blx	r3
				u16ReadCount -= u16Read;
    2a32:	1b64      	subs	r4, r4, r5
    2a34:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
    2a36:	9b00      	ldr	r3, [sp, #0]
    2a38:	469c      	mov	ip, r3
    2a3a:	44ac      	add	ip, r5
    2a3c:	4663      	mov	r3, ip
    2a3e:	9300      	str	r3, [sp, #0]
				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    2a40:	4643      	mov	r3, r8
    2a42:	781b      	ldrb	r3, [r3, #0]
    2a44:	2b00      	cmp	r3, #0
    2a46:	d1cd      	bne.n	29e4 <Socket_ReadSocketData+0x80>
    2a48:	2c00      	cmp	r4, #0
    2a4a:	d1ba      	bne.n	29c2 <Socket_ReadSocketData+0x5e>
	}
}
    2a4c:	b005      	add	sp, #20
    2a4e:	bc3c      	pop	{r2, r3, r4, r5}
    2a50:	4690      	mov	r8, r2
    2a52:	4699      	mov	r9, r3
    2a54:	46a2      	mov	sl, r4
    2a56:	46ab      	mov	fp, r5
    2a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a5a:	46c0      	nop			; (mov r8, r8)
    2a5c:	20000320 	.word	0x20000320
    2a60:	00000d05 	.word	0x00000d05
    2a64:	000085c0 	.word	0x000085c0
    2a68:	00006ed5 	.word	0x00006ed5
    2a6c:	00009024 	.word	0x00009024
    2a70:	00006f09 	.word	0x00006f09
    2a74:	200003d0 	.word	0x200003d0

00002a78 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    2a78:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a7a:	46d6      	mov	lr, sl
    2a7c:	464f      	mov	r7, r9
    2a7e:	4646      	mov	r6, r8
    2a80:	b5c0      	push	{r6, r7, lr}
    2a82:	b09a      	sub	sp, #104	; 0x68
    2a84:	000d      	movs	r5, r1
    2a86:	0014      	movs	r4, r2
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    2a88:	2841      	cmp	r0, #65	; 0x41
    2a8a:	d039      	beq.n	2b00 <m2m_ip_cb+0x88>
    2a8c:	2854      	cmp	r0, #84	; 0x54
    2a8e:	d037      	beq.n	2b00 <m2m_ip_cb+0x88>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    2a90:	2842      	cmp	r0, #66	; 0x42
    2a92:	d053      	beq.n	2b3c <m2m_ip_cb+0xc4>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    2a94:	2843      	cmp	r0, #67	; 0x43
    2a96:	d06a      	beq.n	2b6e <m2m_ip_cb+0xf6>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    2a98:	2844      	cmp	r0, #68	; 0x44
    2a9a:	d100      	bne.n	2a9e <m2m_ip_cb+0x26>
    2a9c:	e0af      	b.n	2bfe <m2m_ip_cb+0x186>
    2a9e:	284b      	cmp	r0, #75	; 0x4b
    2aa0:	d100      	bne.n	2aa4 <m2m_ip_cb+0x2c>
    2aa2:	e0ac      	b.n	2bfe <m2m_ip_cb+0x186>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    2aa4:	284a      	cmp	r0, #74	; 0x4a
    2aa6:	d100      	bne.n	2aaa <m2m_ip_cb+0x32>
    2aa8:	e0cf      	b.n	2c4a <m2m_ip_cb+0x1d2>
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    2aaa:	2846      	cmp	r0, #70	; 0x46
    2aac:	d100      	bne.n	2ab0 <m2m_ip_cb+0x38>
    2aae:	e0e5      	b.n	2c7c <m2m_ip_cb+0x204>
    2ab0:	2848      	cmp	r0, #72	; 0x48
    2ab2:	d100      	bne.n	2ab6 <m2m_ip_cb+0x3e>
    2ab4:	e10e      	b.n	2cd4 <m2m_ip_cb+0x25c>
    2ab6:	284d      	cmp	r0, #77	; 0x4d
    2ab8:	d100      	bne.n	2abc <m2m_ip_cb+0x44>
    2aba:	e0dc      	b.n	2c76 <m2m_ip_cb+0x1fe>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2abc:	2845      	cmp	r0, #69	; 0x45
    2abe:	d100      	bne.n	2ac2 <m2m_ip_cb+0x4a>
    2ac0:	e12c      	b.n	2d1c <m2m_ip_cb+0x2a4>
    2ac2:	2847      	cmp	r0, #71	; 0x47
    2ac4:	d100      	bne.n	2ac8 <m2m_ip_cb+0x50>
    2ac6:	e14d      	b.n	2d64 <m2m_ip_cb+0x2ec>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2ac8:	2507      	movs	r5, #7
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2aca:	284c      	cmp	r0, #76	; 0x4c
    2acc:	d100      	bne.n	2ad0 <m2m_ip_cb+0x58>
    2ace:	e126      	b.n	2d1e <m2m_ip_cb+0x2a6>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    2ad0:	2852      	cmp	r0, #82	; 0x52
    2ad2:	d12d      	bne.n	2b30 <m2m_ip_cb+0xb8>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    2ad4:	2301      	movs	r3, #1
    2ad6:	2214      	movs	r2, #20
    2ad8:	a909      	add	r1, sp, #36	; 0x24
    2ada:	0020      	movs	r0, r4
    2adc:	4ca2      	ldr	r4, [pc, #648]	; (2d68 <m2m_ip_cb+0x2f0>)
    2ade:	47a0      	blx	r4
    2ae0:	2800      	cmp	r0, #0
    2ae2:	d125      	bne.n	2b30 <m2m_ip_cb+0xb8>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    2ae4:	4ba1      	ldr	r3, [pc, #644]	; (2d6c <m2m_ip_cb+0x2f4>)
    2ae6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2ae8:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    2aea:	681b      	ldr	r3, [r3, #0]
    2aec:	2b00      	cmp	r3, #0
    2aee:	d01f      	beq.n	2b30 <m2m_ip_cb+0xb8>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    2af0:	4b9e      	ldr	r3, [pc, #632]	; (2d6c <m2m_ip_cb+0x2f4>)
    2af2:	681c      	ldr	r4, [r3, #0]
    2af4:	ab09      	add	r3, sp, #36	; 0x24
    2af6:	7c1a      	ldrb	r2, [r3, #16]
    2af8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2afa:	9809      	ldr	r0, [sp, #36]	; 0x24
    2afc:	47a0      	blx	r4
			}
		}
	}
}
    2afe:	e017      	b.n	2b30 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    2b00:	2300      	movs	r3, #0
    2b02:	2204      	movs	r2, #4
    2b04:	a909      	add	r1, sp, #36	; 0x24
    2b06:	0020      	movs	r0, r4
    2b08:	4c97      	ldr	r4, [pc, #604]	; (2d68 <m2m_ip_cb+0x2f0>)
    2b0a:	47a0      	blx	r4
    2b0c:	2800      	cmp	r0, #0
    2b0e:	d10f      	bne.n	2b30 <m2m_ip_cb+0xb8>
			strBind.status = strBindReply.s8Status;
    2b10:	ab09      	add	r3, sp, #36	; 0x24
    2b12:	785a      	ldrb	r2, [r3, #1]
    2b14:	ab05      	add	r3, sp, #20
    2b16:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2b18:	4b95      	ldr	r3, [pc, #596]	; (2d70 <m2m_ip_cb+0x2f8>)
    2b1a:	681b      	ldr	r3, [r3, #0]
    2b1c:	2b00      	cmp	r3, #0
    2b1e:	d007      	beq.n	2b30 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    2b20:	4b93      	ldr	r3, [pc, #588]	; (2d70 <m2m_ip_cb+0x2f8>)
    2b22:	681b      	ldr	r3, [r3, #0]
    2b24:	aa09      	add	r2, sp, #36	; 0x24
    2b26:	2000      	movs	r0, #0
    2b28:	5610      	ldrsb	r0, [r2, r0]
    2b2a:	aa05      	add	r2, sp, #20
    2b2c:	2101      	movs	r1, #1
    2b2e:	4798      	blx	r3
}
    2b30:	b01a      	add	sp, #104	; 0x68
    2b32:	bc1c      	pop	{r2, r3, r4}
    2b34:	4690      	mov	r8, r2
    2b36:	4699      	mov	r9, r3
    2b38:	46a2      	mov	sl, r4
    2b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    2b3c:	2300      	movs	r3, #0
    2b3e:	2204      	movs	r2, #4
    2b40:	a909      	add	r1, sp, #36	; 0x24
    2b42:	0020      	movs	r0, r4
    2b44:	4c88      	ldr	r4, [pc, #544]	; (2d68 <m2m_ip_cb+0x2f0>)
    2b46:	47a0      	blx	r4
    2b48:	2800      	cmp	r0, #0
    2b4a:	d1f1      	bne.n	2b30 <m2m_ip_cb+0xb8>
			strListen.status = strListenReply.s8Status;
    2b4c:	ab09      	add	r3, sp, #36	; 0x24
    2b4e:	785a      	ldrb	r2, [r3, #1]
    2b50:	ab05      	add	r3, sp, #20
    2b52:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2b54:	4b86      	ldr	r3, [pc, #536]	; (2d70 <m2m_ip_cb+0x2f8>)
    2b56:	681b      	ldr	r3, [r3, #0]
    2b58:	2b00      	cmp	r3, #0
    2b5a:	d0e9      	beq.n	2b30 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    2b5c:	4b84      	ldr	r3, [pc, #528]	; (2d70 <m2m_ip_cb+0x2f8>)
    2b5e:	681b      	ldr	r3, [r3, #0]
    2b60:	aa09      	add	r2, sp, #36	; 0x24
    2b62:	2000      	movs	r0, #0
    2b64:	5610      	ldrsb	r0, [r2, r0]
    2b66:	aa05      	add	r2, sp, #20
    2b68:	2102      	movs	r1, #2
    2b6a:	4798      	blx	r3
    2b6c:	e7e0      	b.n	2b30 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    2b6e:	2300      	movs	r3, #0
    2b70:	220c      	movs	r2, #12
    2b72:	a905      	add	r1, sp, #20
    2b74:	0020      	movs	r0, r4
    2b76:	4c7c      	ldr	r4, [pc, #496]	; (2d68 <m2m_ip_cb+0x2f0>)
    2b78:	47a0      	blx	r4
    2b7a:	2800      	cmp	r0, #0
    2b7c:	d1d8      	bne.n	2b30 <m2m_ip_cb+0xb8>
			if(strAcceptReply.sConnectedSock >= 0)
    2b7e:	ab05      	add	r3, sp, #20
    2b80:	2209      	movs	r2, #9
    2b82:	569a      	ldrsb	r2, [r3, r2]
    2b84:	2a00      	cmp	r2, #0
    2b86:	db24      	blt.n	2bd2 <m2m_ip_cb+0x15a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    2b88:	0018      	movs	r0, r3
    2b8a:	2108      	movs	r1, #8
    2b8c:	5659      	ldrsb	r1, [r3, r1]
    2b8e:	4b79      	ldr	r3, [pc, #484]	; (2d74 <m2m_ip_cb+0x2fc>)
    2b90:	0109      	lsls	r1, r1, #4
    2b92:	1859      	adds	r1, r3, r1
    2b94:	7ac9      	ldrb	r1, [r1, #11]
    2b96:	b2c9      	uxtb	r1, r1
    2b98:	0114      	lsls	r4, r2, #4
    2b9a:	191b      	adds	r3, r3, r4
    2b9c:	72d9      	strb	r1, [r3, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    2b9e:	2101      	movs	r1, #1
    2ba0:	7299      	strb	r1, [r3, #10]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2ba2:	8941      	ldrh	r1, [r0, #10]
    2ba4:	3908      	subs	r1, #8
    2ba6:	b289      	uxth	r1, r1
    2ba8:	8119      	strh	r1, [r3, #8]
				++gu16SessionID;
    2baa:	4973      	ldr	r1, [pc, #460]	; (2d78 <m2m_ip_cb+0x300>)
    2bac:	880b      	ldrh	r3, [r1, #0]
    2bae:	3301      	adds	r3, #1
    2bb0:	b29b      	uxth	r3, r3
    2bb2:	800b      	strh	r3, [r1, #0]
				if(gu16SessionID == 0)
    2bb4:	880b      	ldrh	r3, [r1, #0]
    2bb6:	b29b      	uxth	r3, r3
    2bb8:	2b00      	cmp	r3, #0
    2bba:	d103      	bne.n	2bc4 <m2m_ip_cb+0x14c>
					++gu16SessionID;
    2bbc:	880b      	ldrh	r3, [r1, #0]
    2bbe:	3301      	adds	r3, #1
    2bc0:	b29b      	uxth	r3, r3
    2bc2:	800b      	strh	r3, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    2bc4:	4b6c      	ldr	r3, [pc, #432]	; (2d78 <m2m_ip_cb+0x300>)
    2bc6:	8819      	ldrh	r1, [r3, #0]
    2bc8:	b289      	uxth	r1, r1
    2bca:	0110      	lsls	r0, r2, #4
    2bcc:	4b69      	ldr	r3, [pc, #420]	; (2d74 <m2m_ip_cb+0x2fc>)
    2bce:	181b      	adds	r3, r3, r0
    2bd0:	80d9      	strh	r1, [r3, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
    2bd2:	ab09      	add	r3, sp, #36	; 0x24
    2bd4:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    2bd6:	2202      	movs	r2, #2
    2bd8:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    2bda:	aa05      	add	r2, sp, #20
    2bdc:	8851      	ldrh	r1, [r2, #2]
    2bde:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    2be0:	9a06      	ldr	r2, [sp, #24]
    2be2:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    2be4:	4b62      	ldr	r3, [pc, #392]	; (2d70 <m2m_ip_cb+0x2f8>)
    2be6:	681b      	ldr	r3, [r3, #0]
    2be8:	2b00      	cmp	r3, #0
    2bea:	d0a1      	beq.n	2b30 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    2bec:	4b60      	ldr	r3, [pc, #384]	; (2d70 <m2m_ip_cb+0x2f8>)
    2bee:	681b      	ldr	r3, [r3, #0]
    2bf0:	aa05      	add	r2, sp, #20
    2bf2:	2008      	movs	r0, #8
    2bf4:	5610      	ldrsb	r0, [r2, r0]
    2bf6:	aa09      	add	r2, sp, #36	; 0x24
    2bf8:	2104      	movs	r1, #4
    2bfa:	4798      	blx	r3
    2bfc:	e798      	b.n	2b30 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    2bfe:	2300      	movs	r3, #0
    2c00:	2204      	movs	r2, #4
    2c02:	a909      	add	r1, sp, #36	; 0x24
    2c04:	0020      	movs	r0, r4
    2c06:	4c58      	ldr	r4, [pc, #352]	; (2d68 <m2m_ip_cb+0x2f0>)
    2c08:	47a0      	blx	r4
    2c0a:	2800      	cmp	r0, #0
    2c0c:	d000      	beq.n	2c10 <m2m_ip_cb+0x198>
    2c0e:	e78f      	b.n	2b30 <m2m_ip_cb+0xb8>
			strConnMsg.sock		= strConnectReply.sock;
    2c10:	ab09      	add	r3, sp, #36	; 0x24
    2c12:	2000      	movs	r0, #0
    2c14:	5618      	ldrsb	r0, [r3, r0]
    2c16:	aa05      	add	r2, sp, #20
    2c18:	7010      	strb	r0, [r2, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    2c1a:	785b      	ldrb	r3, [r3, #1]
    2c1c:	b25b      	sxtb	r3, r3
    2c1e:	7053      	strb	r3, [r2, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    2c20:	2b00      	cmp	r3, #0
    2c22:	d107      	bne.n	2c34 <m2m_ip_cb+0x1bc>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2c24:	ab09      	add	r3, sp, #36	; 0x24
    2c26:	885b      	ldrh	r3, [r3, #2]
    2c28:	3b08      	subs	r3, #8
    2c2a:	b29b      	uxth	r3, r3
    2c2c:	0101      	lsls	r1, r0, #4
    2c2e:	4a51      	ldr	r2, [pc, #324]	; (2d74 <m2m_ip_cb+0x2fc>)
    2c30:	1852      	adds	r2, r2, r1
    2c32:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
    2c34:	4b4e      	ldr	r3, [pc, #312]	; (2d70 <m2m_ip_cb+0x2f8>)
    2c36:	681b      	ldr	r3, [r3, #0]
    2c38:	2b00      	cmp	r3, #0
    2c3a:	d100      	bne.n	2c3e <m2m_ip_cb+0x1c6>
    2c3c:	e778      	b.n	2b30 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    2c3e:	4b4c      	ldr	r3, [pc, #304]	; (2d70 <m2m_ip_cb+0x2f8>)
    2c40:	681b      	ldr	r3, [r3, #0]
    2c42:	aa05      	add	r2, sp, #20
    2c44:	2105      	movs	r1, #5
    2c46:	4798      	blx	r3
	{
    2c48:	e772      	b.n	2b30 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    2c4a:	2300      	movs	r3, #0
    2c4c:	2244      	movs	r2, #68	; 0x44
    2c4e:	a909      	add	r1, sp, #36	; 0x24
    2c50:	0020      	movs	r0, r4
    2c52:	4c45      	ldr	r4, [pc, #276]	; (2d68 <m2m_ip_cb+0x2f0>)
    2c54:	47a0      	blx	r4
    2c56:	2800      	cmp	r0, #0
    2c58:	d000      	beq.n	2c5c <m2m_ip_cb+0x1e4>
    2c5a:	e769      	b.n	2b30 <m2m_ip_cb+0xb8>
			if(gpfAppResolveCb)
    2c5c:	4b47      	ldr	r3, [pc, #284]	; (2d7c <m2m_ip_cb+0x304>)
    2c5e:	681b      	ldr	r3, [r3, #0]
    2c60:	2b00      	cmp	r3, #0
    2c62:	d100      	bne.n	2c66 <m2m_ip_cb+0x1ee>
    2c64:	e764      	b.n	2b30 <m2m_ip_cb+0xb8>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    2c66:	4b45      	ldr	r3, [pc, #276]	; (2d7c <m2m_ip_cb+0x304>)
    2c68:	681b      	ldr	r3, [r3, #0]
    2c6a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    2c6c:	9203      	str	r2, [sp, #12]
    2c6e:	0011      	movs	r1, r2
    2c70:	a809      	add	r0, sp, #36	; 0x24
    2c72:	4798      	blx	r3
    2c74:	e75c      	b.n	2b30 <m2m_ip_cb+0xb8>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    2c76:	2306      	movs	r3, #6
    2c78:	469a      	mov	sl, r3
    2c7a:	e001      	b.n	2c80 <m2m_ip_cb+0x208>
    2c7c:	2306      	movs	r3, #6
    2c7e:	469a      	mov	sl, r3
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    2c80:	2300      	movs	r3, #0
    2c82:	2210      	movs	r2, #16
    2c84:	a905      	add	r1, sp, #20
    2c86:	0020      	movs	r0, r4
    2c88:	4f37      	ldr	r7, [pc, #220]	; (2d68 <m2m_ip_cb+0x2f0>)
    2c8a:	47b8      	blx	r7
    2c8c:	2800      	cmp	r0, #0
    2c8e:	d000      	beq.n	2c92 <m2m_ip_cb+0x21a>
    2c90:	e74e      	b.n	2b30 <m2m_ip_cb+0xb8>
			sock			= strRecvReply.sock;
    2c92:	aa05      	add	r2, sp, #20
    2c94:	200c      	movs	r0, #12
    2c96:	5610      	ldrsb	r0, [r2, r0]
			u16SessionID = strRecvReply.u16SessionID;
    2c98:	89d3      	ldrh	r3, [r2, #14]
			gastrSockets[sock].bIsRecvPending = 0;
    2c9a:	0107      	lsls	r7, r0, #4
    2c9c:	4935      	ldr	r1, [pc, #212]	; (2d74 <m2m_ip_cb+0x2fc>)
    2c9e:	19c9      	adds	r1, r1, r7
    2ca0:	2700      	movs	r7, #0
    2ca2:	730f      	strb	r7, [r1, #12]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    2ca4:	2608      	movs	r6, #8
    2ca6:	5f97      	ldrsh	r7, [r2, r6]
    2ca8:	46b8      	mov	r8, r7
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    2caa:	8957      	ldrh	r7, [r2, #10]
    2cac:	46b9      	mov	r9, r7
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    2cae:	af09      	add	r7, sp, #36	; 0x24
    2cb0:	8856      	ldrh	r6, [r2, #2]
    2cb2:	817e      	strh	r6, [r7, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    2cb4:	9a06      	ldr	r2, [sp, #24]
    2cb6:	920c      	str	r2, [sp, #48]	; 0x30
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2cb8:	88ca      	ldrh	r2, [r1, #6]
    2cba:	b292      	uxth	r2, r2
    2cbc:	4293      	cmp	r3, r2
    2cbe:	d00c      	beq.n	2cda <m2m_ip_cb+0x262>
				if(u16ReadSize < u16BufferSize)
    2cc0:	2d10      	cmp	r5, #16
    2cc2:	d800      	bhi.n	2cc6 <m2m_ip_cb+0x24e>
    2cc4:	e734      	b.n	2b30 <m2m_ip_cb+0xb8>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2cc6:	2301      	movs	r3, #1
    2cc8:	2200      	movs	r2, #0
    2cca:	2100      	movs	r1, #0
    2ccc:	2000      	movs	r0, #0
    2cce:	4c26      	ldr	r4, [pc, #152]	; (2d68 <m2m_ip_cb+0x2f0>)
    2cd0:	47a0      	blx	r4
	{
    2cd2:	e72d      	b.n	2b30 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    2cd4:	2309      	movs	r3, #9
    2cd6:	469a      	mov	sl, r3
    2cd8:	e7d2      	b.n	2c80 <m2m_ip_cb+0x208>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    2cda:	4643      	mov	r3, r8
    2cdc:	2b00      	cmp	r3, #0
    2cde:	dd01      	ble.n	2ce4 <m2m_ip_cb+0x26c>
    2ce0:	45a8      	cmp	r8, r5
    2ce2:	db0f      	blt.n	2d04 <m2m_ip_cb+0x28c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    2ce4:	ab09      	add	r3, sp, #36	; 0x24
    2ce6:	4642      	mov	r2, r8
    2ce8:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    2cea:	2300      	movs	r3, #0
    2cec:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    2cee:	4b20      	ldr	r3, [pc, #128]	; (2d70 <m2m_ip_cb+0x2f8>)
    2cf0:	681b      	ldr	r3, [r3, #0]
    2cf2:	2b00      	cmp	r3, #0
    2cf4:	d100      	bne.n	2cf8 <m2m_ip_cb+0x280>
    2cf6:	e71b      	b.n	2b30 <m2m_ip_cb+0xb8>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    2cf8:	4b1d      	ldr	r3, [pc, #116]	; (2d70 <m2m_ip_cb+0x2f8>)
    2cfa:	681b      	ldr	r3, [r3, #0]
    2cfc:	aa09      	add	r2, sp, #36	; 0x24
    2cfe:	4651      	mov	r1, sl
    2d00:	4798      	blx	r3
    2d02:	e715      	b.n	2b30 <m2m_ip_cb+0xb8>
					u32Address += u16DataOffset;
    2d04:	0023      	movs	r3, r4
    2d06:	444b      	add	r3, r9
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    2d08:	4642      	mov	r2, r8
    2d0a:	4669      	mov	r1, sp
    2d0c:	818a      	strh	r2, [r1, #12]
    2d0e:	898a      	ldrh	r2, [r1, #12]
    2d10:	9200      	str	r2, [sp, #0]
    2d12:	4652      	mov	r2, sl
    2d14:	0039      	movs	r1, r7
    2d16:	4c1a      	ldr	r4, [pc, #104]	; (2d80 <m2m_ip_cb+0x308>)
    2d18:	47a0      	blx	r4
    2d1a:	e709      	b.n	2b30 <m2m_ip_cb+0xb8>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2d1c:	2507      	movs	r5, #7
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    2d1e:	2300      	movs	r3, #0
    2d20:	2208      	movs	r2, #8
    2d22:	a909      	add	r1, sp, #36	; 0x24
    2d24:	0020      	movs	r0, r4
    2d26:	4c10      	ldr	r4, [pc, #64]	; (2d68 <m2m_ip_cb+0x2f0>)
    2d28:	47a0      	blx	r4
    2d2a:	2800      	cmp	r0, #0
    2d2c:	d000      	beq.n	2d30 <m2m_ip_cb+0x2b8>
    2d2e:	e6ff      	b.n	2b30 <m2m_ip_cb+0xb8>
			sock = strReply.sock;
    2d30:	ab09      	add	r3, sp, #36	; 0x24
    2d32:	2000      	movs	r0, #0
    2d34:	5618      	ldrsb	r0, [r3, r0]
			u16SessionID = strReply.u16SessionID;
    2d36:	889a      	ldrh	r2, [r3, #4]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    2d38:	8859      	ldrh	r1, [r3, #2]
    2d3a:	ab05      	add	r3, sp, #20
    2d3c:	8019      	strh	r1, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2d3e:	0101      	lsls	r1, r0, #4
    2d40:	4b0c      	ldr	r3, [pc, #48]	; (2d74 <m2m_ip_cb+0x2fc>)
    2d42:	185b      	adds	r3, r3, r1
    2d44:	88db      	ldrh	r3, [r3, #6]
    2d46:	b29b      	uxth	r3, r3
    2d48:	429a      	cmp	r2, r3
    2d4a:	d000      	beq.n	2d4e <m2m_ip_cb+0x2d6>
    2d4c:	e6f0      	b.n	2b30 <m2m_ip_cb+0xb8>
				if(gpfAppSocketCb)
    2d4e:	4b08      	ldr	r3, [pc, #32]	; (2d70 <m2m_ip_cb+0x2f8>)
    2d50:	681b      	ldr	r3, [r3, #0]
    2d52:	2b00      	cmp	r3, #0
    2d54:	d100      	bne.n	2d58 <m2m_ip_cb+0x2e0>
    2d56:	e6eb      	b.n	2b30 <m2m_ip_cb+0xb8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    2d58:	4b05      	ldr	r3, [pc, #20]	; (2d70 <m2m_ip_cb+0x2f8>)
    2d5a:	681b      	ldr	r3, [r3, #0]
    2d5c:	aa05      	add	r2, sp, #20
    2d5e:	0029      	movs	r1, r5
    2d60:	4798      	blx	r3
	{
    2d62:	e6e5      	b.n	2b30 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    2d64:	2508      	movs	r5, #8
    2d66:	e7da      	b.n	2d1e <m2m_ip_cb+0x2a6>
    2d68:	00000d05 	.word	0x00000d05
    2d6c:	200003d4 	.word	0x200003d4
    2d70:	200003d0 	.word	0x200003d0
    2d74:	20000320 	.word	0x20000320
    2d78:	2000011a 	.word	0x2000011a
    2d7c:	200003d8 	.word	0x200003d8
    2d80:	00002965 	.word	0x00002965

00002d84 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    2d84:	b510      	push	{r4, lr}
	if(gbSocketInit == 0)
    2d86:	4b0a      	ldr	r3, [pc, #40]	; (2db0 <socketInit+0x2c>)
    2d88:	781b      	ldrb	r3, [r3, #0]
    2d8a:	2b00      	cmp	r3, #0
    2d8c:	d000      	beq.n	2d90 <socketInit+0xc>
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
		gbSocketInit	= 1;
		gu16SessionID	= 0;
	}
}
    2d8e:	bd10      	pop	{r4, pc}
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    2d90:	22b0      	movs	r2, #176	; 0xb0
    2d92:	2100      	movs	r1, #0
    2d94:	4807      	ldr	r0, [pc, #28]	; (2db4 <socketInit+0x30>)
    2d96:	4b08      	ldr	r3, [pc, #32]	; (2db8 <socketInit+0x34>)
    2d98:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    2d9a:	4908      	ldr	r1, [pc, #32]	; (2dbc <socketInit+0x38>)
    2d9c:	2002      	movs	r0, #2
    2d9e:	4b08      	ldr	r3, [pc, #32]	; (2dc0 <socketInit+0x3c>)
    2da0:	4798      	blx	r3
		gbSocketInit	= 1;
    2da2:	2201      	movs	r2, #1
    2da4:	4b02      	ldr	r3, [pc, #8]	; (2db0 <socketInit+0x2c>)
    2da6:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    2da8:	2200      	movs	r2, #0
    2daa:	4b06      	ldr	r3, [pc, #24]	; (2dc4 <socketInit+0x40>)
    2dac:	801a      	strh	r2, [r3, #0]
}
    2dae:	e7ee      	b.n	2d8e <socketInit+0xa>
    2db0:	20000119 	.word	0x20000119
    2db4:	20000320 	.word	0x20000320
    2db8:	000005e5 	.word	0x000005e5
    2dbc:	00002a79 	.word	0x00002a79
    2dc0:	00000df1 	.word	0x00000df1
    2dc4:	2000011a 	.word	0x2000011a

00002dc8 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    2dc8:	4b02      	ldr	r3, [pc, #8]	; (2dd4 <registerSocketCallback+0xc>)
    2dca:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    2dcc:	4b02      	ldr	r3, [pc, #8]	; (2dd8 <registerSocketCallback+0x10>)
    2dce:	6019      	str	r1, [r3, #0]
}
    2dd0:	4770      	bx	lr
    2dd2:	46c0      	nop			; (mov r8, r8)
    2dd4:	200003d0 	.word	0x200003d0
    2dd8:	200003d8 	.word	0x200003d8

00002ddc <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    2ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2dde:	46d6      	mov	lr, sl
    2de0:	4647      	mov	r7, r8
    2de2:	b580      	push	{r7, lr}
    2de4:	b089      	sub	sp, #36	; 0x24
    2de6:	9205      	str	r2, [sp, #20]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    2de8:	2802      	cmp	r0, #2
    2dea:	d000      	beq.n	2dee <socket+0x12>
    2dec:	e09c      	b.n	2f28 <socket+0x14c>
	{
		if(u8Type == SOCK_STREAM)
    2dee:	2901      	cmp	r1, #1
    2df0:	d00a      	beq.n	2e08 <socket+0x2c>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    2df2:	2902      	cmp	r1, #2
    2df4:	d100      	bne.n	2df8 <socket+0x1c>
    2df6:	e070      	b.n	2eda <socket+0xfe>
	SOCKET					sock = -1;
    2df8:	2501      	movs	r5, #1
    2dfa:	426d      	negs	r5, r5
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
			}
		}
	}
	return sock;
}
    2dfc:	0028      	movs	r0, r5
    2dfe:	b009      	add	sp, #36	; 0x24
    2e00:	bc0c      	pop	{r2, r3}
    2e02:	4690      	mov	r8, r2
    2e04:	469a      	mov	sl, r3
    2e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
				u8SockID	= u8NextTcpSock;
    2e08:	4c49      	ldr	r4, [pc, #292]	; (2f30 <socket+0x154>)
    2e0a:	7827      	ldrb	r7, [r4, #0]
    2e0c:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2e0e:	7826      	ldrb	r6, [r4, #0]
    2e10:	b2f6      	uxtb	r6, r6
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2e12:	7820      	ldrb	r0, [r4, #0]
    2e14:	3001      	adds	r0, #1
    2e16:	3106      	adds	r1, #6
    2e18:	4b46      	ldr	r3, [pc, #280]	; (2f34 <socket+0x158>)
    2e1a:	4798      	blx	r3
    2e1c:	b2c9      	uxtb	r1, r1
    2e1e:	7021      	strb	r1, [r4, #0]
				if(!pstrSock->bIsUsed)
    2e20:	0132      	lsls	r2, r6, #4
    2e22:	4b45      	ldr	r3, [pc, #276]	; (2f38 <socket+0x15c>)
    2e24:	189b      	adds	r3, r3, r2
    2e26:	7a9b      	ldrb	r3, [r3, #10]
    2e28:	2506      	movs	r5, #6
    2e2a:	2b00      	cmp	r3, #0
    2e2c:	d018      	beq.n	2e60 <socket+0x84>
				u8SockID	= u8NextTcpSock;
    2e2e:	4e40      	ldr	r6, [pc, #256]	; (2f30 <socket+0x154>)
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2e30:	4b40      	ldr	r3, [pc, #256]	; (2f34 <socket+0x158>)
    2e32:	469a      	mov	sl, r3
				if(!pstrSock->bIsUsed)
    2e34:	4b40      	ldr	r3, [pc, #256]	; (2f38 <socket+0x15c>)
    2e36:	4698      	mov	r8, r3
				u8SockID	= u8NextTcpSock;
    2e38:	7837      	ldrb	r7, [r6, #0]
    2e3a:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2e3c:	7834      	ldrb	r4, [r6, #0]
    2e3e:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2e40:	7830      	ldrb	r0, [r6, #0]
    2e42:	3001      	adds	r0, #1
    2e44:	2107      	movs	r1, #7
    2e46:	47d0      	blx	sl
    2e48:	b2c9      	uxtb	r1, r1
    2e4a:	7031      	strb	r1, [r6, #0]
				if(!pstrSock->bIsUsed)
    2e4c:	0123      	lsls	r3, r4, #4
    2e4e:	4443      	add	r3, r8
    2e50:	7a9b      	ldrb	r3, [r3, #10]
    2e52:	2b00      	cmp	r3, #0
    2e54:	d007      	beq.n	2e66 <socket+0x8a>
    2e56:	3d01      	subs	r5, #1
    2e58:	b2ed      	uxtb	r5, r5
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    2e5a:	2d00      	cmp	r5, #0
    2e5c:	d1ec      	bne.n	2e38 <socket+0x5c>
    2e5e:	e7cb      	b.n	2df8 <socket+0x1c>
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2e60:	4b35      	ldr	r3, [pc, #212]	; (2f38 <socket+0x15c>)
    2e62:	18d4      	adds	r4, r2, r3
    2e64:	e002      	b.n	2e6c <socket+0x90>
    2e66:	0124      	lsls	r4, r4, #4
    2e68:	4b33      	ldr	r3, [pc, #204]	; (2f38 <socket+0x15c>)
    2e6a:	18e4      	adds	r4, r4, r3
					sock = (SOCKET)u8SockID;
    2e6c:	b27d      	sxtb	r5, r7
		if(sock >= 0)
    2e6e:	2d00      	cmp	r5, #0
    2e70:	dbc4      	blt.n	2dfc <socket+0x20>
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    2e72:	2210      	movs	r2, #16
    2e74:	2100      	movs	r1, #0
    2e76:	0020      	movs	r0, r4
    2e78:	4b30      	ldr	r3, [pc, #192]	; (2f3c <socket+0x160>)
    2e7a:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    2e7c:	2301      	movs	r3, #1
    2e7e:	72a3      	strb	r3, [r4, #10]
			++gu16SessionID;
    2e80:	4a2f      	ldr	r2, [pc, #188]	; (2f40 <socket+0x164>)
    2e82:	8813      	ldrh	r3, [r2, #0]
    2e84:	3301      	adds	r3, #1
    2e86:	b29b      	uxth	r3, r3
    2e88:	8013      	strh	r3, [r2, #0]
			if(gu16SessionID == 0)
    2e8a:	8813      	ldrh	r3, [r2, #0]
    2e8c:	b29b      	uxth	r3, r3
    2e8e:	2b00      	cmp	r3, #0
    2e90:	d103      	bne.n	2e9a <socket+0xbe>
				++gu16SessionID;
    2e92:	8813      	ldrh	r3, [r2, #0]
    2e94:	3301      	adds	r3, #1
    2e96:	b29b      	uxth	r3, r3
    2e98:	8013      	strh	r3, [r2, #0]
			pstrSock->u16SessionID = gu16SessionID;
    2e9a:	4e29      	ldr	r6, [pc, #164]	; (2f40 <socket+0x164>)
    2e9c:	8833      	ldrh	r3, [r6, #0]
    2e9e:	b29b      	uxth	r3, r3
    2ea0:	80e3      	strh	r3, [r4, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );
    2ea2:	4828      	ldr	r0, [pc, #160]	; (2f44 <socket+0x168>)
    2ea4:	4f28      	ldr	r7, [pc, #160]	; (2f48 <socket+0x16c>)
    2ea6:	47b8      	blx	r7
    2ea8:	8832      	ldrh	r2, [r6, #0]
    2eaa:	b292      	uxth	r2, r2
    2eac:	0029      	movs	r1, r5
    2eae:	4827      	ldr	r0, [pc, #156]	; (2f4c <socket+0x170>)
    2eb0:	47b8      	blx	r7
    2eb2:	200d      	movs	r0, #13
    2eb4:	4b26      	ldr	r3, [pc, #152]	; (2f50 <socket+0x174>)
    2eb6:	4798      	blx	r3
			if(u8Flags & SOCKET_FLAGS_SSL)
    2eb8:	9b05      	ldr	r3, [sp, #20]
    2eba:	07db      	lsls	r3, r3, #31
    2ebc:	d59e      	bpl.n	2dfc <socket+0x20>
				strSSLCreate.sslSock = sock;
    2ebe:	aa07      	add	r2, sp, #28
    2ec0:	7015      	strb	r5, [r2, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    2ec2:	2321      	movs	r3, #33	; 0x21
    2ec4:	72e3      	strb	r3, [r4, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    2ec6:	2300      	movs	r3, #0
    2ec8:	9302      	str	r3, [sp, #8]
    2eca:	9301      	str	r3, [sp, #4]
    2ecc:	9300      	str	r3, [sp, #0]
    2ece:	3304      	adds	r3, #4
    2ed0:	2150      	movs	r1, #80	; 0x50
    2ed2:	2002      	movs	r0, #2
    2ed4:	4c1f      	ldr	r4, [pc, #124]	; (2f54 <socket+0x178>)
    2ed6:	47a0      	blx	r4
    2ed8:	e790      	b.n	2dfc <socket+0x20>
				u8SockID		= u8NextUdpSock;
    2eda:	4b1f      	ldr	r3, [pc, #124]	; (2f58 <socket+0x17c>)
    2edc:	781d      	ldrb	r5, [r3, #0]
    2ede:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2ee0:	781c      	ldrb	r4, [r3, #0]
    2ee2:	0124      	lsls	r4, r4, #4
    2ee4:	4a1d      	ldr	r2, [pc, #116]	; (2f5c <socket+0x180>)
    2ee6:	18a4      	adds	r4, r4, r2
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2ee8:	7819      	ldrb	r1, [r3, #0]
    2eea:	3101      	adds	r1, #1
    2eec:	2203      	movs	r2, #3
    2eee:	400a      	ands	r2, r1
    2ef0:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    2ef2:	7aa3      	ldrb	r3, [r4, #10]
    2ef4:	2b00      	cmp	r3, #0
    2ef6:	d014      	beq.n	2f22 <socket+0x146>
    2ef8:	2203      	movs	r2, #3
				u8SockID		= u8NextUdpSock;
    2efa:	4917      	ldr	r1, [pc, #92]	; (2f58 <socket+0x17c>)
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2efc:	4f17      	ldr	r7, [pc, #92]	; (2f5c <socket+0x180>)
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2efe:	2003      	movs	r0, #3
				u8SockID		= u8NextUdpSock;
    2f00:	780d      	ldrb	r5, [r1, #0]
    2f02:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2f04:	780c      	ldrb	r4, [r1, #0]
    2f06:	0124      	lsls	r4, r4, #4
    2f08:	19e4      	adds	r4, r4, r7
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2f0a:	780b      	ldrb	r3, [r1, #0]
    2f0c:	3301      	adds	r3, #1
    2f0e:	4003      	ands	r3, r0
    2f10:	700b      	strb	r3, [r1, #0]
				if(!pstrSock->bIsUsed)
    2f12:	7aa3      	ldrb	r3, [r4, #10]
    2f14:	2b00      	cmp	r3, #0
    2f16:	d004      	beq.n	2f22 <socket+0x146>
    2f18:	3a01      	subs	r2, #1
    2f1a:	b2d2      	uxtb	r2, r2
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    2f1c:	2a00      	cmp	r2, #0
    2f1e:	d1ef      	bne.n	2f00 <socket+0x124>
    2f20:	e76a      	b.n	2df8 <socket+0x1c>
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    2f22:	3507      	adds	r5, #7
    2f24:	b26d      	sxtb	r5, r5
					break;
    2f26:	e7a2      	b.n	2e6e <socket+0x92>
	SOCKET					sock = -1;
    2f28:	2501      	movs	r5, #1
    2f2a:	426d      	negs	r5, r5
    2f2c:	e766      	b.n	2dfc <socket+0x20>
    2f2e:	46c0      	nop			; (mov r8, r8)
    2f30:	2000011c 	.word	0x2000011c
    2f34:	00006c81 	.word	0x00006c81
    2f38:	20000320 	.word	0x20000320
    2f3c:	000005e5 	.word	0x000005e5
    2f40:	2000011a 	.word	0x2000011a
    2f44:	000085c0 	.word	0x000085c0
    2f48:	00006ed5 	.word	0x00006ed5
    2f4c:	00009050 	.word	0x00009050
    2f50:	00006f09 	.word	0x00006f09
    2f54:	000006f9 	.word	0x000006f9
    2f58:	2000011d 	.word	0x2000011d
    2f5c:	20000390 	.word	0x20000390

00002f60 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2f60:	b570      	push	{r4, r5, r6, lr}
    2f62:	b088      	sub	sp, #32
    2f64:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2f66:	db30      	blt.n	2fca <connect+0x6a>
    2f68:	2900      	cmp	r1, #0
    2f6a:	d031      	beq.n	2fd0 <connect+0x70>
    2f6c:	0100      	lsls	r0, r0, #4
    2f6e:	4b1d      	ldr	r3, [pc, #116]	; (2fe4 <connect+0x84>)
    2f70:	181b      	adds	r3, r3, r0
    2f72:	7a9b      	ldrb	r3, [r3, #10]
    2f74:	2b01      	cmp	r3, #1
    2f76:	d12e      	bne.n	2fd6 <connect+0x76>
    2f78:	2a00      	cmp	r2, #0
    2f7a:	d02f      	beq.n	2fdc <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    2f7c:	4b19      	ldr	r3, [pc, #100]	; (2fe4 <connect+0x84>)
    2f7e:	181b      	adds	r3, r3, r0
    2f80:	7adb      	ldrb	r3, [r3, #11]
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    2f82:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    2f84:	07db      	lsls	r3, r3, #31
    2f86:	d505      	bpl.n	2f94 <connect+0x34>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    2f88:	4b16      	ldr	r3, [pc, #88]	; (2fe4 <connect+0x84>)
    2f8a:	181b      	adds	r3, r3, r0
    2f8c:	7ada      	ldrb	r2, [r3, #11]
    2f8e:	ab05      	add	r3, sp, #20
    2f90:	725a      	strb	r2, [r3, #9]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    2f92:	3607      	adds	r6, #7
		}
		strConnect.sock = sock;
    2f94:	ad05      	add	r5, sp, #20
    2f96:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    2f98:	2208      	movs	r2, #8
    2f9a:	0028      	movs	r0, r5
    2f9c:	4b12      	ldr	r3, [pc, #72]	; (2fe8 <connect+0x88>)
    2f9e:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    2fa0:	0124      	lsls	r4, r4, #4
    2fa2:	4b10      	ldr	r3, [pc, #64]	; (2fe4 <connect+0x84>)
    2fa4:	191c      	adds	r4, r3, r4
    2fa6:	88e3      	ldrh	r3, [r4, #6]
    2fa8:	816b      	strh	r3, [r5, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    2faa:	2300      	movs	r3, #0
    2fac:	9302      	str	r3, [sp, #8]
    2fae:	9301      	str	r3, [sp, #4]
    2fb0:	9300      	str	r3, [sp, #0]
    2fb2:	330c      	adds	r3, #12
    2fb4:	002a      	movs	r2, r5
    2fb6:	0031      	movs	r1, r6
    2fb8:	2002      	movs	r0, #2
    2fba:	4c0c      	ldr	r4, [pc, #48]	; (2fec <connect+0x8c>)
    2fbc:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2fbe:	2800      	cmp	r0, #0
    2fc0:	d001      	beq.n	2fc6 <connect+0x66>
		{
			s8Ret = SOCK_ERR_INVALID;
    2fc2:	2009      	movs	r0, #9
    2fc4:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2fc6:	b008      	add	sp, #32
    2fc8:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2fca:	2006      	movs	r0, #6
    2fcc:	4240      	negs	r0, r0
    2fce:	e7fa      	b.n	2fc6 <connect+0x66>
    2fd0:	2006      	movs	r0, #6
    2fd2:	4240      	negs	r0, r0
    2fd4:	e7f7      	b.n	2fc6 <connect+0x66>
    2fd6:	2006      	movs	r0, #6
    2fd8:	4240      	negs	r0, r0
    2fda:	e7f4      	b.n	2fc6 <connect+0x66>
    2fdc:	2006      	movs	r0, #6
    2fde:	4240      	negs	r0, r0
    2fe0:	e7f1      	b.n	2fc6 <connect+0x66>
    2fe2:	46c0      	nop			; (mov r8, r8)
    2fe4:	20000320 	.word	0x20000320
    2fe8:	000005d1 	.word	0x000005d1
    2fec:	000006f9 	.word	0x000006f9

00002ff0 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    2ff0:	b530      	push	{r4, r5, lr}
    2ff2:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    2ff4:	2800      	cmp	r0, #0
    2ff6:	db36      	blt.n	3066 <send+0x76>
    2ff8:	2900      	cmp	r1, #0
    2ffa:	d037      	beq.n	306c <send+0x7c>
    2ffc:	23af      	movs	r3, #175	; 0xaf
    2ffe:	00db      	lsls	r3, r3, #3
    3000:	429a      	cmp	r2, r3
    3002:	d836      	bhi.n	3072 <send+0x82>
    3004:	0104      	lsls	r4, r0, #4
    3006:	4b1e      	ldr	r3, [pc, #120]	; (3080 <send+0x90>)
    3008:	191b      	adds	r3, r3, r4
    300a:	7a9b      	ldrb	r3, [r3, #10]
    300c:	2b01      	cmp	r3, #1
    300e:	d133      	bne.n	3078 <send+0x88>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    3010:	ab04      	add	r3, sp, #16
    3012:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    3014:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    3016:	0025      	movs	r5, r4
    3018:	4c19      	ldr	r4, [pc, #100]	; (3080 <send+0x90>)
    301a:	1964      	adds	r4, r4, r5
    301c:	88e4      	ldrh	r4, [r4, #6]
    301e:	819c      	strh	r4, [r3, #12]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    3020:	2550      	movs	r5, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
    3022:	2806      	cmp	r0, #6
    3024:	dd00      	ble.n	3028 <send+0x38>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    3026:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3028:	0104      	lsls	r4, r0, #4
    302a:	4b15      	ldr	r3, [pc, #84]	; (3080 <send+0x90>)
    302c:	191b      	adds	r3, r3, r4
    302e:	7adc      	ldrb	r4, [r3, #11]
		u8Cmd			= SOCKET_CMD_SEND;
    3030:	2345      	movs	r3, #69	; 0x45
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3032:	07e4      	lsls	r4, r4, #31
    3034:	d505      	bpl.n	3042 <send+0x52>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    3036:	0100      	lsls	r0, r0, #4
    3038:	4b11      	ldr	r3, [pc, #68]	; (3080 <send+0x90>)
    303a:	1818      	adds	r0, r3, r0
    303c:	8905      	ldrh	r5, [r0, #8]
    303e:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    3040:	234c      	movs	r3, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    3042:	2080      	movs	r0, #128	; 0x80
    3044:	4318      	orrs	r0, r3
    3046:	9502      	str	r5, [sp, #8]
    3048:	9201      	str	r2, [sp, #4]
    304a:	9100      	str	r1, [sp, #0]
    304c:	2310      	movs	r3, #16
    304e:	aa04      	add	r2, sp, #16
    3050:	0001      	movs	r1, r0
    3052:	2002      	movs	r0, #2
    3054:	4c0b      	ldr	r4, [pc, #44]	; (3084 <send+0x94>)
    3056:	47a0      	blx	r4
    3058:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    305a:	2800      	cmp	r0, #0
    305c:	d000      	beq.n	3060 <send+0x70>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    305e:	3b0e      	subs	r3, #14
		}
	}
	return s16Ret;
}
    3060:	0018      	movs	r0, r3
    3062:	b009      	add	sp, #36	; 0x24
    3064:	bd30      	pop	{r4, r5, pc}
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    3066:	2306      	movs	r3, #6
    3068:	425b      	negs	r3, r3
    306a:	e7f9      	b.n	3060 <send+0x70>
    306c:	2306      	movs	r3, #6
    306e:	425b      	negs	r3, r3
    3070:	e7f6      	b.n	3060 <send+0x70>
    3072:	2306      	movs	r3, #6
    3074:	425b      	negs	r3, r3
    3076:	e7f3      	b.n	3060 <send+0x70>
    3078:	2306      	movs	r3, #6
    307a:	425b      	negs	r3, r3
    307c:	e7f0      	b.n	3060 <send+0x70>
    307e:	46c0      	nop			; (mov r8, r8)
    3080:	20000320 	.word	0x20000320
    3084:	000006f9 	.word	0x000006f9

00003088 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    3088:	b530      	push	{r4, r5, lr}
    308a:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    308c:	2800      	cmp	r0, #0
    308e:	db34      	blt.n	30fa <recv+0x72>
    3090:	2900      	cmp	r1, #0
    3092:	d035      	beq.n	3100 <recv+0x78>
    3094:	2a00      	cmp	r2, #0
    3096:	d036      	beq.n	3106 <recv+0x7e>
    3098:	0105      	lsls	r5, r0, #4
    309a:	4c1e      	ldr	r4, [pc, #120]	; (3114 <recv+0x8c>)
    309c:	1964      	adds	r4, r4, r5
    309e:	7aa4      	ldrb	r4, [r4, #10]
    30a0:	2c01      	cmp	r4, #1
    30a2:	d133      	bne.n	310c <recv+0x84>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    30a4:	4c1b      	ldr	r4, [pc, #108]	; (3114 <recv+0x8c>)
    30a6:	5129      	str	r1, [r5, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    30a8:	1964      	adds	r4, r4, r5
    30aa:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    30ac:	7b21      	ldrb	r1, [r4, #12]
		s16Ret = SOCK_ERR_NO_ERROR;
    30ae:	2200      	movs	r2, #0
		if(!gastrSockets[sock].bIsRecvPending)
    30b0:	2900      	cmp	r1, #0
    30b2:	d11d      	bne.n	30f0 <recv+0x68>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    30b4:	2101      	movs	r1, #1
    30b6:	7321      	strb	r1, [r4, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    30b8:	7ae2      	ldrb	r2, [r4, #11]
			uint8		u8Cmd = SOCKET_CMD_RECV;
    30ba:	3145      	adds	r1, #69	; 0x45
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    30bc:	07d2      	lsls	r2, r2, #31
    30be:	d500      	bpl.n	30c2 <recv+0x3a>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    30c0:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    30c2:	2b00      	cmp	r3, #0
    30c4:	d117      	bne.n	30f6 <recv+0x6e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    30c6:	3b01      	subs	r3, #1
    30c8:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
    30ca:	aa04      	add	r2, sp, #16
    30cc:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    30ce:	0100      	lsls	r0, r0, #4
    30d0:	4b10      	ldr	r3, [pc, #64]	; (3114 <recv+0x8c>)
    30d2:	1818      	adds	r0, r3, r0
    30d4:	88c3      	ldrh	r3, [r0, #6]
    30d6:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    30d8:	2300      	movs	r3, #0
    30da:	9302      	str	r3, [sp, #8]
    30dc:	9301      	str	r3, [sp, #4]
    30de:	9300      	str	r3, [sp, #0]
    30e0:	3308      	adds	r3, #8
    30e2:	2002      	movs	r0, #2
    30e4:	4c0c      	ldr	r4, [pc, #48]	; (3118 <recv+0x90>)
    30e6:	47a0      	blx	r4
    30e8:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    30ea:	2800      	cmp	r0, #0
    30ec:	d000      	beq.n	30f0 <recv+0x68>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    30ee:	3a0e      	subs	r2, #14
			}
		}
	}
	return s16Ret;
}
    30f0:	0010      	movs	r0, r2
    30f2:	b007      	add	sp, #28
    30f4:	bd30      	pop	{r4, r5, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    30f6:	9304      	str	r3, [sp, #16]
    30f8:	e7e7      	b.n	30ca <recv+0x42>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    30fa:	2206      	movs	r2, #6
    30fc:	4252      	negs	r2, r2
    30fe:	e7f7      	b.n	30f0 <recv+0x68>
    3100:	2206      	movs	r2, #6
    3102:	4252      	negs	r2, r2
    3104:	e7f4      	b.n	30f0 <recv+0x68>
    3106:	2206      	movs	r2, #6
    3108:	4252      	negs	r2, r2
    310a:	e7f1      	b.n	30f0 <recv+0x68>
    310c:	2206      	movs	r2, #6
    310e:	4252      	negs	r2, r2
    3110:	e7ee      	b.n	30f0 <recv+0x68>
    3112:	46c0      	nop			; (mov r8, r8)
    3114:	20000320 	.word	0x20000320
    3118:	000006f9 	.word	0x000006f9

0000311c <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    311c:	b530      	push	{r4, r5, lr}
    311e:	b087      	sub	sp, #28
    3120:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    M2M_INFO("Sock to delete <%d>\n", sock);
    3122:	481e      	ldr	r0, [pc, #120]	; (319c <close+0x80>)
    3124:	4d1e      	ldr	r5, [pc, #120]	; (31a0 <close+0x84>)
    3126:	47a8      	blx	r5
    3128:	0021      	movs	r1, r4
    312a:	481e      	ldr	r0, [pc, #120]	; (31a4 <close+0x88>)
    312c:	47a8      	blx	r5
    312e:	200d      	movs	r0, #13
    3130:	4b1d      	ldr	r3, [pc, #116]	; (31a8 <close+0x8c>)
    3132:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    3134:	2c00      	cmp	r4, #0
    3136:	db2a      	blt.n	318e <close+0x72>
    3138:	0122      	lsls	r2, r4, #4
    313a:	4b1c      	ldr	r3, [pc, #112]	; (31ac <close+0x90>)
    313c:	189b      	adds	r3, r3, r2
    313e:	7a9b      	ldrb	r3, [r3, #10]
    3140:	2b01      	cmp	r3, #1
    3142:	d127      	bne.n	3194 <close+0x78>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    3144:	a905      	add	r1, sp, #20
    3146:	700c      	strb	r4, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    3148:	4b18      	ldr	r3, [pc, #96]	; (31ac <close+0x90>)
    314a:	189b      	adds	r3, r3, r2
    314c:	88da      	ldrh	r2, [r3, #6]
    314e:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    3150:	2200      	movs	r2, #0
    3152:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    3154:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3156:	7adb      	ldrb	r3, [r3, #11]
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    3158:	2149      	movs	r1, #73	; 0x49
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    315a:	07db      	lsls	r3, r3, #31
    315c:	d500      	bpl.n	3160 <close+0x44>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    315e:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    3160:	2300      	movs	r3, #0
    3162:	9302      	str	r3, [sp, #8]
    3164:	9301      	str	r3, [sp, #4]
    3166:	9300      	str	r3, [sp, #0]
    3168:	3304      	adds	r3, #4
    316a:	aa05      	add	r2, sp, #20
    316c:	2002      	movs	r0, #2
    316e:	4d10      	ldr	r5, [pc, #64]	; (31b0 <close+0x94>)
    3170:	47a8      	blx	r5
    3172:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    3174:	d001      	beq.n	317a <close+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    3176:	2509      	movs	r5, #9
    3178:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    317a:	0124      	lsls	r4, r4, #4
    317c:	480b      	ldr	r0, [pc, #44]	; (31ac <close+0x90>)
    317e:	1820      	adds	r0, r4, r0
    3180:	2210      	movs	r2, #16
    3182:	2100      	movs	r1, #0
    3184:	4b0b      	ldr	r3, [pc, #44]	; (31b4 <close+0x98>)
    3186:	4798      	blx	r3
	}
	return s8Ret;
}
    3188:	0028      	movs	r0, r5
    318a:	b007      	add	sp, #28
    318c:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    318e:	2506      	movs	r5, #6
    3190:	426d      	negs	r5, r5
    3192:	e7f9      	b.n	3188 <close+0x6c>
    3194:	2506      	movs	r5, #6
    3196:	426d      	negs	r5, r5
    3198:	e7f6      	b.n	3188 <close+0x6c>
    319a:	46c0      	nop			; (mov r8, r8)
    319c:	000085c0 	.word	0x000085c0
    31a0:	00006ed5 	.word	0x00006ed5
    31a4:	00009038 	.word	0x00009038
    31a8:	00006f09 	.word	0x00006f09
    31ac:	20000320 	.word	0x20000320
    31b0:	000006f9 	.word	0x000006f9
    31b4:	000005e5 	.word	0x000005e5

000031b8 <nmi_inet_addr>:

Date
		4 June 2012
*********************************************************************/
uint32 nmi_inet_addr(char *pcIpAddr)
{
    31b8:	b570      	push	{r4, r5, r6, lr}
    31ba:	b082      	sub	sp, #8
	uint8	tmp;
	uint32	u32IP = 0;
    31bc:	2300      	movs	r3, #0
    31be:	9301      	str	r3, [sp, #4]
    31c0:	2600      	movs	r6, #0
	for(i = 0; i < 4; ++i)
	{
		j = 0;
		do
		{
			c = *pcIpAddr;
    31c2:	2100      	movs	r1, #0
    31c4:	7802      	ldrb	r2, [r0, #0]
    31c6:	1c44      	adds	r4, r0, #1
    31c8:	3005      	adds	r0, #5
    31ca:	000b      	movs	r3, r1
    31cc:	e009      	b.n	31e2 <nmi_inet_addr+0x2a>
				au8IP[i] = tmp;
				tmp = 0;
			}
			else if(c >= '0' && c <= '9')
			{
				tmp = (tmp * 10) + (c - '0');
    31ce:	009d      	lsls	r5, r3, #2
    31d0:	195b      	adds	r3, r3, r5
    31d2:	005b      	lsls	r3, r3, #1
    31d4:	189b      	adds	r3, r3, r2
    31d6:	b2db      	uxtb	r3, r3
			}
			else
			{
				return 0;
			}
			++pcIpAddr;
    31d8:	0022      	movs	r2, r4
    31da:	3401      	adds	r4, #1
			if(j > 4)
    31dc:	42a0      	cmp	r0, r4
    31de:	d00a      	beq.n	31f6 <nmi_inet_addr+0x3e>
			c = *pcIpAddr;
    31e0:	7812      	ldrb	r2, [r2, #0]
			if(c == '.' || c == 0)
    31e2:	2a2e      	cmp	r2, #46	; 0x2e
    31e4:	d00a      	beq.n	31fc <nmi_inet_addr+0x44>
    31e6:	2a00      	cmp	r2, #0
    31e8:	d00c      	beq.n	3204 <nmi_inet_addr+0x4c>
			else if(c >= '0' && c <= '9')
    31ea:	3a30      	subs	r2, #48	; 0x30
    31ec:	b2d2      	uxtb	r2, r2
    31ee:	2a09      	cmp	r2, #9
    31f0:	d9ed      	bls.n	31ce <nmi_inet_addr+0x16>
				return 0;
    31f2:	2000      	movs	r0, #0
    31f4:	e000      	b.n	31f8 <nmi_inet_addr+0x40>
				return 0;
    31f6:	2000      	movs	r0, #0
		} while(c != '.' && c != 0);
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
	return u32IP;
}
    31f8:	b002      	add	sp, #8
    31fa:	bd70      	pop	{r4, r5, r6, pc}
				au8IP[i] = tmp;
    31fc:	466a      	mov	r2, sp
    31fe:	54b3      	strb	r3, [r6, r2]
			++pcIpAddr;
    3200:	0020      	movs	r0, r4
    3202:	e002      	b.n	320a <nmi_inet_addr+0x52>
				au8IP[i] = tmp;
    3204:	466a      	mov	r2, sp
    3206:	54b3      	strb	r3, [r6, r2]
			++pcIpAddr;
    3208:	0020      	movs	r0, r4
    320a:	3601      	adds	r6, #1
	for(i = 0; i < 4; ++i)
    320c:	2e04      	cmp	r6, #4
    320e:	d1d9      	bne.n	31c4 <nmi_inet_addr+0xc>
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
    3210:	2204      	movs	r2, #4
    3212:	4669      	mov	r1, sp
    3214:	a801      	add	r0, sp, #4
    3216:	4b02      	ldr	r3, [pc, #8]	; (3220 <nmi_inet_addr+0x68>)
    3218:	4798      	blx	r3
	return u32IP;
    321a:	9801      	ldr	r0, [sp, #4]
    321c:	e7ec      	b.n	31f8 <nmi_inet_addr+0x40>
    321e:	46c0      	nop			; (mov r8, r8)
    3220:	000005d1 	.word	0x000005d1

00003224 <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    3224:	b510      	push	{r4, lr}
    3226:	b084      	sub	sp, #16
    3228:	0004      	movs	r4, r0
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    322a:	4b0b      	ldr	r3, [pc, #44]	; (3258 <gethostbyname+0x34>)
    322c:	4798      	blx	r3
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    322e:	b2c3      	uxtb	r3, r0
    3230:	2b40      	cmp	r3, #64	; 0x40
    3232:	d80d      	bhi.n	3250 <gethostbyname+0x2c>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    3234:	23ff      	movs	r3, #255	; 0xff
    3236:	4003      	ands	r3, r0
    3238:	3301      	adds	r3, #1
    323a:	2200      	movs	r2, #0
    323c:	9202      	str	r2, [sp, #8]
    323e:	9201      	str	r2, [sp, #4]
    3240:	9200      	str	r2, [sp, #0]
    3242:	0022      	movs	r2, r4
    3244:	214a      	movs	r1, #74	; 0x4a
    3246:	2002      	movs	r0, #2
    3248:	4c04      	ldr	r4, [pc, #16]	; (325c <gethostbyname+0x38>)
    324a:	47a0      	blx	r4
	}
	return s8Err;
}
    324c:	b004      	add	sp, #16
    324e:	bd10      	pop	{r4, pc}
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    3250:	2006      	movs	r0, #6
    3252:	4240      	negs	r0, r0
    3254:	e7fa      	b.n	324c <gethostbyname+0x28>
    3256:	46c0      	nop			; (mov r8, r8)
    3258:	000005f5 	.word	0x000005f5
    325c:	000006f9 	.word	0x000006f9

00003260 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    3260:	b570      	push	{r4, r5, r6, lr}
    3262:	b082      	sub	sp, #8
    3264:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3266:	4b2a      	ldr	r3, [pc, #168]	; (3310 <spi_flash_enable+0xb0>)
    3268:	4798      	blx	r3
    326a:	0500      	lsls	r0, r0, #20
    326c:	0d00      	lsrs	r0, r0, #20
    326e:	4b29      	ldr	r3, [pc, #164]	; (3314 <spi_flash_enable+0xb4>)
	sint8 s8Ret = M2M_SUCCESS;
    3270:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3272:	4298      	cmp	r0, r3
    3274:	d802      	bhi.n	327c <spi_flash_enable+0x1c>
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
    3276:	0028      	movs	r0, r5
    3278:	b002      	add	sp, #8
    327a:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    327c:	a901      	add	r1, sp, #4
    327e:	4826      	ldr	r0, [pc, #152]	; (3318 <spi_flash_enable+0xb8>)
    3280:	4b26      	ldr	r3, [pc, #152]	; (331c <spi_flash_enable+0xbc>)
    3282:	4798      	blx	r3
    3284:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    3286:	d1f6      	bne.n	3276 <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
    3288:	4b25      	ldr	r3, [pc, #148]	; (3320 <spi_flash_enable+0xc0>)
    328a:	9a01      	ldr	r2, [sp, #4]
    328c:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
    328e:	4925      	ldr	r1, [pc, #148]	; (3324 <spi_flash_enable+0xc4>)
    3290:	4319      	orrs	r1, r3
    3292:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    3294:	4820      	ldr	r0, [pc, #128]	; (3318 <spi_flash_enable+0xb8>)
    3296:	4b24      	ldr	r3, [pc, #144]	; (3328 <spi_flash_enable+0xc8>)
    3298:	4798      	blx	r3
		if(enable) {
    329a:	2c00      	cmp	r4, #0
    329c:	d020      	beq.n	32e0 <spi_flash_enable+0x80>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    329e:	2100      	movs	r1, #0
    32a0:	4822      	ldr	r0, [pc, #136]	; (332c <spi_flash_enable+0xcc>)
    32a2:	4c21      	ldr	r4, [pc, #132]	; (3328 <spi_flash_enable+0xc8>)
    32a4:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    32a6:	21ab      	movs	r1, #171	; 0xab
    32a8:	4821      	ldr	r0, [pc, #132]	; (3330 <spi_flash_enable+0xd0>)
    32aa:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    32ac:	2101      	movs	r1, #1
    32ae:	4821      	ldr	r0, [pc, #132]	; (3334 <spi_flash_enable+0xd4>)
    32b0:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    32b2:	2100      	movs	r1, #0
    32b4:	4820      	ldr	r0, [pc, #128]	; (3338 <spi_flash_enable+0xd8>)
    32b6:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    32b8:	2181      	movs	r1, #129	; 0x81
    32ba:	4820      	ldr	r0, [pc, #128]	; (333c <spi_flash_enable+0xdc>)
    32bc:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    32be:	4e20      	ldr	r6, [pc, #128]	; (3340 <spi_flash_enable+0xe0>)
    32c0:	4c20      	ldr	r4, [pc, #128]	; (3344 <spi_flash_enable+0xe4>)
    32c2:	0030      	movs	r0, r6
    32c4:	47a0      	blx	r4
    32c6:	2801      	cmp	r0, #1
    32c8:	d1fb      	bne.n	32c2 <spi_flash_enable+0x62>
		u32Val &= ~((0x7777ul) << 12);
    32ca:	4b15      	ldr	r3, [pc, #84]	; (3320 <spi_flash_enable+0xc0>)
    32cc:	9a01      	ldr	r2, [sp, #4]
    32ce:	4013      	ands	r3, r2
		u32Val |= ((0x0010ul) << 12);
    32d0:	2180      	movs	r1, #128	; 0x80
    32d2:	0249      	lsls	r1, r1, #9
    32d4:	4319      	orrs	r1, r3
    32d6:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    32d8:	480f      	ldr	r0, [pc, #60]	; (3318 <spi_flash_enable+0xb8>)
    32da:	4b13      	ldr	r3, [pc, #76]	; (3328 <spi_flash_enable+0xc8>)
    32dc:	4798      	blx	r3
    32de:	e7ca      	b.n	3276 <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    32e0:	2100      	movs	r1, #0
    32e2:	4812      	ldr	r0, [pc, #72]	; (332c <spi_flash_enable+0xcc>)
    32e4:	4c10      	ldr	r4, [pc, #64]	; (3328 <spi_flash_enable+0xc8>)
    32e6:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    32e8:	21b9      	movs	r1, #185	; 0xb9
    32ea:	4811      	ldr	r0, [pc, #68]	; (3330 <spi_flash_enable+0xd0>)
    32ec:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    32ee:	2101      	movs	r1, #1
    32f0:	4810      	ldr	r0, [pc, #64]	; (3334 <spi_flash_enable+0xd4>)
    32f2:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    32f4:	2100      	movs	r1, #0
    32f6:	4810      	ldr	r0, [pc, #64]	; (3338 <spi_flash_enable+0xd8>)
    32f8:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    32fa:	2181      	movs	r1, #129	; 0x81
    32fc:	480f      	ldr	r0, [pc, #60]	; (333c <spi_flash_enable+0xdc>)
    32fe:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    3300:	4e0f      	ldr	r6, [pc, #60]	; (3340 <spi_flash_enable+0xe0>)
    3302:	4c10      	ldr	r4, [pc, #64]	; (3344 <spi_flash_enable+0xe4>)
    3304:	0030      	movs	r0, r6
    3306:	47a0      	blx	r4
    3308:	2801      	cmp	r0, #1
    330a:	d1fb      	bne.n	3304 <spi_flash_enable+0xa4>
    330c:	e7dd      	b.n	32ca <spi_flash_enable+0x6a>
    330e:	46c0      	nop			; (mov r8, r8)
    3310:	000015dd 	.word	0x000015dd
    3314:	0000039f 	.word	0x0000039f
    3318:	00001410 	.word	0x00001410
    331c:	00001a2d 	.word	0x00001a2d
    3320:	f8888fff 	.word	0xf8888fff
    3324:	01111000 	.word	0x01111000
    3328:	00001a39 	.word	0x00001a39
    332c:	00010208 	.word	0x00010208
    3330:	0001020c 	.word	0x0001020c
    3334:	00010214 	.word	0x00010214
    3338:	0001021c 	.word	0x0001021c
    333c:	00010204 	.word	0x00010204
    3340:	00010218 	.word	0x00010218
    3344:	00001a21 	.word	0x00001a21

00003348 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    3348:	4b0c      	ldr	r3, [pc, #48]	; (337c <cpu_irq_enter_critical+0x34>)
    334a:	681b      	ldr	r3, [r3, #0]
    334c:	2b00      	cmp	r3, #0
    334e:	d106      	bne.n	335e <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3350:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    3354:	2b00      	cmp	r3, #0
    3356:	d007      	beq.n	3368 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    3358:	2200      	movs	r2, #0
    335a:	4b09      	ldr	r3, [pc, #36]	; (3380 <cpu_irq_enter_critical+0x38>)
    335c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    335e:	4a07      	ldr	r2, [pc, #28]	; (337c <cpu_irq_enter_critical+0x34>)
    3360:	6813      	ldr	r3, [r2, #0]
    3362:	3301      	adds	r3, #1
    3364:	6013      	str	r3, [r2, #0]
}
    3366:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    3368:	b672      	cpsid	i
    336a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    336e:	2200      	movs	r2, #0
    3370:	4b04      	ldr	r3, [pc, #16]	; (3384 <cpu_irq_enter_critical+0x3c>)
    3372:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    3374:	3201      	adds	r2, #1
    3376:	4b02      	ldr	r3, [pc, #8]	; (3380 <cpu_irq_enter_critical+0x38>)
    3378:	701a      	strb	r2, [r3, #0]
    337a:	e7f0      	b.n	335e <cpu_irq_enter_critical+0x16>
    337c:	20000120 	.word	0x20000120
    3380:	20000124 	.word	0x20000124
    3384:	2000000a 	.word	0x2000000a

00003388 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    3388:	4b08      	ldr	r3, [pc, #32]	; (33ac <cpu_irq_leave_critical+0x24>)
    338a:	681a      	ldr	r2, [r3, #0]
    338c:	3a01      	subs	r2, #1
    338e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    3390:	681b      	ldr	r3, [r3, #0]
    3392:	2b00      	cmp	r3, #0
    3394:	d109      	bne.n	33aa <cpu_irq_leave_critical+0x22>
    3396:	4b06      	ldr	r3, [pc, #24]	; (33b0 <cpu_irq_leave_critical+0x28>)
    3398:	781b      	ldrb	r3, [r3, #0]
    339a:	2b00      	cmp	r3, #0
    339c:	d005      	beq.n	33aa <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    339e:	2201      	movs	r2, #1
    33a0:	4b04      	ldr	r3, [pc, #16]	; (33b4 <cpu_irq_leave_critical+0x2c>)
    33a2:	701a      	strb	r2, [r3, #0]
    33a4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    33a8:	b662      	cpsie	i
	}
}
    33aa:	4770      	bx	lr
    33ac:	20000120 	.word	0x20000120
    33b0:	20000124 	.word	0x20000124
    33b4:	2000000a 	.word	0x2000000a

000033b8 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    33b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    33ba:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    33bc:	ac01      	add	r4, sp, #4
    33be:	2501      	movs	r5, #1
    33c0:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    33c2:	2700      	movs	r7, #0
    33c4:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    33c6:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    33c8:	0021      	movs	r1, r4
    33ca:	203e      	movs	r0, #62	; 0x3e
    33cc:	4e06      	ldr	r6, [pc, #24]	; (33e8 <system_board_init+0x30>)
    33ce:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    33d0:	2280      	movs	r2, #128	; 0x80
    33d2:	05d2      	lsls	r2, r2, #23
    33d4:	4b05      	ldr	r3, [pc, #20]	; (33ec <system_board_init+0x34>)
    33d6:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    33d8:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    33da:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    33dc:	0021      	movs	r1, r4
    33de:	200f      	movs	r0, #15
    33e0:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    33e2:	b003      	add	sp, #12
    33e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33e6:	46c0      	nop			; (mov r8, r8)
    33e8:	000035c1 	.word	0x000035c1
    33ec:	41004480 	.word	0x41004480

000033f0 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    33f0:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    33f2:	2a00      	cmp	r2, #0
    33f4:	d001      	beq.n	33fa <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    33f6:	0018      	movs	r0, r3
    33f8:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    33fa:	008b      	lsls	r3, r1, #2
    33fc:	4a06      	ldr	r2, [pc, #24]	; (3418 <extint_register_callback+0x28>)
    33fe:	589b      	ldr	r3, [r3, r2]
    3400:	2b00      	cmp	r3, #0
    3402:	d003      	beq.n	340c <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    3404:	4283      	cmp	r3, r0
    3406:	d005      	beq.n	3414 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    3408:	231d      	movs	r3, #29
    340a:	e7f4      	b.n	33f6 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    340c:	0089      	lsls	r1, r1, #2
    340e:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    3410:	2300      	movs	r3, #0
    3412:	e7f0      	b.n	33f6 <extint_register_callback+0x6>
		return STATUS_OK;
    3414:	2300      	movs	r3, #0
    3416:	e7ee      	b.n	33f6 <extint_register_callback+0x6>
    3418:	200003e0 	.word	0x200003e0

0000341c <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    341c:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    341e:	2900      	cmp	r1, #0
    3420:	d001      	beq.n	3426 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    3422:	0018      	movs	r0, r3
    3424:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    3426:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    3428:	281f      	cmp	r0, #31
    342a:	d800      	bhi.n	342e <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    342c:	4a02      	ldr	r2, [pc, #8]	; (3438 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    342e:	2301      	movs	r3, #1
    3430:	4083      	lsls	r3, r0
    3432:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    3434:	2300      	movs	r3, #0
    3436:	e7f4      	b.n	3422 <extint_chan_enable_callback+0x6>
    3438:	40001800 	.word	0x40001800

0000343c <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    343c:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    343e:	2900      	cmp	r1, #0
    3440:	d001      	beq.n	3446 <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    3442:	0018      	movs	r0, r3
    3444:	4770      	bx	lr
		return NULL;
    3446:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    3448:	281f      	cmp	r0, #31
    344a:	d800      	bhi.n	344e <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    344c:	4a02      	ldr	r2, [pc, #8]	; (3458 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    344e:	2301      	movs	r3, #1
    3450:	4083      	lsls	r3, r0
    3452:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    3454:	2300      	movs	r3, #0
    3456:	e7f4      	b.n	3442 <extint_chan_disable_callback+0x6>
    3458:	40001800 	.word	0x40001800

0000345c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    345c:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    345e:	2200      	movs	r2, #0
    3460:	4b10      	ldr	r3, [pc, #64]	; (34a4 <EIC_Handler+0x48>)
    3462:	701a      	strb	r2, [r3, #0]
    3464:	2300      	movs	r3, #0
    3466:	4910      	ldr	r1, [pc, #64]	; (34a8 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    3468:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    346a:	4e10      	ldr	r6, [pc, #64]	; (34ac <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    346c:	4c0d      	ldr	r4, [pc, #52]	; (34a4 <EIC_Handler+0x48>)
    346e:	e00a      	b.n	3486 <EIC_Handler+0x2a>
		return eics[eic_index];
    3470:	490d      	ldr	r1, [pc, #52]	; (34a8 <EIC_Handler+0x4c>)
    3472:	e008      	b.n	3486 <EIC_Handler+0x2a>
    3474:	7823      	ldrb	r3, [r4, #0]
    3476:	3301      	adds	r3, #1
    3478:	b2db      	uxtb	r3, r3
    347a:	7023      	strb	r3, [r4, #0]
    347c:	2b0f      	cmp	r3, #15
    347e:	d810      	bhi.n	34a2 <EIC_Handler+0x46>
		return NULL;
    3480:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    3482:	2b1f      	cmp	r3, #31
    3484:	d9f4      	bls.n	3470 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    3486:	0028      	movs	r0, r5
    3488:	4018      	ands	r0, r3
    348a:	2201      	movs	r2, #1
    348c:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    348e:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    3490:	4210      	tst	r0, r2
    3492:	d0ef      	beq.n	3474 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    3494:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    3496:	009b      	lsls	r3, r3, #2
    3498:	599b      	ldr	r3, [r3, r6]
    349a:	2b00      	cmp	r3, #0
    349c:	d0ea      	beq.n	3474 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    349e:	4798      	blx	r3
    34a0:	e7e8      	b.n	3474 <EIC_Handler+0x18>
			}
		}
	}
}
    34a2:	bd70      	pop	{r4, r5, r6, pc}
    34a4:	200003dc 	.word	0x200003dc
    34a8:	40001800 	.word	0x40001800
    34ac:	200003e0 	.word	0x200003e0

000034b0 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    34b0:	4a04      	ldr	r2, [pc, #16]	; (34c4 <_extint_enable+0x14>)
    34b2:	7813      	ldrb	r3, [r2, #0]
    34b4:	2102      	movs	r1, #2
    34b6:	430b      	orrs	r3, r1
    34b8:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    34ba:	7853      	ldrb	r3, [r2, #1]
    34bc:	b25b      	sxtb	r3, r3
    34be:	2b00      	cmp	r3, #0
    34c0:	dbfb      	blt.n	34ba <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    34c2:	4770      	bx	lr
    34c4:	40001800 	.word	0x40001800

000034c8 <_system_extint_init>:
{
    34c8:	b500      	push	{lr}
    34ca:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    34cc:	4a12      	ldr	r2, [pc, #72]	; (3518 <_system_extint_init+0x50>)
    34ce:	6993      	ldr	r3, [r2, #24]
    34d0:	2140      	movs	r1, #64	; 0x40
    34d2:	430b      	orrs	r3, r1
    34d4:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    34d6:	a901      	add	r1, sp, #4
    34d8:	2300      	movs	r3, #0
    34da:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    34dc:	2005      	movs	r0, #5
    34de:	4b0f      	ldr	r3, [pc, #60]	; (351c <_system_extint_init+0x54>)
    34e0:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    34e2:	2005      	movs	r0, #5
    34e4:	4b0e      	ldr	r3, [pc, #56]	; (3520 <_system_extint_init+0x58>)
    34e6:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    34e8:	4a0e      	ldr	r2, [pc, #56]	; (3524 <_system_extint_init+0x5c>)
    34ea:	7813      	ldrb	r3, [r2, #0]
    34ec:	2101      	movs	r1, #1
    34ee:	430b      	orrs	r3, r1
    34f0:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    34f2:	7853      	ldrb	r3, [r2, #1]
    34f4:	b25b      	sxtb	r3, r3
    34f6:	2b00      	cmp	r3, #0
    34f8:	dbfb      	blt.n	34f2 <_system_extint_init+0x2a>
    34fa:	4b0b      	ldr	r3, [pc, #44]	; (3528 <_system_extint_init+0x60>)
    34fc:	0019      	movs	r1, r3
    34fe:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    3500:	2200      	movs	r2, #0
    3502:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    3504:	4299      	cmp	r1, r3
    3506:	d1fc      	bne.n	3502 <_system_extint_init+0x3a>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3508:	2210      	movs	r2, #16
    350a:	4b08      	ldr	r3, [pc, #32]	; (352c <_system_extint_init+0x64>)
    350c:	601a      	str	r2, [r3, #0]
	_extint_enable();
    350e:	4b08      	ldr	r3, [pc, #32]	; (3530 <_system_extint_init+0x68>)
    3510:	4798      	blx	r3
}
    3512:	b003      	add	sp, #12
    3514:	bd00      	pop	{pc}
    3516:	46c0      	nop			; (mov r8, r8)
    3518:	40000400 	.word	0x40000400
    351c:	00004a95 	.word	0x00004a95
    3520:	00004a09 	.word	0x00004a09
    3524:	40001800 	.word	0x40001800
    3528:	200003e0 	.word	0x200003e0
    352c:	e000e100 	.word	0xe000e100
    3530:	000034b1 	.word	0x000034b1

00003534 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    3534:	2300      	movs	r3, #0
    3536:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    3538:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    353a:	2201      	movs	r2, #1
    353c:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    353e:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    3540:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    3542:	3302      	adds	r3, #2
    3544:	72c3      	strb	r3, [r0, #11]
}
    3546:	4770      	bx	lr

00003548 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    3548:	b5f0      	push	{r4, r5, r6, r7, lr}
    354a:	b083      	sub	sp, #12
    354c:	0005      	movs	r5, r0
    354e:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3550:	a901      	add	r1, sp, #4
    3552:	2300      	movs	r3, #0
    3554:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    3556:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    3558:	7923      	ldrb	r3, [r4, #4]
    355a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    355c:	7a23      	ldrb	r3, [r4, #8]
    355e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    3560:	7820      	ldrb	r0, [r4, #0]
    3562:	4b15      	ldr	r3, [pc, #84]	; (35b8 <extint_chan_set_config+0x70>)
    3564:	4798      	blx	r3
		return NULL;
    3566:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    3568:	2d1f      	cmp	r5, #31
    356a:	d800      	bhi.n	356e <extint_chan_set_config+0x26>
		return eics[eic_index];
    356c:	4813      	ldr	r0, [pc, #76]	; (35bc <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    356e:	2207      	movs	r2, #7
    3570:	402a      	ands	r2, r5
    3572:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    3574:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    3576:	7aa3      	ldrb	r3, [r4, #10]
    3578:	2b00      	cmp	r3, #0
    357a:	d001      	beq.n	3580 <extint_chan_set_config+0x38>
    357c:	2308      	movs	r3, #8
    357e:	431f      	orrs	r7, r3
    3580:	08eb      	lsrs	r3, r5, #3
    3582:	009b      	lsls	r3, r3, #2
    3584:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    3586:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    3588:	260f      	movs	r6, #15
    358a:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    358c:	43b1      	bics	r1, r6
			(new_config << config_pos);
    358e:	4097      	lsls	r7, r2
    3590:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    3592:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    3594:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    3596:	7a63      	ldrb	r3, [r4, #9]
    3598:	2b00      	cmp	r3, #0
    359a:	d106      	bne.n	35aa <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    359c:	6943      	ldr	r3, [r0, #20]
    359e:	2201      	movs	r2, #1
    35a0:	40aa      	lsls	r2, r5
    35a2:	4393      	bics	r3, r2
    35a4:	6143      	str	r3, [r0, #20]
	}
}
    35a6:	b003      	add	sp, #12
    35a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    35aa:	6942      	ldr	r2, [r0, #20]
    35ac:	2301      	movs	r3, #1
    35ae:	40ab      	lsls	r3, r5
    35b0:	4313      	orrs	r3, r2
    35b2:	6143      	str	r3, [r0, #20]
    35b4:	e7f7      	b.n	35a6 <extint_chan_set_config+0x5e>
    35b6:	46c0      	nop			; (mov r8, r8)
    35b8:	00004b8d 	.word	0x00004b8d
    35bc:	40001800 	.word	0x40001800

000035c0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    35c0:	b500      	push	{lr}
    35c2:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    35c4:	ab01      	add	r3, sp, #4
    35c6:	2280      	movs	r2, #128	; 0x80
    35c8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    35ca:	780a      	ldrb	r2, [r1, #0]
    35cc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    35ce:	784a      	ldrb	r2, [r1, #1]
    35d0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    35d2:	788a      	ldrb	r2, [r1, #2]
    35d4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    35d6:	0019      	movs	r1, r3
    35d8:	4b01      	ldr	r3, [pc, #4]	; (35e0 <port_pin_set_config+0x20>)
    35da:	4798      	blx	r3
}
    35dc:	b003      	add	sp, #12
    35de:	bd00      	pop	{pc}
    35e0:	00004b8d 	.word	0x00004b8d

000035e4 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    35e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    35e6:	46de      	mov	lr, fp
    35e8:	4657      	mov	r7, sl
    35ea:	464e      	mov	r6, r9
    35ec:	4645      	mov	r5, r8
    35ee:	b5e0      	push	{r5, r6, r7, lr}
    35f0:	b087      	sub	sp, #28
    35f2:	4680      	mov	r8, r0
    35f4:	9104      	str	r1, [sp, #16]
    35f6:	0016      	movs	r6, r2
    35f8:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    35fa:	2200      	movs	r2, #0
    35fc:	2300      	movs	r3, #0
    35fe:	2100      	movs	r1, #0
    3600:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    3602:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    3604:	2001      	movs	r0, #1
    3606:	0021      	movs	r1, r4
    3608:	9600      	str	r6, [sp, #0]
    360a:	9701      	str	r7, [sp, #4]
    360c:	465c      	mov	r4, fp
    360e:	9403      	str	r4, [sp, #12]
    3610:	4644      	mov	r4, r8
    3612:	9405      	str	r4, [sp, #20]
    3614:	e013      	b.n	363e <long_division+0x5a>
    3616:	2420      	movs	r4, #32
    3618:	1a64      	subs	r4, r4, r1
    361a:	0005      	movs	r5, r0
    361c:	40e5      	lsrs	r5, r4
    361e:	46a8      	mov	r8, r5
    3620:	e014      	b.n	364c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    3622:	9c00      	ldr	r4, [sp, #0]
    3624:	9d01      	ldr	r5, [sp, #4]
    3626:	1b12      	subs	r2, r2, r4
    3628:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    362a:	465c      	mov	r4, fp
    362c:	464d      	mov	r5, r9
    362e:	432c      	orrs	r4, r5
    3630:	46a3      	mov	fp, r4
    3632:	9c03      	ldr	r4, [sp, #12]
    3634:	4645      	mov	r5, r8
    3636:	432c      	orrs	r4, r5
    3638:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    363a:	3901      	subs	r1, #1
    363c:	d325      	bcc.n	368a <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    363e:	2420      	movs	r4, #32
    3640:	4264      	negs	r4, r4
    3642:	190c      	adds	r4, r1, r4
    3644:	d4e7      	bmi.n	3616 <long_division+0x32>
    3646:	0005      	movs	r5, r0
    3648:	40a5      	lsls	r5, r4
    364a:	46a8      	mov	r8, r5
    364c:	0004      	movs	r4, r0
    364e:	408c      	lsls	r4, r1
    3650:	46a1      	mov	r9, r4
		r = r << 1;
    3652:	1892      	adds	r2, r2, r2
    3654:	415b      	adcs	r3, r3
    3656:	0014      	movs	r4, r2
    3658:	001d      	movs	r5, r3
		if (n & bit_shift) {
    365a:	9e05      	ldr	r6, [sp, #20]
    365c:	464f      	mov	r7, r9
    365e:	403e      	ands	r6, r7
    3660:	46b4      	mov	ip, r6
    3662:	9e04      	ldr	r6, [sp, #16]
    3664:	4647      	mov	r7, r8
    3666:	403e      	ands	r6, r7
    3668:	46b2      	mov	sl, r6
    366a:	4666      	mov	r6, ip
    366c:	4657      	mov	r7, sl
    366e:	433e      	orrs	r6, r7
    3670:	d003      	beq.n	367a <long_division+0x96>
			r |= 0x01;
    3672:	0006      	movs	r6, r0
    3674:	4326      	orrs	r6, r4
    3676:	0032      	movs	r2, r6
    3678:	002b      	movs	r3, r5
		if (r >= d) {
    367a:	9c00      	ldr	r4, [sp, #0]
    367c:	9d01      	ldr	r5, [sp, #4]
    367e:	429d      	cmp	r5, r3
    3680:	d8db      	bhi.n	363a <long_division+0x56>
    3682:	d1ce      	bne.n	3622 <long_division+0x3e>
    3684:	4294      	cmp	r4, r2
    3686:	d8d8      	bhi.n	363a <long_division+0x56>
    3688:	e7cb      	b.n	3622 <long_division+0x3e>
    368a:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    368c:	4658      	mov	r0, fp
    368e:	0019      	movs	r1, r3
    3690:	b007      	add	sp, #28
    3692:	bc3c      	pop	{r2, r3, r4, r5}
    3694:	4690      	mov	r8, r2
    3696:	4699      	mov	r9, r3
    3698:	46a2      	mov	sl, r4
    369a:	46ab      	mov	fp, r5
    369c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000369e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    369e:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    36a0:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    36a2:	2340      	movs	r3, #64	; 0x40
    36a4:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    36a6:	4281      	cmp	r1, r0
    36a8:	d202      	bcs.n	36b0 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    36aa:	0018      	movs	r0, r3
    36ac:	bd10      	pop	{r4, pc}
		baud_calculated++;
    36ae:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    36b0:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    36b2:	1c63      	adds	r3, r4, #1
    36b4:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    36b6:	4288      	cmp	r0, r1
    36b8:	d9f9      	bls.n	36ae <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    36ba:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    36bc:	2cff      	cmp	r4, #255	; 0xff
    36be:	d8f4      	bhi.n	36aa <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    36c0:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    36c2:	2300      	movs	r3, #0
    36c4:	e7f1      	b.n	36aa <_sercom_get_sync_baud_val+0xc>
	...

000036c8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    36c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    36ca:	b083      	sub	sp, #12
    36cc:	000f      	movs	r7, r1
    36ce:	0016      	movs	r6, r2
    36d0:	aa08      	add	r2, sp, #32
    36d2:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    36d4:	0004      	movs	r4, r0
    36d6:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    36d8:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    36da:	42bc      	cmp	r4, r7
    36dc:	d902      	bls.n	36e4 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    36de:	0010      	movs	r0, r2
    36e0:	b003      	add	sp, #12
    36e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    36e4:	2b00      	cmp	r3, #0
    36e6:	d114      	bne.n	3712 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    36e8:	0002      	movs	r2, r0
    36ea:	0008      	movs	r0, r1
    36ec:	2100      	movs	r1, #0
    36ee:	4c19      	ldr	r4, [pc, #100]	; (3754 <_sercom_get_async_baud_val+0x8c>)
    36f0:	47a0      	blx	r4
    36f2:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    36f4:	003a      	movs	r2, r7
    36f6:	2300      	movs	r3, #0
    36f8:	2000      	movs	r0, #0
    36fa:	4c17      	ldr	r4, [pc, #92]	; (3758 <_sercom_get_async_baud_val+0x90>)
    36fc:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    36fe:	2200      	movs	r2, #0
    3700:	2301      	movs	r3, #1
    3702:	1a12      	subs	r2, r2, r0
    3704:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    3706:	0c12      	lsrs	r2, r2, #16
    3708:	041b      	lsls	r3, r3, #16
    370a:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    370c:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    370e:	2200      	movs	r2, #0
    3710:	e7e5      	b.n	36de <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    3712:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    3714:	2b01      	cmp	r3, #1
    3716:	d1f9      	bne.n	370c <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    3718:	000a      	movs	r2, r1
    371a:	2300      	movs	r3, #0
    371c:	2100      	movs	r1, #0
    371e:	4c0d      	ldr	r4, [pc, #52]	; (3754 <_sercom_get_async_baud_val+0x8c>)
    3720:	47a0      	blx	r4
    3722:	0002      	movs	r2, r0
    3724:	000b      	movs	r3, r1
    3726:	9200      	str	r2, [sp, #0]
    3728:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    372a:	0038      	movs	r0, r7
    372c:	2100      	movs	r1, #0
    372e:	4c0a      	ldr	r4, [pc, #40]	; (3758 <_sercom_get_async_baud_val+0x90>)
    3730:	47a0      	blx	r4
    3732:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    3734:	2380      	movs	r3, #128	; 0x80
    3736:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3738:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    373a:	4298      	cmp	r0, r3
    373c:	d8cf      	bhi.n	36de <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    373e:	0f79      	lsrs	r1, r7, #29
    3740:	00f8      	lsls	r0, r7, #3
    3742:	9a00      	ldr	r2, [sp, #0]
    3744:	9b01      	ldr	r3, [sp, #4]
    3746:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    3748:	00ea      	lsls	r2, r5, #3
    374a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    374c:	b2d2      	uxtb	r2, r2
    374e:	0352      	lsls	r2, r2, #13
    3750:	432a      	orrs	r2, r5
    3752:	e7db      	b.n	370c <_sercom_get_async_baud_val+0x44>
    3754:	00006c8d 	.word	0x00006c8d
    3758:	000035e5 	.word	0x000035e5

0000375c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    375c:	b510      	push	{r4, lr}
    375e:	b082      	sub	sp, #8
    3760:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    3762:	4b0e      	ldr	r3, [pc, #56]	; (379c <sercom_set_gclk_generator+0x40>)
    3764:	781b      	ldrb	r3, [r3, #0]
    3766:	2b00      	cmp	r3, #0
    3768:	d007      	beq.n	377a <sercom_set_gclk_generator+0x1e>
    376a:	2900      	cmp	r1, #0
    376c:	d105      	bne.n	377a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    376e:	4b0b      	ldr	r3, [pc, #44]	; (379c <sercom_set_gclk_generator+0x40>)
    3770:	785b      	ldrb	r3, [r3, #1]
    3772:	4283      	cmp	r3, r0
    3774:	d010      	beq.n	3798 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    3776:	201d      	movs	r0, #29
    3778:	e00c      	b.n	3794 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    377a:	a901      	add	r1, sp, #4
    377c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    377e:	2013      	movs	r0, #19
    3780:	4b07      	ldr	r3, [pc, #28]	; (37a0 <sercom_set_gclk_generator+0x44>)
    3782:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    3784:	2013      	movs	r0, #19
    3786:	4b07      	ldr	r3, [pc, #28]	; (37a4 <sercom_set_gclk_generator+0x48>)
    3788:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    378a:	4b04      	ldr	r3, [pc, #16]	; (379c <sercom_set_gclk_generator+0x40>)
    378c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    378e:	2201      	movs	r2, #1
    3790:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    3792:	2000      	movs	r0, #0
}
    3794:	b002      	add	sp, #8
    3796:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    3798:	2000      	movs	r0, #0
    379a:	e7fb      	b.n	3794 <sercom_set_gclk_generator+0x38>
    379c:	20000128 	.word	0x20000128
    37a0:	00004a95 	.word	0x00004a95
    37a4:	00004a09 	.word	0x00004a09

000037a8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    37a8:	4b40      	ldr	r3, [pc, #256]	; (38ac <_sercom_get_default_pad+0x104>)
    37aa:	4298      	cmp	r0, r3
    37ac:	d031      	beq.n	3812 <_sercom_get_default_pad+0x6a>
    37ae:	d90a      	bls.n	37c6 <_sercom_get_default_pad+0x1e>
    37b0:	4b3f      	ldr	r3, [pc, #252]	; (38b0 <_sercom_get_default_pad+0x108>)
    37b2:	4298      	cmp	r0, r3
    37b4:	d04d      	beq.n	3852 <_sercom_get_default_pad+0xaa>
    37b6:	4b3f      	ldr	r3, [pc, #252]	; (38b4 <_sercom_get_default_pad+0x10c>)
    37b8:	4298      	cmp	r0, r3
    37ba:	d05a      	beq.n	3872 <_sercom_get_default_pad+0xca>
    37bc:	4b3e      	ldr	r3, [pc, #248]	; (38b8 <_sercom_get_default_pad+0x110>)
    37be:	4298      	cmp	r0, r3
    37c0:	d037      	beq.n	3832 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    37c2:	2000      	movs	r0, #0
}
    37c4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    37c6:	4b3d      	ldr	r3, [pc, #244]	; (38bc <_sercom_get_default_pad+0x114>)
    37c8:	4298      	cmp	r0, r3
    37ca:	d00c      	beq.n	37e6 <_sercom_get_default_pad+0x3e>
    37cc:	4b3c      	ldr	r3, [pc, #240]	; (38c0 <_sercom_get_default_pad+0x118>)
    37ce:	4298      	cmp	r0, r3
    37d0:	d1f7      	bne.n	37c2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    37d2:	2901      	cmp	r1, #1
    37d4:	d017      	beq.n	3806 <_sercom_get_default_pad+0x5e>
    37d6:	2900      	cmp	r1, #0
    37d8:	d05d      	beq.n	3896 <_sercom_get_default_pad+0xee>
    37da:	2902      	cmp	r1, #2
    37dc:	d015      	beq.n	380a <_sercom_get_default_pad+0x62>
    37de:	2903      	cmp	r1, #3
    37e0:	d015      	beq.n	380e <_sercom_get_default_pad+0x66>
	return 0;
    37e2:	2000      	movs	r0, #0
    37e4:	e7ee      	b.n	37c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    37e6:	2901      	cmp	r1, #1
    37e8:	d007      	beq.n	37fa <_sercom_get_default_pad+0x52>
    37ea:	2900      	cmp	r1, #0
    37ec:	d051      	beq.n	3892 <_sercom_get_default_pad+0xea>
    37ee:	2902      	cmp	r1, #2
    37f0:	d005      	beq.n	37fe <_sercom_get_default_pad+0x56>
    37f2:	2903      	cmp	r1, #3
    37f4:	d005      	beq.n	3802 <_sercom_get_default_pad+0x5a>
	return 0;
    37f6:	2000      	movs	r0, #0
    37f8:	e7e4      	b.n	37c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    37fa:	4832      	ldr	r0, [pc, #200]	; (38c4 <_sercom_get_default_pad+0x11c>)
    37fc:	e7e2      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    37fe:	4832      	ldr	r0, [pc, #200]	; (38c8 <_sercom_get_default_pad+0x120>)
    3800:	e7e0      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    3802:	4832      	ldr	r0, [pc, #200]	; (38cc <_sercom_get_default_pad+0x124>)
    3804:	e7de      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    3806:	4832      	ldr	r0, [pc, #200]	; (38d0 <_sercom_get_default_pad+0x128>)
    3808:	e7dc      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    380a:	4832      	ldr	r0, [pc, #200]	; (38d4 <_sercom_get_default_pad+0x12c>)
    380c:	e7da      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    380e:	4832      	ldr	r0, [pc, #200]	; (38d8 <_sercom_get_default_pad+0x130>)
    3810:	e7d8      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    3812:	2901      	cmp	r1, #1
    3814:	d007      	beq.n	3826 <_sercom_get_default_pad+0x7e>
    3816:	2900      	cmp	r1, #0
    3818:	d03f      	beq.n	389a <_sercom_get_default_pad+0xf2>
    381a:	2902      	cmp	r1, #2
    381c:	d005      	beq.n	382a <_sercom_get_default_pad+0x82>
    381e:	2903      	cmp	r1, #3
    3820:	d005      	beq.n	382e <_sercom_get_default_pad+0x86>
	return 0;
    3822:	2000      	movs	r0, #0
    3824:	e7ce      	b.n	37c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3826:	482d      	ldr	r0, [pc, #180]	; (38dc <_sercom_get_default_pad+0x134>)
    3828:	e7cc      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    382a:	482d      	ldr	r0, [pc, #180]	; (38e0 <_sercom_get_default_pad+0x138>)
    382c:	e7ca      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    382e:	482d      	ldr	r0, [pc, #180]	; (38e4 <_sercom_get_default_pad+0x13c>)
    3830:	e7c8      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    3832:	2901      	cmp	r1, #1
    3834:	d007      	beq.n	3846 <_sercom_get_default_pad+0x9e>
    3836:	2900      	cmp	r1, #0
    3838:	d031      	beq.n	389e <_sercom_get_default_pad+0xf6>
    383a:	2902      	cmp	r1, #2
    383c:	d005      	beq.n	384a <_sercom_get_default_pad+0xa2>
    383e:	2903      	cmp	r1, #3
    3840:	d005      	beq.n	384e <_sercom_get_default_pad+0xa6>
	return 0;
    3842:	2000      	movs	r0, #0
    3844:	e7be      	b.n	37c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3846:	4828      	ldr	r0, [pc, #160]	; (38e8 <_sercom_get_default_pad+0x140>)
    3848:	e7bc      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    384a:	4828      	ldr	r0, [pc, #160]	; (38ec <_sercom_get_default_pad+0x144>)
    384c:	e7ba      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    384e:	4828      	ldr	r0, [pc, #160]	; (38f0 <_sercom_get_default_pad+0x148>)
    3850:	e7b8      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    3852:	2901      	cmp	r1, #1
    3854:	d007      	beq.n	3866 <_sercom_get_default_pad+0xbe>
    3856:	2900      	cmp	r1, #0
    3858:	d023      	beq.n	38a2 <_sercom_get_default_pad+0xfa>
    385a:	2902      	cmp	r1, #2
    385c:	d005      	beq.n	386a <_sercom_get_default_pad+0xc2>
    385e:	2903      	cmp	r1, #3
    3860:	d005      	beq.n	386e <_sercom_get_default_pad+0xc6>
	return 0;
    3862:	2000      	movs	r0, #0
    3864:	e7ae      	b.n	37c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3866:	4823      	ldr	r0, [pc, #140]	; (38f4 <_sercom_get_default_pad+0x14c>)
    3868:	e7ac      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    386a:	4823      	ldr	r0, [pc, #140]	; (38f8 <_sercom_get_default_pad+0x150>)
    386c:	e7aa      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    386e:	4823      	ldr	r0, [pc, #140]	; (38fc <_sercom_get_default_pad+0x154>)
    3870:	e7a8      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    3872:	2901      	cmp	r1, #1
    3874:	d007      	beq.n	3886 <_sercom_get_default_pad+0xde>
    3876:	2900      	cmp	r1, #0
    3878:	d015      	beq.n	38a6 <_sercom_get_default_pad+0xfe>
    387a:	2902      	cmp	r1, #2
    387c:	d005      	beq.n	388a <_sercom_get_default_pad+0xe2>
    387e:	2903      	cmp	r1, #3
    3880:	d005      	beq.n	388e <_sercom_get_default_pad+0xe6>
	return 0;
    3882:	2000      	movs	r0, #0
    3884:	e79e      	b.n	37c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3886:	481e      	ldr	r0, [pc, #120]	; (3900 <_sercom_get_default_pad+0x158>)
    3888:	e79c      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    388a:	481e      	ldr	r0, [pc, #120]	; (3904 <_sercom_get_default_pad+0x15c>)
    388c:	e79a      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    388e:	481e      	ldr	r0, [pc, #120]	; (3908 <_sercom_get_default_pad+0x160>)
    3890:	e798      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    3892:	481e      	ldr	r0, [pc, #120]	; (390c <_sercom_get_default_pad+0x164>)
    3894:	e796      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    3896:	2003      	movs	r0, #3
    3898:	e794      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    389a:	481d      	ldr	r0, [pc, #116]	; (3910 <_sercom_get_default_pad+0x168>)
    389c:	e792      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    389e:	481d      	ldr	r0, [pc, #116]	; (3914 <_sercom_get_default_pad+0x16c>)
    38a0:	e790      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    38a2:	481d      	ldr	r0, [pc, #116]	; (3918 <_sercom_get_default_pad+0x170>)
    38a4:	e78e      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    38a6:	481d      	ldr	r0, [pc, #116]	; (391c <_sercom_get_default_pad+0x174>)
    38a8:	e78c      	b.n	37c4 <_sercom_get_default_pad+0x1c>
    38aa:	46c0      	nop			; (mov r8, r8)
    38ac:	42001000 	.word	0x42001000
    38b0:	42001800 	.word	0x42001800
    38b4:	42001c00 	.word	0x42001c00
    38b8:	42001400 	.word	0x42001400
    38bc:	42000800 	.word	0x42000800
    38c0:	42000c00 	.word	0x42000c00
    38c4:	00050003 	.word	0x00050003
    38c8:	00060003 	.word	0x00060003
    38cc:	00070003 	.word	0x00070003
    38d0:	00010003 	.word	0x00010003
    38d4:	001e0003 	.word	0x001e0003
    38d8:	001f0003 	.word	0x001f0003
    38dc:	00090003 	.word	0x00090003
    38e0:	000a0003 	.word	0x000a0003
    38e4:	000b0003 	.word	0x000b0003
    38e8:	00110003 	.word	0x00110003
    38ec:	00120003 	.word	0x00120003
    38f0:	00130003 	.word	0x00130003
    38f4:	000d0003 	.word	0x000d0003
    38f8:	000e0003 	.word	0x000e0003
    38fc:	000f0003 	.word	0x000f0003
    3900:	00170003 	.word	0x00170003
    3904:	00180003 	.word	0x00180003
    3908:	00190003 	.word	0x00190003
    390c:	00040003 	.word	0x00040003
    3910:	00080003 	.word	0x00080003
    3914:	00100003 	.word	0x00100003
    3918:	000c0003 	.word	0x000c0003
    391c:	00160003 	.word	0x00160003

00003920 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    3920:	b530      	push	{r4, r5, lr}
    3922:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    3924:	4b0b      	ldr	r3, [pc, #44]	; (3954 <_sercom_get_sercom_inst_index+0x34>)
    3926:	466a      	mov	r2, sp
    3928:	cb32      	ldmia	r3!, {r1, r4, r5}
    392a:	c232      	stmia	r2!, {r1, r4, r5}
    392c:	cb32      	ldmia	r3!, {r1, r4, r5}
    392e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    3930:	9b00      	ldr	r3, [sp, #0]
    3932:	4283      	cmp	r3, r0
    3934:	d00b      	beq.n	394e <_sercom_get_sercom_inst_index+0x2e>
    3936:	2301      	movs	r3, #1
    3938:	009a      	lsls	r2, r3, #2
    393a:	4669      	mov	r1, sp
    393c:	5852      	ldr	r2, [r2, r1]
    393e:	4282      	cmp	r2, r0
    3940:	d006      	beq.n	3950 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3942:	3301      	adds	r3, #1
    3944:	2b06      	cmp	r3, #6
    3946:	d1f7      	bne.n	3938 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    3948:	2000      	movs	r0, #0
}
    394a:	b007      	add	sp, #28
    394c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    394e:	2300      	movs	r3, #0
			return i;
    3950:	b2d8      	uxtb	r0, r3
    3952:	e7fa      	b.n	394a <_sercom_get_sercom_inst_index+0x2a>
    3954:	0000906c 	.word	0x0000906c

00003958 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    3958:	4770      	bx	lr
	...

0000395c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    395c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    395e:	4b0a      	ldr	r3, [pc, #40]	; (3988 <_sercom_set_handler+0x2c>)
    3960:	781b      	ldrb	r3, [r3, #0]
    3962:	2b00      	cmp	r3, #0
    3964:	d10c      	bne.n	3980 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3966:	4f09      	ldr	r7, [pc, #36]	; (398c <_sercom_set_handler+0x30>)
    3968:	4e09      	ldr	r6, [pc, #36]	; (3990 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    396a:	4d0a      	ldr	r5, [pc, #40]	; (3994 <_sercom_set_handler+0x38>)
    396c:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    396e:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    3970:	195a      	adds	r2, r3, r5
    3972:	6014      	str	r4, [r2, #0]
    3974:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3976:	2b18      	cmp	r3, #24
    3978:	d1f9      	bne.n	396e <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    397a:	2201      	movs	r2, #1
    397c:	4b02      	ldr	r3, [pc, #8]	; (3988 <_sercom_set_handler+0x2c>)
    397e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3980:	0080      	lsls	r0, r0, #2
    3982:	4b02      	ldr	r3, [pc, #8]	; (398c <_sercom_set_handler+0x30>)
    3984:	50c1      	str	r1, [r0, r3]
}
    3986:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3988:	2000012a 	.word	0x2000012a
    398c:	2000012c 	.word	0x2000012c
    3990:	00003959 	.word	0x00003959
    3994:	20000420 	.word	0x20000420

00003998 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    3998:	b500      	push	{lr}
    399a:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    399c:	2309      	movs	r3, #9
    399e:	466a      	mov	r2, sp
    39a0:	7013      	strb	r3, [r2, #0]
    39a2:	3301      	adds	r3, #1
    39a4:	7053      	strb	r3, [r2, #1]
    39a6:	3301      	adds	r3, #1
    39a8:	7093      	strb	r3, [r2, #2]
    39aa:	3301      	adds	r3, #1
    39ac:	70d3      	strb	r3, [r2, #3]
    39ae:	3301      	adds	r3, #1
    39b0:	7113      	strb	r3, [r2, #4]
    39b2:	3301      	adds	r3, #1
    39b4:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    39b6:	4b03      	ldr	r3, [pc, #12]	; (39c4 <_sercom_get_interrupt_vector+0x2c>)
    39b8:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    39ba:	466b      	mov	r3, sp
    39bc:	5618      	ldrsb	r0, [r3, r0]
}
    39be:	b003      	add	sp, #12
    39c0:	bd00      	pop	{pc}
    39c2:	46c0      	nop			; (mov r8, r8)
    39c4:	00003921 	.word	0x00003921

000039c8 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    39c8:	b510      	push	{r4, lr}
    39ca:	4b02      	ldr	r3, [pc, #8]	; (39d4 <SERCOM0_Handler+0xc>)
    39cc:	681b      	ldr	r3, [r3, #0]
    39ce:	2000      	movs	r0, #0
    39d0:	4798      	blx	r3
    39d2:	bd10      	pop	{r4, pc}
    39d4:	2000012c 	.word	0x2000012c

000039d8 <SERCOM1_Handler>:
    39d8:	b510      	push	{r4, lr}
    39da:	4b02      	ldr	r3, [pc, #8]	; (39e4 <SERCOM1_Handler+0xc>)
    39dc:	685b      	ldr	r3, [r3, #4]
    39de:	2001      	movs	r0, #1
    39e0:	4798      	blx	r3
    39e2:	bd10      	pop	{r4, pc}
    39e4:	2000012c 	.word	0x2000012c

000039e8 <SERCOM2_Handler>:
    39e8:	b510      	push	{r4, lr}
    39ea:	4b02      	ldr	r3, [pc, #8]	; (39f4 <SERCOM2_Handler+0xc>)
    39ec:	689b      	ldr	r3, [r3, #8]
    39ee:	2002      	movs	r0, #2
    39f0:	4798      	blx	r3
    39f2:	bd10      	pop	{r4, pc}
    39f4:	2000012c 	.word	0x2000012c

000039f8 <SERCOM3_Handler>:
    39f8:	b510      	push	{r4, lr}
    39fa:	4b02      	ldr	r3, [pc, #8]	; (3a04 <SERCOM3_Handler+0xc>)
    39fc:	68db      	ldr	r3, [r3, #12]
    39fe:	2003      	movs	r0, #3
    3a00:	4798      	blx	r3
    3a02:	bd10      	pop	{r4, pc}
    3a04:	2000012c 	.word	0x2000012c

00003a08 <SERCOM4_Handler>:
    3a08:	b510      	push	{r4, lr}
    3a0a:	4b02      	ldr	r3, [pc, #8]	; (3a14 <SERCOM4_Handler+0xc>)
    3a0c:	691b      	ldr	r3, [r3, #16]
    3a0e:	2004      	movs	r0, #4
    3a10:	4798      	blx	r3
    3a12:	bd10      	pop	{r4, pc}
    3a14:	2000012c 	.word	0x2000012c

00003a18 <SERCOM5_Handler>:
    3a18:	b510      	push	{r4, lr}
    3a1a:	4b02      	ldr	r3, [pc, #8]	; (3a24 <SERCOM5_Handler+0xc>)
    3a1c:	695b      	ldr	r3, [r3, #20]
    3a1e:	2005      	movs	r0, #5
    3a20:	4798      	blx	r3
    3a22:	bd10      	pop	{r4, pc}
    3a24:	2000012c 	.word	0x2000012c

00003a28 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    3a28:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a2a:	b08b      	sub	sp, #44	; 0x2c
    3a2c:	0005      	movs	r5, r0
    3a2e:	000c      	movs	r4, r1
    3a30:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    3a32:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    3a34:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    3a36:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    3a38:	079b      	lsls	r3, r3, #30
    3a3a:	d501      	bpl.n	3a40 <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    3a3c:	b00b      	add	sp, #44	; 0x2c
    3a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3a40:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    3a42:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3a44:	07db      	lsls	r3, r3, #31
    3a46:	d4f9      	bmi.n	3a3c <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3a48:	0008      	movs	r0, r1
    3a4a:	4b60      	ldr	r3, [pc, #384]	; (3bcc <spi_init+0x1a4>)
    3a4c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3a4e:	4a60      	ldr	r2, [pc, #384]	; (3bd0 <spi_init+0x1a8>)
    3a50:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3a52:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3a54:	2301      	movs	r3, #1
    3a56:	40bb      	lsls	r3, r7
    3a58:	430b      	orrs	r3, r1
    3a5a:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3a5c:	a909      	add	r1, sp, #36	; 0x24
    3a5e:	2724      	movs	r7, #36	; 0x24
    3a60:	5df3      	ldrb	r3, [r6, r7]
    3a62:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3a64:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3a66:	b2c3      	uxtb	r3, r0
    3a68:	9301      	str	r3, [sp, #4]
    3a6a:	0018      	movs	r0, r3
    3a6c:	4b59      	ldr	r3, [pc, #356]	; (3bd4 <spi_init+0x1ac>)
    3a6e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3a70:	9801      	ldr	r0, [sp, #4]
    3a72:	4b59      	ldr	r3, [pc, #356]	; (3bd8 <spi_init+0x1b0>)
    3a74:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3a76:	5df0      	ldrb	r0, [r6, r7]
    3a78:	2100      	movs	r1, #0
    3a7a:	4b58      	ldr	r3, [pc, #352]	; (3bdc <spi_init+0x1b4>)
    3a7c:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    3a7e:	7833      	ldrb	r3, [r6, #0]
    3a80:	2b01      	cmp	r3, #1
    3a82:	d038      	beq.n	3af6 <spi_init+0xce>
    3a84:	002b      	movs	r3, r5
    3a86:	330c      	adds	r3, #12
    3a88:	0029      	movs	r1, r5
    3a8a:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
    3a8c:	2200      	movs	r2, #0
    3a8e:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    3a90:	428b      	cmp	r3, r1
    3a92:	d1fc      	bne.n	3a8e <spi_init+0x66>
	module->tx_buffer_ptr              = NULL;
    3a94:	2300      	movs	r3, #0
    3a96:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    3a98:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    3a9a:	2400      	movs	r4, #0
    3a9c:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    3a9e:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    3aa0:	3336      	adds	r3, #54	; 0x36
    3aa2:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    3aa4:	3301      	adds	r3, #1
    3aa6:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    3aa8:	3301      	adds	r3, #1
    3aaa:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    3aac:	3b35      	subs	r3, #53	; 0x35
    3aae:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    3ab0:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    3ab2:	6828      	ldr	r0, [r5, #0]
    3ab4:	4b45      	ldr	r3, [pc, #276]	; (3bcc <spi_init+0x1a4>)
    3ab6:	4798      	blx	r3
    3ab8:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    3aba:	4949      	ldr	r1, [pc, #292]	; (3be0 <spi_init+0x1b8>)
    3abc:	4b49      	ldr	r3, [pc, #292]	; (3be4 <spi_init+0x1bc>)
    3abe:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    3ac0:	00bf      	lsls	r7, r7, #2
    3ac2:	4b49      	ldr	r3, [pc, #292]	; (3be8 <spi_init+0x1c0>)
    3ac4:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3ac6:	682f      	ldr	r7, [r5, #0]
    3ac8:	ab04      	add	r3, sp, #16
    3aca:	2280      	movs	r2, #128	; 0x80
    3acc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3ace:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3ad0:	3a7f      	subs	r2, #127	; 0x7f
    3ad2:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    3ad4:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    3ad6:	7833      	ldrb	r3, [r6, #0]
    3ad8:	2b00      	cmp	r3, #0
    3ada:	d102      	bne.n	3ae2 <spi_init+0xba>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3adc:	2200      	movs	r2, #0
    3ade:	ab04      	add	r3, sp, #16
    3ae0:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    3ae2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    3ae4:	9305      	str	r3, [sp, #20]
    3ae6:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    3ae8:	9306      	str	r3, [sp, #24]
    3aea:	6b33      	ldr	r3, [r6, #48]	; 0x30
    3aec:	9307      	str	r3, [sp, #28]
    3aee:	6b73      	ldr	r3, [r6, #52]	; 0x34
    3af0:	9308      	str	r3, [sp, #32]
    3af2:	2400      	movs	r4, #0
    3af4:	e00b      	b.n	3b0e <spi_init+0xe6>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    3af6:	6823      	ldr	r3, [r4, #0]
    3af8:	220c      	movs	r2, #12
    3afa:	4313      	orrs	r3, r2
    3afc:	6023      	str	r3, [r4, #0]
    3afe:	e7c1      	b.n	3a84 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3b00:	0038      	movs	r0, r7
    3b02:	4b3a      	ldr	r3, [pc, #232]	; (3bec <spi_init+0x1c4>)
    3b04:	4798      	blx	r3
    3b06:	e00a      	b.n	3b1e <spi_init+0xf6>
    3b08:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3b0a:	2c04      	cmp	r4, #4
    3b0c:	d010      	beq.n	3b30 <spi_init+0x108>
    3b0e:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3b10:	00a3      	lsls	r3, r4, #2
    3b12:	aa02      	add	r2, sp, #8
    3b14:	200c      	movs	r0, #12
    3b16:	1812      	adds	r2, r2, r0
    3b18:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    3b1a:	2800      	cmp	r0, #0
    3b1c:	d0f0      	beq.n	3b00 <spi_init+0xd8>
		if (current_pinmux != PINMUX_UNUSED) {
    3b1e:	1c43      	adds	r3, r0, #1
    3b20:	d0f2      	beq.n	3b08 <spi_init+0xe0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3b22:	a904      	add	r1, sp, #16
    3b24:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3b26:	0c00      	lsrs	r0, r0, #16
    3b28:	b2c0      	uxtb	r0, r0
    3b2a:	4b31      	ldr	r3, [pc, #196]	; (3bf0 <spi_init+0x1c8>)
    3b2c:	4798      	blx	r3
    3b2e:	e7eb      	b.n	3b08 <spi_init+0xe0>
	module->mode             = config->mode;
    3b30:	7833      	ldrb	r3, [r6, #0]
    3b32:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    3b34:	7c33      	ldrb	r3, [r6, #16]
    3b36:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    3b38:	7cb3      	ldrb	r3, [r6, #18]
    3b3a:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    3b3c:	7d33      	ldrb	r3, [r6, #20]
    3b3e:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
    3b40:	2200      	movs	r2, #0
    3b42:	ab02      	add	r3, sp, #8
    3b44:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    3b46:	7833      	ldrb	r3, [r6, #0]
    3b48:	2b01      	cmp	r3, #1
    3b4a:	d028      	beq.n	3b9e <spi_init+0x176>
	ctrla |= config->transfer_mode;
    3b4c:	6873      	ldr	r3, [r6, #4]
    3b4e:	68b2      	ldr	r2, [r6, #8]
    3b50:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    3b52:	68f2      	ldr	r2, [r6, #12]
    3b54:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    3b56:	7c31      	ldrb	r1, [r6, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    3b58:	7c72      	ldrb	r2, [r6, #17]
    3b5a:	2a00      	cmp	r2, #0
    3b5c:	d103      	bne.n	3b66 <spi_init+0x13e>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    3b5e:	4a25      	ldr	r2, [pc, #148]	; (3bf4 <spi_init+0x1cc>)
    3b60:	7892      	ldrb	r2, [r2, #2]
    3b62:	0792      	lsls	r2, r2, #30
    3b64:	d501      	bpl.n	3b6a <spi_init+0x142>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3b66:	2280      	movs	r2, #128	; 0x80
    3b68:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    3b6a:	7cb2      	ldrb	r2, [r6, #18]
    3b6c:	2a00      	cmp	r2, #0
    3b6e:	d002      	beq.n	3b76 <spi_init+0x14e>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3b70:	2280      	movs	r2, #128	; 0x80
    3b72:	0292      	lsls	r2, r2, #10
    3b74:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    3b76:	7cf2      	ldrb	r2, [r6, #19]
    3b78:	2a00      	cmp	r2, #0
    3b7a:	d002      	beq.n	3b82 <spi_init+0x15a>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3b7c:	2280      	movs	r2, #128	; 0x80
    3b7e:	0092      	lsls	r2, r2, #2
    3b80:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    3b82:	7d32      	ldrb	r2, [r6, #20]
    3b84:	2a00      	cmp	r2, #0
    3b86:	d002      	beq.n	3b8e <spi_init+0x166>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3b88:	2280      	movs	r2, #128	; 0x80
    3b8a:	0192      	lsls	r2, r2, #6
    3b8c:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    3b8e:	683a      	ldr	r2, [r7, #0]
    3b90:	4313      	orrs	r3, r2
    3b92:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
    3b94:	687b      	ldr	r3, [r7, #4]
    3b96:	430b      	orrs	r3, r1
    3b98:	607b      	str	r3, [r7, #4]
	return STATUS_OK;
    3b9a:	2000      	movs	r0, #0
    3b9c:	e74e      	b.n	3a3c <spi_init+0x14>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3b9e:	6828      	ldr	r0, [r5, #0]
    3ba0:	4b0a      	ldr	r3, [pc, #40]	; (3bcc <spi_init+0x1a4>)
    3ba2:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3ba4:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    3ba6:	b2c0      	uxtb	r0, r0
    3ba8:	4b13      	ldr	r3, [pc, #76]	; (3bf8 <spi_init+0x1d0>)
    3baa:	4798      	blx	r3
    3bac:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    3bae:	ab02      	add	r3, sp, #8
    3bb0:	1d9a      	adds	r2, r3, #6
    3bb2:	69b0      	ldr	r0, [r6, #24]
    3bb4:	4b11      	ldr	r3, [pc, #68]	; (3bfc <spi_init+0x1d4>)
    3bb6:	4798      	blx	r3
    3bb8:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3bba:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3bbc:	2b00      	cmp	r3, #0
    3bbe:	d000      	beq.n	3bc2 <spi_init+0x19a>
    3bc0:	e73c      	b.n	3a3c <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
    3bc2:	ab02      	add	r3, sp, #8
    3bc4:	3306      	adds	r3, #6
    3bc6:	781b      	ldrb	r3, [r3, #0]
    3bc8:	733b      	strb	r3, [r7, #12]
    3bca:	e7bf      	b.n	3b4c <spi_init+0x124>
    3bcc:	00003921 	.word	0x00003921
    3bd0:	40000400 	.word	0x40000400
    3bd4:	00004a95 	.word	0x00004a95
    3bd8:	00004a09 	.word	0x00004a09
    3bdc:	0000375d 	.word	0x0000375d
    3be0:	00003cf5 	.word	0x00003cf5
    3be4:	0000395d 	.word	0x0000395d
    3be8:	20000420 	.word	0x20000420
    3bec:	000037a9 	.word	0x000037a9
    3bf0:	00004b8d 	.word	0x00004b8d
    3bf4:	41002000 	.word	0x41002000
    3bf8:	00004ab1 	.word	0x00004ab1
    3bfc:	0000369f 	.word	0x0000369f

00003c00 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    3c00:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    3c02:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    3c04:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    3c06:	2c01      	cmp	r4, #1
    3c08:	d001      	beq.n	3c0e <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    3c0a:	0018      	movs	r0, r3
    3c0c:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    3c0e:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    3c10:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    3c12:	2c00      	cmp	r4, #0
    3c14:	d1f9      	bne.n	3c0a <spi_select_slave+0xa>
		if (select) {
    3c16:	2a00      	cmp	r2, #0
    3c18:	d058      	beq.n	3ccc <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    3c1a:	784b      	ldrb	r3, [r1, #1]
    3c1c:	2b00      	cmp	r3, #0
    3c1e:	d044      	beq.n	3caa <spi_select_slave+0xaa>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3c20:	6803      	ldr	r3, [r0, #0]
    3c22:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    3c24:	07db      	lsls	r3, r3, #31
    3c26:	d410      	bmi.n	3c4a <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    3c28:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3c2a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3c2c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3c2e:	2900      	cmp	r1, #0
    3c30:	d104      	bne.n	3c3c <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3c32:	0953      	lsrs	r3, r2, #5
    3c34:	01db      	lsls	r3, r3, #7
    3c36:	492e      	ldr	r1, [pc, #184]	; (3cf0 <spi_select_slave+0xf0>)
    3c38:	468c      	mov	ip, r1
    3c3a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3c3c:	211f      	movs	r1, #31
    3c3e:	4011      	ands	r1, r2
    3c40:	2201      	movs	r2, #1
    3c42:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3c44:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    3c46:	2305      	movs	r3, #5
    3c48:	e7df      	b.n	3c0a <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    3c4a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3c4c:	09d4      	lsrs	r4, r2, #7
		return NULL;
    3c4e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3c50:	2c00      	cmp	r4, #0
    3c52:	d104      	bne.n	3c5e <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    3c54:	0953      	lsrs	r3, r2, #5
    3c56:	01db      	lsls	r3, r3, #7
    3c58:	4c25      	ldr	r4, [pc, #148]	; (3cf0 <spi_select_slave+0xf0>)
    3c5a:	46a4      	mov	ip, r4
    3c5c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3c5e:	241f      	movs	r4, #31
    3c60:	4014      	ands	r4, r2
    3c62:	2201      	movs	r2, #1
    3c64:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    3c66:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3c68:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3c6a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3c6c:	07d2      	lsls	r2, r2, #31
    3c6e:	d501      	bpl.n	3c74 <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3c70:	788a      	ldrb	r2, [r1, #2]
    3c72:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    3c74:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    3c76:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    3c78:	2a00      	cmp	r2, #0
    3c7a:	d1c6      	bne.n	3c0a <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3c7c:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    3c7e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3c80:	7e13      	ldrb	r3, [r2, #24]
    3c82:	420b      	tst	r3, r1
    3c84:	d0fc      	beq.n	3c80 <spi_select_slave+0x80>
    3c86:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    3c88:	2300      	movs	r3, #0
	if (!spi_is_ready_to_read(module)) {
    3c8a:	0749      	lsls	r1, r1, #29
    3c8c:	d5bd      	bpl.n	3c0a <spi_select_slave+0xa>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3c8e:	8b53      	ldrh	r3, [r2, #26]
    3c90:	075b      	lsls	r3, r3, #29
    3c92:	d501      	bpl.n	3c98 <spi_select_slave+0x98>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3c94:	2304      	movs	r3, #4
    3c96:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3c98:	7983      	ldrb	r3, [r0, #6]
    3c9a:	2b01      	cmp	r3, #1
    3c9c:	d002      	beq.n	3ca4 <spi_select_slave+0xa4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3c9e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3ca0:	2300      	movs	r3, #0
    3ca2:	e7b2      	b.n	3c0a <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3ca4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3ca6:	2300      	movs	r3, #0
    3ca8:	e7af      	b.n	3c0a <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    3caa:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3cac:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3cae:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3cb0:	2900      	cmp	r1, #0
    3cb2:	d104      	bne.n	3cbe <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    3cb4:	0953      	lsrs	r3, r2, #5
    3cb6:	01db      	lsls	r3, r3, #7
    3cb8:	490d      	ldr	r1, [pc, #52]	; (3cf0 <spi_select_slave+0xf0>)
    3cba:	468c      	mov	ip, r1
    3cbc:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3cbe:	211f      	movs	r1, #31
    3cc0:	4011      	ands	r1, r2
    3cc2:	2201      	movs	r2, #1
    3cc4:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    3cc6:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    3cc8:	2300      	movs	r3, #0
    3cca:	e79e      	b.n	3c0a <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    3ccc:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3cce:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3cd0:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3cd2:	2900      	cmp	r1, #0
    3cd4:	d104      	bne.n	3ce0 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    3cd6:	0953      	lsrs	r3, r2, #5
    3cd8:	01db      	lsls	r3, r3, #7
    3cda:	4905      	ldr	r1, [pc, #20]	; (3cf0 <spi_select_slave+0xf0>)
    3cdc:	468c      	mov	ip, r1
    3cde:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3ce0:	211f      	movs	r1, #31
    3ce2:	4011      	ands	r1, r2
    3ce4:	2201      	movs	r2, #1
    3ce6:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3ce8:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    3cea:	2300      	movs	r3, #0
    3cec:	e78d      	b.n	3c0a <spi_select_slave+0xa>
    3cee:	46c0      	nop			; (mov r8, r8)
    3cf0:	41004400 	.word	0x41004400

00003cf4 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    3cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    3cf6:	0080      	lsls	r0, r0, #2
    3cf8:	4b70      	ldr	r3, [pc, #448]	; (3ebc <_spi_interrupt_handler+0x1c8>)
    3cfa:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3cfc:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    3cfe:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
    3d00:	5ce7      	ldrb	r7, [r4, r3]
    3d02:	2236      	movs	r2, #54	; 0x36
    3d04:	5ca2      	ldrb	r2, [r4, r2]
    3d06:	4017      	ands	r7, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    3d08:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    3d0a:	7db5      	ldrb	r5, [r6, #22]
    3d0c:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    3d0e:	07eb      	lsls	r3, r5, #31
    3d10:	d502      	bpl.n	3d18 <_spi_interrupt_handler+0x24>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    3d12:	7963      	ldrb	r3, [r4, #5]
    3d14:	2b01      	cmp	r3, #1
    3d16:	d01e      	beq.n	3d56 <_spi_interrupt_handler+0x62>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    3d18:	076b      	lsls	r3, r5, #29
    3d1a:	d511      	bpl.n	3d40 <_spi_interrupt_handler+0x4c>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3d1c:	8b73      	ldrh	r3, [r6, #26]
    3d1e:	075b      	lsls	r3, r3, #29
    3d20:	d55a      	bpl.n	3dd8 <_spi_interrupt_handler+0xe4>
			if (module->dir != SPI_DIRECTION_WRITE) {
    3d22:	7a63      	ldrb	r3, [r4, #9]
    3d24:	2b01      	cmp	r3, #1
    3d26:	d008      	beq.n	3d3a <_spi_interrupt_handler+0x46>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    3d28:	221e      	movs	r2, #30
    3d2a:	2338      	movs	r3, #56	; 0x38
    3d2c:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    3d2e:	3b35      	subs	r3, #53	; 0x35
    3d30:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    3d32:	3302      	adds	r3, #2
    3d34:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    3d36:	073b      	lsls	r3, r7, #28
    3d38:	d44a      	bmi.n	3dd0 <_spi_interrupt_handler+0xdc>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    3d3a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3d3c:	2304      	movs	r3, #4
    3d3e:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    3d40:	07ab      	lsls	r3, r5, #30
    3d42:	d503      	bpl.n	3d4c <_spi_interrupt_handler+0x58>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    3d44:	7963      	ldrb	r3, [r4, #5]
    3d46:	2b01      	cmp	r3, #1
    3d48:	d100      	bne.n	3d4c <_spi_interrupt_handler+0x58>
    3d4a:	e097      	b.n	3e7c <_spi_interrupt_handler+0x188>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    3d4c:	b26d      	sxtb	r5, r5
    3d4e:	2d00      	cmp	r5, #0
    3d50:	da00      	bge.n	3d54 <_spi_interrupt_handler+0x60>
    3d52:	e0a9      	b.n	3ea8 <_spi_interrupt_handler+0x1b4>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    3d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(module->dir == SPI_DIRECTION_READ)) {
    3d56:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    3d58:	2b00      	cmp	r3, #0
    3d5a:	d022      	beq.n	3da2 <_spi_interrupt_handler+0xae>
			(module->dir != SPI_DIRECTION_READ))
    3d5c:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    3d5e:	2b00      	cmp	r3, #0
    3d60:	d0da      	beq.n	3d18 <_spi_interrupt_handler+0x24>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3d62:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    3d64:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    3d66:	7813      	ldrb	r3, [r2, #0]
    3d68:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
    3d6a:	1c50      	adds	r0, r2, #1
    3d6c:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3d6e:	79a0      	ldrb	r0, [r4, #6]
    3d70:	2801      	cmp	r0, #1
    3d72:	d027      	beq.n	3dc4 <_spi_interrupt_handler+0xd0>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    3d74:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    3d76:	05db      	lsls	r3, r3, #23
    3d78:	0ddb      	lsrs	r3, r3, #23
    3d7a:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
    3d7c:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    3d7e:	3b01      	subs	r3, #1
    3d80:	b29b      	uxth	r3, r3
    3d82:	86a3      	strh	r3, [r4, #52]	; 0x34
			if (module->remaining_tx_buffer_length == 0) {
    3d84:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    3d86:	b29b      	uxth	r3, r3
    3d88:	2b00      	cmp	r3, #0
    3d8a:	d1c5      	bne.n	3d18 <_spi_interrupt_handler+0x24>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    3d8c:	3301      	adds	r3, #1
    3d8e:	7533      	strb	r3, [r6, #20]
				if (module->dir == SPI_DIRECTION_WRITE &&
    3d90:	7a63      	ldrb	r3, [r4, #9]
    3d92:	2b01      	cmp	r3, #1
    3d94:	d1c0      	bne.n	3d18 <_spi_interrupt_handler+0x24>
    3d96:	79e3      	ldrb	r3, [r4, #7]
    3d98:	2b00      	cmp	r3, #0
    3d9a:	d1bd      	bne.n	3d18 <_spi_interrupt_handler+0x24>
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3d9c:	3302      	adds	r3, #2
    3d9e:	75b3      	strb	r3, [r6, #22]
    3da0:	e7ba      	b.n	3d18 <_spi_interrupt_handler+0x24>
	spi_hw->DATA.reg = dummy_write;
    3da2:	4b47      	ldr	r3, [pc, #284]	; (3ec0 <_spi_interrupt_handler+0x1cc>)
    3da4:	881b      	ldrh	r3, [r3, #0]
    3da6:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    3da8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3daa:	3b01      	subs	r3, #1
    3dac:	b29b      	uxth	r3, r3
    3dae:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
    3db0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3db2:	b29b      	uxth	r3, r3
    3db4:	2b00      	cmp	r3, #0
    3db6:	d101      	bne.n	3dbc <_spi_interrupt_handler+0xc8>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    3db8:	3301      	adds	r3, #1
    3dba:	7533      	strb	r3, [r6, #20]
		if (0
    3dbc:	7963      	ldrb	r3, [r4, #5]
    3dbe:	2b01      	cmp	r3, #1
    3dc0:	d0cc      	beq.n	3d5c <_spi_interrupt_handler+0x68>
    3dc2:	e7a9      	b.n	3d18 <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    3dc4:	7850      	ldrb	r0, [r2, #1]
    3dc6:	0200      	lsls	r0, r0, #8
    3dc8:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    3dca:	3202      	adds	r2, #2
    3dcc:	62e2      	str	r2, [r4, #44]	; 0x2c
    3dce:	e7d2      	b.n	3d76 <_spi_interrupt_handler+0x82>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    3dd0:	0020      	movs	r0, r4
    3dd2:	69a3      	ldr	r3, [r4, #24]
    3dd4:	4798      	blx	r3
    3dd6:	e7b0      	b.n	3d3a <_spi_interrupt_handler+0x46>
			if (module->dir == SPI_DIRECTION_WRITE) {
    3dd8:	7a63      	ldrb	r3, [r4, #9]
    3dda:	2b01      	cmp	r3, #1
    3ddc:	d028      	beq.n	3e30 <_spi_interrupt_handler+0x13c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3dde:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    3de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3de2:	05db      	lsls	r3, r3, #23
    3de4:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    3de6:	b2da      	uxtb	r2, r3
    3de8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    3dea:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    3dec:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    3dee:	1c51      	adds	r1, r2, #1
    3df0:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3df2:	79a1      	ldrb	r1, [r4, #6]
    3df4:	2901      	cmp	r1, #1
    3df6:	d034      	beq.n	3e62 <_spi_interrupt_handler+0x16e>
	module->remaining_rx_buffer_length--;
    3df8:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    3dfa:	3b01      	subs	r3, #1
    3dfc:	b29b      	uxth	r3, r3
    3dfe:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    3e00:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    3e02:	b29b      	uxth	r3, r3
    3e04:	2b00      	cmp	r3, #0
    3e06:	d000      	beq.n	3e0a <_spi_interrupt_handler+0x116>
    3e08:	e79a      	b.n	3d40 <_spi_interrupt_handler+0x4c>
					module->status = STATUS_OK;
    3e0a:	2200      	movs	r2, #0
    3e0c:	3338      	adds	r3, #56	; 0x38
    3e0e:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    3e10:	3b34      	subs	r3, #52	; 0x34
    3e12:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    3e14:	7a63      	ldrb	r3, [r4, #9]
    3e16:	2b02      	cmp	r3, #2
    3e18:	d029      	beq.n	3e6e <_spi_interrupt_handler+0x17a>
					} else if (module->dir == SPI_DIRECTION_READ) {
    3e1a:	7a63      	ldrb	r3, [r4, #9]
    3e1c:	2b00      	cmp	r3, #0
    3e1e:	d000      	beq.n	3e22 <_spi_interrupt_handler+0x12e>
    3e20:	e78e      	b.n	3d40 <_spi_interrupt_handler+0x4c>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    3e22:	07bb      	lsls	r3, r7, #30
    3e24:	d400      	bmi.n	3e28 <_spi_interrupt_handler+0x134>
    3e26:	e78b      	b.n	3d40 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    3e28:	0020      	movs	r0, r4
    3e2a:	6923      	ldr	r3, [r4, #16]
    3e2c:	4798      	blx	r3
    3e2e:	e787      	b.n	3d40 <_spi_interrupt_handler+0x4c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3e30:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
    3e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    3e34:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3e36:	3b01      	subs	r3, #1
    3e38:	b29b      	uxth	r3, r3
    3e3a:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    3e3c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3e3e:	b29b      	uxth	r3, r3
    3e40:	2b00      	cmp	r3, #0
    3e42:	d000      	beq.n	3e46 <_spi_interrupt_handler+0x152>
    3e44:	e77c      	b.n	3d40 <_spi_interrupt_handler+0x4c>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    3e46:	3304      	adds	r3, #4
    3e48:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    3e4a:	2200      	movs	r2, #0
    3e4c:	3334      	adds	r3, #52	; 0x34
    3e4e:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    3e50:	3b35      	subs	r3, #53	; 0x35
    3e52:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    3e54:	07fb      	lsls	r3, r7, #31
    3e56:	d400      	bmi.n	3e5a <_spi_interrupt_handler+0x166>
    3e58:	e772      	b.n	3d40 <_spi_interrupt_handler+0x4c>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    3e5a:	0020      	movs	r0, r4
    3e5c:	68e3      	ldr	r3, [r4, #12]
    3e5e:	4798      	blx	r3
    3e60:	e76e      	b.n	3d40 <_spi_interrupt_handler+0x4c>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    3e62:	0a1b      	lsrs	r3, r3, #8
    3e64:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    3e66:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3e68:	3301      	adds	r3, #1
    3e6a:	62a3      	str	r3, [r4, #40]	; 0x28
    3e6c:	e7c4      	b.n	3df8 <_spi_interrupt_handler+0x104>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    3e6e:	077b      	lsls	r3, r7, #29
    3e70:	d400      	bmi.n	3e74 <_spi_interrupt_handler+0x180>
    3e72:	e765      	b.n	3d40 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    3e74:	0020      	movs	r0, r4
    3e76:	6963      	ldr	r3, [r4, #20]
    3e78:	4798      	blx	r3
    3e7a:	e761      	b.n	3d40 <_spi_interrupt_handler+0x4c>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    3e7c:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    3e7e:	2b01      	cmp	r3, #1
    3e80:	d000      	beq.n	3e84 <_spi_interrupt_handler+0x190>
    3e82:	e763      	b.n	3d4c <_spi_interrupt_handler+0x58>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    3e84:	79e3      	ldrb	r3, [r4, #7]
    3e86:	2b00      	cmp	r3, #0
    3e88:	d000      	beq.n	3e8c <_spi_interrupt_handler+0x198>
    3e8a:	e75f      	b.n	3d4c <_spi_interrupt_handler+0x58>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3e8c:	3302      	adds	r3, #2
    3e8e:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    3e90:	3301      	adds	r3, #1
    3e92:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    3e94:	2200      	movs	r2, #0
    3e96:	3335      	adds	r3, #53	; 0x35
    3e98:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    3e9a:	07fb      	lsls	r3, r7, #31
    3e9c:	d400      	bmi.n	3ea0 <_spi_interrupt_handler+0x1ac>
    3e9e:	e755      	b.n	3d4c <_spi_interrupt_handler+0x58>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    3ea0:	0020      	movs	r0, r4
    3ea2:	68e3      	ldr	r3, [r4, #12]
    3ea4:	4798      	blx	r3
    3ea6:	e751      	b.n	3d4c <_spi_interrupt_handler+0x58>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    3ea8:	2380      	movs	r3, #128	; 0x80
    3eaa:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    3eac:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    3eae:	067b      	lsls	r3, r7, #25
    3eb0:	d400      	bmi.n	3eb4 <_spi_interrupt_handler+0x1c0>
    3eb2:	e74f      	b.n	3d54 <_spi_interrupt_handler+0x60>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    3eb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3eb6:	0020      	movs	r0, r4
    3eb8:	4798      	blx	r3
}
    3eba:	e74b      	b.n	3d54 <_spi_interrupt_handler+0x60>
    3ebc:	20000420 	.word	0x20000420
    3ec0:	20000438 	.word	0x20000438

00003ec4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    3ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ec6:	46de      	mov	lr, fp
    3ec8:	4657      	mov	r7, sl
    3eca:	464e      	mov	r6, r9
    3ecc:	4645      	mov	r5, r8
    3ece:	b5e0      	push	{r5, r6, r7, lr}
    3ed0:	b091      	sub	sp, #68	; 0x44
    3ed2:	0005      	movs	r5, r0
    3ed4:	000c      	movs	r4, r1
    3ed6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    3ed8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3eda:	0008      	movs	r0, r1
    3edc:	4bbc      	ldr	r3, [pc, #752]	; (41d0 <usart_init+0x30c>)
    3ede:	4798      	blx	r3
    3ee0:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3ee2:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    3ee4:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3ee6:	07db      	lsls	r3, r3, #31
    3ee8:	d506      	bpl.n	3ef8 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    3eea:	b011      	add	sp, #68	; 0x44
    3eec:	bc3c      	pop	{r2, r3, r4, r5}
    3eee:	4690      	mov	r8, r2
    3ef0:	4699      	mov	r9, r3
    3ef2:	46a2      	mov	sl, r4
    3ef4:	46ab      	mov	fp, r5
    3ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3ef8:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    3efa:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3efc:	079b      	lsls	r3, r3, #30
    3efe:	d4f4      	bmi.n	3eea <usart_init+0x26>
    3f00:	49b4      	ldr	r1, [pc, #720]	; (41d4 <usart_init+0x310>)
    3f02:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3f04:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3f06:	2301      	movs	r3, #1
    3f08:	40bb      	lsls	r3, r7
    3f0a:	4303      	orrs	r3, r0
    3f0c:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3f0e:	a90f      	add	r1, sp, #60	; 0x3c
    3f10:	272d      	movs	r7, #45	; 0x2d
    3f12:	5df3      	ldrb	r3, [r6, r7]
    3f14:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3f16:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3f18:	b2d3      	uxtb	r3, r2
    3f1a:	9302      	str	r3, [sp, #8]
    3f1c:	0018      	movs	r0, r3
    3f1e:	4bae      	ldr	r3, [pc, #696]	; (41d8 <usart_init+0x314>)
    3f20:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3f22:	9802      	ldr	r0, [sp, #8]
    3f24:	4bad      	ldr	r3, [pc, #692]	; (41dc <usart_init+0x318>)
    3f26:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3f28:	5df0      	ldrb	r0, [r6, r7]
    3f2a:	2100      	movs	r1, #0
    3f2c:	4bac      	ldr	r3, [pc, #688]	; (41e0 <usart_init+0x31c>)
    3f2e:	4798      	blx	r3
	module->character_size = config->character_size;
    3f30:	7af3      	ldrb	r3, [r6, #11]
    3f32:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    3f34:	2324      	movs	r3, #36	; 0x24
    3f36:	5cf3      	ldrb	r3, [r6, r3]
    3f38:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    3f3a:	2325      	movs	r3, #37	; 0x25
    3f3c:	5cf3      	ldrb	r3, [r6, r3]
    3f3e:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    3f40:	7ef3      	ldrb	r3, [r6, #27]
    3f42:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3f44:	7f33      	ldrb	r3, [r6, #28]
    3f46:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3f48:	682b      	ldr	r3, [r5, #0]
    3f4a:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3f4c:	0018      	movs	r0, r3
    3f4e:	4ba0      	ldr	r3, [pc, #640]	; (41d0 <usart_init+0x30c>)
    3f50:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3f52:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    3f54:	2200      	movs	r2, #0
    3f56:	230e      	movs	r3, #14
    3f58:	a906      	add	r1, sp, #24
    3f5a:	468c      	mov	ip, r1
    3f5c:	4463      	add	r3, ip
    3f5e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    3f60:	8a32      	ldrh	r2, [r6, #16]
    3f62:	9202      	str	r2, [sp, #8]
    3f64:	2380      	movs	r3, #128	; 0x80
    3f66:	01db      	lsls	r3, r3, #7
    3f68:	429a      	cmp	r2, r3
    3f6a:	d100      	bne.n	3f6e <usart_init+0xaa>
    3f6c:	e09e      	b.n	40ac <usart_init+0x1e8>
    3f6e:	d90f      	bls.n	3f90 <usart_init+0xcc>
    3f70:	23c0      	movs	r3, #192	; 0xc0
    3f72:	01db      	lsls	r3, r3, #7
    3f74:	9a02      	ldr	r2, [sp, #8]
    3f76:	429a      	cmp	r2, r3
    3f78:	d100      	bne.n	3f7c <usart_init+0xb8>
    3f7a:	e092      	b.n	40a2 <usart_init+0x1de>
    3f7c:	2380      	movs	r3, #128	; 0x80
    3f7e:	021b      	lsls	r3, r3, #8
    3f80:	429a      	cmp	r2, r3
    3f82:	d000      	beq.n	3f86 <usart_init+0xc2>
    3f84:	e11f      	b.n	41c6 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    3f86:	2303      	movs	r3, #3
    3f88:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3f8a:	2300      	movs	r3, #0
    3f8c:	9307      	str	r3, [sp, #28]
    3f8e:	e008      	b.n	3fa2 <usart_init+0xde>
	switch (config->sample_rate) {
    3f90:	2380      	movs	r3, #128	; 0x80
    3f92:	019b      	lsls	r3, r3, #6
    3f94:	429a      	cmp	r2, r3
    3f96:	d000      	beq.n	3f9a <usart_init+0xd6>
    3f98:	e115      	b.n	41c6 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3f9a:	2310      	movs	r3, #16
    3f9c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3f9e:	3b0f      	subs	r3, #15
    3fa0:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    3fa2:	6833      	ldr	r3, [r6, #0]
    3fa4:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    3fa6:	68f3      	ldr	r3, [r6, #12]
    3fa8:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    3faa:	6973      	ldr	r3, [r6, #20]
    3fac:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3fae:	7e33      	ldrb	r3, [r6, #24]
    3fb0:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3fb2:	2326      	movs	r3, #38	; 0x26
    3fb4:	5cf3      	ldrb	r3, [r6, r3]
    3fb6:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    3fb8:	6873      	ldr	r3, [r6, #4]
    3fba:	4699      	mov	r9, r3
	switch (transfer_mode)
    3fbc:	2b00      	cmp	r3, #0
    3fbe:	d100      	bne.n	3fc2 <usart_init+0xfe>
    3fc0:	e0a0      	b.n	4104 <usart_init+0x240>
    3fc2:	2380      	movs	r3, #128	; 0x80
    3fc4:	055b      	lsls	r3, r3, #21
    3fc6:	4599      	cmp	r9, r3
    3fc8:	d100      	bne.n	3fcc <usart_init+0x108>
    3fca:	e084      	b.n	40d6 <usart_init+0x212>
	if(config->encoding_format_enable) {
    3fcc:	7e73      	ldrb	r3, [r6, #25]
    3fce:	2b00      	cmp	r3, #0
    3fd0:	d002      	beq.n	3fd8 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    3fd2:	7eb3      	ldrb	r3, [r6, #26]
    3fd4:	4642      	mov	r2, r8
    3fd6:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3fd8:	682a      	ldr	r2, [r5, #0]
    3fda:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3fdc:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3fde:	2b00      	cmp	r3, #0
    3fe0:	d1fc      	bne.n	3fdc <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    3fe2:	330e      	adds	r3, #14
    3fe4:	aa06      	add	r2, sp, #24
    3fe6:	4694      	mov	ip, r2
    3fe8:	4463      	add	r3, ip
    3fea:	881b      	ldrh	r3, [r3, #0]
    3fec:	4642      	mov	r2, r8
    3fee:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    3ff0:	9b05      	ldr	r3, [sp, #20]
    3ff2:	9a03      	ldr	r2, [sp, #12]
    3ff4:	4313      	orrs	r3, r2
    3ff6:	9a04      	ldr	r2, [sp, #16]
    3ff8:	4313      	orrs	r3, r2
    3ffa:	464a      	mov	r2, r9
    3ffc:	4313      	orrs	r3, r2
    3ffe:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4000:	465b      	mov	r3, fp
    4002:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    4004:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4006:	4653      	mov	r3, sl
    4008:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    400a:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    400c:	2327      	movs	r3, #39	; 0x27
    400e:	5cf3      	ldrb	r3, [r6, r3]
    4010:	2b00      	cmp	r3, #0
    4012:	d101      	bne.n	4018 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    4014:	3304      	adds	r3, #4
    4016:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    4018:	7e73      	ldrb	r3, [r6, #25]
    401a:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    401c:	7f32      	ldrb	r2, [r6, #28]
    401e:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    4020:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    4022:	7f72      	ldrb	r2, [r6, #29]
    4024:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4026:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4028:	2224      	movs	r2, #36	; 0x24
    402a:	5cb2      	ldrb	r2, [r6, r2]
    402c:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    402e:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    4030:	2225      	movs	r2, #37	; 0x25
    4032:	5cb2      	ldrb	r2, [r6, r2]
    4034:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4036:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    4038:	7ab1      	ldrb	r1, [r6, #10]
    403a:	7af2      	ldrb	r2, [r6, #11]
    403c:	4311      	orrs	r1, r2
    403e:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    4040:	8933      	ldrh	r3, [r6, #8]
    4042:	2bff      	cmp	r3, #255	; 0xff
    4044:	d100      	bne.n	4048 <usart_init+0x184>
    4046:	e081      	b.n	414c <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    4048:	2280      	movs	r2, #128	; 0x80
    404a:	0452      	lsls	r2, r2, #17
    404c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    404e:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    4050:	232c      	movs	r3, #44	; 0x2c
    4052:	5cf3      	ldrb	r3, [r6, r3]
    4054:	2b00      	cmp	r3, #0
    4056:	d103      	bne.n	4060 <usart_init+0x19c>
    4058:	4b62      	ldr	r3, [pc, #392]	; (41e4 <usart_init+0x320>)
    405a:	789b      	ldrb	r3, [r3, #2]
    405c:	079b      	lsls	r3, r3, #30
    405e:	d501      	bpl.n	4064 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    4060:	2380      	movs	r3, #128	; 0x80
    4062:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    4064:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4066:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4068:	2b00      	cmp	r3, #0
    406a:	d1fc      	bne.n	4066 <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    406c:	4643      	mov	r3, r8
    406e:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4070:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4072:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4074:	2b00      	cmp	r3, #0
    4076:	d1fc      	bne.n	4072 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    4078:	4643      	mov	r3, r8
    407a:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    407c:	ab0e      	add	r3, sp, #56	; 0x38
    407e:	2280      	movs	r2, #128	; 0x80
    4080:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4082:	2200      	movs	r2, #0
    4084:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    4086:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4088:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    408a:	6b33      	ldr	r3, [r6, #48]	; 0x30
    408c:	930a      	str	r3, [sp, #40]	; 0x28
    408e:	6b73      	ldr	r3, [r6, #52]	; 0x34
    4090:	930b      	str	r3, [sp, #44]	; 0x2c
    4092:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    4094:	930c      	str	r3, [sp, #48]	; 0x30
    4096:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    4098:	9302      	str	r3, [sp, #8]
    409a:	930d      	str	r3, [sp, #52]	; 0x34
    409c:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    409e:	ae0a      	add	r6, sp, #40	; 0x28
    40a0:	e063      	b.n	416a <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    40a2:	2308      	movs	r3, #8
    40a4:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    40a6:	3b07      	subs	r3, #7
    40a8:	9307      	str	r3, [sp, #28]
    40aa:	e77a      	b.n	3fa2 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    40ac:	6833      	ldr	r3, [r6, #0]
    40ae:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    40b0:	68f3      	ldr	r3, [r6, #12]
    40b2:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    40b4:	6973      	ldr	r3, [r6, #20]
    40b6:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    40b8:	7e33      	ldrb	r3, [r6, #24]
    40ba:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    40bc:	2326      	movs	r3, #38	; 0x26
    40be:	5cf3      	ldrb	r3, [r6, r3]
    40c0:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    40c2:	6873      	ldr	r3, [r6, #4]
    40c4:	4699      	mov	r9, r3
	switch (transfer_mode)
    40c6:	2b00      	cmp	r3, #0
    40c8:	d018      	beq.n	40fc <usart_init+0x238>
    40ca:	2380      	movs	r3, #128	; 0x80
    40cc:	055b      	lsls	r3, r3, #21
    40ce:	4599      	cmp	r9, r3
    40d0:	d001      	beq.n	40d6 <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    40d2:	2000      	movs	r0, #0
    40d4:	e025      	b.n	4122 <usart_init+0x25e>
			if (!config->use_external_clock) {
    40d6:	2327      	movs	r3, #39	; 0x27
    40d8:	5cf3      	ldrb	r3, [r6, r3]
    40da:	2b00      	cmp	r3, #0
    40dc:	d000      	beq.n	40e0 <usart_init+0x21c>
    40de:	e775      	b.n	3fcc <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    40e0:	6a33      	ldr	r3, [r6, #32]
    40e2:	001f      	movs	r7, r3
    40e4:	b2c0      	uxtb	r0, r0
    40e6:	4b40      	ldr	r3, [pc, #256]	; (41e8 <usart_init+0x324>)
    40e8:	4798      	blx	r3
    40ea:	0001      	movs	r1, r0
    40ec:	220e      	movs	r2, #14
    40ee:	ab06      	add	r3, sp, #24
    40f0:	469c      	mov	ip, r3
    40f2:	4462      	add	r2, ip
    40f4:	0038      	movs	r0, r7
    40f6:	4b3d      	ldr	r3, [pc, #244]	; (41ec <usart_init+0x328>)
    40f8:	4798      	blx	r3
    40fa:	e012      	b.n	4122 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    40fc:	2308      	movs	r3, #8
    40fe:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4100:	2300      	movs	r3, #0
    4102:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    4104:	2327      	movs	r3, #39	; 0x27
    4106:	5cf3      	ldrb	r3, [r6, r3]
    4108:	2b00      	cmp	r3, #0
    410a:	d00e      	beq.n	412a <usart_init+0x266>
				status_code =
    410c:	9b06      	ldr	r3, [sp, #24]
    410e:	9300      	str	r3, [sp, #0]
    4110:	9b07      	ldr	r3, [sp, #28]
    4112:	220e      	movs	r2, #14
    4114:	a906      	add	r1, sp, #24
    4116:	468c      	mov	ip, r1
    4118:	4462      	add	r2, ip
    411a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    411c:	6a30      	ldr	r0, [r6, #32]
    411e:	4f34      	ldr	r7, [pc, #208]	; (41f0 <usart_init+0x32c>)
    4120:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    4122:	2800      	cmp	r0, #0
    4124:	d000      	beq.n	4128 <usart_init+0x264>
    4126:	e6e0      	b.n	3eea <usart_init+0x26>
    4128:	e750      	b.n	3fcc <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    412a:	6a33      	ldr	r3, [r6, #32]
    412c:	001f      	movs	r7, r3
    412e:	b2c0      	uxtb	r0, r0
    4130:	4b2d      	ldr	r3, [pc, #180]	; (41e8 <usart_init+0x324>)
    4132:	4798      	blx	r3
    4134:	0001      	movs	r1, r0
				status_code =
    4136:	9b06      	ldr	r3, [sp, #24]
    4138:	9300      	str	r3, [sp, #0]
    413a:	9b07      	ldr	r3, [sp, #28]
    413c:	220e      	movs	r2, #14
    413e:	a806      	add	r0, sp, #24
    4140:	4684      	mov	ip, r0
    4142:	4462      	add	r2, ip
    4144:	0038      	movs	r0, r7
    4146:	4f2a      	ldr	r7, [pc, #168]	; (41f0 <usart_init+0x32c>)
    4148:	47b8      	blx	r7
    414a:	e7ea      	b.n	4122 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    414c:	7ef3      	ldrb	r3, [r6, #27]
    414e:	2b00      	cmp	r3, #0
    4150:	d100      	bne.n	4154 <usart_init+0x290>
    4152:	e77d      	b.n	4050 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4154:	2380      	movs	r3, #128	; 0x80
    4156:	04db      	lsls	r3, r3, #19
    4158:	431f      	orrs	r7, r3
    415a:	e779      	b.n	4050 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    415c:	0020      	movs	r0, r4
    415e:	4b25      	ldr	r3, [pc, #148]	; (41f4 <usart_init+0x330>)
    4160:	4798      	blx	r3
    4162:	e007      	b.n	4174 <usart_init+0x2b0>
    4164:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    4166:	2f04      	cmp	r7, #4
    4168:	d00d      	beq.n	4186 <usart_init+0x2c2>
    416a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    416c:	00bb      	lsls	r3, r7, #2
    416e:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    4170:	2800      	cmp	r0, #0
    4172:	d0f3      	beq.n	415c <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    4174:	1c43      	adds	r3, r0, #1
    4176:	d0f5      	beq.n	4164 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4178:	a90e      	add	r1, sp, #56	; 0x38
    417a:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    417c:	0c00      	lsrs	r0, r0, #16
    417e:	b2c0      	uxtb	r0, r0
    4180:	4b1d      	ldr	r3, [pc, #116]	; (41f8 <usart_init+0x334>)
    4182:	4798      	blx	r3
    4184:	e7ee      	b.n	4164 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    4186:	2300      	movs	r3, #0
    4188:	60eb      	str	r3, [r5, #12]
    418a:	612b      	str	r3, [r5, #16]
    418c:	616b      	str	r3, [r5, #20]
    418e:	61ab      	str	r3, [r5, #24]
    4190:	61eb      	str	r3, [r5, #28]
    4192:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    4194:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    4196:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    4198:	2200      	movs	r2, #0
    419a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    419c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    419e:	3330      	adds	r3, #48	; 0x30
    41a0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    41a2:	3301      	adds	r3, #1
    41a4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    41a6:	3301      	adds	r3, #1
    41a8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    41aa:	3301      	adds	r3, #1
    41ac:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    41ae:	6828      	ldr	r0, [r5, #0]
    41b0:	4b07      	ldr	r3, [pc, #28]	; (41d0 <usart_init+0x30c>)
    41b2:	4798      	blx	r3
    41b4:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    41b6:	4911      	ldr	r1, [pc, #68]	; (41fc <usart_init+0x338>)
    41b8:	4b11      	ldr	r3, [pc, #68]	; (4200 <usart_init+0x33c>)
    41ba:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    41bc:	00a4      	lsls	r4, r4, #2
    41be:	4b11      	ldr	r3, [pc, #68]	; (4204 <usart_init+0x340>)
    41c0:	50e5      	str	r5, [r4, r3]
	return status_code;
    41c2:	2000      	movs	r0, #0
    41c4:	e691      	b.n	3eea <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    41c6:	2310      	movs	r3, #16
    41c8:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    41ca:	2300      	movs	r3, #0
    41cc:	9307      	str	r3, [sp, #28]
    41ce:	e6e8      	b.n	3fa2 <usart_init+0xde>
    41d0:	00003921 	.word	0x00003921
    41d4:	40000400 	.word	0x40000400
    41d8:	00004a95 	.word	0x00004a95
    41dc:	00004a09 	.word	0x00004a09
    41e0:	0000375d 	.word	0x0000375d
    41e4:	41002000 	.word	0x41002000
    41e8:	00004ab1 	.word	0x00004ab1
    41ec:	0000369f 	.word	0x0000369f
    41f0:	000036c9 	.word	0x000036c9
    41f4:	000037a9 	.word	0x000037a9
    41f8:	00004b8d 	.word	0x00004b8d
    41fc:	000042bd 	.word	0x000042bd
    4200:	0000395d 	.word	0x0000395d
    4204:	20000420 	.word	0x20000420

00004208 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4208:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    420a:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    420c:	2a00      	cmp	r2, #0
    420e:	d101      	bne.n	4214 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    4210:	0018      	movs	r0, r3
    4212:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    4214:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    4216:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4218:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    421a:	2a00      	cmp	r2, #0
    421c:	d1f8      	bne.n	4210 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    421e:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    4220:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4222:	2a00      	cmp	r2, #0
    4224:	d1fc      	bne.n	4220 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    4226:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    4228:	2102      	movs	r1, #2
    422a:	7e1a      	ldrb	r2, [r3, #24]
    422c:	420a      	tst	r2, r1
    422e:	d0fc      	beq.n	422a <usart_write_wait+0x22>
	return STATUS_OK;
    4230:	2300      	movs	r3, #0
    4232:	e7ed      	b.n	4210 <usart_write_wait+0x8>

00004234 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4234:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    4236:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    4238:	2a00      	cmp	r2, #0
    423a:	d101      	bne.n	4240 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    423c:	0018      	movs	r0, r3
    423e:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    4240:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    4242:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4244:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    4246:	2a00      	cmp	r2, #0
    4248:	d1f8      	bne.n	423c <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    424a:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    424c:	7e10      	ldrb	r0, [r2, #24]
    424e:	0740      	lsls	r0, r0, #29
    4250:	d5f4      	bpl.n	423c <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    4252:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4254:	2b00      	cmp	r3, #0
    4256:	d1fc      	bne.n	4252 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4258:	8b53      	ldrh	r3, [r2, #26]
    425a:	b2db      	uxtb	r3, r3
	if (error_code) {
    425c:	0698      	lsls	r0, r3, #26
    425e:	d01d      	beq.n	429c <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    4260:	0798      	lsls	r0, r3, #30
    4262:	d503      	bpl.n	426c <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4264:	2302      	movs	r3, #2
    4266:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    4268:	3318      	adds	r3, #24
    426a:	e7e7      	b.n	423c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    426c:	0758      	lsls	r0, r3, #29
    426e:	d503      	bpl.n	4278 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4270:	2304      	movs	r3, #4
    4272:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    4274:	331a      	adds	r3, #26
    4276:	e7e1      	b.n	423c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4278:	07d8      	lsls	r0, r3, #31
    427a:	d503      	bpl.n	4284 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    427c:	2301      	movs	r3, #1
    427e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    4280:	3312      	adds	r3, #18
    4282:	e7db      	b.n	423c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    4284:	06d8      	lsls	r0, r3, #27
    4286:	d503      	bpl.n	4290 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    4288:	2310      	movs	r3, #16
    428a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    428c:	3332      	adds	r3, #50	; 0x32
    428e:	e7d5      	b.n	423c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    4290:	069b      	lsls	r3, r3, #26
    4292:	d503      	bpl.n	429c <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    4294:	2320      	movs	r3, #32
    4296:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    4298:	3321      	adds	r3, #33	; 0x21
    429a:	e7cf      	b.n	423c <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    429c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    429e:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    42a0:	2300      	movs	r3, #0
    42a2:	e7cb      	b.n	423c <usart_read_wait+0x8>

000042a4 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    42a4:	1c93      	adds	r3, r2, #2
    42a6:	009b      	lsls	r3, r3, #2
    42a8:	18c3      	adds	r3, r0, r3
    42aa:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    42ac:	2130      	movs	r1, #48	; 0x30
    42ae:	2301      	movs	r3, #1
    42b0:	4093      	lsls	r3, r2
    42b2:	001a      	movs	r2, r3
    42b4:	5c43      	ldrb	r3, [r0, r1]
    42b6:	4313      	orrs	r3, r2
    42b8:	5443      	strb	r3, [r0, r1]
}
    42ba:	4770      	bx	lr

000042bc <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    42bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    42be:	0080      	lsls	r0, r0, #2
    42c0:	4b62      	ldr	r3, [pc, #392]	; (444c <_usart_interrupt_handler+0x190>)
    42c2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    42c4:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    42c6:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    42c8:	2b00      	cmp	r3, #0
    42ca:	d1fc      	bne.n	42c6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    42cc:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    42ce:	7da6      	ldrb	r6, [r4, #22]
    42d0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    42d2:	2330      	movs	r3, #48	; 0x30
    42d4:	5ceb      	ldrb	r3, [r5, r3]
    42d6:	2231      	movs	r2, #49	; 0x31
    42d8:	5caf      	ldrb	r7, [r5, r2]
    42da:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    42dc:	07f3      	lsls	r3, r6, #31
    42de:	d522      	bpl.n	4326 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    42e0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    42e2:	b29b      	uxth	r3, r3
    42e4:	2b00      	cmp	r3, #0
    42e6:	d01c      	beq.n	4322 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    42e8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    42ea:	7813      	ldrb	r3, [r2, #0]
    42ec:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    42ee:	1c51      	adds	r1, r2, #1
    42f0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    42f2:	7969      	ldrb	r1, [r5, #5]
    42f4:	2901      	cmp	r1, #1
    42f6:	d00e      	beq.n	4316 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    42f8:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    42fa:	05db      	lsls	r3, r3, #23
    42fc:	0ddb      	lsrs	r3, r3, #23
    42fe:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    4300:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    4302:	3b01      	subs	r3, #1
    4304:	b29b      	uxth	r3, r3
    4306:	85eb      	strh	r3, [r5, #46]	; 0x2e
    4308:	2b00      	cmp	r3, #0
    430a:	d10c      	bne.n	4326 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    430c:	3301      	adds	r3, #1
    430e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    4310:	3301      	adds	r3, #1
    4312:	75a3      	strb	r3, [r4, #22]
    4314:	e007      	b.n	4326 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    4316:	7851      	ldrb	r1, [r2, #1]
    4318:	0209      	lsls	r1, r1, #8
    431a:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    431c:	3202      	adds	r2, #2
    431e:	62aa      	str	r2, [r5, #40]	; 0x28
    4320:	e7eb      	b.n	42fa <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4322:	2301      	movs	r3, #1
    4324:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    4326:	07b3      	lsls	r3, r6, #30
    4328:	d506      	bpl.n	4338 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    432a:	2302      	movs	r3, #2
    432c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    432e:	2200      	movs	r2, #0
    4330:	3331      	adds	r3, #49	; 0x31
    4332:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    4334:	07fb      	lsls	r3, r7, #31
    4336:	d41a      	bmi.n	436e <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    4338:	0773      	lsls	r3, r6, #29
    433a:	d565      	bpl.n	4408 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    433c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    433e:	b29b      	uxth	r3, r3
    4340:	2b00      	cmp	r3, #0
    4342:	d05f      	beq.n	4404 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4344:	8b63      	ldrh	r3, [r4, #26]
    4346:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    4348:	071a      	lsls	r2, r3, #28
    434a:	d414      	bmi.n	4376 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    434c:	223f      	movs	r2, #63	; 0x3f
    434e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    4350:	2b00      	cmp	r3, #0
    4352:	d034      	beq.n	43be <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4354:	079a      	lsls	r2, r3, #30
    4356:	d511      	bpl.n	437c <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    4358:	221a      	movs	r2, #26
    435a:	2332      	movs	r3, #50	; 0x32
    435c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    435e:	3b30      	subs	r3, #48	; 0x30
    4360:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    4362:	077b      	lsls	r3, r7, #29
    4364:	d550      	bpl.n	4408 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    4366:	0028      	movs	r0, r5
    4368:	696b      	ldr	r3, [r5, #20]
    436a:	4798      	blx	r3
    436c:	e04c      	b.n	4408 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    436e:	0028      	movs	r0, r5
    4370:	68eb      	ldr	r3, [r5, #12]
    4372:	4798      	blx	r3
    4374:	e7e0      	b.n	4338 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    4376:	2237      	movs	r2, #55	; 0x37
    4378:	4013      	ands	r3, r2
    437a:	e7e9      	b.n	4350 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    437c:	075a      	lsls	r2, r3, #29
    437e:	d505      	bpl.n	438c <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    4380:	221e      	movs	r2, #30
    4382:	2332      	movs	r3, #50	; 0x32
    4384:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4386:	3b2e      	subs	r3, #46	; 0x2e
    4388:	8363      	strh	r3, [r4, #26]
    438a:	e7ea      	b.n	4362 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    438c:	07da      	lsls	r2, r3, #31
    438e:	d505      	bpl.n	439c <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    4390:	2213      	movs	r2, #19
    4392:	2332      	movs	r3, #50	; 0x32
    4394:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    4396:	3b31      	subs	r3, #49	; 0x31
    4398:	8363      	strh	r3, [r4, #26]
    439a:	e7e2      	b.n	4362 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    439c:	06da      	lsls	r2, r3, #27
    439e:	d505      	bpl.n	43ac <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    43a0:	2242      	movs	r2, #66	; 0x42
    43a2:	2332      	movs	r3, #50	; 0x32
    43a4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    43a6:	3b22      	subs	r3, #34	; 0x22
    43a8:	8363      	strh	r3, [r4, #26]
    43aa:	e7da      	b.n	4362 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    43ac:	2220      	movs	r2, #32
    43ae:	421a      	tst	r2, r3
    43b0:	d0d7      	beq.n	4362 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    43b2:	3221      	adds	r2, #33	; 0x21
    43b4:	2332      	movs	r3, #50	; 0x32
    43b6:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    43b8:	3b12      	subs	r3, #18
    43ba:	8363      	strh	r3, [r4, #26]
    43bc:	e7d1      	b.n	4362 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    43be:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    43c0:	05db      	lsls	r3, r3, #23
    43c2:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    43c4:	b2da      	uxtb	r2, r3
    43c6:	6a69      	ldr	r1, [r5, #36]	; 0x24
    43c8:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    43ca:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    43cc:	1c51      	adds	r1, r2, #1
    43ce:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    43d0:	7969      	ldrb	r1, [r5, #5]
    43d2:	2901      	cmp	r1, #1
    43d4:	d010      	beq.n	43f8 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    43d6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    43d8:	3b01      	subs	r3, #1
    43da:	b29b      	uxth	r3, r3
    43dc:	85ab      	strh	r3, [r5, #44]	; 0x2c
    43de:	2b00      	cmp	r3, #0
    43e0:	d112      	bne.n	4408 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    43e2:	3304      	adds	r3, #4
    43e4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    43e6:	2200      	movs	r2, #0
    43e8:	332e      	adds	r3, #46	; 0x2e
    43ea:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    43ec:	07bb      	lsls	r3, r7, #30
    43ee:	d50b      	bpl.n	4408 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    43f0:	0028      	movs	r0, r5
    43f2:	692b      	ldr	r3, [r5, #16]
    43f4:	4798      	blx	r3
    43f6:	e007      	b.n	4408 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    43f8:	0a1b      	lsrs	r3, r3, #8
    43fa:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    43fc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    43fe:	3301      	adds	r3, #1
    4400:	626b      	str	r3, [r5, #36]	; 0x24
    4402:	e7e8      	b.n	43d6 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4404:	2304      	movs	r3, #4
    4406:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    4408:	06f3      	lsls	r3, r6, #27
    440a:	d504      	bpl.n	4416 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    440c:	2310      	movs	r3, #16
    440e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    4410:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    4412:	06fb      	lsls	r3, r7, #27
    4414:	d40e      	bmi.n	4434 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    4416:	06b3      	lsls	r3, r6, #26
    4418:	d504      	bpl.n	4424 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    441a:	2320      	movs	r3, #32
    441c:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    441e:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4420:	073b      	lsls	r3, r7, #28
    4422:	d40b      	bmi.n	443c <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    4424:	0733      	lsls	r3, r6, #28
    4426:	d504      	bpl.n	4432 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    4428:	2308      	movs	r3, #8
    442a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    442c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    442e:	06bb      	lsls	r3, r7, #26
    4430:	d408      	bmi.n	4444 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    4432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    4434:	0028      	movs	r0, r5
    4436:	69eb      	ldr	r3, [r5, #28]
    4438:	4798      	blx	r3
    443a:	e7ec      	b.n	4416 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    443c:	0028      	movs	r0, r5
    443e:	69ab      	ldr	r3, [r5, #24]
    4440:	4798      	blx	r3
    4442:	e7ef      	b.n	4424 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    4444:	6a2b      	ldr	r3, [r5, #32]
    4446:	0028      	movs	r0, r5
    4448:	4798      	blx	r3
}
    444a:	e7f2      	b.n	4432 <_usart_interrupt_handler+0x176>
    444c:	20000420 	.word	0x20000420

00004450 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4450:	b510      	push	{r4, lr}
	switch (clock_source) {
    4452:	2808      	cmp	r0, #8
    4454:	d803      	bhi.n	445e <system_clock_source_get_hz+0xe>
    4456:	0080      	lsls	r0, r0, #2
    4458:	4b1b      	ldr	r3, [pc, #108]	; (44c8 <system_clock_source_get_hz+0x78>)
    445a:	581b      	ldr	r3, [r3, r0]
    445c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    445e:	2000      	movs	r0, #0
    4460:	e030      	b.n	44c4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    4462:	4b1a      	ldr	r3, [pc, #104]	; (44cc <system_clock_source_get_hz+0x7c>)
    4464:	6918      	ldr	r0, [r3, #16]
    4466:	e02d      	b.n	44c4 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    4468:	4b19      	ldr	r3, [pc, #100]	; (44d0 <system_clock_source_get_hz+0x80>)
    446a:	6a1b      	ldr	r3, [r3, #32]
    446c:	059b      	lsls	r3, r3, #22
    446e:	0f9b      	lsrs	r3, r3, #30
    4470:	4818      	ldr	r0, [pc, #96]	; (44d4 <system_clock_source_get_hz+0x84>)
    4472:	40d8      	lsrs	r0, r3
    4474:	e026      	b.n	44c4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    4476:	4b15      	ldr	r3, [pc, #84]	; (44cc <system_clock_source_get_hz+0x7c>)
    4478:	6958      	ldr	r0, [r3, #20]
    447a:	e023      	b.n	44c4 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    447c:	4b13      	ldr	r3, [pc, #76]	; (44cc <system_clock_source_get_hz+0x7c>)
    447e:	681b      	ldr	r3, [r3, #0]
			return 0;
    4480:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4482:	079b      	lsls	r3, r3, #30
    4484:	d51e      	bpl.n	44c4 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4486:	4912      	ldr	r1, [pc, #72]	; (44d0 <system_clock_source_get_hz+0x80>)
    4488:	2210      	movs	r2, #16
    448a:	68cb      	ldr	r3, [r1, #12]
    448c:	421a      	tst	r2, r3
    448e:	d0fc      	beq.n	448a <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    4490:	4b0e      	ldr	r3, [pc, #56]	; (44cc <system_clock_source_get_hz+0x7c>)
    4492:	681b      	ldr	r3, [r3, #0]
    4494:	075b      	lsls	r3, r3, #29
    4496:	d401      	bmi.n	449c <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    4498:	480f      	ldr	r0, [pc, #60]	; (44d8 <system_clock_source_get_hz+0x88>)
    449a:	e013      	b.n	44c4 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    449c:	2000      	movs	r0, #0
    449e:	4b0f      	ldr	r3, [pc, #60]	; (44dc <system_clock_source_get_hz+0x8c>)
    44a0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    44a2:	4b0a      	ldr	r3, [pc, #40]	; (44cc <system_clock_source_get_hz+0x7c>)
    44a4:	689b      	ldr	r3, [r3, #8]
    44a6:	041b      	lsls	r3, r3, #16
    44a8:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    44aa:	4358      	muls	r0, r3
    44ac:	e00a      	b.n	44c4 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    44ae:	2350      	movs	r3, #80	; 0x50
    44b0:	4a07      	ldr	r2, [pc, #28]	; (44d0 <system_clock_source_get_hz+0x80>)
    44b2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    44b4:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    44b6:	075b      	lsls	r3, r3, #29
    44b8:	d504      	bpl.n	44c4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    44ba:	4b04      	ldr	r3, [pc, #16]	; (44cc <system_clock_source_get_hz+0x7c>)
    44bc:	68d8      	ldr	r0, [r3, #12]
    44be:	e001      	b.n	44c4 <system_clock_source_get_hz+0x74>
		return 32768UL;
    44c0:	2080      	movs	r0, #128	; 0x80
    44c2:	0200      	lsls	r0, r0, #8
	}
}
    44c4:	bd10      	pop	{r4, pc}
    44c6:	46c0      	nop			; (mov r8, r8)
    44c8:	00009084 	.word	0x00009084
    44cc:	20000144 	.word	0x20000144
    44d0:	40000800 	.word	0x40000800
    44d4:	007a1200 	.word	0x007a1200
    44d8:	02dc6c00 	.word	0x02dc6c00
    44dc:	00004ab1 	.word	0x00004ab1

000044e0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    44e0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    44e2:	490c      	ldr	r1, [pc, #48]	; (4514 <system_clock_source_osc8m_set_config+0x34>)
    44e4:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    44e6:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    44e8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    44ea:	7840      	ldrb	r0, [r0, #1]
    44ec:	2201      	movs	r2, #1
    44ee:	4010      	ands	r0, r2
    44f0:	0180      	lsls	r0, r0, #6
    44f2:	2640      	movs	r6, #64	; 0x40
    44f4:	43b3      	bics	r3, r6
    44f6:	4303      	orrs	r3, r0
    44f8:	402a      	ands	r2, r5
    44fa:	01d2      	lsls	r2, r2, #7
    44fc:	2080      	movs	r0, #128	; 0x80
    44fe:	4383      	bics	r3, r0
    4500:	4313      	orrs	r3, r2
    4502:	2203      	movs	r2, #3
    4504:	4022      	ands	r2, r4
    4506:	0212      	lsls	r2, r2, #8
    4508:	4803      	ldr	r0, [pc, #12]	; (4518 <system_clock_source_osc8m_set_config+0x38>)
    450a:	4003      	ands	r3, r0
    450c:	4313      	orrs	r3, r2
    450e:	620b      	str	r3, [r1, #32]
}
    4510:	bd70      	pop	{r4, r5, r6, pc}
    4512:	46c0      	nop			; (mov r8, r8)
    4514:	40000800 	.word	0x40000800
    4518:	fffffcff 	.word	0xfffffcff

0000451c <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    451c:	b5f0      	push	{r4, r5, r6, r7, lr}
    451e:	46de      	mov	lr, fp
    4520:	4657      	mov	r7, sl
    4522:	464e      	mov	r6, r9
    4524:	4645      	mov	r5, r8
    4526:	b5e0      	push	{r5, r6, r7, lr}
    4528:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    452a:	4b26      	ldr	r3, [pc, #152]	; (45c4 <system_clock_source_xosc32k_set_config+0xa8>)
    452c:	469b      	mov	fp, r3
    452e:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    4530:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    4532:	7800      	ldrb	r0, [r0, #0]
    4534:	4242      	negs	r2, r0
    4536:	4142      	adcs	r2, r0
    4538:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    453a:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    453c:	78ca      	ldrb	r2, [r1, #3]
    453e:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    4540:	790a      	ldrb	r2, [r1, #4]
    4542:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    4544:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    4546:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    4548:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    454a:	688a      	ldr	r2, [r1, #8]
    454c:	491e      	ldr	r1, [pc, #120]	; (45c8 <system_clock_source_xosc32k_set_config+0xac>)
    454e:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    4550:	2101      	movs	r1, #1
    4552:	464a      	mov	r2, r9
    4554:	0092      	lsls	r2, r2, #2
    4556:	4691      	mov	r9, r2
    4558:	2204      	movs	r2, #4
    455a:	4393      	bics	r3, r2
    455c:	464a      	mov	r2, r9
    455e:	4313      	orrs	r3, r2
    4560:	4642      	mov	r2, r8
    4562:	400a      	ands	r2, r1
    4564:	00d2      	lsls	r2, r2, #3
    4566:	4690      	mov	r8, r2
    4568:	2208      	movs	r2, #8
    456a:	4393      	bics	r3, r2
    456c:	4642      	mov	r2, r8
    456e:	4313      	orrs	r3, r2
    4570:	4662      	mov	r2, ip
    4572:	400a      	ands	r2, r1
    4574:	0112      	lsls	r2, r2, #4
    4576:	4694      	mov	ip, r2
    4578:	2210      	movs	r2, #16
    457a:	4393      	bics	r3, r2
    457c:	4662      	mov	r2, ip
    457e:	4313      	orrs	r3, r2
    4580:	4008      	ands	r0, r1
    4582:	0140      	lsls	r0, r0, #5
    4584:	2220      	movs	r2, #32
    4586:	4393      	bics	r3, r2
    4588:	4303      	orrs	r3, r0
    458a:	400f      	ands	r7, r1
    458c:	01bf      	lsls	r7, r7, #6
    458e:	2040      	movs	r0, #64	; 0x40
    4590:	4383      	bics	r3, r0
    4592:	433b      	orrs	r3, r7
    4594:	400e      	ands	r6, r1
    4596:	01f6      	lsls	r6, r6, #7
    4598:	3040      	adds	r0, #64	; 0x40
    459a:	4383      	bics	r3, r0
    459c:	4333      	orrs	r3, r6
    459e:	3879      	subs	r0, #121	; 0x79
    45a0:	4005      	ands	r5, r0
    45a2:	022d      	lsls	r5, r5, #8
    45a4:	4809      	ldr	r0, [pc, #36]	; (45cc <system_clock_source_xosc32k_set_config+0xb0>)
    45a6:	4003      	ands	r3, r0
    45a8:	432b      	orrs	r3, r5
    45aa:	4021      	ands	r1, r4
    45ac:	0309      	lsls	r1, r1, #12
    45ae:	4808      	ldr	r0, [pc, #32]	; (45d0 <system_clock_source_xosc32k_set_config+0xb4>)
    45b0:	4003      	ands	r3, r0
    45b2:	430b      	orrs	r3, r1
    45b4:	465a      	mov	r2, fp
    45b6:	8293      	strh	r3, [r2, #20]
}
    45b8:	bc3c      	pop	{r2, r3, r4, r5}
    45ba:	4690      	mov	r8, r2
    45bc:	4699      	mov	r9, r3
    45be:	46a2      	mov	sl, r4
    45c0:	46ab      	mov	fp, r5
    45c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    45c4:	40000800 	.word	0x40000800
    45c8:	20000144 	.word	0x20000144
    45cc:	fffff8ff 	.word	0xfffff8ff
    45d0:	ffffefff 	.word	0xffffefff

000045d4 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    45d4:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    45d6:	7a03      	ldrb	r3, [r0, #8]
    45d8:	069b      	lsls	r3, r3, #26
    45da:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    45dc:	8942      	ldrh	r2, [r0, #10]
    45de:	0592      	lsls	r2, r2, #22
    45e0:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    45e2:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    45e4:	4918      	ldr	r1, [pc, #96]	; (4648 <system_clock_source_dfll_set_config+0x74>)
    45e6:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    45e8:	7983      	ldrb	r3, [r0, #6]
    45ea:	79c2      	ldrb	r2, [r0, #7]
    45ec:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    45ee:	8842      	ldrh	r2, [r0, #2]
    45f0:	8884      	ldrh	r4, [r0, #4]
    45f2:	4322      	orrs	r2, r4
    45f4:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    45f6:	7842      	ldrb	r2, [r0, #1]
    45f8:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    45fa:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    45fc:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    45fe:	7803      	ldrb	r3, [r0, #0]
    4600:	2b04      	cmp	r3, #4
    4602:	d011      	beq.n	4628 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    4604:	2b20      	cmp	r3, #32
    4606:	d10e      	bne.n	4626 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    4608:	7b03      	ldrb	r3, [r0, #12]
    460a:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    460c:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    460e:	4313      	orrs	r3, r2
    4610:	89c2      	ldrh	r2, [r0, #14]
    4612:	0412      	lsls	r2, r2, #16
    4614:	490d      	ldr	r1, [pc, #52]	; (464c <system_clock_source_dfll_set_config+0x78>)
    4616:	400a      	ands	r2, r1
    4618:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    461a:	4a0b      	ldr	r2, [pc, #44]	; (4648 <system_clock_source_dfll_set_config+0x74>)
    461c:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    461e:	6811      	ldr	r1, [r2, #0]
    4620:	4b0b      	ldr	r3, [pc, #44]	; (4650 <system_clock_source_dfll_set_config+0x7c>)
    4622:	430b      	orrs	r3, r1
    4624:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    4626:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    4628:	7b03      	ldrb	r3, [r0, #12]
    462a:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    462c:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    462e:	4313      	orrs	r3, r2
    4630:	89c2      	ldrh	r2, [r0, #14]
    4632:	0412      	lsls	r2, r2, #16
    4634:	4905      	ldr	r1, [pc, #20]	; (464c <system_clock_source_dfll_set_config+0x78>)
    4636:	400a      	ands	r2, r1
    4638:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    463a:	4a03      	ldr	r2, [pc, #12]	; (4648 <system_clock_source_dfll_set_config+0x74>)
    463c:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    463e:	6813      	ldr	r3, [r2, #0]
    4640:	2104      	movs	r1, #4
    4642:	430b      	orrs	r3, r1
    4644:	6013      	str	r3, [r2, #0]
    4646:	e7ee      	b.n	4626 <system_clock_source_dfll_set_config+0x52>
    4648:	20000144 	.word	0x20000144
    464c:	03ff0000 	.word	0x03ff0000
    4650:	00000424 	.word	0x00000424

00004654 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    4654:	2808      	cmp	r0, #8
    4656:	d803      	bhi.n	4660 <system_clock_source_enable+0xc>
    4658:	0080      	lsls	r0, r0, #2
    465a:	4b25      	ldr	r3, [pc, #148]	; (46f0 <system_clock_source_enable+0x9c>)
    465c:	581b      	ldr	r3, [r3, r0]
    465e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4660:	2017      	movs	r0, #23
    4662:	e044      	b.n	46ee <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    4664:	4a23      	ldr	r2, [pc, #140]	; (46f4 <system_clock_source_enable+0xa0>)
    4666:	6a13      	ldr	r3, [r2, #32]
    4668:	2102      	movs	r1, #2
    466a:	430b      	orrs	r3, r1
    466c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    466e:	2000      	movs	r0, #0
    4670:	e03d      	b.n	46ee <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    4672:	4a20      	ldr	r2, [pc, #128]	; (46f4 <system_clock_source_enable+0xa0>)
    4674:	6993      	ldr	r3, [r2, #24]
    4676:	2102      	movs	r1, #2
    4678:	430b      	orrs	r3, r1
    467a:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    467c:	2000      	movs	r0, #0
		break;
    467e:	e036      	b.n	46ee <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    4680:	4a1c      	ldr	r2, [pc, #112]	; (46f4 <system_clock_source_enable+0xa0>)
    4682:	8a13      	ldrh	r3, [r2, #16]
    4684:	2102      	movs	r1, #2
    4686:	430b      	orrs	r3, r1
    4688:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    468a:	2000      	movs	r0, #0
		break;
    468c:	e02f      	b.n	46ee <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    468e:	4a19      	ldr	r2, [pc, #100]	; (46f4 <system_clock_source_enable+0xa0>)
    4690:	8a93      	ldrh	r3, [r2, #20]
    4692:	2102      	movs	r1, #2
    4694:	430b      	orrs	r3, r1
    4696:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    4698:	2000      	movs	r0, #0
		break;
    469a:	e028      	b.n	46ee <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    469c:	4916      	ldr	r1, [pc, #88]	; (46f8 <system_clock_source_enable+0xa4>)
    469e:	680b      	ldr	r3, [r1, #0]
    46a0:	2202      	movs	r2, #2
    46a2:	4313      	orrs	r3, r2
    46a4:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    46a6:	4b13      	ldr	r3, [pc, #76]	; (46f4 <system_clock_source_enable+0xa0>)
    46a8:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    46aa:	0019      	movs	r1, r3
    46ac:	320e      	adds	r2, #14
    46ae:	68cb      	ldr	r3, [r1, #12]
    46b0:	421a      	tst	r2, r3
    46b2:	d0fc      	beq.n	46ae <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    46b4:	4a10      	ldr	r2, [pc, #64]	; (46f8 <system_clock_source_enable+0xa4>)
    46b6:	6891      	ldr	r1, [r2, #8]
    46b8:	4b0e      	ldr	r3, [pc, #56]	; (46f4 <system_clock_source_enable+0xa0>)
    46ba:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    46bc:	6852      	ldr	r2, [r2, #4]
    46be:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    46c0:	2200      	movs	r2, #0
    46c2:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    46c4:	0019      	movs	r1, r3
    46c6:	3210      	adds	r2, #16
    46c8:	68cb      	ldr	r3, [r1, #12]
    46ca:	421a      	tst	r2, r3
    46cc:	d0fc      	beq.n	46c8 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    46ce:	4b0a      	ldr	r3, [pc, #40]	; (46f8 <system_clock_source_enable+0xa4>)
    46d0:	681b      	ldr	r3, [r3, #0]
    46d2:	b29b      	uxth	r3, r3
    46d4:	4a07      	ldr	r2, [pc, #28]	; (46f4 <system_clock_source_enable+0xa0>)
    46d6:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    46d8:	2000      	movs	r0, #0
    46da:	e008      	b.n	46ee <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    46dc:	4905      	ldr	r1, [pc, #20]	; (46f4 <system_clock_source_enable+0xa0>)
    46de:	2244      	movs	r2, #68	; 0x44
    46e0:	5c8b      	ldrb	r3, [r1, r2]
    46e2:	2002      	movs	r0, #2
    46e4:	4303      	orrs	r3, r0
    46e6:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    46e8:	2000      	movs	r0, #0
		break;
    46ea:	e000      	b.n	46ee <system_clock_source_enable+0x9a>
		return STATUS_OK;
    46ec:	2000      	movs	r0, #0
}
    46ee:	4770      	bx	lr
    46f0:	000090a8 	.word	0x000090a8
    46f4:	40000800 	.word	0x40000800
    46f8:	20000144 	.word	0x20000144

000046fc <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    46fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    46fe:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    4700:	22c2      	movs	r2, #194	; 0xc2
    4702:	00d2      	lsls	r2, r2, #3
    4704:	4b47      	ldr	r3, [pc, #284]	; (4824 <system_clock_init+0x128>)
    4706:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    4708:	4a47      	ldr	r2, [pc, #284]	; (4828 <system_clock_init+0x12c>)
    470a:	6853      	ldr	r3, [r2, #4]
    470c:	211e      	movs	r1, #30
    470e:	438b      	bics	r3, r1
    4710:	391a      	subs	r1, #26
    4712:	430b      	orrs	r3, r1
    4714:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    4716:	2202      	movs	r2, #2
    4718:	ab01      	add	r3, sp, #4
    471a:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    471c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    471e:	4d43      	ldr	r5, [pc, #268]	; (482c <system_clock_init+0x130>)
    4720:	b2e0      	uxtb	r0, r4
    4722:	a901      	add	r1, sp, #4
    4724:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4726:	3401      	adds	r4, #1
    4728:	2c25      	cmp	r4, #37	; 0x25
    472a:	d1f9      	bne.n	4720 <system_clock_init+0x24>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    472c:	a80a      	add	r0, sp, #40	; 0x28
    472e:	2300      	movs	r3, #0
    4730:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    4732:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    4734:	2280      	movs	r2, #128	; 0x80
    4736:	0212      	lsls	r2, r2, #8
    4738:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    473a:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    473c:	2201      	movs	r2, #1
    473e:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    4740:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    4742:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    4744:	3202      	adds	r2, #2
    4746:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    4748:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    474a:	4b39      	ldr	r3, [pc, #228]	; (4830 <system_clock_init+0x134>)
    474c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    474e:	2005      	movs	r0, #5
    4750:	4b38      	ldr	r3, [pc, #224]	; (4834 <system_clock_init+0x138>)
    4752:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    4754:	4933      	ldr	r1, [pc, #204]	; (4824 <system_clock_init+0x128>)
    4756:	2202      	movs	r2, #2
    4758:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    475a:	421a      	tst	r2, r3
    475c:	d0fc      	beq.n	4758 <system_clock_init+0x5c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    475e:	4a31      	ldr	r2, [pc, #196]	; (4824 <system_clock_init+0x128>)
    4760:	8a93      	ldrh	r3, [r2, #20]
    4762:	2180      	movs	r1, #128	; 0x80
    4764:	430b      	orrs	r3, r1
    4766:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    4768:	ab05      	add	r3, sp, #20
    476a:	2100      	movs	r1, #0
    476c:	2200      	movs	r2, #0
    476e:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    4770:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    4772:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    4774:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    4776:	313f      	adds	r1, #63	; 0x3f
    4778:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    477a:	393b      	subs	r1, #59	; 0x3b
    477c:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    477e:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    4780:	4b2d      	ldr	r3, [pc, #180]	; (4838 <system_clock_init+0x13c>)
    4782:	681b      	ldr	r3, [r3, #0]
    4784:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    4786:	2b3f      	cmp	r3, #63	; 0x3f
    4788:	d04a      	beq.n	4820 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    478a:	a805      	add	r0, sp, #20
    478c:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    478e:	4b2b      	ldr	r3, [pc, #172]	; (483c <system_clock_init+0x140>)
    4790:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    4792:	2307      	movs	r3, #7
    4794:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    4796:	3338      	adds	r3, #56	; 0x38
    4798:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    479a:	4b29      	ldr	r3, [pc, #164]	; (4840 <system_clock_init+0x144>)
    479c:	4798      	blx	r3
	config->run_in_standby  = false;
    479e:	a804      	add	r0, sp, #16
    47a0:	2500      	movs	r5, #0
    47a2:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    47a4:	2601      	movs	r6, #1
    47a6:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    47a8:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    47aa:	4b26      	ldr	r3, [pc, #152]	; (4844 <system_clock_init+0x148>)
    47ac:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    47ae:	2006      	movs	r0, #6
    47b0:	4f20      	ldr	r7, [pc, #128]	; (4834 <system_clock_init+0x138>)
    47b2:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    47b4:	4b24      	ldr	r3, [pc, #144]	; (4848 <system_clock_init+0x14c>)
    47b6:	4798      	blx	r3
	config->division_factor    = 1;
    47b8:	ac01      	add	r4, sp, #4
    47ba:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    47bc:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    47be:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    47c0:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    47c2:	2305      	movs	r3, #5
    47c4:	7023      	strb	r3, [r4, #0]
    47c6:	0021      	movs	r1, r4
    47c8:	2001      	movs	r0, #1
    47ca:	4b20      	ldr	r3, [pc, #128]	; (484c <system_clock_init+0x150>)
    47cc:	4798      	blx	r3
    47ce:	2001      	movs	r0, #1
    47d0:	4b1f      	ldr	r3, [pc, #124]	; (4850 <system_clock_init+0x154>)
    47d2:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    47d4:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    47d6:	0021      	movs	r1, r4
    47d8:	2000      	movs	r0, #0
    47da:	4b14      	ldr	r3, [pc, #80]	; (482c <system_clock_init+0x130>)
    47dc:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    47de:	2000      	movs	r0, #0
    47e0:	4b1c      	ldr	r3, [pc, #112]	; (4854 <system_clock_init+0x158>)
    47e2:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    47e4:	2007      	movs	r0, #7
    47e6:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    47e8:	490e      	ldr	r1, [pc, #56]	; (4824 <system_clock_init+0x128>)
    47ea:	22d0      	movs	r2, #208	; 0xd0
    47ec:	68cb      	ldr	r3, [r1, #12]
    47ee:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    47f0:	2bd0      	cmp	r3, #208	; 0xd0
    47f2:	d1fb      	bne.n	47ec <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
    47f4:	4a18      	ldr	r2, [pc, #96]	; (4858 <system_clock_init+0x15c>)
    47f6:	2300      	movs	r3, #0
    47f8:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    47fa:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    47fc:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    47fe:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    4800:	a901      	add	r1, sp, #4
    4802:	2201      	movs	r2, #1
    4804:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    4806:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    4808:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    480a:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    480c:	3307      	adds	r3, #7
    480e:	700b      	strb	r3, [r1, #0]
    4810:	2000      	movs	r0, #0
    4812:	4b0e      	ldr	r3, [pc, #56]	; (484c <system_clock_init+0x150>)
    4814:	4798      	blx	r3
    4816:	2000      	movs	r0, #0
    4818:	4b0d      	ldr	r3, [pc, #52]	; (4850 <system_clock_init+0x154>)
    481a:	4798      	blx	r3
#endif
}
    481c:	b00f      	add	sp, #60	; 0x3c
    481e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    4820:	3b20      	subs	r3, #32
    4822:	e7b2      	b.n	478a <system_clock_init+0x8e>
    4824:	40000800 	.word	0x40000800
    4828:	41004000 	.word	0x41004000
    482c:	00004a95 	.word	0x00004a95
    4830:	0000451d 	.word	0x0000451d
    4834:	00004655 	.word	0x00004655
    4838:	00806024 	.word	0x00806024
    483c:	000005b9 	.word	0x000005b9
    4840:	000045d5 	.word	0x000045d5
    4844:	000044e1 	.word	0x000044e1
    4848:	0000485d 	.word	0x0000485d
    484c:	00004881 	.word	0x00004881
    4850:	00004939 	.word	0x00004939
    4854:	00004a09 	.word	0x00004a09
    4858:	40000400 	.word	0x40000400

0000485c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    485c:	4a06      	ldr	r2, [pc, #24]	; (4878 <system_gclk_init+0x1c>)
    485e:	6993      	ldr	r3, [r2, #24]
    4860:	2108      	movs	r1, #8
    4862:	430b      	orrs	r3, r1
    4864:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    4866:	2201      	movs	r2, #1
    4868:	4b04      	ldr	r3, [pc, #16]	; (487c <system_gclk_init+0x20>)
    486a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    486c:	0019      	movs	r1, r3
    486e:	780b      	ldrb	r3, [r1, #0]
    4870:	4213      	tst	r3, r2
    4872:	d1fc      	bne.n	486e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    4874:	4770      	bx	lr
    4876:	46c0      	nop			; (mov r8, r8)
    4878:	40000400 	.word	0x40000400
    487c:	40000c00 	.word	0x40000c00

00004880 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4880:	b570      	push	{r4, r5, r6, lr}
    4882:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    4884:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    4886:	780d      	ldrb	r5, [r1, #0]
    4888:	022d      	lsls	r5, r5, #8
    488a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    488c:	784b      	ldrb	r3, [r1, #1]
    488e:	2b00      	cmp	r3, #0
    4890:	d002      	beq.n	4898 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    4892:	2380      	movs	r3, #128	; 0x80
    4894:	02db      	lsls	r3, r3, #11
    4896:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    4898:	7a4b      	ldrb	r3, [r1, #9]
    489a:	2b00      	cmp	r3, #0
    489c:	d002      	beq.n	48a4 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    489e:	2380      	movs	r3, #128	; 0x80
    48a0:	031b      	lsls	r3, r3, #12
    48a2:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    48a4:	6848      	ldr	r0, [r1, #4]
    48a6:	2801      	cmp	r0, #1
    48a8:	d910      	bls.n	48cc <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    48aa:	1e43      	subs	r3, r0, #1
    48ac:	4218      	tst	r0, r3
    48ae:	d134      	bne.n	491a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    48b0:	2802      	cmp	r0, #2
    48b2:	d930      	bls.n	4916 <system_gclk_gen_set_config+0x96>
    48b4:	2302      	movs	r3, #2
    48b6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    48b8:	3201      	adds	r2, #1
						mask <<= 1) {
    48ba:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    48bc:	4298      	cmp	r0, r3
    48be:	d8fb      	bhi.n	48b8 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    48c0:	0212      	lsls	r2, r2, #8
    48c2:	4332      	orrs	r2, r6
    48c4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    48c6:	2380      	movs	r3, #128	; 0x80
    48c8:	035b      	lsls	r3, r3, #13
    48ca:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    48cc:	7a0b      	ldrb	r3, [r1, #8]
    48ce:	2b00      	cmp	r3, #0
    48d0:	d002      	beq.n	48d8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    48d2:	2380      	movs	r3, #128	; 0x80
    48d4:	039b      	lsls	r3, r3, #14
    48d6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    48d8:	4a13      	ldr	r2, [pc, #76]	; (4928 <system_gclk_gen_set_config+0xa8>)
    48da:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    48dc:	b25b      	sxtb	r3, r3
    48de:	2b00      	cmp	r3, #0
    48e0:	dbfb      	blt.n	48da <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    48e2:	4b12      	ldr	r3, [pc, #72]	; (492c <system_gclk_gen_set_config+0xac>)
    48e4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    48e6:	4b12      	ldr	r3, [pc, #72]	; (4930 <system_gclk_gen_set_config+0xb0>)
    48e8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    48ea:	4a0f      	ldr	r2, [pc, #60]	; (4928 <system_gclk_gen_set_config+0xa8>)
    48ec:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    48ee:	b25b      	sxtb	r3, r3
    48f0:	2b00      	cmp	r3, #0
    48f2:	dbfb      	blt.n	48ec <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    48f4:	4b0c      	ldr	r3, [pc, #48]	; (4928 <system_gclk_gen_set_config+0xa8>)
    48f6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    48f8:	001a      	movs	r2, r3
    48fa:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    48fc:	b25b      	sxtb	r3, r3
    48fe:	2b00      	cmp	r3, #0
    4900:	dbfb      	blt.n	48fa <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    4902:	4a09      	ldr	r2, [pc, #36]	; (4928 <system_gclk_gen_set_config+0xa8>)
    4904:	6853      	ldr	r3, [r2, #4]
    4906:	2180      	movs	r1, #128	; 0x80
    4908:	0249      	lsls	r1, r1, #9
    490a:	400b      	ands	r3, r1
    490c:	431d      	orrs	r5, r3
    490e:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    4910:	4b08      	ldr	r3, [pc, #32]	; (4934 <system_gclk_gen_set_config+0xb4>)
    4912:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4914:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    4916:	2200      	movs	r2, #0
    4918:	e7d2      	b.n	48c0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    491a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    491c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    491e:	2380      	movs	r3, #128	; 0x80
    4920:	029b      	lsls	r3, r3, #10
    4922:	431d      	orrs	r5, r3
    4924:	e7d2      	b.n	48cc <system_gclk_gen_set_config+0x4c>
    4926:	46c0      	nop			; (mov r8, r8)
    4928:	40000c00 	.word	0x40000c00
    492c:	00003349 	.word	0x00003349
    4930:	40000c08 	.word	0x40000c08
    4934:	00003389 	.word	0x00003389

00004938 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    4938:	b510      	push	{r4, lr}
    493a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    493c:	4a0b      	ldr	r2, [pc, #44]	; (496c <system_gclk_gen_enable+0x34>)
    493e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4940:	b25b      	sxtb	r3, r3
    4942:	2b00      	cmp	r3, #0
    4944:	dbfb      	blt.n	493e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    4946:	4b0a      	ldr	r3, [pc, #40]	; (4970 <system_gclk_gen_enable+0x38>)
    4948:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    494a:	4b0a      	ldr	r3, [pc, #40]	; (4974 <system_gclk_gen_enable+0x3c>)
    494c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    494e:	4a07      	ldr	r2, [pc, #28]	; (496c <system_gclk_gen_enable+0x34>)
    4950:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4952:	b25b      	sxtb	r3, r3
    4954:	2b00      	cmp	r3, #0
    4956:	dbfb      	blt.n	4950 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    4958:	4a04      	ldr	r2, [pc, #16]	; (496c <system_gclk_gen_enable+0x34>)
    495a:	6851      	ldr	r1, [r2, #4]
    495c:	2380      	movs	r3, #128	; 0x80
    495e:	025b      	lsls	r3, r3, #9
    4960:	430b      	orrs	r3, r1
    4962:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    4964:	4b04      	ldr	r3, [pc, #16]	; (4978 <system_gclk_gen_enable+0x40>)
    4966:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4968:	bd10      	pop	{r4, pc}
    496a:	46c0      	nop			; (mov r8, r8)
    496c:	40000c00 	.word	0x40000c00
    4970:	00003349 	.word	0x00003349
    4974:	40000c04 	.word	0x40000c04
    4978:	00003389 	.word	0x00003389

0000497c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    497c:	b570      	push	{r4, r5, r6, lr}
    497e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4980:	4a1a      	ldr	r2, [pc, #104]	; (49ec <system_gclk_gen_get_hz+0x70>)
    4982:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4984:	b25b      	sxtb	r3, r3
    4986:	2b00      	cmp	r3, #0
    4988:	dbfb      	blt.n	4982 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    498a:	4b19      	ldr	r3, [pc, #100]	; (49f0 <system_gclk_gen_get_hz+0x74>)
    498c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    498e:	4b19      	ldr	r3, [pc, #100]	; (49f4 <system_gclk_gen_get_hz+0x78>)
    4990:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4992:	4a16      	ldr	r2, [pc, #88]	; (49ec <system_gclk_gen_get_hz+0x70>)
    4994:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4996:	b25b      	sxtb	r3, r3
    4998:	2b00      	cmp	r3, #0
    499a:	dbfb      	blt.n	4994 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    499c:	4e13      	ldr	r6, [pc, #76]	; (49ec <system_gclk_gen_get_hz+0x70>)
    499e:	6870      	ldr	r0, [r6, #4]
    49a0:	04c0      	lsls	r0, r0, #19
    49a2:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    49a4:	4b14      	ldr	r3, [pc, #80]	; (49f8 <system_gclk_gen_get_hz+0x7c>)
    49a6:	4798      	blx	r3
    49a8:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    49aa:	4b12      	ldr	r3, [pc, #72]	; (49f4 <system_gclk_gen_get_hz+0x78>)
    49ac:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    49ae:	6876      	ldr	r6, [r6, #4]
    49b0:	02f6      	lsls	r6, r6, #11
    49b2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    49b4:	4b11      	ldr	r3, [pc, #68]	; (49fc <system_gclk_gen_get_hz+0x80>)
    49b6:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    49b8:	4a0c      	ldr	r2, [pc, #48]	; (49ec <system_gclk_gen_get_hz+0x70>)
    49ba:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    49bc:	b25b      	sxtb	r3, r3
    49be:	2b00      	cmp	r3, #0
    49c0:	dbfb      	blt.n	49ba <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    49c2:	4b0a      	ldr	r3, [pc, #40]	; (49ec <system_gclk_gen_get_hz+0x70>)
    49c4:	689c      	ldr	r4, [r3, #8]
    49c6:	0224      	lsls	r4, r4, #8
    49c8:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    49ca:	4b0d      	ldr	r3, [pc, #52]	; (4a00 <system_gclk_gen_get_hz+0x84>)
    49cc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    49ce:	2e00      	cmp	r6, #0
    49d0:	d107      	bne.n	49e2 <system_gclk_gen_get_hz+0x66>
    49d2:	2c01      	cmp	r4, #1
    49d4:	d907      	bls.n	49e6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    49d6:	0021      	movs	r1, r4
    49d8:	0028      	movs	r0, r5
    49da:	4b0a      	ldr	r3, [pc, #40]	; (4a04 <system_gclk_gen_get_hz+0x88>)
    49dc:	4798      	blx	r3
    49de:	0005      	movs	r5, r0
    49e0:	e001      	b.n	49e6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    49e2:	3401      	adds	r4, #1
    49e4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    49e6:	0028      	movs	r0, r5
    49e8:	bd70      	pop	{r4, r5, r6, pc}
    49ea:	46c0      	nop			; (mov r8, r8)
    49ec:	40000c00 	.word	0x40000c00
    49f0:	00003349 	.word	0x00003349
    49f4:	40000c04 	.word	0x40000c04
    49f8:	00004451 	.word	0x00004451
    49fc:	40000c08 	.word	0x40000c08
    4a00:	00003389 	.word	0x00003389
    4a04:	000069a1 	.word	0x000069a1

00004a08 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    4a08:	b510      	push	{r4, lr}
    4a0a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4a0c:	4b06      	ldr	r3, [pc, #24]	; (4a28 <system_gclk_chan_enable+0x20>)
    4a0e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4a10:	4b06      	ldr	r3, [pc, #24]	; (4a2c <system_gclk_chan_enable+0x24>)
    4a12:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    4a14:	4a06      	ldr	r2, [pc, #24]	; (4a30 <system_gclk_chan_enable+0x28>)
    4a16:	8853      	ldrh	r3, [r2, #2]
    4a18:	2180      	movs	r1, #128	; 0x80
    4a1a:	01c9      	lsls	r1, r1, #7
    4a1c:	430b      	orrs	r3, r1
    4a1e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    4a20:	4b04      	ldr	r3, [pc, #16]	; (4a34 <system_gclk_chan_enable+0x2c>)
    4a22:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4a24:	bd10      	pop	{r4, pc}
    4a26:	46c0      	nop			; (mov r8, r8)
    4a28:	00003349 	.word	0x00003349
    4a2c:	40000c02 	.word	0x40000c02
    4a30:	40000c00 	.word	0x40000c00
    4a34:	00003389 	.word	0x00003389

00004a38 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    4a38:	b510      	push	{r4, lr}
    4a3a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4a3c:	4b0f      	ldr	r3, [pc, #60]	; (4a7c <system_gclk_chan_disable+0x44>)
    4a3e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4a40:	4b0f      	ldr	r3, [pc, #60]	; (4a80 <system_gclk_chan_disable+0x48>)
    4a42:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    4a44:	4a0f      	ldr	r2, [pc, #60]	; (4a84 <system_gclk_chan_disable+0x4c>)
    4a46:	8853      	ldrh	r3, [r2, #2]
    4a48:	051b      	lsls	r3, r3, #20
    4a4a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    4a4c:	8853      	ldrh	r3, [r2, #2]
    4a4e:	490e      	ldr	r1, [pc, #56]	; (4a88 <system_gclk_chan_disable+0x50>)
    4a50:	400b      	ands	r3, r1
    4a52:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    4a54:	8853      	ldrh	r3, [r2, #2]
    4a56:	490d      	ldr	r1, [pc, #52]	; (4a8c <system_gclk_chan_disable+0x54>)
    4a58:	400b      	ands	r3, r1
    4a5a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    4a5c:	0011      	movs	r1, r2
    4a5e:	2280      	movs	r2, #128	; 0x80
    4a60:	01d2      	lsls	r2, r2, #7
    4a62:	884b      	ldrh	r3, [r1, #2]
    4a64:	4213      	tst	r3, r2
    4a66:	d1fc      	bne.n	4a62 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    4a68:	4906      	ldr	r1, [pc, #24]	; (4a84 <system_gclk_chan_disable+0x4c>)
    4a6a:	884a      	ldrh	r2, [r1, #2]
    4a6c:	0203      	lsls	r3, r0, #8
    4a6e:	4806      	ldr	r0, [pc, #24]	; (4a88 <system_gclk_chan_disable+0x50>)
    4a70:	4002      	ands	r2, r0
    4a72:	4313      	orrs	r3, r2
    4a74:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    4a76:	4b06      	ldr	r3, [pc, #24]	; (4a90 <system_gclk_chan_disable+0x58>)
    4a78:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4a7a:	bd10      	pop	{r4, pc}
    4a7c:	00003349 	.word	0x00003349
    4a80:	40000c02 	.word	0x40000c02
    4a84:	40000c00 	.word	0x40000c00
    4a88:	fffff0ff 	.word	0xfffff0ff
    4a8c:	ffffbfff 	.word	0xffffbfff
    4a90:	00003389 	.word	0x00003389

00004a94 <system_gclk_chan_set_config>:
{
    4a94:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    4a96:	780c      	ldrb	r4, [r1, #0]
    4a98:	0224      	lsls	r4, r4, #8
    4a9a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    4a9c:	4b02      	ldr	r3, [pc, #8]	; (4aa8 <system_gclk_chan_set_config+0x14>)
    4a9e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    4aa0:	b2a4      	uxth	r4, r4
    4aa2:	4b02      	ldr	r3, [pc, #8]	; (4aac <system_gclk_chan_set_config+0x18>)
    4aa4:	805c      	strh	r4, [r3, #2]
}
    4aa6:	bd10      	pop	{r4, pc}
    4aa8:	00004a39 	.word	0x00004a39
    4aac:	40000c00 	.word	0x40000c00

00004ab0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    4ab0:	b510      	push	{r4, lr}
    4ab2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4ab4:	4b06      	ldr	r3, [pc, #24]	; (4ad0 <system_gclk_chan_get_hz+0x20>)
    4ab6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4ab8:	4b06      	ldr	r3, [pc, #24]	; (4ad4 <system_gclk_chan_get_hz+0x24>)
    4aba:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    4abc:	4b06      	ldr	r3, [pc, #24]	; (4ad8 <system_gclk_chan_get_hz+0x28>)
    4abe:	885c      	ldrh	r4, [r3, #2]
    4ac0:	0524      	lsls	r4, r4, #20
    4ac2:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    4ac4:	4b05      	ldr	r3, [pc, #20]	; (4adc <system_gclk_chan_get_hz+0x2c>)
    4ac6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    4ac8:	0020      	movs	r0, r4
    4aca:	4b05      	ldr	r3, [pc, #20]	; (4ae0 <system_gclk_chan_get_hz+0x30>)
    4acc:	4798      	blx	r3
}
    4ace:	bd10      	pop	{r4, pc}
    4ad0:	00003349 	.word	0x00003349
    4ad4:	40000c02 	.word	0x40000c02
    4ad8:	40000c00 	.word	0x40000c00
    4adc:	00003389 	.word	0x00003389
    4ae0:	0000497d 	.word	0x0000497d

00004ae4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    4ae4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    4ae6:	78d3      	ldrb	r3, [r2, #3]
    4ae8:	2b00      	cmp	r3, #0
    4aea:	d135      	bne.n	4b58 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    4aec:	7813      	ldrb	r3, [r2, #0]
    4aee:	2b80      	cmp	r3, #128	; 0x80
    4af0:	d029      	beq.n	4b46 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    4af2:	061b      	lsls	r3, r3, #24
    4af4:	2480      	movs	r4, #128	; 0x80
    4af6:	0264      	lsls	r4, r4, #9
    4af8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4afa:	7854      	ldrb	r4, [r2, #1]
    4afc:	2502      	movs	r5, #2
    4afe:	43ac      	bics	r4, r5
    4b00:	d106      	bne.n	4b10 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    4b02:	7894      	ldrb	r4, [r2, #2]
    4b04:	2c00      	cmp	r4, #0
    4b06:	d120      	bne.n	4b4a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    4b08:	2480      	movs	r4, #128	; 0x80
    4b0a:	02a4      	lsls	r4, r4, #10
    4b0c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    4b0e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4b10:	7854      	ldrb	r4, [r2, #1]
    4b12:	3c01      	subs	r4, #1
    4b14:	2c01      	cmp	r4, #1
    4b16:	d91c      	bls.n	4b52 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4b18:	040d      	lsls	r5, r1, #16
    4b1a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4b1c:	24a0      	movs	r4, #160	; 0xa0
    4b1e:	05e4      	lsls	r4, r4, #23
    4b20:	432c      	orrs	r4, r5
    4b22:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b24:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4b26:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4b28:	24d0      	movs	r4, #208	; 0xd0
    4b2a:	0624      	lsls	r4, r4, #24
    4b2c:	432c      	orrs	r4, r5
    4b2e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b30:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    4b32:	78d4      	ldrb	r4, [r2, #3]
    4b34:	2c00      	cmp	r4, #0
    4b36:	d122      	bne.n	4b7e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    4b38:	035b      	lsls	r3, r3, #13
    4b3a:	d51c      	bpl.n	4b76 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    4b3c:	7893      	ldrb	r3, [r2, #2]
    4b3e:	2b01      	cmp	r3, #1
    4b40:	d01e      	beq.n	4b80 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    4b42:	6141      	str	r1, [r0, #20]
    4b44:	e017      	b.n	4b76 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    4b46:	2300      	movs	r3, #0
    4b48:	e7d7      	b.n	4afa <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    4b4a:	24c0      	movs	r4, #192	; 0xc0
    4b4c:	02e4      	lsls	r4, r4, #11
    4b4e:	4323      	orrs	r3, r4
    4b50:	e7dd      	b.n	4b0e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    4b52:	4c0d      	ldr	r4, [pc, #52]	; (4b88 <_system_pinmux_config+0xa4>)
    4b54:	4023      	ands	r3, r4
    4b56:	e7df      	b.n	4b18 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    4b58:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4b5a:	040c      	lsls	r4, r1, #16
    4b5c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4b5e:	23a0      	movs	r3, #160	; 0xa0
    4b60:	05db      	lsls	r3, r3, #23
    4b62:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b64:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4b66:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4b68:	23d0      	movs	r3, #208	; 0xd0
    4b6a:	061b      	lsls	r3, r3, #24
    4b6c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b6e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    4b70:	78d3      	ldrb	r3, [r2, #3]
    4b72:	2b00      	cmp	r3, #0
    4b74:	d103      	bne.n	4b7e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4b76:	7853      	ldrb	r3, [r2, #1]
    4b78:	3b01      	subs	r3, #1
    4b7a:	2b01      	cmp	r3, #1
    4b7c:	d902      	bls.n	4b84 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    4b7e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    4b80:	6181      	str	r1, [r0, #24]
    4b82:	e7f8      	b.n	4b76 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    4b84:	6081      	str	r1, [r0, #8]
}
    4b86:	e7fa      	b.n	4b7e <_system_pinmux_config+0x9a>
    4b88:	fffbffff 	.word	0xfffbffff

00004b8c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    4b8c:	b510      	push	{r4, lr}
    4b8e:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    4b90:	09c1      	lsrs	r1, r0, #7
		return NULL;
    4b92:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4b94:	2900      	cmp	r1, #0
    4b96:	d104      	bne.n	4ba2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    4b98:	0943      	lsrs	r3, r0, #5
    4b9a:	01db      	lsls	r3, r3, #7
    4b9c:	4905      	ldr	r1, [pc, #20]	; (4bb4 <system_pinmux_pin_set_config+0x28>)
    4b9e:	468c      	mov	ip, r1
    4ba0:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    4ba2:	241f      	movs	r4, #31
    4ba4:	4020      	ands	r0, r4
    4ba6:	2101      	movs	r1, #1
    4ba8:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    4baa:	0018      	movs	r0, r3
    4bac:	4b02      	ldr	r3, [pc, #8]	; (4bb8 <system_pinmux_pin_set_config+0x2c>)
    4bae:	4798      	blx	r3
}
    4bb0:	bd10      	pop	{r4, pc}
    4bb2:	46c0      	nop			; (mov r8, r8)
    4bb4:	41004400 	.word	0x41004400
    4bb8:	00004ae5 	.word	0x00004ae5

00004bbc <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    4bbc:	4770      	bx	lr
	...

00004bc0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    4bc0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    4bc2:	4b05      	ldr	r3, [pc, #20]	; (4bd8 <system_init+0x18>)
    4bc4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    4bc6:	4b05      	ldr	r3, [pc, #20]	; (4bdc <system_init+0x1c>)
    4bc8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    4bca:	4b05      	ldr	r3, [pc, #20]	; (4be0 <system_init+0x20>)
    4bcc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    4bce:	4b05      	ldr	r3, [pc, #20]	; (4be4 <system_init+0x24>)
    4bd0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    4bd2:	4b05      	ldr	r3, [pc, #20]	; (4be8 <system_init+0x28>)
    4bd4:	4798      	blx	r3
}
    4bd6:	bd10      	pop	{r4, pc}
    4bd8:	000046fd 	.word	0x000046fd
    4bdc:	000033b9 	.word	0x000033b9
    4be0:	00004bbd 	.word	0x00004bbd
    4be4:	000034c9 	.word	0x000034c9
    4be8:	00004bbd 	.word	0x00004bbd

00004bec <_tcc_get_inst_index>:
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
    4bec:	4b09      	ldr	r3, [pc, #36]	; (4c14 <_tcc_get_inst_index+0x28>)
    4bee:	4298      	cmp	r0, r3
    4bf0:	d00c      	beq.n	4c0c <_tcc_get_inst_index+0x20>
    4bf2:	4b09      	ldr	r3, [pc, #36]	; (4c18 <_tcc_get_inst_index+0x2c>)
    4bf4:	4298      	cmp	r0, r3
    4bf6:	d007      	beq.n	4c08 <_tcc_get_inst_index+0x1c>
    4bf8:	4a08      	ldr	r2, [pc, #32]	; (4c1c <_tcc_get_inst_index+0x30>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    4bfa:	2300      	movs	r3, #0
		if (hw == tcc_modules[i]) {
    4bfc:	4290      	cmp	r0, r2
    4bfe:	d001      	beq.n	4c04 <_tcc_get_inst_index+0x18>
}
    4c00:	0018      	movs	r0, r3
    4c02:	4770      	bx	lr
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    4c04:	3302      	adds	r3, #2
    4c06:	e002      	b.n	4c0e <_tcc_get_inst_index+0x22>
    4c08:	2301      	movs	r3, #1
    4c0a:	e000      	b.n	4c0e <_tcc_get_inst_index+0x22>
    4c0c:	2300      	movs	r3, #0
			return i;
    4c0e:	b2db      	uxtb	r3, r3
    4c10:	e7f6      	b.n	4c00 <_tcc_get_inst_index+0x14>
    4c12:	46c0      	nop			; (mov r8, r8)
    4c14:	42002000 	.word	0x42002000
    4c18:	42002400 	.word	0x42002400
    4c1c:	42002800 	.word	0x42002800

00004c20 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    4c20:	b510      	push	{r4, lr}
    4c22:	0004      	movs	r4, r0
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    4c24:	0008      	movs	r0, r1
    4c26:	4b4f      	ldr	r3, [pc, #316]	; (4d64 <tcc_get_config_defaults+0x144>)
    4c28:	4798      	blx	r3

	/* Base counter defaults */
	config->counter.count                  = 0;
    4c2a:	2300      	movs	r3, #0
    4c2c:	6023      	str	r3, [r4, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    4c2e:	0080      	lsls	r0, r0, #2
    4c30:	4a4d      	ldr	r2, [pc, #308]	; (4d68 <tcc_get_config_defaults+0x148>)
    4c32:	5882      	ldr	r2, [r0, r2]
    4c34:	6062      	str	r2, [r4, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    4c36:	72a3      	strb	r3, [r4, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    4c38:	72e3      	strb	r3, [r4, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    4c3a:	7323      	strb	r3, [r4, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    4c3c:	7263      	strb	r3, [r4, #9]
	config->counter.oneshot                = false;
    4c3e:	7223      	strb	r3, [r4, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4c40:	61e3      	str	r3, [r4, #28]
    4c42:	6223      	str	r3, [r4, #32]
    4c44:	6263      	str	r3, [r4, #36]	; 0x24
    4c46:	62a3      	str	r3, [r4, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4c48:	7523      	strb	r3, [r4, #20]
    4c4a:	7563      	strb	r3, [r4, #21]
    4c4c:	75a3      	strb	r3, [r4, #22]
    4c4e:	75e3      	strb	r3, [r4, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    4c50:	7623      	strb	r3, [r4, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    4c52:	7663      	strb	r3, [r4, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4c54:	7423      	strb	r3, [r4, #16]
    4c56:	7463      	strb	r3, [r4, #17]
    4c58:	74a3      	strb	r3, [r4, #18]
    4c5a:	74e3      	strb	r3, [r4, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    4c5c:	222c      	movs	r2, #44	; 0x2c
    4c5e:	54a3      	strb	r3, [r4, r2]
    4c60:	3201      	adds	r2, #1
    4c62:	54a3      	strb	r3, [r4, r2]
    4c64:	3201      	adds	r2, #1
    4c66:	54a3      	strb	r3, [r4, r2]
    4c68:	3201      	adds	r2, #1
    4c6a:	54a3      	strb	r3, [r4, r2]
    4c6c:	3201      	adds	r2, #1
    4c6e:	54a3      	strb	r3, [r4, r2]
    4c70:	3201      	adds	r2, #1
    4c72:	54a3      	strb	r3, [r4, r2]
    4c74:	3201      	adds	r2, #1
    4c76:	54a3      	strb	r3, [r4, r2]
    4c78:	3201      	adds	r2, #1
    4c7a:	54a3      	strb	r3, [r4, r2]
    4c7c:	3201      	adds	r2, #1
    4c7e:	54a3      	strb	r3, [r4, r2]
    4c80:	3201      	adds	r2, #1
    4c82:	54a3      	strb	r3, [r4, r2]
    4c84:	3201      	adds	r2, #1
    4c86:	54a3      	strb	r3, [r4, r2]
    4c88:	3201      	adds	r2, #1
    4c8a:	54a3      	strb	r3, [r4, r2]
    4c8c:	3201      	adds	r2, #1
    4c8e:	54a3      	strb	r3, [r4, r2]
    4c90:	3201      	adds	r2, #1
    4c92:	54a3      	strb	r3, [r4, r2]
    4c94:	3201      	adds	r2, #1
    4c96:	54a3      	strb	r3, [r4, r2]
    4c98:	3201      	adds	r2, #1
    4c9a:	54a3      	strb	r3, [r4, r2]
    4c9c:	3201      	adds	r2, #1
    4c9e:	54a3      	strb	r3, [r4, r2]
    4ca0:	3201      	adds	r2, #1
    4ca2:	54a3      	strb	r3, [r4, r2]
    4ca4:	3201      	adds	r2, #1
    4ca6:	54a3      	strb	r3, [r4, r2]
    4ca8:	3201      	adds	r2, #1
    4caa:	54a3      	strb	r3, [r4, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    4cac:	3201      	adds	r2, #1
    4cae:	54a3      	strb	r3, [r4, r2]
    4cb0:	3201      	adds	r2, #1
    4cb2:	54a3      	strb	r3, [r4, r2]
    4cb4:	3201      	adds	r2, #1
    4cb6:	54a3      	strb	r3, [r4, r2]
    4cb8:	3201      	adds	r2, #1
    4cba:	54a3      	strb	r3, [r4, r2]
    4cbc:	3201      	adds	r2, #1
    4cbe:	54a3      	strb	r3, [r4, r2]
    4cc0:	3201      	adds	r2, #1
    4cc2:	54a3      	strb	r3, [r4, r2]
    4cc4:	3201      	adds	r2, #1
    4cc6:	54a3      	strb	r3, [r4, r2]
    4cc8:	3201      	adds	r2, #1
    4cca:	54a3      	strb	r3, [r4, r2]
    4ccc:	3201      	adds	r2, #1
    4cce:	54a3      	strb	r3, [r4, r2]
    4cd0:	3201      	adds	r2, #1
    4cd2:	54a3      	strb	r3, [r4, r2]
    4cd4:	3201      	adds	r2, #1
    4cd6:	54a3      	strb	r3, [r4, r2]
    4cd8:	3201      	adds	r2, #1
    4cda:	54a3      	strb	r3, [r4, r2]
    4cdc:	3201      	adds	r2, #1
    4cde:	54a3      	strb	r3, [r4, r2]
    4ce0:	3201      	adds	r2, #1
    4ce2:	54a3      	strb	r3, [r4, r2]
    4ce4:	3201      	adds	r2, #1
    4ce6:	54a3      	strb	r3, [r4, r2]
    4ce8:	3201      	adds	r2, #1
    4cea:	54a3      	strb	r3, [r4, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    4cec:	3201      	adds	r2, #1
    4cee:	54a3      	strb	r3, [r4, r2]
    4cf0:	3201      	adds	r2, #1
    4cf2:	54a3      	strb	r3, [r4, r2]
    4cf4:	3201      	adds	r2, #1
    4cf6:	54a3      	strb	r3, [r4, r2]
    4cf8:	3201      	adds	r2, #1
    4cfa:	54a3      	strb	r3, [r4, r2]
    4cfc:	3201      	adds	r2, #1
    4cfe:	54a3      	strb	r3, [r4, r2]
    4d00:	3201      	adds	r2, #1
    4d02:	54a3      	strb	r3, [r4, r2]
    4d04:	3201      	adds	r2, #1
    4d06:	54a3      	strb	r3, [r4, r2]
    4d08:	3201      	adds	r2, #1
    4d0a:	54a3      	strb	r3, [r4, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    4d0c:	3241      	adds	r2, #65	; 0x41
    4d0e:	54a3      	strb	r3, [r4, r2]
    4d10:	65a3      	str	r3, [r4, #88]	; 0x58
    4d12:	67a3      	str	r3, [r4, #120]	; 0x78
    4d14:	3201      	adds	r2, #1
    4d16:	54a3      	strb	r3, [r4, r2]
    4d18:	65e3      	str	r3, [r4, #92]	; 0x5c
    4d1a:	67e3      	str	r3, [r4, #124]	; 0x7c
    4d1c:	3201      	adds	r2, #1
    4d1e:	54a3      	strb	r3, [r4, r2]
    4d20:	6623      	str	r3, [r4, #96]	; 0x60
    4d22:	3a1a      	subs	r2, #26
    4d24:	50a3      	str	r3, [r4, r2]
    4d26:	321b      	adds	r2, #27
    4d28:	54a3      	strb	r3, [r4, r2]
    4d2a:	6663      	str	r3, [r4, #100]	; 0x64
    4d2c:	3a17      	subs	r2, #23
    4d2e:	50a3      	str	r3, [r4, r2]
    4d30:	3218      	adds	r2, #24
    4d32:	54a3      	strb	r3, [r4, r2]
    4d34:	66a3      	str	r3, [r4, #104]	; 0x68
    4d36:	3a14      	subs	r2, #20
    4d38:	50a3      	str	r3, [r4, r2]
    4d3a:	3215      	adds	r2, #21
    4d3c:	54a3      	strb	r3, [r4, r2]
    4d3e:	66e3      	str	r3, [r4, #108]	; 0x6c
    4d40:	3a11      	subs	r2, #17
    4d42:	50a3      	str	r3, [r4, r2]
    4d44:	3212      	adds	r2, #18
    4d46:	54a3      	strb	r3, [r4, r2]
    4d48:	6723      	str	r3, [r4, #112]	; 0x70
    4d4a:	3a0e      	subs	r2, #14
    4d4c:	50a3      	str	r3, [r4, r2]
    4d4e:	320f      	adds	r2, #15
    4d50:	54a3      	strb	r3, [r4, r2]
    4d52:	6763      	str	r3, [r4, #116]	; 0x74
    4d54:	3a0b      	subs	r2, #11
    4d56:	50a3      	str	r3, [r4, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    4d58:	2101      	movs	r1, #1
    4d5a:	320c      	adds	r2, #12
    4d5c:	54a1      	strb	r1, [r4, r2]
	config->run_in_standby            = false;
    4d5e:	3201      	adds	r2, #1
    4d60:	54a3      	strb	r3, [r4, r2]
}
    4d62:	bd10      	pop	{r4, pc}
    4d64:	00004bed 	.word	0x00004bed
    4d68:	000090e0 	.word	0x000090e0

00004d6c <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    4d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d6e:	46de      	mov	lr, fp
    4d70:	4657      	mov	r7, sl
    4d72:	464e      	mov	r6, r9
    4d74:	4645      	mov	r5, r8
    4d76:	b5e0      	push	{r5, r6, r7, lr}
    4d78:	b091      	sub	sp, #68	; 0x44
    4d7a:	9001      	str	r0, [sp, #4]
    4d7c:	000c      	movs	r4, r1
    4d7e:	0015      	movs	r5, r2
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    4d80:	0008      	movs	r0, r1
    4d82:	4bc3      	ldr	r3, [pc, #780]	; (5090 <tcc_init+0x324>)
    4d84:	4798      	blx	r3
    4d86:	0003      	movs	r3, r0

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    4d88:	0001      	movs	r1, r0
			PM->APBCMASK.reg |= mask;
    4d8a:	48c2      	ldr	r0, [pc, #776]	; (5094 <tcc_init+0x328>)
    4d8c:	6a02      	ldr	r2, [r0, #32]
    4d8e:	009e      	lsls	r6, r3, #2
    4d90:	4fc1      	ldr	r7, [pc, #772]	; (5098 <tcc_init+0x32c>)
    4d92:	59f7      	ldr	r7, [r6, r7]
    4d94:	433a      	orrs	r2, r7
    4d96:	6202      	str	r2, [r0, #32]
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    4d98:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
    4d9a:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    4d9c:	0792      	lsls	r2, r2, #30
    4d9e:	d506      	bpl.n	4dae <tcc_init+0x42>
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
}
    4da0:	b011      	add	sp, #68	; 0x44
    4da2:	bc3c      	pop	{r2, r3, r4, r5}
    4da4:	4690      	mov	r8, r2
    4da6:	4699      	mov	r9, r3
    4da8:	46a2      	mov	sl, r4
    4daa:	46ab      	mov	fp, r5
    4dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    4dae:	6822      	ldr	r2, [r4, #0]
    4db0:	2701      	movs	r7, #1
    4db2:	4017      	ands	r7, r2
    4db4:	d1f4      	bne.n	4da0 <tcc_init+0x34>
	uint32_t count_max  = _tcc_maxs[module_index];
    4db6:	48b9      	ldr	r0, [pc, #740]	; (509c <tcc_init+0x330>)
    4db8:	5832      	ldr	r2, [r6, r0]
		return STATUS_ERR_INVALID_ARG;
    4dba:	2017      	movs	r0, #23
	if ((config->counter.count > count_max)
    4dbc:	682e      	ldr	r6, [r5, #0]
    4dbe:	42b2      	cmp	r2, r6
    4dc0:	d3ee      	bcc.n	4da0 <tcc_init+0x34>
		|| (config->counter.period > count_max)
    4dc2:	686e      	ldr	r6, [r5, #4]
    4dc4:	42b2      	cmp	r2, r6
    4dc6:	d3eb      	bcc.n	4da0 <tcc_init+0x34>
		if ((config->compare.match[i] > count_max)
    4dc8:	69e8      	ldr	r0, [r5, #28]
    4dca:	4282      	cmp	r2, r0
    4dcc:	d200      	bcs.n	4dd0 <tcc_init+0x64>
    4dce:	e1b9      	b.n	5144 <tcc_init+0x3d8>
    4dd0:	6a28      	ldr	r0, [r5, #32]
    4dd2:	4282      	cmp	r2, r0
    4dd4:	d200      	bcs.n	4dd8 <tcc_init+0x6c>
    4dd6:	e1b7      	b.n	5148 <tcc_init+0x3dc>
    4dd8:	6a68      	ldr	r0, [r5, #36]	; 0x24
    4dda:	4282      	cmp	r2, r0
    4ddc:	d200      	bcs.n	4de0 <tcc_init+0x74>
    4dde:	e1b5      	b.n	514c <tcc_init+0x3e0>
    4de0:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    4de2:	4282      	cmp	r2, r0
    4de4:	d200      	bcs.n	4de8 <tcc_init+0x7c>
    4de6:	e1b3      	b.n	5150 <tcc_init+0x3e4>
    4de8:	2298      	movs	r2, #152	; 0x98
    4dea:	4694      	mov	ip, r2
    4dec:	44ac      	add	ip, r5
    4dee:	4662      	mov	r2, ip
    4df0:	9208      	str	r2, [sp, #32]
    4df2:	2000      	movs	r0, #0
    4df4:	e003      	b.n	4dfe <tcc_init+0x92>
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    4df6:	3001      	adds	r0, #1
    4df8:	3201      	adds	r2, #1
    4dfa:	2808      	cmp	r0, #8
    4dfc:	d008      	beq.n	4e10 <tcc_init+0xa4>
		if (!config->pins.enable_wave_out_pin[i]) {
    4dfe:	7816      	ldrb	r6, [r2, #0]
    4e00:	2e00      	cmp	r6, #0
    4e02:	d0f8      	beq.n	4df6 <tcc_init+0x8a>
		if (i >= _tcc_ow_nums[module_index]) {
    4e04:	4ea6      	ldr	r6, [pc, #664]	; (50a0 <tcc_init+0x334>)
    4e06:	5c76      	ldrb	r6, [r6, r1]
    4e08:	4286      	cmp	r6, r0
    4e0a:	dcf4      	bgt.n	4df6 <tcc_init+0x8a>
			return STATUS_ERR_INVALID_ARG;
    4e0c:	2017      	movs	r0, #23
    4e0e:	e7c7      	b.n	4da0 <tcc_init+0x34>
    4e10:	2200      	movs	r2, #0
    4e12:	9202      	str	r2, [sp, #8]
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    4e14:	2080      	movs	r0, #128	; 0x80
    4e16:	0440      	lsls	r0, r0, #17
    4e18:	4684      	mov	ip, r0
    4e1a:	e002      	b.n	4e22 <tcc_init+0xb6>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    4e1c:	3201      	adds	r2, #1
    4e1e:	2a04      	cmp	r2, #4
    4e20:	d00e      	beq.n	4e40 <tcc_init+0xd4>
		if (config->capture.channel_function[i] ==
    4e22:	18a8      	adds	r0, r5, r2
    4e24:	7c00      	ldrb	r0, [r0, #16]
    4e26:	2801      	cmp	r0, #1
    4e28:	d1f8      	bne.n	4e1c <tcc_init+0xb0>
			if (i > _tcc_cc_nums[module_index]) {
    4e2a:	489e      	ldr	r0, [pc, #632]	; (50a4 <tcc_init+0x338>)
    4e2c:	5c40      	ldrb	r0, [r0, r1]
    4e2e:	4290      	cmp	r0, r2
    4e30:	da00      	bge.n	4e34 <tcc_init+0xc8>
    4e32:	e18f      	b.n	5154 <tcc_init+0x3e8>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    4e34:	4660      	mov	r0, ip
    4e36:	4090      	lsls	r0, r2
    4e38:	9e02      	ldr	r6, [sp, #8]
    4e3a:	4306      	orrs	r6, r0
    4e3c:	9602      	str	r6, [sp, #8]
    4e3e:	e7ed      	b.n	4e1c <tcc_init+0xb0>
	if (config->run_in_standby) {
    4e40:	329d      	adds	r2, #157	; 0x9d
    4e42:	5caa      	ldrb	r2, [r5, r2]
    4e44:	2a00      	cmp	r2, #0
    4e46:	d004      	beq.n	4e52 <tcc_init+0xe6>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    4e48:	2280      	movs	r2, #128	; 0x80
    4e4a:	0112      	lsls	r2, r2, #4
    4e4c:	9902      	ldr	r1, [sp, #8]
    4e4e:	4311      	orrs	r1, r2
    4e50:	9102      	str	r1, [sp, #8]
	if (config->counter.oneshot) {
    4e52:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    4e54:	1e51      	subs	r1, r2, #1
    4e56:	418a      	sbcs	r2, r1
    4e58:	0092      	lsls	r2, r2, #2
    4e5a:	9206      	str	r2, [sp, #24]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    4e5c:	7a6a      	ldrb	r2, [r5, #9]
    4e5e:	2a01      	cmp	r2, #1
    4e60:	d022      	beq.n	4ea8 <tcc_init+0x13c>
	uint8_t cc_num = _tcc_cc_nums[module_index];
    4e62:	4a90      	ldr	r2, [pc, #576]	; (50a4 <tcc_init+0x338>)
    4e64:	5cd2      	ldrb	r2, [r2, r3]
    4e66:	0011      	movs	r1, r2
    4e68:	9205      	str	r2, [sp, #20]
		if (cfg->capture_channel >= cc_num) {
    4e6a:	2235      	movs	r2, #53	; 0x35
    4e6c:	5caa      	ldrb	r2, [r5, r2]
    4e6e:	428a      	cmp	r2, r1
    4e70:	d300      	bcc.n	4e74 <tcc_init+0x108>
    4e72:	e179      	b.n	5168 <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
    4e74:	212c      	movs	r1, #44	; 0x2c
    4e76:	5c69      	ldrb	r1, [r5, r1]
    4e78:	290f      	cmp	r1, #15
    4e7a:	d900      	bls.n	4e7e <tcc_init+0x112>
    4e7c:	e174      	b.n	5168 <tcc_init+0x3fc>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    4e7e:	7b28      	ldrb	r0, [r5, #12]
    4e80:	900a      	str	r0, [sp, #40]	; 0x28
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    4e82:	7ae8      	ldrb	r0, [r5, #11]
    4e84:	900b      	str	r0, [sp, #44]	; 0x2c
    4e86:	202d      	movs	r0, #45	; 0x2d
    4e88:	4682      	mov	sl, r0
    4e8a:	44aa      	add	sl, r5
    4e8c:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    4e8e:	9704      	str	r7, [sp, #16]
		value_buffer[i] = fault;
    4e90:	ae0e      	add	r6, sp, #56	; 0x38
    4e92:	9607      	str	r6, [sp, #28]
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    4e94:	26c0      	movs	r6, #192	; 0xc0
    4e96:	0136      	lsls	r6, r6, #4
    4e98:	46b1      	mov	r9, r6
    4e9a:	4684      	mov	ip, r0
    4e9c:	46a0      	mov	r8, r4
    4e9e:	0028      	movs	r0, r5
    4ea0:	4655      	mov	r5, sl
    4ea2:	9309      	str	r3, [sp, #36]	; 0x24
    4ea4:	4682      	mov	sl, r0
    4ea6:	e035      	b.n	4f14 <tcc_init+0x1a8>
		ctrlb |= TCC_CTRLBSET_DIR;
    4ea8:	9906      	ldr	r1, [sp, #24]
    4eaa:	4311      	orrs	r1, r2
    4eac:	9106      	str	r1, [sp, #24]
    4eae:	e7d8      	b.n	4e62 <tcc_init+0xf6>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    4eb0:	0292      	lsls	r2, r2, #10
    4eb2:	464f      	mov	r7, r9
    4eb4:	403a      	ands	r2, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4eb6:	430a      	orrs	r2, r1
				| TCC_FCTRLA_SRC(cfg->source)
    4eb8:	7919      	ldrb	r1, [r3, #4]
    4eba:	468b      	mov	fp, r1
    4ebc:	2103      	movs	r1, #3
    4ebe:	465f      	mov	r7, fp
    4ec0:	4039      	ands	r1, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4ec2:	430a      	orrs	r2, r1
    4ec4:	4316      	orrs	r6, r2
				| TCC_FCTRLA_BLANK(cfg->blanking)
    4ec6:	795a      	ldrb	r2, [r3, #5]
    4ec8:	0152      	lsls	r2, r2, #5
    4eca:	2160      	movs	r1, #96	; 0x60
    4ecc:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4ece:	4332      	orrs	r2, r6
				| TCC_FCTRLA_HALT(cfg->halt_action)
    4ed0:	7999      	ldrb	r1, [r3, #6]
    4ed2:	0209      	lsls	r1, r1, #8
    4ed4:	26c0      	movs	r6, #192	; 0xc0
    4ed6:	00b6      	lsls	r6, r6, #2
    4ed8:	400e      	ands	r6, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4eda:	4316      	orrs	r6, r2
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    4edc:	79da      	ldrb	r2, [r3, #7]
    4ede:	0312      	lsls	r2, r2, #12
    4ee0:	21e0      	movs	r1, #224	; 0xe0
    4ee2:	01c9      	lsls	r1, r1, #7
    4ee4:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4ee6:	4316      	orrs	r6, r2
    4ee8:	4334      	orrs	r4, r6
    4eea:	9a03      	ldr	r2, [sp, #12]
    4eec:	4314      	orrs	r4, r2
    4eee:	4320      	orrs	r0, r4
		value_buffer[i] = fault;
    4ef0:	4662      	mov	r2, ip
    4ef2:	9907      	ldr	r1, [sp, #28]
    4ef4:	5050      	str	r0, [r2, r1]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    4ef6:	2a04      	cmp	r2, #4
    4ef8:	d02a      	beq.n	4f50 <tcc_init+0x1e4>
		if (cfg->capture_channel >= cc_num) {
    4efa:	7c9a      	ldrb	r2, [r3, #18]
    4efc:	9905      	ldr	r1, [sp, #20]
    4efe:	4291      	cmp	r1, r2
    4f00:	d800      	bhi.n	4f04 <tcc_init+0x198>
    4f02:	e131      	b.n	5168 <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
    4f04:	7a59      	ldrb	r1, [r3, #9]
    4f06:	350a      	adds	r5, #10
    4f08:	2304      	movs	r3, #4
    4f0a:	469b      	mov	fp, r3
    4f0c:	44dc      	add	ip, fp
    4f0e:	290f      	cmp	r1, #15
    4f10:	d900      	bls.n	4f14 <tcc_init+0x1a8>
    4f12:	e129      	b.n	5168 <tcc_init+0x3fc>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4f14:	0609      	lsls	r1, r1, #24
    4f16:	23f0      	movs	r3, #240	; 0xf0
    4f18:	051b      	lsls	r3, r3, #20
    4f1a:	4019      	ands	r1, r3
    4f1c:	002b      	movs	r3, r5
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    4f1e:	782e      	ldrb	r6, [r5, #0]
    4f20:	0436      	lsls	r6, r6, #16
    4f22:	20ff      	movs	r0, #255	; 0xff
    4f24:	0400      	lsls	r0, r0, #16
    4f26:	4006      	ands	r6, r0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    4f28:	7868      	ldrb	r0, [r5, #1]
    4f2a:	2480      	movs	r4, #128	; 0x80
    4f2c:	2800      	cmp	r0, #0
    4f2e:	d100      	bne.n	4f32 <tcc_init+0x1c6>
    4f30:	9c04      	ldr	r4, [sp, #16]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    4f32:	7898      	ldrb	r0, [r3, #2]
    4f34:	2708      	movs	r7, #8
    4f36:	9703      	str	r7, [sp, #12]
    4f38:	2800      	cmp	r0, #0
    4f3a:	d101      	bne.n	4f40 <tcc_init+0x1d4>
    4f3c:	9804      	ldr	r0, [sp, #16]
    4f3e:	9003      	str	r0, [sp, #12]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    4f40:	78d8      	ldrb	r0, [r3, #3]
    4f42:	4683      	mov	fp, r0
    4f44:	2010      	movs	r0, #16
    4f46:	465f      	mov	r7, fp
    4f48:	2f00      	cmp	r7, #0
    4f4a:	d1b1      	bne.n	4eb0 <tcc_init+0x144>
    4f4c:	9804      	ldr	r0, [sp, #16]
    4f4e:	e7af      	b.n	4eb0 <tcc_init+0x144>
    4f50:	4644      	mov	r4, r8
    4f52:	4655      	mov	r5, sl
    4f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
	uint8_t ow_num = _tcc_ow_nums[module_index];
    4f56:	4a52      	ldr	r2, [pc, #328]	; (50a0 <tcc_init+0x334>)
    4f58:	5cd2      	ldrb	r2, [r2, r3]
    4f5a:	4691      	mov	r9, r2
    4f5c:	4651      	mov	r1, sl
    4f5e:	3150      	adds	r1, #80	; 0x50
    4f60:	4650      	mov	r0, sl
    4f62:	3041      	adds	r0, #65	; 0x41
	drvctrl = 0;
    4f64:	2700      	movs	r7, #0
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    4f66:	2200      	movs	r2, #0
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    4f68:	2601      	movs	r6, #1
    4f6a:	46b2      	mov	sl, r6
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    4f6c:	2602      	movs	r6, #2
    4f6e:	36ff      	adds	r6, #255	; 0xff
    4f70:	46b3      	mov	fp, r6
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    4f72:	2680      	movs	r6, #128	; 0x80
    4f74:	0276      	lsls	r6, r6, #9
    4f76:	46b0      	mov	r8, r6
    4f78:	46a4      	mov	ip, r4
    4f7a:	001c      	movs	r4, r3
    4f7c:	464b      	mov	r3, r9
    4f7e:	e00f      	b.n	4fa0 <tcc_init+0x234>
		if (config->wave_ext.non_recoverable_fault[i].output !=
    4f80:	7806      	ldrb	r6, [r0, #0]
    4f82:	2e00      	cmp	r6, #0
    4f84:	d007      	beq.n	4f96 <tcc_init+0x22a>
			if (i >= ow_num) {
    4f86:	4293      	cmp	r3, r2
    4f88:	d800      	bhi.n	4f8c <tcc_init+0x220>
    4f8a:	e0e7      	b.n	515c <tcc_init+0x3f0>
			if (config->wave_ext.non_recoverable_fault[i].output ==
    4f8c:	2e02      	cmp	r6, #2
    4f8e:	d014      	beq.n	4fba <tcc_init+0x24e>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    4f90:	4656      	mov	r6, sl
    4f92:	4096      	lsls	r6, r2
    4f94:	4337      	orrs	r7, r6
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    4f96:	3201      	adds	r2, #1
    4f98:	3101      	adds	r1, #1
    4f9a:	3002      	adds	r0, #2
    4f9c:	2a08      	cmp	r2, #8
    4f9e:	d010      	beq.n	4fc2 <tcc_init+0x256>
		if (config->wave_ext.invert[i]) {
    4fa0:	780e      	ldrb	r6, [r1, #0]
    4fa2:	2e00      	cmp	r6, #0
    4fa4:	d0ec      	beq.n	4f80 <tcc_init+0x214>
			if (i >= ow_num) {
    4fa6:	4293      	cmp	r3, r2
    4fa8:	d800      	bhi.n	4fac <tcc_init+0x240>
    4faa:	e0d5      	b.n	5158 <tcc_init+0x3ec>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    4fac:	4646      	mov	r6, r8
    4fae:	4096      	lsls	r6, r2
    4fb0:	4337      	orrs	r7, r6
		if (config->wave_ext.non_recoverable_fault[i].output !=
    4fb2:	7806      	ldrb	r6, [r0, #0]
    4fb4:	2e00      	cmp	r6, #0
    4fb6:	d1e9      	bne.n	4f8c <tcc_init+0x220>
    4fb8:	e7ed      	b.n	4f96 <tcc_init+0x22a>
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    4fba:	465e      	mov	r6, fp
    4fbc:	4096      	lsls	r6, r2
    4fbe:	4337      	orrs	r7, r6
    4fc0:	e7e9      	b.n	4f96 <tcc_init+0x22a>
    4fc2:	4699      	mov	r9, r3
    4fc4:	0023      	movs	r3, r4
    4fc6:	4664      	mov	r4, ip
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    4fc8:	7e6a      	ldrb	r2, [r5, #25]
    4fca:	0112      	lsls	r2, r2, #4
    4fcc:	2130      	movs	r1, #48	; 0x30
    4fce:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    4fd0:	7e28      	ldrb	r0, [r5, #24]
    4fd2:	2207      	movs	r2, #7
    4fd4:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    4fd6:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    4fd8:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
    4fda:	2080      	movs	r0, #128	; 0x80
    4fdc:	0240      	lsls	r0, r0, #9
    4fde:	000e      	movs	r6, r1
    4fe0:	e002      	b.n	4fe8 <tcc_init+0x27c>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    4fe2:	3201      	adds	r2, #1
    4fe4:	2a04      	cmp	r2, #4
    4fe6:	d00b      	beq.n	5000 <tcc_init+0x294>
		if (wav_cfg->wave_polarity[n]) {
    4fe8:	18a9      	adds	r1, r5, r2
    4fea:	7d09      	ldrb	r1, [r1, #20]
    4fec:	2900      	cmp	r1, #0
    4fee:	d0f8      	beq.n	4fe2 <tcc_init+0x276>
			if (n >= cc_num) {
    4ff0:	9905      	ldr	r1, [sp, #20]
    4ff2:	4291      	cmp	r1, r2
    4ff4:	dc00      	bgt.n	4ff8 <tcc_init+0x28c>
    4ff6:	e0b3      	b.n	5160 <tcc_init+0x3f4>
			wave |= (TCC_WAVE_POL0 << n);
    4ff8:	0001      	movs	r1, r0
    4ffa:	4091      	lsls	r1, r2
    4ffc:	430e      	orrs	r6, r1
    4ffe:	e7f0      	b.n	4fe2 <tcc_init+0x276>
    5000:	46b2      	mov	sl, r6
    5002:	9801      	ldr	r0, [sp, #4]
    5004:	0002      	movs	r2, r0
    5006:	3204      	adds	r2, #4
    5008:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
    500a:	2100      	movs	r1, #0
    500c:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    500e:	4282      	cmp	r2, r0
    5010:	d1fc      	bne.n	500c <tcc_init+0x2a0>
	module_inst->register_callback_mask = 0;
    5012:	2200      	movs	r2, #0
    5014:	9801      	ldr	r0, [sp, #4]
    5016:	6342      	str	r2, [r0, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    5018:	6382      	str	r2, [r0, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    501a:	0099      	lsls	r1, r3, #2
    501c:	4a22      	ldr	r2, [pc, #136]	; (50a8 <tcc_init+0x33c>)
    501e:	5088      	str	r0, [r1, r2]
	module_inst->hw = hw;
    5020:	6004      	str	r4, [r0, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    5022:	22a0      	movs	r2, #160	; 0xa0
    5024:	5ca9      	ldrb	r1, [r5, r2]
    5026:	3a64      	subs	r2, #100	; 0x64
    5028:	5481      	strb	r1, [r0, r2]
	gclk_chan_config.source_generator = config->counter.clock_source;
    502a:	a90d      	add	r1, sp, #52	; 0x34
    502c:	7aaa      	ldrb	r2, [r5, #10]
    502e:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    5030:	4a1e      	ldr	r2, [pc, #120]	; (50ac <tcc_init+0x340>)
    5032:	5cd6      	ldrb	r6, [r2, r3]
    5034:	0030      	movs	r0, r6
    5036:	4b1e      	ldr	r3, [pc, #120]	; (50b0 <tcc_init+0x344>)
    5038:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    503a:	0030      	movs	r0, r6
    503c:	4b1d      	ldr	r3, [pc, #116]	; (50b4 <tcc_init+0x348>)
    503e:	4798      	blx	r3
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    5040:	464b      	mov	r3, r9
    5042:	2b00      	cmp	r3, #0
    5044:	dd3c      	ble.n	50c0 <tcc_init+0x354>
    5046:	002e      	movs	r6, r5
    5048:	3658      	adds	r6, #88	; 0x58
    504a:	3398      	adds	r3, #152	; 0x98
    504c:	4698      	mov	r8, r3
    504e:	44a8      	add	r8, r5
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5050:	2301      	movs	r3, #1
    5052:	4699      	mov	r9, r3
		system_pinmux_pin_set_config(
    5054:	46ab      	mov	fp, r5
    5056:	4645      	mov	r5, r8
    5058:	46a0      	mov	r8, r4
    505a:	9c08      	ldr	r4, [sp, #32]
    505c:	e003      	b.n	5066 <tcc_init+0x2fa>
    505e:	3401      	adds	r4, #1
    5060:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    5062:	42ac      	cmp	r4, r5
    5064:	d02a      	beq.n	50bc <tcc_init+0x350>
		if (!config->pins.enable_wave_out_pin[i]) {
    5066:	7823      	ldrb	r3, [r4, #0]
    5068:	2b00      	cmp	r3, #0
    506a:	d0f8      	beq.n	505e <tcc_init+0x2f2>
    506c:	ab0c      	add	r3, sp, #48	; 0x30
    506e:	464a      	mov	r2, r9
    5070:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    5072:	2300      	movs	r3, #0
    5074:	aa0c      	add	r2, sp, #48	; 0x30
    5076:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    5078:	0013      	movs	r3, r2
    507a:	2220      	movs	r2, #32
    507c:	18b2      	adds	r2, r6, r2
    507e:	7812      	ldrb	r2, [r2, #0]
    5080:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5082:	464a      	mov	r2, r9
    5084:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
    5086:	7830      	ldrb	r0, [r6, #0]
    5088:	0019      	movs	r1, r3
    508a:	4b0b      	ldr	r3, [pc, #44]	; (50b8 <tcc_init+0x34c>)
    508c:	4798      	blx	r3
    508e:	e7e6      	b.n	505e <tcc_init+0x2f2>
    5090:	00004bed 	.word	0x00004bed
    5094:	40000400 	.word	0x40000400
    5098:	000090cc 	.word	0x000090cc
    509c:	000090e0 	.word	0x000090e0
    50a0:	000090ec 	.word	0x000090ec
    50a4:	000090d8 	.word	0x000090d8
    50a8:	2000043c 	.word	0x2000043c
    50ac:	000090dc 	.word	0x000090dc
    50b0:	00004a95 	.word	0x00004a95
    50b4:	00004a09 	.word	0x00004a09
    50b8:	00004b8d 	.word	0x00004b8d
    50bc:	4644      	mov	r4, r8
    50be:	465d      	mov	r5, fp
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    50c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    50c2:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    50c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    50c6:	0212      	lsls	r2, r2, #8
    50c8:	4313      	orrs	r3, r2
    50ca:	9a02      	ldr	r2, [sp, #8]
    50cc:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
    50ce:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    50d0:	2204      	movs	r2, #4
    50d2:	68a3      	ldr	r3, [r4, #8]
    50d4:	421a      	tst	r2, r3
    50d6:	d1fc      	bne.n	50d2 <tcc_init+0x366>
	hw->CTRLBCLR.reg = 0xFF;
    50d8:	23ff      	movs	r3, #255	; 0xff
    50da:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    50dc:	2204      	movs	r2, #4
    50de:	68a3      	ldr	r3, [r4, #8]
    50e0:	421a      	tst	r2, r3
    50e2:	d1fc      	bne.n	50de <tcc_init+0x372>
	hw->CTRLBSET.reg = ctrlb;
    50e4:	466b      	mov	r3, sp
    50e6:	7e1b      	ldrb	r3, [r3, #24]
    50e8:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
    50ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    50ec:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
    50ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    50f0:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
    50f2:	61a7      	str	r7, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    50f4:	4a1d      	ldr	r2, [pc, #116]	; (516c <tcc_init+0x400>)
    50f6:	68a3      	ldr	r3, [r4, #8]
    50f8:	4213      	tst	r3, r2
    50fa:	d1fc      	bne.n	50f6 <tcc_init+0x38a>
	hw->WAVE.reg = waves[0];
    50fc:	4653      	mov	r3, sl
    50fe:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    5100:	2210      	movs	r2, #16
    5102:	68a3      	ldr	r3, [r4, #8]
    5104:	421a      	tst	r2, r3
    5106:	d1fc      	bne.n	5102 <tcc_init+0x396>
	hw->COUNT.reg = config->counter.count;
    5108:	682b      	ldr	r3, [r5, #0]
    510a:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    510c:	4a18      	ldr	r2, [pc, #96]	; (5170 <tcc_init+0x404>)
    510e:	68a3      	ldr	r3, [r4, #8]
    5110:	4213      	tst	r3, r2
    5112:	d1fc      	bne.n	510e <tcc_init+0x3a2>
	hw->PER.reg = (config->counter.period);
    5114:	686b      	ldr	r3, [r5, #4]
    5116:	6423      	str	r3, [r4, #64]	; 0x40
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    5118:	9805      	ldr	r0, [sp, #20]
    511a:	2800      	cmp	r0, #0
    511c:	dd22      	ble.n	5164 <tcc_init+0x3f8>
    511e:	351c      	adds	r5, #28
    5120:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    5122:	4e14      	ldr	r6, [pc, #80]	; (5174 <tcc_init+0x408>)
    5124:	0032      	movs	r2, r6
    5126:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
    5128:	68a3      	ldr	r3, [r4, #8]
    512a:	421a      	tst	r2, r3
    512c:	d1fc      	bne.n	5128 <tcc_init+0x3bc>
		hw->CC[i].reg = (config->compare.match[i]);
    512e:	cd04      	ldmia	r5!, {r2}
    5130:	000b      	movs	r3, r1
    5132:	3310      	adds	r3, #16
    5134:	009b      	lsls	r3, r3, #2
    5136:	18e3      	adds	r3, r4, r3
    5138:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    513a:	3101      	adds	r1, #1
    513c:	4288      	cmp	r0, r1
    513e:	dcf1      	bgt.n	5124 <tcc_init+0x3b8>
	return STATUS_OK;
    5140:	2000      	movs	r0, #0
    5142:	e62d      	b.n	4da0 <tcc_init+0x34>
			return STATUS_ERR_INVALID_ARG;
    5144:	2017      	movs	r0, #23
    5146:	e62b      	b.n	4da0 <tcc_init+0x34>
    5148:	2017      	movs	r0, #23
    514a:	e629      	b.n	4da0 <tcc_init+0x34>
    514c:	2017      	movs	r0, #23
    514e:	e627      	b.n	4da0 <tcc_init+0x34>
    5150:	2017      	movs	r0, #23
    5152:	e625      	b.n	4da0 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    5154:	2017      	movs	r0, #23
    5156:	e623      	b.n	4da0 <tcc_init+0x34>
			if (i >= ow_num) {
    5158:	2017      	movs	r0, #23
    515a:	e621      	b.n	4da0 <tcc_init+0x34>
			if (i >= ow_num) {
    515c:	2017      	movs	r0, #23
    515e:	e61f      	b.n	4da0 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    5160:	2017      	movs	r0, #23
    5162:	e61d      	b.n	4da0 <tcc_init+0x34>
	return STATUS_OK;
    5164:	2000      	movs	r0, #0
    5166:	e61b      	b.n	4da0 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    5168:	2017      	movs	r0, #23
    516a:	e619      	b.n	4da0 <tcc_init+0x34>
    516c:	00020040 	.word	0x00020040
    5170:	00040080 	.word	0x00040080
    5174:	00080100 	.word	0x00080100

00005178 <tcc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    5178:	0092      	lsls	r2, r2, #2
    517a:	1883      	adds	r3, r0, r2
    517c:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
    517e:	4b03      	ldr	r3, [pc, #12]	; (518c <tcc_register_callback+0x14>)
    5180:	58d3      	ldr	r3, [r2, r3]
    5182:	6b42      	ldr	r2, [r0, #52]	; 0x34
    5184:	4313      	orrs	r3, r2
    5186:	6343      	str	r3, [r0, #52]	; 0x34

	return STATUS_OK;
}
    5188:	2000      	movs	r0, #0
    518a:	4770      	bx	lr
    518c:	000090f0 	.word	0x000090f0

00005190 <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
    5190:	b570      	push	{r4, r5, r6, lr}
    5192:	0004      	movs	r4, r0
    5194:	000d      	movs	r5, r1
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
    5196:	6800      	ldr	r0, [r0, #0]
    5198:	4b09      	ldr	r3, [pc, #36]	; (51c0 <tcc_enable_callback+0x30>)
    519a:	4798      	blx	r3
	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
    519c:	4b09      	ldr	r3, [pc, #36]	; (51c4 <tcc_enable_callback+0x34>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    519e:	5c1b      	ldrb	r3, [r3, r0]
    51a0:	221f      	movs	r2, #31
    51a2:	401a      	ands	r2, r3
    51a4:	2301      	movs	r3, #1
    51a6:	4093      	lsls	r3, r2
    51a8:	4a07      	ldr	r2, [pc, #28]	; (51c8 <tcc_enable_callback+0x38>)
    51aa:	6013      	str	r3, [r2, #0]

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
    51ac:	00ad      	lsls	r5, r5, #2
    51ae:	4b07      	ldr	r3, [pc, #28]	; (51cc <tcc_enable_callback+0x3c>)
    51b0:	58ea      	ldr	r2, [r5, r3]
    51b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    51b4:	4313      	orrs	r3, r2
    51b6:	63a3      	str	r3, [r4, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
    51b8:	6823      	ldr	r3, [r4, #0]
    51ba:	629a      	str	r2, [r3, #40]	; 0x28
}
    51bc:	bd70      	pop	{r4, r5, r6, pc}
    51be:	46c0      	nop			; (mov r8, r8)
    51c0:	00004bed 	.word	0x00004bed
    51c4:	00009120 	.word	0x00009120
    51c8:	e000e100 	.word	0xe000e100
    51cc:	000090f0 	.word	0x000090f0

000051d0 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    51d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    51d2:	46c6      	mov	lr, r8
    51d4:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    51d6:	0080      	lsls	r0, r0, #2
    51d8:	4b0e      	ldr	r3, [pc, #56]	; (5214 <_tcc_interrupt_handler+0x44>)
    51da:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    51dc:	683b      	ldr	r3, [r7, #0]
    51de:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    51e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    51e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    51e4:	4013      	ands	r3, r2
    51e6:	401e      	ands	r6, r3
    51e8:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    51ea:	4b0b      	ldr	r3, [pc, #44]	; (5218 <_tcc_interrupt_handler+0x48>)
    51ec:	4698      	mov	r8, r3
    51ee:	e002      	b.n	51f6 <_tcc_interrupt_handler+0x26>
    51f0:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    51f2:	2c30      	cmp	r4, #48	; 0x30
    51f4:	d00a      	beq.n	520c <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    51f6:	4643      	mov	r3, r8
    51f8:	58e5      	ldr	r5, [r4, r3]
    51fa:	4235      	tst	r5, r6
    51fc:	d0f8      	beq.n	51f0 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    51fe:	193b      	adds	r3, r7, r4
    5200:	685b      	ldr	r3, [r3, #4]
    5202:	0038      	movs	r0, r7
    5204:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    5206:	683b      	ldr	r3, [r7, #0]
    5208:	62dd      	str	r5, [r3, #44]	; 0x2c
    520a:	e7f1      	b.n	51f0 <_tcc_interrupt_handler+0x20>
		}
	}
}
    520c:	bc04      	pop	{r2}
    520e:	4690      	mov	r8, r2
    5210:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5212:	46c0      	nop			; (mov r8, r8)
    5214:	2000043c 	.word	0x2000043c
    5218:	000090f0 	.word	0x000090f0

0000521c <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    521c:	b510      	push	{r4, lr}
    521e:	2000      	movs	r0, #0
    5220:	4b01      	ldr	r3, [pc, #4]	; (5228 <TCC0_Handler+0xc>)
    5222:	4798      	blx	r3
    5224:	bd10      	pop	{r4, pc}
    5226:	46c0      	nop			; (mov r8, r8)
    5228:	000051d1 	.word	0x000051d1

0000522c <TCC1_Handler>:
    522c:	b510      	push	{r4, lr}
    522e:	2001      	movs	r0, #1
    5230:	4b01      	ldr	r3, [pc, #4]	; (5238 <TCC1_Handler+0xc>)
    5232:	4798      	blx	r3
    5234:	bd10      	pop	{r4, pc}
    5236:	46c0      	nop			; (mov r8, r8)
    5238:	000051d1 	.word	0x000051d1

0000523c <TCC2_Handler>:
    523c:	b510      	push	{r4, lr}
    523e:	2002      	movs	r0, #2
    5240:	4b01      	ldr	r3, [pc, #4]	; (5248 <TCC2_Handler+0xc>)
    5242:	4798      	blx	r3
    5244:	bd10      	pop	{r4, pc}
    5246:	46c0      	nop			; (mov r8, r8)
    5248:	000051d1 	.word	0x000051d1

0000524c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    524c:	e7fe      	b.n	524c <Dummy_Handler>
	...

00005250 <Reset_Handler>:
{
    5250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    5252:	4a2a      	ldr	r2, [pc, #168]	; (52fc <Reset_Handler+0xac>)
    5254:	4b2a      	ldr	r3, [pc, #168]	; (5300 <Reset_Handler+0xb0>)
    5256:	429a      	cmp	r2, r3
    5258:	d011      	beq.n	527e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    525a:	001a      	movs	r2, r3
    525c:	4b29      	ldr	r3, [pc, #164]	; (5304 <Reset_Handler+0xb4>)
    525e:	429a      	cmp	r2, r3
    5260:	d20d      	bcs.n	527e <Reset_Handler+0x2e>
    5262:	4a29      	ldr	r2, [pc, #164]	; (5308 <Reset_Handler+0xb8>)
    5264:	3303      	adds	r3, #3
    5266:	1a9b      	subs	r3, r3, r2
    5268:	089b      	lsrs	r3, r3, #2
    526a:	3301      	adds	r3, #1
    526c:	009b      	lsls	r3, r3, #2
    526e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    5270:	4823      	ldr	r0, [pc, #140]	; (5300 <Reset_Handler+0xb0>)
    5272:	4922      	ldr	r1, [pc, #136]	; (52fc <Reset_Handler+0xac>)
    5274:	588c      	ldr	r4, [r1, r2]
    5276:	5084      	str	r4, [r0, r2]
    5278:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    527a:	429a      	cmp	r2, r3
    527c:	d1fa      	bne.n	5274 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    527e:	4a23      	ldr	r2, [pc, #140]	; (530c <Reset_Handler+0xbc>)
    5280:	4b23      	ldr	r3, [pc, #140]	; (5310 <Reset_Handler+0xc0>)
    5282:	429a      	cmp	r2, r3
    5284:	d20a      	bcs.n	529c <Reset_Handler+0x4c>
    5286:	43d3      	mvns	r3, r2
    5288:	4921      	ldr	r1, [pc, #132]	; (5310 <Reset_Handler+0xc0>)
    528a:	185b      	adds	r3, r3, r1
    528c:	2103      	movs	r1, #3
    528e:	438b      	bics	r3, r1
    5290:	3304      	adds	r3, #4
    5292:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    5294:	2100      	movs	r1, #0
    5296:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    5298:	4293      	cmp	r3, r2
    529a:	d1fc      	bne.n	5296 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    529c:	4a1d      	ldr	r2, [pc, #116]	; (5314 <Reset_Handler+0xc4>)
    529e:	21ff      	movs	r1, #255	; 0xff
    52a0:	4b1d      	ldr	r3, [pc, #116]	; (5318 <Reset_Handler+0xc8>)
    52a2:	438b      	bics	r3, r1
    52a4:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    52a6:	39fd      	subs	r1, #253	; 0xfd
    52a8:	2390      	movs	r3, #144	; 0x90
    52aa:	005b      	lsls	r3, r3, #1
    52ac:	4a1b      	ldr	r2, [pc, #108]	; (531c <Reset_Handler+0xcc>)
    52ae:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    52b0:	4a1b      	ldr	r2, [pc, #108]	; (5320 <Reset_Handler+0xd0>)
    52b2:	78d3      	ldrb	r3, [r2, #3]
    52b4:	2503      	movs	r5, #3
    52b6:	43ab      	bics	r3, r5
    52b8:	2402      	movs	r4, #2
    52ba:	4323      	orrs	r3, r4
    52bc:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    52be:	78d3      	ldrb	r3, [r2, #3]
    52c0:	270c      	movs	r7, #12
    52c2:	43bb      	bics	r3, r7
    52c4:	2608      	movs	r6, #8
    52c6:	4333      	orrs	r3, r6
    52c8:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    52ca:	4b16      	ldr	r3, [pc, #88]	; (5324 <Reset_Handler+0xd4>)
    52cc:	7b98      	ldrb	r0, [r3, #14]
    52ce:	2230      	movs	r2, #48	; 0x30
    52d0:	4390      	bics	r0, r2
    52d2:	2220      	movs	r2, #32
    52d4:	4310      	orrs	r0, r2
    52d6:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    52d8:	7b99      	ldrb	r1, [r3, #14]
    52da:	43b9      	bics	r1, r7
    52dc:	4331      	orrs	r1, r6
    52de:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    52e0:	7b9a      	ldrb	r2, [r3, #14]
    52e2:	43aa      	bics	r2, r5
    52e4:	4322      	orrs	r2, r4
    52e6:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    52e8:	4a0f      	ldr	r2, [pc, #60]	; (5328 <Reset_Handler+0xd8>)
    52ea:	6853      	ldr	r3, [r2, #4]
    52ec:	2180      	movs	r1, #128	; 0x80
    52ee:	430b      	orrs	r3, r1
    52f0:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    52f2:	4b0e      	ldr	r3, [pc, #56]	; (532c <Reset_Handler+0xdc>)
    52f4:	4798      	blx	r3
        main();
    52f6:	4b0e      	ldr	r3, [pc, #56]	; (5330 <Reset_Handler+0xe0>)
    52f8:	4798      	blx	r3
    52fa:	e7fe      	b.n	52fa <Reset_Handler+0xaa>
    52fc:	000094a0 	.word	0x000094a0
    5300:	20000000 	.word	0x20000000
    5304:	200000e4 	.word	0x200000e4
    5308:	20000004 	.word	0x20000004
    530c:	200000e4 	.word	0x200000e4
    5310:	200004b0 	.word	0x200004b0
    5314:	e000ed00 	.word	0xe000ed00
    5318:	00000000 	.word	0x00000000
    531c:	41007000 	.word	0x41007000
    5320:	41005000 	.word	0x41005000
    5324:	41004800 	.word	0x41004800
    5328:	41004000 	.word	0x41004000
    532c:	00006ce1 	.word	0x00006ce1
    5330:	00005875 	.word	0x00005875

00005334 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    5334:	b5f0      	push	{r4, r5, r6, r7, lr}
    5336:	46c6      	mov	lr, r8
    5338:	b500      	push	{lr}
    533a:	000c      	movs	r4, r1
    533c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    533e:	2800      	cmp	r0, #0
    5340:	d10f      	bne.n	5362 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    5342:	2a00      	cmp	r2, #0
    5344:	dd11      	ble.n	536a <_read+0x36>
    5346:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    5348:	4e09      	ldr	r6, [pc, #36]	; (5370 <_read+0x3c>)
    534a:	4d0a      	ldr	r5, [pc, #40]	; (5374 <_read+0x40>)
    534c:	6830      	ldr	r0, [r6, #0]
    534e:	0021      	movs	r1, r4
    5350:	682b      	ldr	r3, [r5, #0]
    5352:	4798      	blx	r3
		ptr++;
    5354:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    5356:	42bc      	cmp	r4, r7
    5358:	d1f8      	bne.n	534c <_read+0x18>
		nChars++;
	}
	return nChars;
}
    535a:	4640      	mov	r0, r8
    535c:	bc04      	pop	{r2}
    535e:	4690      	mov	r8, r2
    5360:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    5362:	2301      	movs	r3, #1
    5364:	425b      	negs	r3, r3
    5366:	4698      	mov	r8, r3
    5368:	e7f7      	b.n	535a <_read+0x26>
	for (; len > 0; --len) {
    536a:	4680      	mov	r8, r0
    536c:	e7f5      	b.n	535a <_read+0x26>
    536e:	46c0      	nop			; (mov r8, r8)
    5370:	20000450 	.word	0x20000450
    5374:	20000448 	.word	0x20000448

00005378 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    5378:	b5f0      	push	{r4, r5, r6, r7, lr}
    537a:	46c6      	mov	lr, r8
    537c:	b500      	push	{lr}
    537e:	000e      	movs	r6, r1
    5380:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    5382:	3801      	subs	r0, #1
    5384:	2802      	cmp	r0, #2
    5386:	d810      	bhi.n	53aa <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    5388:	2a00      	cmp	r2, #0
    538a:	d011      	beq.n	53b0 <_write+0x38>
    538c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    538e:	4b0c      	ldr	r3, [pc, #48]	; (53c0 <_write+0x48>)
    5390:	4698      	mov	r8, r3
    5392:	4f0c      	ldr	r7, [pc, #48]	; (53c4 <_write+0x4c>)
    5394:	4643      	mov	r3, r8
    5396:	6818      	ldr	r0, [r3, #0]
    5398:	5d31      	ldrb	r1, [r6, r4]
    539a:	683b      	ldr	r3, [r7, #0]
    539c:	4798      	blx	r3
    539e:	2800      	cmp	r0, #0
    53a0:	db08      	blt.n	53b4 <_write+0x3c>
			return -1;
		}
		++nChars;
    53a2:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    53a4:	42a5      	cmp	r5, r4
    53a6:	d1f5      	bne.n	5394 <_write+0x1c>
    53a8:	e006      	b.n	53b8 <_write+0x40>
		return -1;
    53aa:	2401      	movs	r4, #1
    53ac:	4264      	negs	r4, r4
    53ae:	e003      	b.n	53b8 <_write+0x40>
	for (; len != 0; --len) {
    53b0:	0014      	movs	r4, r2
    53b2:	e001      	b.n	53b8 <_write+0x40>
			return -1;
    53b4:	2401      	movs	r4, #1
    53b6:	4264      	negs	r4, r4
	}
	return nChars;
}
    53b8:	0020      	movs	r0, r4
    53ba:	bc04      	pop	{r2}
    53bc:	4690      	mov	r8, r2
    53be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    53c0:	20000450 	.word	0x20000450
    53c4:	2000044c 	.word	0x2000044c

000053c8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    53c8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    53ca:	4a06      	ldr	r2, [pc, #24]	; (53e4 <_sbrk+0x1c>)
    53cc:	6812      	ldr	r2, [r2, #0]
    53ce:	2a00      	cmp	r2, #0
    53d0:	d004      	beq.n	53dc <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    53d2:	4a04      	ldr	r2, [pc, #16]	; (53e4 <_sbrk+0x1c>)
    53d4:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    53d6:	18c3      	adds	r3, r0, r3
    53d8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    53da:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    53dc:	4902      	ldr	r1, [pc, #8]	; (53e8 <_sbrk+0x20>)
    53de:	4a01      	ldr	r2, [pc, #4]	; (53e4 <_sbrk+0x1c>)
    53e0:	6011      	str	r1, [r2, #0]
    53e2:	e7f6      	b.n	53d2 <_sbrk+0xa>
    53e4:	2000015c 	.word	0x2000015c
    53e8:	200024b0 	.word	0x200024b0

000053ec <_close>:
}

extern int _close(int file)
{
	return -1;
}
    53ec:	2001      	movs	r0, #1
    53ee:	4240      	negs	r0, r0
    53f0:	4770      	bx	lr

000053f2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    53f2:	2380      	movs	r3, #128	; 0x80
    53f4:	019b      	lsls	r3, r3, #6
    53f6:	604b      	str	r3, [r1, #4]

	return 0;
}
    53f8:	2000      	movs	r0, #0
    53fa:	4770      	bx	lr

000053fc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    53fc:	2001      	movs	r0, #1
    53fe:	4770      	bx	lr

00005400 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    5400:	2000      	movs	r0, #0
    5402:	4770      	bx	lr

00005404 <stream_writer_init>:
#include <string.h>
#include <asf.h>

void stream_writer_init(struct stream_writer * writer, char *buffer, size_t max_length, stream_writer_write_func_t func, void *priv_data)
{
	writer->max_size = max_length;
    5404:	6002      	str	r2, [r0, #0]
	writer->buffer = buffer;
    5406:	6101      	str	r1, [r0, #16]
	writer->written = 0;
    5408:	2200      	movs	r2, #0
    540a:	6042      	str	r2, [r0, #4]
	writer->write_func = func;
    540c:	6083      	str	r3, [r0, #8]
	writer->priv_data = priv_data;
    540e:	9b00      	ldr	r3, [sp, #0]
    5410:	60c3      	str	r3, [r0, #12]
}
    5412:	4770      	bx	lr

00005414 <stream_writer_send_remain>:
		stream_writer_send_8(writer, *buffer);
	}
}

void stream_writer_send_remain(struct stream_writer * writer)
{
    5414:	b510      	push	{r4, lr}
    5416:	0004      	movs	r4, r0
	if(writer->written > 0) {
    5418:	6842      	ldr	r2, [r0, #4]
    541a:	2a00      	cmp	r2, #0
    541c:	d100      	bne.n	5420 <stream_writer_send_remain+0xc>
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
		writer->written = 0;
	}
}
    541e:	bd10      	pop	{r4, pc}
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
    5420:	6901      	ldr	r1, [r0, #16]
    5422:	68c0      	ldr	r0, [r0, #12]
    5424:	68a3      	ldr	r3, [r4, #8]
    5426:	4798      	blx	r3
		writer->written = 0;
    5428:	2300      	movs	r3, #0
    542a:	6063      	str	r3, [r4, #4]
}
    542c:	e7f7      	b.n	541e <stream_writer_send_remain+0xa>
	...

00005430 <stream_writer_send_8>:
{
    5430:	b570      	push	{r4, r5, r6, lr}
    5432:	0004      	movs	r4, r0
    5434:	000d      	movs	r5, r1
	int remain = writer->max_size - writer->written;
    5436:	6803      	ldr	r3, [r0, #0]
    5438:	6842      	ldr	r2, [r0, #4]
    543a:	1a9b      	subs	r3, r3, r2
	if (remain < 1) {
    543c:	2b00      	cmp	r3, #0
    543e:	dd05      	ble.n	544c <stream_writer_send_8+0x1c>
	writer->buffer[writer->written++] = (char)value;
    5440:	6922      	ldr	r2, [r4, #16]
    5442:	6863      	ldr	r3, [r4, #4]
    5444:	1c59      	adds	r1, r3, #1
    5446:	6061      	str	r1, [r4, #4]
    5448:	54d5      	strb	r5, [r2, r3]
}
    544a:	bd70      	pop	{r4, r5, r6, pc}
		stream_writer_send_remain(writer);
    544c:	4b01      	ldr	r3, [pc, #4]	; (5454 <stream_writer_send_8+0x24>)
    544e:	4798      	blx	r3
    5450:	e7f6      	b.n	5440 <stream_writer_send_8+0x10>
    5452:	46c0      	nop			; (mov r8, r8)
    5454:	00005415 	.word	0x00005415

00005458 <stream_writer_send_16BE>:
{
    5458:	b570      	push	{r4, r5, r6, lr}
    545a:	0006      	movs	r6, r0
    545c:	000c      	movs	r4, r1
	stream_writer_send_8(writer, (value >> 8) & 0xFF);
    545e:	1209      	asrs	r1, r1, #8
    5460:	4d02      	ldr	r5, [pc, #8]	; (546c <stream_writer_send_16BE+0x14>)
    5462:	47a8      	blx	r5
	stream_writer_send_8(writer, value & 0xFF);
    5464:	b261      	sxtb	r1, r4
    5466:	0030      	movs	r0, r6
    5468:	47a8      	blx	r5
}
    546a:	bd70      	pop	{r4, r5, r6, pc}
    546c:	00005431 	.word	0x00005431

00005470 <stream_writer_send_buffer>:
{
    5470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5472:	0006      	movs	r6, r0
    5474:	000c      	movs	r4, r1
	for (; length > 0; length--, buffer++) {
    5476:	2a00      	cmp	r2, #0
    5478:	d008      	beq.n	548c <stream_writer_send_buffer+0x1c>
    547a:	188d      	adds	r5, r1, r2
		stream_writer_send_8(writer, *buffer);
    547c:	4f04      	ldr	r7, [pc, #16]	; (5490 <stream_writer_send_buffer+0x20>)
    547e:	2100      	movs	r1, #0
    5480:	5661      	ldrsb	r1, [r4, r1]
    5482:	0030      	movs	r0, r6
    5484:	47b8      	blx	r7
	for (; length > 0; length--, buffer++) {
    5486:	3401      	adds	r4, #1
    5488:	42a5      	cmp	r5, r4
    548a:	d1f8      	bne.n	547e <stream_writer_send_buffer+0xe>
}
    548c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    548e:	46c0      	nop			; (mov r8, r8)
    5490:	00005431 	.word	0x00005431

00005494 <sw_timer_tcc_callback>:
 *
 * \param[in] module Instance of the TCC.
 */
static void sw_timer_tcc_callback(struct tcc_module *const module)
{
	sw_timer_tick++;
    5494:	4a02      	ldr	r2, [pc, #8]	; (54a0 <sw_timer_tcc_callback+0xc>)
    5496:	6813      	ldr	r3, [r2, #0]
    5498:	3301      	adds	r3, #1
    549a:	6013      	str	r3, [r2, #0]
}
    549c:	4770      	bx	lr
    549e:	46c0      	nop			; (mov r8, r8)
    54a0:	20000160 	.word	0x20000160

000054a4 <sw_timer_get_config_defaults>:

void sw_timer_get_config_defaults(struct sw_timer_config *const config)
{
	Assert(config);

	config->accuracy = 100;
    54a4:	2364      	movs	r3, #100	; 0x64
    54a6:	8043      	strh	r3, [r0, #2]
	config->tcc_dev = 0;
    54a8:	2300      	movs	r3, #0
    54aa:	7003      	strb	r3, [r0, #0]
	config->tcc_callback_channel = 0;
    54ac:	7043      	strb	r3, [r0, #1]
}
    54ae:	4770      	bx	lr

000054b0 <sw_timer_init>:

void sw_timer_init(struct sw_timer_module *const module_inst, struct sw_timer_config *const config)
{
    54b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    54b2:	46c6      	mov	lr, r8
    54b4:	b500      	push	{lr}
    54b6:	b0ac      	sub	sp, #176	; 0xb0
    54b8:	000d      	movs	r5, r1
	struct tcc_config tcc_conf;
	struct tcc_module *tcc_module;
	Tcc *hw[] = TCC_INSTS;
    54ba:	466e      	mov	r6, sp
    54bc:	4b1d      	ldr	r3, [pc, #116]	; (5534 <sw_timer_init+0x84>)
    54be:	466a      	mov	r2, sp
    54c0:	cb92      	ldmia	r3!, {r1, r4, r7}
    54c2:	c292      	stmia	r2!, {r1, r4, r7}
	Assert(module_inst);
	Assert(config);
	Assert(config->tcc_dev < TCC_INST_NUM);
	Assert(config->tcc_callback_channel < TCC_NUM_CHANNELS);

	module_inst->accuracy = config->accuracy;
    54c4:	886b      	ldrh	r3, [r5, #2]
    54c6:	6543      	str	r3, [r0, #84]	; 0x54

	/* Start the TCC module. */
	tcc_module = &module_inst->tcc_inst;
    54c8:	3014      	adds	r0, #20
    54ca:	0004      	movs	r4, r0
	tcc_get_config_defaults(&tcc_conf, hw[config->tcc_dev]);
    54cc:	782b      	ldrb	r3, [r5, #0]
    54ce:	009b      	lsls	r3, r3, #2
    54d0:	5999      	ldr	r1, [r3, r6]
    54d2:	0017      	movs	r7, r2
    54d4:	0010      	movs	r0, r2
    54d6:	4b18      	ldr	r3, [pc, #96]	; (5538 <sw_timer_init+0x88>)
    54d8:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg);
    54da:	2000      	movs	r0, #0
    54dc:	4b17      	ldr	r3, [pc, #92]	; (553c <sw_timer_init+0x8c>)
    54de:	4798      	blx	r3
    54e0:	4b17      	ldr	r3, [pc, #92]	; (5540 <sw_timer_init+0x90>)
    54e2:	7a1b      	ldrb	r3, [r3, #8]
    54e4:	b2db      	uxtb	r3, r3
    54e6:	40d8      	lsrs	r0, r3
    54e8:	4680      	mov	r8, r0
	tcc_conf.counter.period = system_cpu_clock_get_hz() / (64 * 1000 / config->accuracy);
    54ea:	8869      	ldrh	r1, [r5, #2]
    54ec:	20fa      	movs	r0, #250	; 0xfa
    54ee:	0200      	lsls	r0, r0, #8
    54f0:	4b14      	ldr	r3, [pc, #80]	; (5544 <sw_timer_init+0x94>)
    54f2:	4798      	blx	r3
    54f4:	0001      	movs	r1, r0
    54f6:	4640      	mov	r0, r8
    54f8:	4b13      	ldr	r3, [pc, #76]	; (5548 <sw_timer_init+0x98>)
    54fa:	4798      	blx	r3
    54fc:	6078      	str	r0, [r7, #4]
	tcc_conf.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
    54fe:	2305      	movs	r3, #5
    5500:	72fb      	strb	r3, [r7, #11]
	tcc_init(tcc_module, hw[config->tcc_dev], &tcc_conf);
    5502:	782b      	ldrb	r3, [r5, #0]
    5504:	009b      	lsls	r3, r3, #2
    5506:	5999      	ldr	r1, [r3, r6]
    5508:	003a      	movs	r2, r7
    550a:	0020      	movs	r0, r4
    550c:	4b0f      	ldr	r3, [pc, #60]	; (554c <sw_timer_init+0x9c>)
    550e:	4798      	blx	r3
	tcc_register_callback(tcc_module, sw_timer_tcc_callback, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    5510:	786a      	ldrb	r2, [r5, #1]
    5512:	3208      	adds	r2, #8
    5514:	b2d2      	uxtb	r2, r2
    5516:	490e      	ldr	r1, [pc, #56]	; (5550 <sw_timer_init+0xa0>)
    5518:	0020      	movs	r0, r4
    551a:	4b0e      	ldr	r3, [pc, #56]	; (5554 <sw_timer_init+0xa4>)
    551c:	4798      	blx	r3
	tcc_enable_callback(tcc_module, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    551e:	7869      	ldrb	r1, [r5, #1]
    5520:	3108      	adds	r1, #8
    5522:	b2c9      	uxtb	r1, r1
    5524:	0020      	movs	r0, r4
    5526:	4b0c      	ldr	r3, [pc, #48]	; (5558 <sw_timer_init+0xa8>)
    5528:	4798      	blx	r3
}
    552a:	b02c      	add	sp, #176	; 0xb0
    552c:	bc04      	pop	{r2}
    552e:	4690      	mov	r8, r2
    5530:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5532:	46c0      	nop			; (mov r8, r8)
    5534:	00009124 	.word	0x00009124
    5538:	00004c21 	.word	0x00004c21
    553c:	0000497d 	.word	0x0000497d
    5540:	40000400 	.word	0x40000400
    5544:	00006ab5 	.word	0x00006ab5
    5548:	000069a1 	.word	0x000069a1
    554c:	00004d6d 	.word	0x00004d6d
    5550:	00005495 	.word	0x00005495
    5554:	00005179 	.word	0x00005179
    5558:	00005191 	.word	0x00005191

0000555c <sw_timer_enable>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    555c:	6942      	ldr	r2, [r0, #20]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    555e:	2102      	movs	r1, #2
    5560:	6893      	ldr	r3, [r2, #8]
    5562:	4219      	tst	r1, r3
    5564:	d1fc      	bne.n	5560 <sw_timer_enable+0x4>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    5566:	6813      	ldr	r3, [r2, #0]
    5568:	2102      	movs	r1, #2
    556a:	430b      	orrs	r3, r1
    556c:	6013      	str	r3, [r2, #0]
	Assert(module_inst);

	tcc_module = &module_inst->tcc_inst;

	tcc_enable(tcc_module);
}
    556e:	4770      	bx	lr

00005570 <sw_timer_register_callback>:
	tcc_disable(tcc_module);
}

int sw_timer_register_callback(struct sw_timer_module *const module_inst,
	sw_timer_callback_t callback, void *context, uint32_t period)
{
    5570:	b570      	push	{r4, r5, r6, lr}
    5572:	0004      	movs	r4, r0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used == 0) {
    5574:	7805      	ldrb	r5, [r0, #0]
    5576:	07e8      	lsls	r0, r5, #31
    5578:	d502      	bpl.n	5580 <sw_timer_register_callback+0x10>
			handler->used = 1;
			return index;
		}
	}

	return -1;
    557a:	2001      	movs	r0, #1
    557c:	4240      	negs	r0, r0
}
    557e:	bd70      	pop	{r4, r5, r6, pc}
			handler->callback = callback;
    5580:	6061      	str	r1, [r4, #4]
			handler->callback_enable = 0;
    5582:	0029      	movs	r1, r5
    5584:	2002      	movs	r0, #2
    5586:	4381      	bics	r1, r0
    5588:	7021      	strb	r1, [r4, #0]
			handler->context = context;
    558a:	60a2      	str	r2, [r4, #8]
			handler->period = period / module_inst->accuracy;
    558c:	6d61      	ldr	r1, [r4, #84]	; 0x54
    558e:	0018      	movs	r0, r3
    5590:	4b04      	ldr	r3, [pc, #16]	; (55a4 <sw_timer_register_callback+0x34>)
    5592:	4798      	blx	r3
    5594:	60e0      	str	r0, [r4, #12]
			handler->used = 1;
    5596:	7823      	ldrb	r3, [r4, #0]
    5598:	2201      	movs	r2, #1
    559a:	4313      	orrs	r3, r2
    559c:	7023      	strb	r3, [r4, #0]
			return index;
    559e:	2000      	movs	r0, #0
    55a0:	e7ed      	b.n	557e <sw_timer_register_callback+0xe>
    55a2:	46c0      	nop			; (mov r8, r8)
    55a4:	000069a1 	.word	0x000069a1

000055a8 <sw_timer_enable_callback>:

	handler->used = 0;
}

void sw_timer_enable_callback(struct sw_timer_module *const module_inst, int timer_id, uint32_t delay)
{
    55a8:	b570      	push	{r4, r5, r6, lr}
	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];

	handler->callback_enable = 1;
    55aa:	008b      	lsls	r3, r1, #2
    55ac:	185d      	adds	r5, r3, r1
    55ae:	00ad      	lsls	r5, r5, #2
    55b0:	5c29      	ldrb	r1, [r5, r0]
    55b2:	2602      	movs	r6, #2
    55b4:	4331      	orrs	r1, r6
    55b6:	5429      	strb	r1, [r5, r0]
	handler->expire_time = sw_timer_tick + (delay / module_inst->accuracy);
    55b8:	1944      	adds	r4, r0, r5
    55ba:	6d41      	ldr	r1, [r0, #84]	; 0x54
    55bc:	0010      	movs	r0, r2
    55be:	4b03      	ldr	r3, [pc, #12]	; (55cc <sw_timer_enable_callback+0x24>)
    55c0:	4798      	blx	r3
    55c2:	4b03      	ldr	r3, [pc, #12]	; (55d0 <sw_timer_enable_callback+0x28>)
    55c4:	681b      	ldr	r3, [r3, #0]
    55c6:	18c0      	adds	r0, r0, r3
    55c8:	6120      	str	r0, [r4, #16]
}
    55ca:	bd70      	pop	{r4, r5, r6, pc}
    55cc:	000069a1 	.word	0x000069a1
    55d0:	20000160 	.word	0x20000160

000055d4 <sw_timer_disable_callback>:
	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];

	handler->callback_enable = 0;
    55d4:	008b      	lsls	r3, r1, #2
    55d6:	1859      	adds	r1, r3, r1
    55d8:	0089      	lsls	r1, r1, #2
    55da:	5c0b      	ldrb	r3, [r1, r0]
    55dc:	2202      	movs	r2, #2
    55de:	4393      	bics	r3, r2
    55e0:	540b      	strb	r3, [r1, r0]
}
    55e2:	4770      	bx	lr

000055e4 <sw_timer_task>:

void sw_timer_task(struct sw_timer_module *const module_inst)
{
    55e4:	b570      	push	{r4, r5, r6, lr}
    55e6:	0004      	movs	r4, r0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used && module_inst->handler[index].callback_enable) {
    55e8:	7803      	ldrb	r3, [r0, #0]
    55ea:	07db      	lsls	r3, r3, #31
    55ec:	d507      	bpl.n	55fe <sw_timer_task+0x1a>
    55ee:	7803      	ldrb	r3, [r0, #0]
    55f0:	079b      	lsls	r3, r3, #30
    55f2:	d504      	bpl.n	55fe <sw_timer_task+0x1a>
			handler = &module_inst->handler[index];
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    55f4:	4b11      	ldr	r3, [pc, #68]	; (563c <sw_timer_task+0x58>)
    55f6:	681b      	ldr	r3, [r3, #0]
    55f8:	6902      	ldr	r2, [r0, #16]
    55fa:	1ad3      	subs	r3, r2, r3
    55fc:	d400      	bmi.n	5600 <sw_timer_task+0x1c>
				handler->busy = 0;
			}
		}
	}

}
    55fe:	bd70      	pop	{r4, r5, r6, pc}
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    5600:	7803      	ldrb	r3, [r0, #0]
    5602:	075b      	lsls	r3, r3, #29
    5604:	d4fb      	bmi.n	55fe <sw_timer_task+0x1a>
				handler->busy = 1;
    5606:	7803      	ldrb	r3, [r0, #0]
    5608:	2204      	movs	r2, #4
    560a:	4313      	orrs	r3, r2
    560c:	7003      	strb	r3, [r0, #0]
				handler->callback(module_inst, index, handler->context, handler->period);
    560e:	68c3      	ldr	r3, [r0, #12]
    5610:	6882      	ldr	r2, [r0, #8]
    5612:	2100      	movs	r1, #0
    5614:	6845      	ldr	r5, [r0, #4]
    5616:	47a8      	blx	r5
				if (handler->period > 0) {
    5618:	68e3      	ldr	r3, [r4, #12]
    561a:	2b00      	cmp	r3, #0
    561c:	d008      	beq.n	5630 <sw_timer_task+0x4c>
					handler->expire_time = sw_timer_tick + handler->period;
    561e:	4a07      	ldr	r2, [pc, #28]	; (563c <sw_timer_task+0x58>)
    5620:	6812      	ldr	r2, [r2, #0]
    5622:	18d3      	adds	r3, r2, r3
    5624:	6123      	str	r3, [r4, #16]
				handler->busy = 0;
    5626:	7823      	ldrb	r3, [r4, #0]
    5628:	2204      	movs	r2, #4
    562a:	4393      	bics	r3, r2
    562c:	7023      	strb	r3, [r4, #0]
}
    562e:	e7e6      	b.n	55fe <sw_timer_task+0x1a>
					handler->callback_enable = 0;
    5630:	7823      	ldrb	r3, [r4, #0]
    5632:	2202      	movs	r2, #2
    5634:	4393      	bics	r3, r2
    5636:	7023      	strb	r3, [r4, #0]
    5638:	e7f5      	b.n	5626 <sw_timer_task+0x42>
    563a:	46c0      	nop			; (mov r8, r8)
    563c:	20000160 	.word	0x20000160

00005640 <uart_callback>:


	static void uart_callback(const struct usart_module *const module)
	{
		/* If input string is bigger than buffer size limit, ignore the excess part. */
		if (uart_buffer_written < MAIN_CHAT_BUFFER_SIZE) {
    5640:	4b03      	ldr	r3, [pc, #12]	; (5650 <uart_callback+0x10>)
    5642:	681b      	ldr	r3, [r3, #0]
    5644:	2b3f      	cmp	r3, #63	; 0x3f
    5646:	dc02      	bgt.n	564e <uart_callback+0xe>
			uart_buffer[uart_buffer_written++] = uart_ch_buffer & 0xFF;
    5648:	3301      	adds	r3, #1
    564a:	4a01      	ldr	r2, [pc, #4]	; (5650 <uart_callback+0x10>)
    564c:	6013      	str	r3, [r2, #0]
		}
	}
    564e:	4770      	bx	lr
    5650:	2000028c 	.word	0x2000028c

00005654 <socket_resolve_handler>:
 *
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_handler(uint8_t *doamin_name, uint32_t server_ip)
{
    5654:	b510      	push	{r4, lr}
	mqtt_socket_resolve_handler(doamin_name, server_ip);
    5656:	4b01      	ldr	r3, [pc, #4]	; (565c <socket_resolve_handler+0x8>)
    5658:	4798      	blx	r3
}
    565a:	bd10      	pop	{r4, pc}
    565c:	00005ced 	.word	0x00005ced

00005660 <socket_event_handler>:
{
    5660:	b510      	push	{r4, lr}
	mqtt_socket_event_handler(sock, msg_type, msg_data);
    5662:	4b01      	ldr	r3, [pc, #4]	; (5668 <socket_event_handler+0x8>)
    5664:	4798      	blx	r3
}
    5666:	bd10      	pop	{r4, pc}
    5668:	0000688d 	.word	0x0000688d

0000566c <wifi_callback>:
{
    566c:	b510      	push	{r4, lr}
    566e:	b082      	sub	sp, #8
	switch (msg_type) {
    5670:	282c      	cmp	r0, #44	; 0x2c
    5672:	d003      	beq.n	567c <wifi_callback+0x10>
    5674:	2832      	cmp	r0, #50	; 0x32
    5676:	d01c      	beq.n	56b2 <wifi_callback+0x46>
}
    5678:	b002      	add	sp, #8
    567a:	bd10      	pop	{r4, pc}
		if (msg_wifi_state->u8CurrState == M2M_WIFI_CONNECTED) {
    567c:	780b      	ldrb	r3, [r1, #0]
    567e:	2b01      	cmp	r3, #1
    5680:	d011      	beq.n	56a6 <wifi_callback+0x3a>
		} else if (msg_wifi_state->u8CurrState == M2M_WIFI_DISCONNECTED) {
    5682:	2b00      	cmp	r3, #0
    5684:	d1f8      	bne.n	5678 <wifi_callback+0xc>
			printf("Wi-Fi disconnected\r\n");
    5686:	4812      	ldr	r0, [pc, #72]	; (56d0 <wifi_callback+0x64>)
    5688:	4b12      	ldr	r3, [pc, #72]	; (56d4 <wifi_callback+0x68>)
    568a:	4798      	blx	r3
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    568c:	23ff      	movs	r3, #255	; 0xff
    568e:	9300      	str	r3, [sp, #0]
    5690:	4b11      	ldr	r3, [pc, #68]	; (56d8 <wifi_callback+0x6c>)
    5692:	2202      	movs	r2, #2
    5694:	210e      	movs	r1, #14
    5696:	4811      	ldr	r0, [pc, #68]	; (56dc <wifi_callback+0x70>)
    5698:	4c11      	ldr	r4, [pc, #68]	; (56e0 <wifi_callback+0x74>)
    569a:	47a0      	blx	r4
			mqtt_disconnect(&mqtt_inst, 1);
    569c:	2101      	movs	r1, #1
    569e:	4811      	ldr	r0, [pc, #68]	; (56e4 <wifi_callback+0x78>)
    56a0:	4b11      	ldr	r3, [pc, #68]	; (56e8 <wifi_callback+0x7c>)
    56a2:	4798      	blx	r3
    56a4:	e7e8      	b.n	5678 <wifi_callback+0xc>
			printf("Wi-Fi connected\r\n");
    56a6:	4811      	ldr	r0, [pc, #68]	; (56ec <wifi_callback+0x80>)
    56a8:	4b0a      	ldr	r3, [pc, #40]	; (56d4 <wifi_callback+0x68>)
    56aa:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
    56ac:	4b10      	ldr	r3, [pc, #64]	; (56f0 <wifi_callback+0x84>)
    56ae:	4798      	blx	r3
    56b0:	e7e2      	b.n	5678 <wifi_callback+0xc>
		printf("Wi-Fi IP is %u.%u.%u.%u\r\n",
    56b2:	788b      	ldrb	r3, [r1, #2]
    56b4:	784a      	ldrb	r2, [r1, #1]
    56b6:	7808      	ldrb	r0, [r1, #0]
    56b8:	78c9      	ldrb	r1, [r1, #3]
    56ba:	9100      	str	r1, [sp, #0]
    56bc:	0001      	movs	r1, r0
    56be:	480d      	ldr	r0, [pc, #52]	; (56f4 <wifi_callback+0x88>)
    56c0:	4c0d      	ldr	r4, [pc, #52]	; (56f8 <wifi_callback+0x8c>)
    56c2:	47a0      	blx	r4
		mqtt_connect(&mqtt_inst, main_mqtt_broker);
    56c4:	490d      	ldr	r1, [pc, #52]	; (56fc <wifi_callback+0x90>)
    56c6:	4807      	ldr	r0, [pc, #28]	; (56e4 <wifi_callback+0x78>)
    56c8:	4b0d      	ldr	r3, [pc, #52]	; (5700 <wifi_callback+0x94>)
    56ca:	4798      	blx	r3
}
    56cc:	e7d4      	b.n	5678 <wifi_callback+0xc>
    56ce:	46c0      	nop			; (mov r8, r8)
    56d0:	00009394 	.word	0x00009394
    56d4:	00006ff1 	.word	0x00006ff1
    56d8:	000093a8 	.word	0x000093a8
    56dc:	000093b4 	.word	0x000093b4
    56e0:	00001529 	.word	0x00001529
    56e4:	20000218 	.word	0x20000218
    56e8:	0000654d 	.word	0x0000654d
    56ec:	00009380 	.word	0x00009380
    56f0:	00001545 	.word	0x00001545
    56f4:	000093c4 	.word	0x000093c4
    56f8:	00006ed5 	.word	0x00006ed5
    56fc:	0000927c 	.word	0x0000927c
    5700:	00005d41 	.word	0x00005d41

00005704 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    5704:	b570      	push	{r4, r5, r6, lr}
    5706:	b082      	sub	sp, #8
    5708:	0005      	movs	r5, r0
    570a:	000e      	movs	r6, r1
	uint16_t temp = 0;
    570c:	2200      	movs	r2, #0
    570e:	466b      	mov	r3, sp
    5710:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    5712:	4c06      	ldr	r4, [pc, #24]	; (572c <usart_serial_getchar+0x28>)
    5714:	466b      	mov	r3, sp
    5716:	1d99      	adds	r1, r3, #6
    5718:	0028      	movs	r0, r5
    571a:	47a0      	blx	r4
    571c:	2800      	cmp	r0, #0
    571e:	d1f9      	bne.n	5714 <usart_serial_getchar+0x10>

	*c = temp;
    5720:	466b      	mov	r3, sp
    5722:	3306      	adds	r3, #6
    5724:	881b      	ldrh	r3, [r3, #0]
    5726:	7033      	strb	r3, [r6, #0]
}
    5728:	b002      	add	sp, #8
    572a:	bd70      	pop	{r4, r5, r6, pc}
    572c:	00004235 	.word	0x00004235

00005730 <usart_serial_putchar>:
{
    5730:	b570      	push	{r4, r5, r6, lr}
    5732:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    5734:	b28c      	uxth	r4, r1
    5736:	4e03      	ldr	r6, [pc, #12]	; (5744 <usart_serial_putchar+0x14>)
    5738:	0021      	movs	r1, r4
    573a:	0028      	movs	r0, r5
    573c:	47b0      	blx	r6
    573e:	2800      	cmp	r0, #0
    5740:	d1fa      	bne.n	5738 <usart_serial_putchar+0x8>
}
    5742:	bd70      	pop	{r4, r5, r6, pc}
    5744:	00004209 	.word	0x00004209

00005748 <mqtt_callback>:
 *  - [MQTT_CALLBACK_DISCONNECTED](@ref MQTT_CALLBACK_DISCONNECTED)
 *  - [MQTT_CALLBACK_RECV_PUBLISH](@ref MQTT_CALLBACK_RECV_PUBLISH)
 * \param[in] data A structure contains notification informations. @ref mqtt_data
 */
static void mqtt_callback(struct mqtt_module *module_inst, int type, union mqtt_data *data)
{
    5748:	b5f0      	push	{r4, r5, r6, r7, lr}
    574a:	b087      	sub	sp, #28
    574c:	0005      	movs	r5, r0
    574e:	0014      	movs	r4, r2
	switch (type) {
    5750:	2901      	cmp	r1, #1
    5752:	d04b      	beq.n	57ec <mqtt_callback+0xa4>
    5754:	dd2d      	ble.n	57b2 <mqtt_callback+0x6a>
    5756:	2905      	cmp	r1, #5
    5758:	d05b      	beq.n	5812 <mqtt_callback+0xca>
    575a:	2906      	cmp	r1, #6
    575c:	d162      	bne.n	5824 <mqtt_callback+0xdc>

		break;

	case MQTT_CALLBACK_RECV_PUBLISH:
		/* This callback event is received when a message is published or you received a published message which you had subscribed to. */
		if (data->recv_publish.topic != NULL && data->recv_publish.msg != NULL) {
    575e:	6810      	ldr	r0, [r2, #0]
    5760:	2800      	cmp	r0, #0
    5762:	d05f      	beq.n	5824 <mqtt_callback+0xdc>
    5764:	6893      	ldr	r3, [r2, #8]
    5766:	2b00      	cmp	r3, #0
    5768:	d05c      	beq.n	5824 <mqtt_callback+0xdc>
			if (!strncmp(data->recv_publish.topic, MAIN_CHAT_TOPIC, strlen(MAIN_CHAT_TOPIC))) {
    576a:	220a      	movs	r2, #10
    576c:	492e      	ldr	r1, [pc, #184]	; (5828 <mqtt_callback+0xe0>)
    576e:	4b2f      	ldr	r3, [pc, #188]	; (582c <mqtt_callback+0xe4>)
    5770:	4798      	blx	r3
    5772:	1e05      	subs	r5, r0, #0
    5774:	d156      	bne.n	5824 <mqtt_callback+0xdc>
				/* Print user name and message */
				for (int i = strlen(MAIN_CHAT_TOPIC); i < data->recv_publish.topic_size; i++) {
    5776:	6863      	ldr	r3, [r4, #4]
    5778:	2b0a      	cmp	r3, #10
    577a:	dd08      	ble.n	578e <mqtt_callback+0x46>
    577c:	260a      	movs	r6, #10
					printf("%c", data->recv_publish.topic[i]);
    577e:	4f2c      	ldr	r7, [pc, #176]	; (5830 <mqtt_callback+0xe8>)
    5780:	6823      	ldr	r3, [r4, #0]
    5782:	5d98      	ldrb	r0, [r3, r6]
    5784:	47b8      	blx	r7
				for (int i = strlen(MAIN_CHAT_TOPIC); i < data->recv_publish.topic_size; i++) {
    5786:	3601      	adds	r6, #1
    5788:	6863      	ldr	r3, [r4, #4]
    578a:	42b3      	cmp	r3, r6
    578c:	dcf8      	bgt.n	5780 <mqtt_callback+0x38>
				}
				printf(" >> ");
    578e:	4829      	ldr	r0, [pc, #164]	; (5834 <mqtt_callback+0xec>)
    5790:	4b29      	ldr	r3, [pc, #164]	; (5838 <mqtt_callback+0xf0>)
    5792:	4798      	blx	r3
				for (int i = 0; i < data->recv_publish.msg_size; i++) {
    5794:	68e3      	ldr	r3, [r4, #12]
    5796:	2b00      	cmp	r3, #0
    5798:	dd07      	ble.n	57aa <mqtt_callback+0x62>
					printf("%c", data->recv_publish.msg[i]);
    579a:	4e25      	ldr	r6, [pc, #148]	; (5830 <mqtt_callback+0xe8>)
    579c:	68a3      	ldr	r3, [r4, #8]
    579e:	5d58      	ldrb	r0, [r3, r5]
    57a0:	47b0      	blx	r6
				for (int i = 0; i < data->recv_publish.msg_size; i++) {
    57a2:	3501      	adds	r5, #1
    57a4:	68e3      	ldr	r3, [r4, #12]
    57a6:	42ab      	cmp	r3, r5
    57a8:	dcf8      	bgt.n	579c <mqtt_callback+0x54>
				}
				printf("\r\n");
    57aa:	4824      	ldr	r0, [pc, #144]	; (583c <mqtt_callback+0xf4>)
    57ac:	4b24      	ldr	r3, [pc, #144]	; (5840 <mqtt_callback+0xf8>)
    57ae:	4798      	blx	r3
    57b0:	e038      	b.n	5824 <mqtt_callback+0xdc>
	switch (type) {
    57b2:	2900      	cmp	r1, #0
    57b4:	d136      	bne.n	5824 <mqtt_callback+0xdc>
		if (data->sock_connected.result >= 0) {
    57b6:	6813      	ldr	r3, [r2, #0]
    57b8:	2b00      	cmp	r3, #0
    57ba:	db0d      	blt.n	57d8 <mqtt_callback+0x90>
			mqtt_connect_broker(module_inst, 1, NULL, NULL, mqtt_user, NULL, NULL, 0, 0, 0);
    57bc:	2300      	movs	r3, #0
    57be:	9305      	str	r3, [sp, #20]
    57c0:	9304      	str	r3, [sp, #16]
    57c2:	9303      	str	r3, [sp, #12]
    57c4:	9302      	str	r3, [sp, #8]
    57c6:	9301      	str	r3, [sp, #4]
    57c8:	4b1e      	ldr	r3, [pc, #120]	; (5844 <mqtt_callback+0xfc>)
    57ca:	9300      	str	r3, [sp, #0]
    57cc:	2300      	movs	r3, #0
    57ce:	2200      	movs	r2, #0
    57d0:	2101      	movs	r1, #1
    57d2:	4c1d      	ldr	r4, [pc, #116]	; (5848 <mqtt_callback+0x100>)
    57d4:	47a0      	blx	r4
    57d6:	e025      	b.n	5824 <mqtt_callback+0xdc>
			printf("Connect fail to server(%s)! retry it automatically.\r\n", main_mqtt_broker);
    57d8:	4c1c      	ldr	r4, [pc, #112]	; (584c <mqtt_callback+0x104>)
    57da:	0021      	movs	r1, r4
    57dc:	481c      	ldr	r0, [pc, #112]	; (5850 <mqtt_callback+0x108>)
    57de:	4b16      	ldr	r3, [pc, #88]	; (5838 <mqtt_callback+0xf0>)
    57e0:	4798      	blx	r3
			mqtt_connect(module_inst, main_mqtt_broker); /* Retry that. */
    57e2:	0021      	movs	r1, r4
    57e4:	0028      	movs	r0, r5
    57e6:	4b1b      	ldr	r3, [pc, #108]	; (5854 <mqtt_callback+0x10c>)
    57e8:	4798      	blx	r3
    57ea:	e01b      	b.n	5824 <mqtt_callback+0xdc>
		if (data->connected.result == MQTT_CONN_RESULT_ACCEPT) {
    57ec:	7811      	ldrb	r1, [r2, #0]
    57ee:	2900      	cmp	r1, #0
    57f0:	d10b      	bne.n	580a <mqtt_callback+0xc2>
			mqtt_subscribe(module_inst, MAIN_CHAT_TOPIC "#", 0);
    57f2:	2200      	movs	r2, #0
    57f4:	4918      	ldr	r1, [pc, #96]	; (5858 <mqtt_callback+0x110>)
    57f6:	4b19      	ldr	r3, [pc, #100]	; (585c <mqtt_callback+0x114>)
    57f8:	4798      	blx	r3
			printf("Subscribed to the topic: %s\r\n", MAIN_CHAT_TOPIC);
    57fa:	490b      	ldr	r1, [pc, #44]	; (5828 <mqtt_callback+0xe0>)
    57fc:	4818      	ldr	r0, [pc, #96]	; (5860 <mqtt_callback+0x118>)
    57fe:	4b0e      	ldr	r3, [pc, #56]	; (5838 <mqtt_callback+0xf0>)
    5800:	4798      	blx	r3
			printf("Preparation of the chat has been completed.\r\n");
    5802:	4818      	ldr	r0, [pc, #96]	; (5864 <mqtt_callback+0x11c>)
    5804:	4b0e      	ldr	r3, [pc, #56]	; (5840 <mqtt_callback+0xf8>)
    5806:	4798      	blx	r3
    5808:	e00c      	b.n	5824 <mqtt_callback+0xdc>
			printf("MQTT broker decline your access! error code %d\r\n", data->connected.result);
    580a:	4817      	ldr	r0, [pc, #92]	; (5868 <mqtt_callback+0x120>)
    580c:	4b0a      	ldr	r3, [pc, #40]	; (5838 <mqtt_callback+0xf0>)
    580e:	4798      	blx	r3
    5810:	e008      	b.n	5824 <mqtt_callback+0xdc>

		break;

	case MQTT_CALLBACK_DISCONNECTED:
		/* Stop timer and USART callback. */
		printf("MQTT disconnected\r\n");
    5812:	4816      	ldr	r0, [pc, #88]	; (586c <mqtt_callback+0x124>)
    5814:	4b0a      	ldr	r3, [pc, #40]	; (5840 <mqtt_callback+0xf8>)
    5816:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    5818:	4915      	ldr	r1, [pc, #84]	; (5870 <mqtt_callback+0x128>)
    581a:	2231      	movs	r2, #49	; 0x31
    581c:	5c8b      	ldrb	r3, [r1, r2]
    581e:	2002      	movs	r0, #2
    5820:	4383      	bics	r3, r0
    5822:	548b      	strb	r3, [r1, r2]
		usart_disable_callback(&cdc_uart_module, USART_CALLBACK_BUFFER_RECEIVED);
		break;
	}
}
    5824:	b007      	add	sp, #28
    5826:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5828:	000092d0 	.word	0x000092d0
    582c:	0000720b 	.word	0x0000720b
    5830:	00006f09 	.word	0x00006f09
    5834:	00009360 	.word	0x00009360
    5838:	00006ed5 	.word	0x00006ed5
    583c:	00009368 	.word	0x00009368
    5840:	00006ff1 	.word	0x00006ff1
    5844:	20000040 	.word	0x20000040
    5848:	00005e55 	.word	0x00005e55
    584c:	0000927c 	.word	0x0000927c
    5850:	0000928c 	.word	0x0000928c
    5854:	00005d41 	.word	0x00005d41
    5858:	000092c4 	.word	0x000092c4
    585c:	000062ad 	.word	0x000062ad
    5860:	000092dc 	.word	0x000092dc
    5864:	000092fc 	.word	0x000092fc
    5868:	0000932c 	.word	0x0000932c
    586c:	0000936c 	.word	0x0000936c
    5870:	20000164 	.word	0x20000164

00005874 <main>:
 * Application entry point.
 *
 * \return program return value.
 */
int main(void)
{
    5874:	b5f0      	push	{r4, r5, r6, r7, lr}
    5876:	b0af      	sub	sp, #188	; 0xbc
	tstrWifiInitParam param;
	int8_t ret;
	char topic[strlen(MAIN_CHAT_TOPIC) + MAIN_CHAT_USER_NAME_SIZE + 1];

	/* Initialize the board. */
	system_init();
    5878:	4b7f      	ldr	r3, [pc, #508]	; (5a78 <main+0x204>)
    587a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    587c:	aa15      	add	r2, sp, #84	; 0x54
    587e:	2380      	movs	r3, #128	; 0x80
    5880:	05db      	lsls	r3, r3, #23
    5882:	9315      	str	r3, [sp, #84]	; 0x54
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    5884:	2300      	movs	r3, #0
    5886:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    5888:	21ff      	movs	r1, #255	; 0xff
    588a:	8111      	strh	r1, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    588c:	2100      	movs	r1, #0
    588e:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    5890:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    5892:	2501      	movs	r5, #1
    5894:	2024      	movs	r0, #36	; 0x24
    5896:	5415      	strb	r5, [r2, r0]
	config->transmitter_enable = true;
    5898:	3001      	adds	r0, #1
    589a:	5415      	strb	r5, [r2, r0]
	config->clock_polarity_inverted = false;
    589c:	3001      	adds	r0, #1
    589e:	5413      	strb	r3, [r2, r0]
	config->use_external_clock = false;
    58a0:	3001      	adds	r0, #1
    58a2:	5413      	strb	r3, [r2, r0]
	config->ext_clock_freq   = 0;
    58a4:	6293      	str	r3, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    58a6:	3005      	adds	r0, #5
    58a8:	5413      	strb	r3, [r2, r0]
	config->generator_source = GCLK_GENERATOR_0;
    58aa:	3001      	adds	r0, #1
    58ac:	5413      	strb	r3, [r2, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    58ae:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    58b0:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    58b2:	76d3      	strb	r3, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    58b4:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    58b6:	7711      	strb	r1, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    58b8:	7651      	strb	r1, [r2, #25]
	config->receive_pulse_length                    = 19;
    58ba:	2313      	movs	r3, #19
    58bc:	7693      	strb	r3, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    58be:	7751      	strb	r1, [r2, #29]
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    58c0:	2380      	movs	r3, #128	; 0x80
    58c2:	035b      	lsls	r3, r3, #13
    58c4:	60d3      	str	r3, [r2, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    58c6:	4b6d      	ldr	r3, [pc, #436]	; (5a7c <main+0x208>)
    58c8:	6313      	str	r3, [r2, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    58ca:	4b6d      	ldr	r3, [pc, #436]	; (5a80 <main+0x20c>)
    58cc:	6353      	str	r3, [r2, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    58ce:	2301      	movs	r3, #1
    58d0:	425b      	negs	r3, r3
    58d2:	6393      	str	r3, [r2, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    58d4:	63d3      	str	r3, [r2, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
    58d6:	23e1      	movs	r3, #225	; 0xe1
    58d8:	025b      	lsls	r3, r3, #9
    58da:	6213      	str	r3, [r2, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    58dc:	4c69      	ldr	r4, [pc, #420]	; (5a84 <main+0x210>)
    58de:	4b6a      	ldr	r3, [pc, #424]	; (5a88 <main+0x214>)
    58e0:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    58e2:	496a      	ldr	r1, [pc, #424]	; (5a8c <main+0x218>)
    58e4:	4b6a      	ldr	r3, [pc, #424]	; (5a90 <main+0x21c>)
    58e6:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    58e8:	496a      	ldr	r1, [pc, #424]	; (5a94 <main+0x220>)
    58ea:	4b6b      	ldr	r3, [pc, #428]	; (5a98 <main+0x224>)
    58ec:	6019      	str	r1, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    58ee:	496b      	ldr	r1, [pc, #428]	; (5a9c <main+0x228>)
    58f0:	0020      	movs	r0, r4
    58f2:	4b6b      	ldr	r3, [pc, #428]	; (5aa0 <main+0x22c>)
    58f4:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    58f6:	4f6b      	ldr	r7, [pc, #428]	; (5aa4 <main+0x230>)
    58f8:	683b      	ldr	r3, [r7, #0]
    58fa:	6898      	ldr	r0, [r3, #8]
    58fc:	2100      	movs	r1, #0
    58fe:	4e6a      	ldr	r6, [pc, #424]	; (5aa8 <main+0x234>)
    5900:	47b0      	blx	r6
	setbuf(stdin, NULL);
    5902:	683b      	ldr	r3, [r7, #0]
    5904:	6858      	ldr	r0, [r3, #4]
    5906:	2100      	movs	r1, #0
    5908:	47b0      	blx	r6
	usart_register_callback(&cdc_uart_module, (usart_callback_t)uart_callback, USART_CALLBACK_BUFFER_RECEIVED);
    590a:	2201      	movs	r2, #1
    590c:	4967      	ldr	r1, [pc, #412]	; (5aac <main+0x238>)
    590e:	0020      	movs	r0, r4
    5910:	4b67      	ldr	r3, [pc, #412]	; (5ab0 <main+0x23c>)
    5912:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    5914:	6826      	ldr	r6, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    5916:	0030      	movs	r0, r6
    5918:	4b66      	ldr	r3, [pc, #408]	; (5ab4 <main+0x240>)
    591a:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    591c:	231f      	movs	r3, #31
    591e:	4018      	ands	r0, r3
    5920:	4085      	lsls	r5, r0
    5922:	4b65      	ldr	r3, [pc, #404]	; (5ab8 <main+0x244>)
    5924:	601d      	str	r5, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    5926:	6823      	ldr	r3, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    5928:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    592a:	2a00      	cmp	r2, #0
    592c:	d1fc      	bne.n	5928 <main+0xb4>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    592e:	6833      	ldr	r3, [r6, #0]
    5930:	3202      	adds	r2, #2
    5932:	4313      	orrs	r3, r2
    5934:	6033      	str	r3, [r6, #0]

	/* Initialize the UART console. */
	configure_console();

	/* Output example information */
	printf(STRING_HEADER);
    5936:	4861      	ldr	r0, [pc, #388]	; (5abc <main+0x248>)
    5938:	4b61      	ldr	r3, [pc, #388]	; (5ac0 <main+0x24c>)
    593a:	4798      	blx	r3
	sw_timer_get_config_defaults(&swt_conf);
    593c:	a815      	add	r0, sp, #84	; 0x54
    593e:	4b61      	ldr	r3, [pc, #388]	; (5ac4 <main+0x250>)
    5940:	4798      	blx	r3
	sw_timer_init(&swt_module_inst, &swt_conf);
    5942:	4c61      	ldr	r4, [pc, #388]	; (5ac8 <main+0x254>)
    5944:	a915      	add	r1, sp, #84	; 0x54
    5946:	0020      	movs	r0, r4
    5948:	4b60      	ldr	r3, [pc, #384]	; (5acc <main+0x258>)
    594a:	4798      	blx	r3
	sw_timer_enable(&swt_module_inst);
    594c:	0020      	movs	r0, r4
    594e:	4b60      	ldr	r3, [pc, #384]	; (5ad0 <main+0x25c>)
    5950:	4798      	blx	r3
	mqtt_get_config_defaults(&mqtt_conf);
    5952:	a815      	add	r0, sp, #84	; 0x54
    5954:	4b5f      	ldr	r3, [pc, #380]	; (5ad4 <main+0x260>)
    5956:	4798      	blx	r3
	mqtt_conf.timer_inst = &swt_module_inst;
    5958:	9416      	str	r4, [sp, #88]	; 0x58
	mqtt_conf.recv_buffer = mqtt_buffer;
    595a:	4b5f      	ldr	r3, [pc, #380]	; (5ad8 <main+0x264>)
    595c:	9318      	str	r3, [sp, #96]	; 0x60
	mqtt_conf.recv_buffer_size = MAIN_MQTT_BUFFER_SIZE;
    595e:	2380      	movs	r3, #128	; 0x80
    5960:	9319      	str	r3, [sp, #100]	; 0x64
	result = mqtt_init(&mqtt_inst, &mqtt_conf);
    5962:	a915      	add	r1, sp, #84	; 0x54
    5964:	485d      	ldr	r0, [pc, #372]	; (5adc <main+0x268>)
    5966:	4b5e      	ldr	r3, [pc, #376]	; (5ae0 <main+0x26c>)
    5968:	4798      	blx	r3
    596a:	1e01      	subs	r1, r0, #0
	if (result < 0) {
    596c:	db09      	blt.n	5982 <main+0x10e>
	result = mqtt_register_callback(&mqtt_inst, mqtt_callback);
    596e:	495d      	ldr	r1, [pc, #372]	; (5ae4 <main+0x270>)
    5970:	485a      	ldr	r0, [pc, #360]	; (5adc <main+0x268>)
    5972:	4b5d      	ldr	r3, [pc, #372]	; (5ae8 <main+0x274>)
    5974:	4798      	blx	r3
    5976:	1e01      	subs	r1, r0, #0
	if (result < 0) {
    5978:	da07      	bge.n	598a <main+0x116>
		printf("MQTT register callback failed. Error code is (%d)\r\n", result);
    597a:	485c      	ldr	r0, [pc, #368]	; (5aec <main+0x278>)
    597c:	4b5c      	ldr	r3, [pc, #368]	; (5af0 <main+0x27c>)
    597e:	4798      	blx	r3
    5980:	e7fe      	b.n	5980 <main+0x10c>
		printf("MQTT initialization failed. Error code is (%d)\r\n", result);
    5982:	485c      	ldr	r0, [pc, #368]	; (5af4 <main+0x280>)
    5984:	4b5a      	ldr	r3, [pc, #360]	; (5af0 <main+0x27c>)
    5986:	4798      	blx	r3
    5988:	e7fe      	b.n	5988 <main+0x114>

	/* Initialize the MQTT service. */
	configure_mqtt();

	/* Initialize the BSP. */
	nm_bsp_init();
    598a:	4b5b      	ldr	r3, [pc, #364]	; (5af8 <main+0x284>)
    598c:	4798      	blx	r3
 *
 * \return Current CPU frequency in Hz.
 */
static inline uint32_t system_cpu_clock_get_hz(void)
{
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg);
    598e:	2000      	movs	r0, #0
    5990:	4b5a      	ldr	r3, [pc, #360]	; (5afc <main+0x288>)
    5992:	4798      	blx	r3
    5994:	4b5a      	ldr	r3, [pc, #360]	; (5b00 <main+0x28c>)
    5996:	7a1b      	ldrb	r3, [r3, #8]
    5998:	b2db      	uxtb	r3, r3
    599a:	40d8      	lsrs	r0, r3
	
	
	
	/* Enable SysTick interrupt for non busy wait delay. */
	if (SysTick_Config(system_cpu_clock_get_hz() / 1000))
    599c:	21fa      	movs	r1, #250	; 0xfa
    599e:	0089      	lsls	r1, r1, #2
    59a0:	4b58      	ldr	r3, [pc, #352]	; (5b04 <main+0x290>)
    59a2:	4798      	blx	r3
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
    59a4:	3801      	subs	r0, #1
    59a6:	4b58      	ldr	r3, [pc, #352]	; (5b08 <main+0x294>)
    59a8:	4298      	cmp	r0, r3
    59aa:	d85f      	bhi.n	5a6c <main+0x1f8>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
    59ac:	4a57      	ldr	r2, [pc, #348]	; (5b0c <main+0x298>)
    59ae:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    59b0:	4857      	ldr	r0, [pc, #348]	; (5b10 <main+0x29c>)
    59b2:	6a03      	ldr	r3, [r0, #32]
    59b4:	021b      	lsls	r3, r3, #8
    59b6:	0a1b      	lsrs	r3, r3, #8
    59b8:	21c0      	movs	r1, #192	; 0xc0
    59ba:	0609      	lsls	r1, r1, #24
    59bc:	430b      	orrs	r3, r1
    59be:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
    59c0:	2300      	movs	r3, #0
    59c2:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    59c4:	3307      	adds	r3, #7
    59c6:	6013      	str	r3, [r2, #0]


	/* Setup user name first */
	//printf("Enter the user name (Max %d characters)\r\n", MAIN_CHAT_USER_NAME_SIZE);
	//scanf("%64s", mqtt_user);
	printf("User : %s\r\n", mqtt_user);
    59c8:	4c52      	ldr	r4, [pc, #328]	; (5b14 <main+0x2a0>)
    59ca:	0021      	movs	r1, r4
    59cc:	4852      	ldr	r0, [pc, #328]	; (5b18 <main+0x2a4>)
    59ce:	4b48      	ldr	r3, [pc, #288]	; (5af0 <main+0x27c>)
    59d0:	4798      	blx	r3
	sprintf(topic, "%s%s", MAIN_CHAT_TOPIC, mqtt_user);
    59d2:	0023      	movs	r3, r4
    59d4:	4a51      	ldr	r2, [pc, #324]	; (5b1c <main+0x2a8>)
    59d6:	4952      	ldr	r1, [pc, #328]	; (5b20 <main+0x2ac>)
    59d8:	a815      	add	r0, sp, #84	; 0x54
    59da:	4c52      	ldr	r4, [pc, #328]	; (5b24 <main+0x2b0>)
    59dc:	47a0      	blx	r4

	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
    59de:	2218      	movs	r2, #24
    59e0:	2100      	movs	r1, #0
    59e2:	a828      	add	r0, sp, #160	; 0xa0
    59e4:	4b50      	ldr	r3, [pc, #320]	; (5b28 <main+0x2b4>)
    59e6:	4798      	blx	r3

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_callback; /* Set Wi-Fi event callback. */
    59e8:	4b50      	ldr	r3, [pc, #320]	; (5b2c <main+0x2b8>)
    59ea:	9328      	str	r3, [sp, #160]	; 0xa0
	ret = m2m_wifi_init(&param);
    59ec:	a828      	add	r0, sp, #160	; 0xa0
    59ee:	4b50      	ldr	r3, [pc, #320]	; (5b30 <main+0x2bc>)
    59f0:	4798      	blx	r3
    59f2:	1e01      	subs	r1, r0, #0
	if (M2M_SUCCESS != ret) { //if returned status is not M2M_SUCCESS
    59f4:	d136      	bne.n	5a64 <main+0x1f0>
		while (1) { /* Loop forever. */
		}
	}

	/* Initialize socket interface. */
	socketInit();
    59f6:	4b4f      	ldr	r3, [pc, #316]	; (5b34 <main+0x2c0>)
    59f8:	4798      	blx	r3
	registerSocketCallback(socket_event_handler, socket_resolve_handler);
    59fa:	494f      	ldr	r1, [pc, #316]	; (5b38 <main+0x2c4>)
    59fc:	484f      	ldr	r0, [pc, #316]	; (5b3c <main+0x2c8>)
    59fe:	4b50      	ldr	r3, [pc, #320]	; (5b40 <main+0x2cc>)
    5a00:	4798      	blx	r3

	/* Connect to router. */
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    5a02:	23ff      	movs	r3, #255	; 0xff
    5a04:	9300      	str	r3, [sp, #0]
    5a06:	4b4f      	ldr	r3, [pc, #316]	; (5b44 <main+0x2d0>)
    5a08:	2202      	movs	r2, #2
    5a0a:	210e      	movs	r1, #14
    5a0c:	484e      	ldr	r0, [pc, #312]	; (5b48 <main+0x2d4>)
    5a0e:	4c4f      	ldr	r4, [pc, #316]	; (5b4c <main+0x2d8>)
    5a10:	47a0      	blx	r4
		 It is recommended to call this function either:
		 
		 In the main loop of the application or in a dedicated task in the host MCU or
		 At least once when host MCU receives an interrupt from WINC firmware. */
		
		m2m_wifi_handle_events(NULL);
    5a12:	4e4f      	ldr	r6, [pc, #316]	; (5b50 <main+0x2dc>)
		/* Try to read user input from USART. */
		//usart_read_job(&cdc_uart_module, &uart_ch_buffer);
		
		/* Checks the timer timeout. */
		sw_timer_task(&swt_module_inst);
    5a14:	4d2c      	ldr	r5, [pc, #176]	; (5ac8 <main+0x254>)
    5a16:	4c4f      	ldr	r4, [pc, #316]	; (5b54 <main+0x2e0>)
		m2m_wifi_handle_events(NULL);
    5a18:	2000      	movs	r0, #0
    5a1a:	47b0      	blx	r6
		sw_timer_task(&swt_module_inst);
    5a1c:	0028      	movs	r0, r5
    5a1e:	47a0      	blx	r4
		
		
		
		
		/* do things if thing token has been configured correctly */
		if( tick_counter_check_timer())
    5a20:	4b4d      	ldr	r3, [pc, #308]	; (5b58 <main+0x2e4>)
    5a22:	4798      	blx	r3
    5a24:	2800      	cmp	r0, #0
    5a26:	d0f7      	beq.n	5a18 <main+0x1a4>
	sprintf(telemetry_buffer, json_data_template, temp, hum, voc, co2, gas);
    5a28:	23fa      	movs	r3, #250	; 0xfa
    5a2a:	005b      	lsls	r3, r3, #1
    5a2c:	9302      	str	r3, [sp, #8]
    5a2e:	3b64      	subs	r3, #100	; 0x64
    5a30:	9301      	str	r3, [sp, #4]
    5a32:	33c8      	adds	r3, #200	; 0xc8
    5a34:	9300      	str	r3, [sp, #0]
    5a36:	2337      	movs	r3, #55	; 0x37
    5a38:	2219      	movs	r2, #25
    5a3a:	4948      	ldr	r1, [pc, #288]	; (5b5c <main+0x2e8>)
    5a3c:	a805      	add	r0, sp, #20
    5a3e:	4f39      	ldr	r7, [pc, #228]	; (5b24 <main+0x2b0>)
    5a40:	47b8      	blx	r7
		mqtt_publish(&mqtt_inst, topic, telemetry_buffer, sizeof(telemetry_buffer), 0, 0); //Maximum message length should be shorter than 128 bytes
    5a42:	2300      	movs	r3, #0
    5a44:	9301      	str	r3, [sp, #4]
    5a46:	9300      	str	r3, [sp, #0]
    5a48:	3340      	adds	r3, #64	; 0x40
    5a4a:	aa05      	add	r2, sp, #20
    5a4c:	a915      	add	r1, sp, #84	; 0x54
    5a4e:	4823      	ldr	r0, [pc, #140]	; (5adc <main+0x268>)
    5a50:	4f43      	ldr	r7, [pc, #268]	; (5b60 <main+0x2ec>)
    5a52:	47b8      	blx	r7
		printf("Data sent of bytes %d\r\n",sizeof(telemetry_buffer));
    5a54:	2140      	movs	r1, #64	; 0x40
    5a56:	4843      	ldr	r0, [pc, #268]	; (5b64 <main+0x2f0>)
    5a58:	4b25      	ldr	r3, [pc, #148]	; (5af0 <main+0x27c>)
    5a5a:	4798      	blx	r3
			//dTemp = 25;
			
			//printf("Temp: %d\r\n",dTemp);
			sendData(topic);
			//printSystemTime();
			tick_counter_reset_timer(TICK_COUNTER_INTERVAL);
    5a5c:	4842      	ldr	r0, [pc, #264]	; (5b68 <main+0x2f4>)
    5a5e:	4b43      	ldr	r3, [pc, #268]	; (5b6c <main+0x2f8>)
    5a60:	4798      	blx	r3
    5a62:	e7d9      	b.n	5a18 <main+0x1a4>
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
    5a64:	4842      	ldr	r0, [pc, #264]	; (5b70 <main+0x2fc>)
    5a66:	4b22      	ldr	r3, [pc, #136]	; (5af0 <main+0x27c>)
    5a68:	4798      	blx	r3
    5a6a:	e7fe      	b.n	5a6a <main+0x1f6>
		printf("%s\r\n","SysTick configuration error");
    5a6c:	4941      	ldr	r1, [pc, #260]	; (5b74 <main+0x300>)
    5a6e:	4842      	ldr	r0, [pc, #264]	; (5b78 <main+0x304>)
    5a70:	4b1f      	ldr	r3, [pc, #124]	; (5af0 <main+0x27c>)
    5a72:	4798      	blx	r3
    5a74:	e7fe      	b.n	5a74 <main+0x200>
    5a76:	46c0      	nop			; (mov r8, r8)
    5a78:	00004bc1 	.word	0x00004bc1
    5a7c:	00160002 	.word	0x00160002
    5a80:	00170002 	.word	0x00170002
    5a84:	20000164 	.word	0x20000164
    5a88:	20000450 	.word	0x20000450
    5a8c:	00005731 	.word	0x00005731
    5a90:	2000044c 	.word	0x2000044c
    5a94:	00005705 	.word	0x00005705
    5a98:	20000448 	.word	0x20000448
    5a9c:	42001400 	.word	0x42001400
    5aa0:	00003ec5 	.word	0x00003ec5
    5aa4:	20000080 	.word	0x20000080
    5aa8:	00007029 	.word	0x00007029
    5aac:	00005641 	.word	0x00005641
    5ab0:	000042a5 	.word	0x000042a5
    5ab4:	00003999 	.word	0x00003999
    5ab8:	e000e100 	.word	0xe000e100
    5abc:	00009130 	.word	0x00009130
    5ac0:	00006ff1 	.word	0x00006ff1
    5ac4:	000054a5 	.word	0x000054a5
    5ac8:	20000454 	.word	0x20000454
    5acc:	000054b1 	.word	0x000054b1
    5ad0:	0000555d 	.word	0x0000555d
    5ad4:	00005c2d 	.word	0x00005c2d
    5ad8:	20000198 	.word	0x20000198
    5adc:	20000218 	.word	0x20000218
    5ae0:	00005c51 	.word	0x00005c51
    5ae4:	00005749 	.word	0x00005749
    5ae8:	00005cdd 	.word	0x00005cdd
    5aec:	000091d0 	.word	0x000091d0
    5af0:	00006ed5 	.word	0x00006ed5
    5af4:	0000919c 	.word	0x0000919c
    5af8:	00000221 	.word	0x00000221
    5afc:	0000497d 	.word	0x0000497d
    5b00:	40000400 	.word	0x40000400
    5b04:	000069a1 	.word	0x000069a1
    5b08:	00ffffff 	.word	0x00ffffff
    5b0c:	e000e010 	.word	0xe000e010
    5b10:	e000ed00 	.word	0xe000ed00
    5b14:	20000040 	.word	0x20000040
    5b18:	00009204 	.word	0x00009204
    5b1c:	000092d0 	.word	0x000092d0
    5b20:	00009210 	.word	0x00009210
    5b24:	00007195 	.word	0x00007195
    5b28:	00006d73 	.word	0x00006d73
    5b2c:	0000566d 	.word	0x0000566d
    5b30:	00001159 	.word	0x00001159
    5b34:	00002d85 	.word	0x00002d85
    5b38:	00005655 	.word	0x00005655
    5b3c:	00005661 	.word	0x00005661
    5b40:	00002dc9 	.word	0x00002dc9
    5b44:	000093a8 	.word	0x000093a8
    5b48:	000093b4 	.word	0x000093b4
    5b4c:	00001529 	.word	0x00001529
    5b50:	0000128d 	.word	0x0000128d
    5b54:	000055e5 	.word	0x000055e5
    5b58:	00000115 	.word	0x00000115
    5b5c:	2000000c 	.word	0x2000000c
    5b60:	00006105 	.word	0x00006105
    5b64:	00009240 	.word	0x00009240
    5b68:	00000bb8 	.word	0x00000bb8
    5b6c:	0000012d 	.word	0x0000012d
    5b70:	00009218 	.word	0x00009218
    5b74:	00009258 	.word	0x00009258
    5b78:	00009274 	.word	0x00009274

00005b7c <_hwerr_to_stderr>:
    5b7c:	1c03      	adds	r3, r0, #0
    5b7e:	300e      	adds	r0, #14
    5b80:	b500      	push	{lr}
    5b82:	280e      	cmp	r0, #14
    5b84:	d819      	bhi.n	5bba <_hwerr_to_stderr+0x3e>
    5b86:	f000 ff01 	bl	698c <__gnu_thumb1_case_uqi>
    5b8a:	1416      	.short	0x1416
    5b8c:	1b181012 	.word	0x1b181012
    5b90:	180c0e18 	.word	0x180c0e18
    5b94:	1d0a0e0e 	.word	0x1d0a0e0e
    5b98:	08          	.byte	0x08
    5b99:	00          	.byte	0x00
    5b9a:	2000      	movs	r0, #0
    5b9c:	e014      	b.n	5bc8 <_hwerr_to_stderr+0x4c>
    5b9e:	2070      	movs	r0, #112	; 0x70
    5ba0:	e011      	b.n	5bc6 <_hwerr_to_stderr+0x4a>
    5ba2:	2016      	movs	r0, #22
    5ba4:	e00f      	b.n	5bc6 <_hwerr_to_stderr+0x4a>
    5ba6:	200c      	movs	r0, #12
    5ba8:	e00d      	b.n	5bc6 <_hwerr_to_stderr+0x4a>
    5baa:	2079      	movs	r0, #121	; 0x79
    5bac:	e00b      	b.n	5bc6 <_hwerr_to_stderr+0x4a>
    5bae:	2068      	movs	r0, #104	; 0x68
    5bb0:	e009      	b.n	5bc6 <_hwerr_to_stderr+0x4a>
    5bb2:	200b      	movs	r0, #11
    5bb4:	e007      	b.n	5bc6 <_hwerr_to_stderr+0x4a>
    5bb6:	2010      	movs	r0, #16
    5bb8:	e005      	b.n	5bc6 <_hwerr_to_stderr+0x4a>
    5bba:	2000      	movs	r0, #0
    5bbc:	4283      	cmp	r3, r0
    5bbe:	da03      	bge.n	5bc8 <_hwerr_to_stderr+0x4c>
    5bc0:	2005      	movs	r0, #5
    5bc2:	e000      	b.n	5bc6 <_hwerr_to_stderr+0x4a>
    5bc4:	2002      	movs	r0, #2
    5bc6:	4240      	negs	r0, r0
    5bc8:	bd00      	pop	{pc}
	...

00005bcc <_mqtt_send_wait>:
    5bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5bce:	1c04      	adds	r4, r0, #0
    5bd0:	3443      	adds	r4, #67	; 0x43
    5bd2:	7823      	ldrb	r3, [r4, #0]
    5bd4:	1c05      	adds	r5, r0, #0
    5bd6:	07d8      	lsls	r0, r3, #31
    5bd8:	d51c      	bpl.n	5c14 <_mqtt_send_wait+0x48>
    5bda:	2604      	movs	r6, #4
    5bdc:	4333      	orrs	r3, r6
    5bde:	7023      	strb	r3, [r4, #0]
    5be0:	2002      	movs	r0, #2
    5be2:	5628      	ldrsb	r0, [r5, r0]
    5be4:	b292      	uxth	r2, r2
    5be6:	2300      	movs	r3, #0
    5be8:	4f0c      	ldr	r7, [pc, #48]	; (5c1c <_mqtt_send_wait+0x50>)
    5bea:	47b8      	blx	r7
    5bec:	2800      	cmp	r0, #0
    5bee:	da05      	bge.n	5bfc <_mqtt_send_wait+0x30>
    5bf0:	7823      	ldrb	r3, [r4, #0]
    5bf2:	43b3      	bics	r3, r6
    5bf4:	7023      	strb	r3, [r4, #0]
    5bf6:	4b0a      	ldr	r3, [pc, #40]	; (5c20 <_mqtt_send_wait+0x54>)
    5bf8:	4798      	blx	r3
    5bfa:	e00d      	b.n	5c18 <_mqtt_send_wait+0x4c>
    5bfc:	7822      	ldrb	r2, [r4, #0]
    5bfe:	2314      	movs	r3, #20
    5c00:	4013      	ands	r3, r2
    5c02:	2000      	movs	r0, #0
    5c04:	2b04      	cmp	r3, #4
    5c06:	d107      	bne.n	5c18 <_mqtt_send_wait+0x4c>
    5c08:	4b06      	ldr	r3, [pc, #24]	; (5c24 <_mqtt_send_wait+0x58>)
    5c0a:	4798      	blx	r3
    5c0c:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    5c0e:	4b06      	ldr	r3, [pc, #24]	; (5c28 <_mqtt_send_wait+0x5c>)
    5c10:	4798      	blx	r3
    5c12:	e7f3      	b.n	5bfc <_mqtt_send_wait+0x30>
    5c14:	2001      	movs	r0, #1
    5c16:	4240      	negs	r0, r0
    5c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5c1a:	46c0      	nop			; (mov r8, r8)
    5c1c:	00002ff1 	.word	0x00002ff1
    5c20:	00005b7d 	.word	0x00005b7d
    5c24:	0000128d 	.word	0x0000128d
    5c28:	000055e5 	.word	0x000055e5

00005c2c <mqtt_get_config_defaults>:
    5c2c:	4b07      	ldr	r3, [pc, #28]	; (5c4c <mqtt_get_config_defaults+0x20>)
    5c2e:	2240      	movs	r2, #64	; 0x40
    5c30:	8003      	strh	r3, [r0, #0]
    5c32:	2396      	movs	r3, #150	; 0x96
    5c34:	009b      	lsls	r3, r3, #2
    5c36:	8103      	strh	r3, [r0, #8]
    5c38:	6102      	str	r2, [r0, #16]
    5c3a:	2300      	movs	r3, #0
    5c3c:	2220      	movs	r2, #32
    5c3e:	7083      	strb	r3, [r0, #2]
    5c40:	6043      	str	r3, [r0, #4]
    5c42:	60c3      	str	r3, [r0, #12]
    5c44:	6142      	str	r2, [r0, #20]
    5c46:	7603      	strb	r3, [r0, #24]
    5c48:	4770      	bx	lr
    5c4a:	46c0      	nop			; (mov r8, r8)
    5c4c:	0000075b 	.word	0x0000075b

00005c50 <mqtt_init>:
    5c50:	b538      	push	{r3, r4, r5, lr}
    5c52:	1c04      	adds	r4, r0, #0
    5c54:	1c0d      	adds	r5, r1, #0
    5c56:	2800      	cmp	r0, #0
    5c58:	d030      	beq.n	5cbc <mqtt_init+0x6c>
    5c5a:	2900      	cmp	r1, #0
    5c5c:	d02e      	beq.n	5cbc <mqtt_init+0x6c>
    5c5e:	690b      	ldr	r3, [r1, #16]
    5c60:	2b00      	cmp	r3, #0
    5c62:	d02b      	beq.n	5cbc <mqtt_init+0x6c>
    5c64:	684b      	ldr	r3, [r1, #4]
    5c66:	2b00      	cmp	r3, #0
    5c68:	d028      	beq.n	5cbc <mqtt_init+0x6c>
    5c6a:	2100      	movs	r1, #0
    5c6c:	2274      	movs	r2, #116	; 0x74
    5c6e:	4b16      	ldr	r3, [pc, #88]	; (5cc8 <mqtt_init+0x78>)
    5c70:	4798      	blx	r3
    5c72:	1c20      	adds	r0, r4, #0
    5c74:	4b15      	ldr	r3, [pc, #84]	; (5ccc <mqtt_init+0x7c>)
    5c76:	3058      	adds	r0, #88	; 0x58
    5c78:	1c29      	adds	r1, r5, #0
    5c7a:	221c      	movs	r2, #28
    5c7c:	4798      	blx	r3
    5c7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
    5c80:	2b00      	cmp	r3, #0
    5c82:	d10b      	bne.n	5c9c <mqtt_init+0x4c>
    5c84:	6928      	ldr	r0, [r5, #16]
    5c86:	4b12      	ldr	r3, [pc, #72]	; (5cd0 <mqtt_init+0x80>)
    5c88:	4798      	blx	r3
    5c8a:	6660      	str	r0, [r4, #100]	; 0x64
    5c8c:	2800      	cmp	r0, #0
    5c8e:	d017      	beq.n	5cc0 <mqtt_init+0x70>
    5c90:	1c23      	adds	r3, r4, #0
    5c92:	3343      	adds	r3, #67	; 0x43
    5c94:	781a      	ldrb	r2, [r3, #0]
    5c96:	2120      	movs	r1, #32
    5c98:	430a      	orrs	r2, r1
    5c9a:	701a      	strb	r2, [r3, #0]
    5c9c:	892a      	ldrh	r2, [r5, #8]
    5c9e:	23fa      	movs	r3, #250	; 0xfa
    5ca0:	005b      	lsls	r3, r3, #1
    5ca2:	4353      	muls	r3, r2
    5ca4:	6868      	ldr	r0, [r5, #4]
    5ca6:	490b      	ldr	r1, [pc, #44]	; (5cd4 <mqtt_init+0x84>)
    5ca8:	1c22      	adds	r2, r4, #0
    5caa:	4d0b      	ldr	r5, [pc, #44]	; (5cd8 <mqtt_init+0x88>)
    5cac:	47a8      	blx	r5
    5cae:	1c03      	adds	r3, r0, #0
    5cb0:	6520      	str	r0, [r4, #80]	; 0x50
    5cb2:	2000      	movs	r0, #0
    5cb4:	4283      	cmp	r3, r0
    5cb6:	da05      	bge.n	5cc4 <mqtt_init+0x74>
    5cb8:	201c      	movs	r0, #28
    5cba:	e002      	b.n	5cc2 <mqtt_init+0x72>
    5cbc:	2016      	movs	r0, #22
    5cbe:	e000      	b.n	5cc2 <mqtt_init+0x72>
    5cc0:	200c      	movs	r0, #12
    5cc2:	4240      	negs	r0, r0
    5cc4:	bd38      	pop	{r3, r4, r5, pc}
    5cc6:	46c0      	nop			; (mov r8, r8)
    5cc8:	00006d73 	.word	0x00006d73
    5ccc:	00006d3d 	.word	0x00006d3d
    5cd0:	00006d29 	.word	0x00006d29
    5cd4:	00006459 	.word	0x00006459
    5cd8:	00005571 	.word	0x00005571

00005cdc <mqtt_register_callback>:
    5cdc:	2800      	cmp	r0, #0
    5cde:	d002      	beq.n	5ce6 <mqtt_register_callback+0xa>
    5ce0:	6541      	str	r1, [r0, #84]	; 0x54
    5ce2:	2000      	movs	r0, #0
    5ce4:	e001      	b.n	5cea <mqtt_register_callback+0xe>
    5ce6:	2016      	movs	r0, #22
    5ce8:	4240      	negs	r0, r0
    5cea:	4770      	bx	lr

00005cec <mqtt_socket_resolve_handler>:
    5cec:	b5f0      	push	{r4, r5, r6, r7, lr}
    5cee:	1c06      	adds	r6, r0, #0
    5cf0:	b085      	sub	sp, #20
    5cf2:	1c0f      	adds	r7, r1, #0
    5cf4:	2400      	movs	r4, #0
    5cf6:	4b0f      	ldr	r3, [pc, #60]	; (5d34 <mqtt_socket_resolve_handler+0x48>)
    5cf8:	58e5      	ldr	r5, [r4, r3]
    5cfa:	2d00      	cmp	r5, #0
    5cfc:	d015      	beq.n	5d2a <mqtt_socket_resolve_handler+0x3e>
    5cfe:	1ce9      	adds	r1, r5, #3
    5d00:	1c30      	adds	r0, r6, #0
    5d02:	4b0d      	ldr	r3, [pc, #52]	; (5d38 <mqtt_socket_resolve_handler+0x4c>)
    5d04:	4798      	blx	r3
    5d06:	2800      	cmp	r0, #0
    5d08:	d10f      	bne.n	5d2a <mqtt_socket_resolve_handler+0x3e>
    5d0a:	466a      	mov	r2, sp
    5d0c:	2302      	movs	r3, #2
    5d0e:	8013      	strh	r3, [r2, #0]
    5d10:	1c2b      	adds	r3, r5, #0
    5d12:	3358      	adds	r3, #88	; 0x58
    5d14:	881b      	ldrh	r3, [r3, #0]
    5d16:	9701      	str	r7, [sp, #4]
    5d18:	ba5b      	rev16	r3, r3
    5d1a:	8053      	strh	r3, [r2, #2]
    5d1c:	2002      	movs	r0, #2
    5d1e:	5628      	ldrsb	r0, [r5, r0]
    5d20:	4669      	mov	r1, sp
    5d22:	2210      	movs	r2, #16
    5d24:	4b05      	ldr	r3, [pc, #20]	; (5d3c <mqtt_socket_resolve_handler+0x50>)
    5d26:	4798      	blx	r3
    5d28:	e002      	b.n	5d30 <mqtt_socket_resolve_handler+0x44>
    5d2a:	3404      	adds	r4, #4
    5d2c:	2c1c      	cmp	r4, #28
    5d2e:	d1e2      	bne.n	5cf6 <mqtt_socket_resolve_handler+0xa>
    5d30:	b005      	add	sp, #20
    5d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5d34:	20000290 	.word	0x20000290
    5d38:	000071d9 	.word	0x000071d9
    5d3c:	00002f61 	.word	0x00002f61

00005d40 <mqtt_connect>:
    5d40:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d42:	1c04      	adds	r4, r0, #0
    5d44:	b089      	sub	sp, #36	; 0x24
    5d46:	1c0d      	adds	r5, r1, #0
    5d48:	2800      	cmp	r0, #0
    5d4a:	d051      	beq.n	5df0 <mqtt_connect+0xb0>
    5d4c:	2900      	cmp	r1, #0
    5d4e:	d04f      	beq.n	5df0 <mqtt_connect+0xb0>
    5d50:	1c08      	adds	r0, r1, #0
    5d52:	4b39      	ldr	r3, [pc, #228]	; (5e38 <mqtt_connect+0xf8>)
    5d54:	4798      	blx	r3
    5d56:	2840      	cmp	r0, #64	; 0x40
    5d58:	d84c      	bhi.n	5df4 <mqtt_connect+0xb4>
    5d5a:	1c21      	adds	r1, r4, #0
    5d5c:	3143      	adds	r1, #67	; 0x43
    5d5e:	780b      	ldrb	r3, [r1, #0]
    5d60:	9101      	str	r1, [sp, #4]
    5d62:	07db      	lsls	r3, r3, #31
    5d64:	0fd9      	lsrs	r1, r3, #31
    5d66:	466a      	mov	r2, sp
    5d68:	b2ce      	uxtb	r6, r1
    5d6a:	1ce0      	adds	r0, r4, #3
    5d6c:	7211      	strb	r1, [r2, #8]
    5d6e:	2e00      	cmp	r6, #0
    5d70:	d142      	bne.n	5df8 <mqtt_connect+0xb8>
    5d72:	2701      	movs	r7, #1
    5d74:	1c29      	adds	r1, r5, #0
    5d76:	4b31      	ldr	r3, [pc, #196]	; (5e3c <mqtt_connect+0xfc>)
    5d78:	8027      	strh	r7, [r4, #0]
    5d7a:	4798      	blx	r3
    5d7c:	9a01      	ldr	r2, [sp, #4]
    5d7e:	2002      	movs	r0, #2
    5d80:	7813      	ldrb	r3, [r2, #0]
    5d82:	9901      	ldr	r1, [sp, #4]
    5d84:	43bb      	bics	r3, r7
    5d86:	4383      	bics	r3, r0
    5d88:	22e3      	movs	r2, #227	; 0xe3
    5d8a:	4013      	ands	r3, r2
    5d8c:	466a      	mov	r2, sp
    5d8e:	700b      	strb	r3, [r1, #0]
    5d90:	7a12      	ldrb	r2, [r2, #8]
    5d92:	1c23      	adds	r3, r4, #0
    5d94:	3348      	adds	r3, #72	; 0x48
    5d96:	6466      	str	r6, [r4, #68]	; 0x44
    5d98:	701a      	strb	r2, [r3, #0]
    5d9a:	7c9a      	ldrb	r2, [r3, #18]
    5d9c:	805e      	strh	r6, [r3, #2]
    5d9e:	1e53      	subs	r3, r2, #1
    5da0:	419a      	sbcs	r2, r3
    5da2:	b2d2      	uxtb	r2, r2
    5da4:	1c39      	adds	r1, r7, #0
    5da6:	4b26      	ldr	r3, [pc, #152]	; (5e40 <mqtt_connect+0x100>)
    5da8:	4798      	blx	r3
    5daa:	70a0      	strb	r0, [r4, #2]
    5dac:	2800      	cmp	r0, #0
    5dae:	db25      	blt.n	5dfc <mqtt_connect+0xbc>
    5db0:	4b24      	ldr	r3, [pc, #144]	; (5e44 <mqtt_connect+0x104>)
    5db2:	0080      	lsls	r0, r0, #2
    5db4:	50c4      	str	r4, [r0, r3]
    5db6:	1c2b      	adds	r3, r5, #0
    5db8:	781f      	ldrb	r7, [r3, #0]
    5dba:	2f00      	cmp	r7, #0
    5dbc:	d026      	beq.n	5e0c <mqtt_connect+0xcc>
    5dbe:	2220      	movs	r2, #32
    5dc0:	1c39      	adds	r1, r7, #0
    5dc2:	4391      	bics	r1, r2
    5dc4:	1c0a      	adds	r2, r1, #0
    5dc6:	3a41      	subs	r2, #65	; 0x41
    5dc8:	b2d2      	uxtb	r2, r2
    5dca:	3301      	adds	r3, #1
    5dcc:	2a05      	cmp	r2, #5
    5dce:	d90d      	bls.n	5dec <mqtt_connect+0xac>
    5dd0:	2f3a      	cmp	r7, #58	; 0x3a
    5dd2:	d00b      	beq.n	5dec <mqtt_connect+0xac>
    5dd4:	2f2f      	cmp	r7, #47	; 0x2f
    5dd6:	d009      	beq.n	5dec <mqtt_connect+0xac>
    5dd8:	2f2e      	cmp	r7, #46	; 0x2e
    5dda:	d102      	bne.n	5de2 <mqtt_connect+0xa2>
    5ddc:	2e00      	cmp	r6, #0
    5dde:	d0eb      	beq.n	5db8 <mqtt_connect+0x78>
    5de0:	e00f      	b.n	5e02 <mqtt_connect+0xc2>
    5de2:	2230      	movs	r2, #48	; 0x30
    5de4:	4017      	ands	r7, r2
    5de6:	4297      	cmp	r7, r2
    5de8:	d0e6      	beq.n	5db8 <mqtt_connect+0x78>
    5dea:	e00a      	b.n	5e02 <mqtt_connect+0xc2>
    5dec:	2601      	movs	r6, #1
    5dee:	e7e3      	b.n	5db8 <mqtt_connect+0x78>
    5df0:	2016      	movs	r0, #22
    5df2:	e004      	b.n	5dfe <mqtt_connect+0xbe>
    5df4:	205b      	movs	r0, #91	; 0x5b
    5df6:	e002      	b.n	5dfe <mqtt_connect+0xbe>
    5df8:	2078      	movs	r0, #120	; 0x78
    5dfa:	e000      	b.n	5dfe <mqtt_connect+0xbe>
    5dfc:	201c      	movs	r0, #28
    5dfe:	4240      	negs	r0, r0
    5e00:	e017      	b.n	5e32 <mqtt_connect+0xf2>
    5e02:	1c28      	adds	r0, r5, #0
    5e04:	4b10      	ldr	r3, [pc, #64]	; (5e48 <mqtt_connect+0x108>)
    5e06:	4798      	blx	r3
    5e08:	2000      	movs	r0, #0
    5e0a:	e012      	b.n	5e32 <mqtt_connect+0xf2>
    5e0c:	466a      	mov	r2, sp
    5e0e:	2302      	movs	r3, #2
    5e10:	8213      	strh	r3, [r2, #16]
    5e12:	1c23      	adds	r3, r4, #0
    5e14:	3358      	adds	r3, #88	; 0x58
    5e16:	881b      	ldrh	r3, [r3, #0]
    5e18:	1c28      	adds	r0, r5, #0
    5e1a:	ba5b      	rev16	r3, r3
    5e1c:	8253      	strh	r3, [r2, #18]
    5e1e:	4b0b      	ldr	r3, [pc, #44]	; (5e4c <mqtt_connect+0x10c>)
    5e20:	4798      	blx	r3
    5e22:	9005      	str	r0, [sp, #20]
    5e24:	2002      	movs	r0, #2
    5e26:	5620      	ldrsb	r0, [r4, r0]
    5e28:	a904      	add	r1, sp, #16
    5e2a:	2210      	movs	r2, #16
    5e2c:	4b08      	ldr	r3, [pc, #32]	; (5e50 <mqtt_connect+0x110>)
    5e2e:	4798      	blx	r3
    5e30:	1c38      	adds	r0, r7, #0
    5e32:	b009      	add	sp, #36	; 0x24
    5e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e36:	46c0      	nop			; (mov r8, r8)
    5e38:	000071fd 	.word	0x000071fd
    5e3c:	000071ed 	.word	0x000071ed
    5e40:	00002ddd 	.word	0x00002ddd
    5e44:	20000290 	.word	0x20000290
    5e48:	00003225 	.word	0x00003225
    5e4c:	000031b9 	.word	0x000031b9
    5e50:	00002f61 	.word	0x00002f61

00005e54 <mqtt_connect_broker>:
    5e54:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e56:	b095      	sub	sp, #84	; 0x54
    5e58:	af02      	add	r7, sp, #8
    5e5a:	617b      	str	r3, [r7, #20]
    5e5c:	1c3b      	adds	r3, r7, #0
    5e5e:	3370      	adds	r3, #112	; 0x70
    5e60:	781b      	ldrb	r3, [r3, #0]
    5e62:	1c05      	adds	r5, r0, #0
    5e64:	60fb      	str	r3, [r7, #12]
    5e66:	1c3b      	adds	r3, r7, #0
    5e68:	3374      	adds	r3, #116	; 0x74
    5e6a:	781b      	ldrb	r3, [r3, #0]
    5e6c:	6139      	str	r1, [r7, #16]
    5e6e:	61fa      	str	r2, [r7, #28]
    5e70:	60bb      	str	r3, [r7, #8]
    5e72:	2800      	cmp	r0, #0
    5e74:	d101      	bne.n	5e7a <mqtt_connect_broker+0x26>
    5e76:	2016      	movs	r0, #22
    5e78:	e129      	b.n	60ce <mqtt_connect_broker+0x27a>
    5e7a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    5e7c:	4668      	mov	r0, sp
    5e7e:	3307      	adds	r3, #7
    5e80:	08db      	lsrs	r3, r3, #3
    5e82:	00db      	lsls	r3, r3, #3
    5e84:	1ac0      	subs	r0, r0, r3
    5e86:	4685      	mov	sp, r0
    5e88:	ac02      	add	r4, sp, #8
    5e8a:	607c      	str	r4, [r7, #4]
    5e8c:	6e3c      	ldr	r4, [r7, #96]	; 0x60
    5e8e:	2c00      	cmp	r4, #0
    5e90:	d0f1      	beq.n	5e76 <mqtt_connect_broker+0x22>
    5e92:	1c2b      	adds	r3, r5, #0
    5e94:	3343      	adds	r3, #67	; 0x43
    5e96:	781b      	ldrb	r3, [r3, #0]
    5e98:	07d8      	lsls	r0, r3, #31
    5e9a:	d400      	bmi.n	5e9e <mqtt_connect_broker+0x4a>
    5e9c:	e112      	b.n	60c4 <mqtt_connect_broker+0x270>
    5e9e:	079a      	lsls	r2, r3, #30
    5ea0:	d500      	bpl.n	5ea4 <mqtt_connect_broker+0x50>
    5ea2:	e111      	b.n	60c8 <mqtt_connect_broker+0x274>
    5ea4:	071c      	lsls	r4, r3, #28
    5ea6:	d40b      	bmi.n	5ec0 <mqtt_connect_broker+0x6c>
    5ea8:	4e8b      	ldr	r6, [pc, #556]	; (60d8 <mqtt_connect_broker+0x284>)
    5eaa:	6e38      	ldr	r0, [r7, #96]	; 0x60
    5eac:	47b0      	blx	r6
    5eae:	1c03      	adds	r3, r0, #0
    5eb0:	61b8      	str	r0, [r7, #24]
    5eb2:	69f8      	ldr	r0, [r7, #28]
    5eb4:	330e      	adds	r3, #14
    5eb6:	1c34      	adds	r4, r6, #0
    5eb8:	2800      	cmp	r0, #0
    5eba:	d113      	bne.n	5ee4 <mqtt_connect_broker+0x90>
    5ebc:	1c1e      	adds	r6, r3, #0
    5ebe:	e01d      	b.n	5efc <mqtt_connect_broker+0xa8>
    5ec0:	1c2b      	adds	r3, r5, #0
    5ec2:	3370      	adds	r3, #112	; 0x70
    5ec4:	781b      	ldrb	r3, [r3, #0]
    5ec6:	2b00      	cmp	r3, #0
    5ec8:	d000      	beq.n	5ecc <mqtt_connect_broker+0x78>
    5eca:	e0ff      	b.n	60cc <mqtt_connect_broker+0x278>
    5ecc:	1c2b      	adds	r3, r5, #0
    5ece:	3343      	adds	r3, #67	; 0x43
    5ed0:	781b      	ldrb	r3, [r3, #0]
    5ed2:	071a      	lsls	r2, r3, #28
    5ed4:	d5e8      	bpl.n	5ea8 <mqtt_connect_broker+0x54>
    5ed6:	4b81      	ldr	r3, [pc, #516]	; (60dc <mqtt_connect_broker+0x288>)
    5ed8:	2000      	movs	r0, #0
    5eda:	4798      	blx	r3
    5edc:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    5ede:	4b80      	ldr	r3, [pc, #512]	; (60e0 <mqtt_connect_broker+0x28c>)
    5ee0:	4798      	blx	r3
    5ee2:	e7f3      	b.n	5ecc <mqtt_connect_broker+0x78>
    5ee4:	69f8      	ldr	r0, [r7, #28]
    5ee6:	47b0      	blx	r6
    5ee8:	69be      	ldr	r6, [r7, #24]
    5eea:	697b      	ldr	r3, [r7, #20]
    5eec:	3610      	adds	r6, #16
    5eee:	1836      	adds	r6, r6, r0
    5ef0:	2b00      	cmp	r3, #0
    5ef2:	d003      	beq.n	5efc <mqtt_connect_broker+0xa8>
    5ef4:	1c18      	adds	r0, r3, #0
    5ef6:	47a0      	blx	r4
    5ef8:	3602      	adds	r6, #2
    5efa:	1836      	adds	r6, r6, r0
    5efc:	6e78      	ldr	r0, [r7, #100]	; 0x64
    5efe:	2800      	cmp	r0, #0
    5f00:	d007      	beq.n	5f12 <mqtt_connect_broker+0xbe>
    5f02:	47a0      	blx	r4
    5f04:	3602      	adds	r6, #2
    5f06:	6efc      	ldr	r4, [r7, #108]	; 0x6c
    5f08:	1830      	adds	r0, r6, r0
    5f0a:	1906      	adds	r6, r0, r4
    5f0c:	2c00      	cmp	r4, #0
    5f0e:	d100      	bne.n	5f12 <mqtt_connect_broker+0xbe>
    5f10:	1c06      	adds	r6, r0, #0
    5f12:	69fc      	ldr	r4, [r7, #28]
    5f14:	2c00      	cmp	r4, #0
    5f16:	d006      	beq.n	5f26 <mqtt_connect_broker+0xd2>
    5f18:	24c0      	movs	r4, #192	; 0xc0
    5f1a:	61bc      	str	r4, [r7, #24]
    5f1c:	697c      	ldr	r4, [r7, #20]
    5f1e:	2c00      	cmp	r4, #0
    5f20:	d103      	bne.n	5f2a <mqtt_connect_broker+0xd6>
    5f22:	2480      	movs	r4, #128	; 0x80
    5f24:	e000      	b.n	5f28 <mqtt_connect_broker+0xd4>
    5f26:	69fc      	ldr	r4, [r7, #28]
    5f28:	61bc      	str	r4, [r7, #24]
    5f2a:	6e7c      	ldr	r4, [r7, #100]	; 0x64
    5f2c:	2c00      	cmp	r4, #0
    5f2e:	d00f      	beq.n	5f50 <mqtt_connect_broker+0xfc>
    5f30:	68bc      	ldr	r4, [r7, #8]
    5f32:	2c00      	cmp	r4, #0
    5f34:	d003      	beq.n	5f3e <mqtt_connect_broker+0xea>
    5f36:	69bc      	ldr	r4, [r7, #24]
    5f38:	2320      	movs	r3, #32
    5f3a:	431c      	orrs	r4, r3
    5f3c:	61bc      	str	r4, [r7, #24]
    5f3e:	68fc      	ldr	r4, [r7, #12]
    5f40:	2303      	movs	r3, #3
    5f42:	4023      	ands	r3, r4
    5f44:	00db      	lsls	r3, r3, #3
    5f46:	69bc      	ldr	r4, [r7, #24]
    5f48:	2204      	movs	r2, #4
    5f4a:	4313      	orrs	r3, r2
    5f4c:	431c      	orrs	r4, r3
    5f4e:	61bc      	str	r4, [r7, #24]
    5f50:	693c      	ldr	r4, [r7, #16]
    5f52:	2c00      	cmp	r4, #0
    5f54:	d003      	beq.n	5f5e <mqtt_connect_broker+0x10a>
    5f56:	69bc      	ldr	r4, [r7, #24]
    5f58:	2302      	movs	r3, #2
    5f5a:	431c      	orrs	r4, r3
    5f5c:	61bc      	str	r4, [r7, #24]
    5f5e:	1c2b      	adds	r3, r5, #0
    5f60:	3343      	adds	r3, #67	; 0x43
    5f62:	781a      	ldrb	r2, [r3, #0]
    5f64:	2108      	movs	r1, #8
    5f66:	430a      	orrs	r2, r1
    5f68:	701a      	strb	r2, [r3, #0]
    5f6a:	1c38      	adds	r0, r7, #0
    5f6c:	9500      	str	r5, [sp, #0]
    5f6e:	3020      	adds	r0, #32
    5f70:	6879      	ldr	r1, [r7, #4]
    5f72:	4b5c      	ldr	r3, [pc, #368]	; (60e4 <mqtt_connect_broker+0x290>)
    5f74:	6eea      	ldr	r2, [r5, #108]	; 0x6c
    5f76:	4c5c      	ldr	r4, [pc, #368]	; (60e8 <mqtt_connect_broker+0x294>)
    5f78:	47a0      	blx	r4
    5f7a:	1c38      	adds	r0, r7, #0
    5f7c:	3020      	adds	r0, #32
    5f7e:	2110      	movs	r1, #16
    5f80:	4b5a      	ldr	r3, [pc, #360]	; (60ec <mqtt_connect_broker+0x298>)
    5f82:	4798      	blx	r3
    5f84:	2e80      	cmp	r6, #128	; 0x80
    5f86:	dd09      	ble.n	5f9c <mqtt_connect_broker+0x148>
    5f88:	2180      	movs	r1, #128	; 0x80
    5f8a:	4249      	negs	r1, r1
    5f8c:	4331      	orrs	r1, r6
    5f8e:	1c38      	adds	r0, r7, #0
    5f90:	b249      	sxtb	r1, r1
    5f92:	3020      	adds	r0, #32
    5f94:	4c55      	ldr	r4, [pc, #340]	; (60ec <mqtt_connect_broker+0x298>)
    5f96:	47a0      	blx	r4
    5f98:	11f6      	asrs	r6, r6, #7
    5f9a:	e7f3      	b.n	5f84 <mqtt_connect_broker+0x130>
    5f9c:	4b54      	ldr	r3, [pc, #336]	; (60f0 <mqtt_connect_broker+0x29c>)
    5f9e:	401e      	ands	r6, r3
    5fa0:	d504      	bpl.n	5fac <mqtt_connect_broker+0x158>
    5fa2:	2380      	movs	r3, #128	; 0x80
    5fa4:	3e01      	subs	r6, #1
    5fa6:	425b      	negs	r3, r3
    5fa8:	431e      	orrs	r6, r3
    5faa:	3601      	adds	r6, #1
    5fac:	1c38      	adds	r0, r7, #0
    5fae:	b271      	sxtb	r1, r6
    5fb0:	3020      	adds	r0, #32
    5fb2:	4c4e      	ldr	r4, [pc, #312]	; (60ec <mqtt_connect_broker+0x298>)
    5fb4:	47a0      	blx	r4
    5fb6:	1c38      	adds	r0, r7, #0
    5fb8:	4c4e      	ldr	r4, [pc, #312]	; (60f4 <mqtt_connect_broker+0x2a0>)
    5fba:	3020      	adds	r0, #32
    5fbc:	2106      	movs	r1, #6
    5fbe:	47a0      	blx	r4
    5fc0:	1c38      	adds	r0, r7, #0
    5fc2:	4b4d      	ldr	r3, [pc, #308]	; (60f8 <mqtt_connect_broker+0x2a4>)
    5fc4:	3020      	adds	r0, #32
    5fc6:	494d      	ldr	r1, [pc, #308]	; (60fc <mqtt_connect_broker+0x2a8>)
    5fc8:	2206      	movs	r2, #6
    5fca:	4798      	blx	r3
    5fcc:	1c38      	adds	r0, r7, #0
    5fce:	3020      	adds	r0, #32
    5fd0:	2103      	movs	r1, #3
    5fd2:	4a46      	ldr	r2, [pc, #280]	; (60ec <mqtt_connect_broker+0x298>)
    5fd4:	4790      	blx	r2
    5fd6:	69bb      	ldr	r3, [r7, #24]
    5fd8:	1c38      	adds	r0, r7, #0
    5fda:	4a44      	ldr	r2, [pc, #272]	; (60ec <mqtt_connect_broker+0x298>)
    5fdc:	b259      	sxtb	r1, r3
    5fde:	3020      	adds	r0, #32
    5fe0:	4790      	blx	r2
    5fe2:	1c2b      	adds	r3, r5, #0
    5fe4:	3360      	adds	r3, #96	; 0x60
    5fe6:	2000      	movs	r0, #0
    5fe8:	5e19      	ldrsh	r1, [r3, r0]
    5fea:	1c38      	adds	r0, r7, #0
    5fec:	3020      	adds	r0, #32
    5fee:	47a0      	blx	r4
    5ff0:	4e39      	ldr	r6, [pc, #228]	; (60d8 <mqtt_connect_broker+0x284>)
    5ff2:	6e38      	ldr	r0, [r7, #96]	; 0x60
    5ff4:	47b0      	blx	r6
    5ff6:	b201      	sxth	r1, r0
    5ff8:	1c38      	adds	r0, r7, #0
    5ffa:	3020      	adds	r0, #32
    5ffc:	47a0      	blx	r4
    5ffe:	6e38      	ldr	r0, [r7, #96]	; 0x60
    6000:	47b0      	blx	r6
    6002:	1c02      	adds	r2, r0, #0
    6004:	1c38      	adds	r0, r7, #0
    6006:	3020      	adds	r0, #32
    6008:	6e39      	ldr	r1, [r7, #96]	; 0x60
    600a:	4b3b      	ldr	r3, [pc, #236]	; (60f8 <mqtt_connect_broker+0x2a4>)
    600c:	4798      	blx	r3
    600e:	6e78      	ldr	r0, [r7, #100]	; 0x64
    6010:	2800      	cmp	r0, #0
    6012:	d015      	beq.n	6040 <mqtt_connect_broker+0x1ec>
    6014:	47b0      	blx	r6
    6016:	b201      	sxth	r1, r0
    6018:	1c38      	adds	r0, r7, #0
    601a:	3020      	adds	r0, #32
    601c:	47a0      	blx	r4
    601e:	6e78      	ldr	r0, [r7, #100]	; 0x64
    6020:	47b0      	blx	r6
    6022:	1c02      	adds	r2, r0, #0
    6024:	1c38      	adds	r0, r7, #0
    6026:	4c34      	ldr	r4, [pc, #208]	; (60f8 <mqtt_connect_broker+0x2a4>)
    6028:	3020      	adds	r0, #32
    602a:	6e79      	ldr	r1, [r7, #100]	; 0x64
    602c:	47a0      	blx	r4
    602e:	6ebc      	ldr	r4, [r7, #104]	; 0x68
    6030:	2c00      	cmp	r4, #0
    6032:	d005      	beq.n	6040 <mqtt_connect_broker+0x1ec>
    6034:	1c38      	adds	r0, r7, #0
    6036:	1c21      	adds	r1, r4, #0
    6038:	3020      	adds	r0, #32
    603a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    603c:	4c2e      	ldr	r4, [pc, #184]	; (60f8 <mqtt_connect_broker+0x2a4>)
    603e:	47a0      	blx	r4
    6040:	69fc      	ldr	r4, [r7, #28]
    6042:	2c00      	cmp	r4, #0
    6044:	d01f      	beq.n	6086 <mqtt_connect_broker+0x232>
    6046:	4e24      	ldr	r6, [pc, #144]	; (60d8 <mqtt_connect_broker+0x284>)
    6048:	1c20      	adds	r0, r4, #0
    604a:	47b0      	blx	r6
    604c:	b201      	sxth	r1, r0
    604e:	1c38      	adds	r0, r7, #0
    6050:	3020      	adds	r0, #32
    6052:	4c28      	ldr	r4, [pc, #160]	; (60f4 <mqtt_connect_broker+0x2a0>)
    6054:	47a0      	blx	r4
    6056:	69f8      	ldr	r0, [r7, #28]
    6058:	47b0      	blx	r6
    605a:	1c02      	adds	r2, r0, #0
    605c:	1c38      	adds	r0, r7, #0
    605e:	3020      	adds	r0, #32
    6060:	69f9      	ldr	r1, [r7, #28]
    6062:	4c25      	ldr	r4, [pc, #148]	; (60f8 <mqtt_connect_broker+0x2a4>)
    6064:	47a0      	blx	r4
    6066:	6978      	ldr	r0, [r7, #20]
    6068:	2800      	cmp	r0, #0
    606a:	d00c      	beq.n	6086 <mqtt_connect_broker+0x232>
    606c:	47b0      	blx	r6
    606e:	b201      	sxth	r1, r0
    6070:	1c38      	adds	r0, r7, #0
    6072:	4a20      	ldr	r2, [pc, #128]	; (60f4 <mqtt_connect_broker+0x2a0>)
    6074:	3020      	adds	r0, #32
    6076:	4790      	blx	r2
    6078:	6978      	ldr	r0, [r7, #20]
    607a:	47b0      	blx	r6
    607c:	1c02      	adds	r2, r0, #0
    607e:	1c38      	adds	r0, r7, #0
    6080:	3020      	adds	r0, #32
    6082:	6979      	ldr	r1, [r7, #20]
    6084:	47a0      	blx	r4
    6086:	1c38      	adds	r0, r7, #0
    6088:	1c2c      	adds	r4, r5, #0
    608a:	3020      	adds	r0, #32
    608c:	4b1c      	ldr	r3, [pc, #112]	; (6100 <mqtt_connect_broker+0x2ac>)
    608e:	3443      	adds	r4, #67	; 0x43
    6090:	4798      	blx	r3
    6092:	7821      	ldrb	r1, [r4, #0]
    6094:	0789      	lsls	r1, r1, #30
    6096:	0fc9      	lsrs	r1, r1, #31
    6098:	2901      	cmp	r1, #1
    609a:	d10b      	bne.n	60b4 <mqtt_connect_broker+0x260>
    609c:	6cea      	ldr	r2, [r5, #76]	; 0x4c
    609e:	2a00      	cmp	r2, #0
    60a0:	d108      	bne.n	60b4 <mqtt_connect_broker+0x260>
    60a2:	6d6b      	ldr	r3, [r5, #84]	; 0x54
    60a4:	2b00      	cmp	r3, #0
    60a6:	d005      	beq.n	60b4 <mqtt_connect_broker+0x260>
    60a8:	2034      	movs	r0, #52	; 0x34
    60aa:	55c2      	strb	r2, [r0, r7]
    60ac:	1c3a      	adds	r2, r7, #0
    60ae:	1c28      	adds	r0, r5, #0
    60b0:	3234      	adds	r2, #52	; 0x34
    60b2:	4798      	blx	r3
    60b4:	7823      	ldrb	r3, [r4, #0]
    60b6:	2202      	movs	r2, #2
    60b8:	4313      	orrs	r3, r2
    60ba:	2208      	movs	r2, #8
    60bc:	4393      	bics	r3, r2
    60be:	7023      	strb	r3, [r4, #0]
    60c0:	2000      	movs	r0, #0
    60c2:	e005      	b.n	60d0 <mqtt_connect_broker+0x27c>
    60c4:	2080      	movs	r0, #128	; 0x80
    60c6:	e002      	b.n	60ce <mqtt_connect_broker+0x27a>
    60c8:	2078      	movs	r0, #120	; 0x78
    60ca:	e000      	b.n	60ce <mqtt_connect_broker+0x27a>
    60cc:	200b      	movs	r0, #11
    60ce:	4240      	negs	r0, r0
    60d0:	46bd      	mov	sp, r7
    60d2:	b013      	add	sp, #76	; 0x4c
    60d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    60d6:	46c0      	nop			; (mov r8, r8)
    60d8:	000071fd 	.word	0x000071fd
    60dc:	0000128d 	.word	0x0000128d
    60e0:	000055e5 	.word	0x000055e5
    60e4:	00005bcd 	.word	0x00005bcd
    60e8:	00005405 	.word	0x00005405
    60ec:	00005431 	.word	0x00005431
    60f0:	8000007f 	.word	0x8000007f
    60f4:	00005459 	.word	0x00005459
    60f8:	00005471 	.word	0x00005471
    60fc:	000093e0 	.word	0x000093e0
    6100:	00005415 	.word	0x00005415

00006104 <mqtt_publish>:
    6104:	b5f0      	push	{r4, r5, r6, r7, lr}
    6106:	b093      	sub	sp, #76	; 0x4c
    6108:	af02      	add	r7, sp, #8
    610a:	60fb      	str	r3, [r7, #12]
    610c:	1c3b      	adds	r3, r7, #0
    610e:	3358      	adds	r3, #88	; 0x58
    6110:	781b      	ldrb	r3, [r3, #0]
    6112:	1c04      	adds	r4, r0, #0
    6114:	613b      	str	r3, [r7, #16]
    6116:	1c3b      	adds	r3, r7, #0
    6118:	335c      	adds	r3, #92	; 0x5c
    611a:	781b      	ldrb	r3, [r3, #0]
    611c:	6179      	str	r1, [r7, #20]
    611e:	60ba      	str	r2, [r7, #8]
    6120:	607b      	str	r3, [r7, #4]
    6122:	2800      	cmp	r0, #0
    6124:	d101      	bne.n	612a <mqtt_publish+0x26>
    6126:	2516      	movs	r5, #22
    6128:	e0a7      	b.n	627a <mqtt_publish+0x176>
    612a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    612c:	466a      	mov	r2, sp
    612e:	3307      	adds	r3, #7
    6130:	08db      	lsrs	r3, r3, #3
    6132:	00db      	lsls	r3, r3, #3
    6134:	1ad2      	subs	r2, r2, r3
    6136:	697b      	ldr	r3, [r7, #20]
    6138:	4695      	mov	sp, r2
    613a:	ae02      	add	r6, sp, #8
    613c:	2b00      	cmp	r3, #0
    613e:	d0f2      	beq.n	6126 <mqtt_publish+0x22>
    6140:	693a      	ldr	r2, [r7, #16]
    6142:	2a02      	cmp	r2, #2
    6144:	d8ef      	bhi.n	6126 <mqtt_publish+0x22>
    6146:	1c05      	adds	r5, r0, #0
    6148:	3543      	adds	r5, #67	; 0x43
    614a:	782b      	ldrb	r3, [r5, #0]
    614c:	079a      	lsls	r2, r3, #30
    614e:	d400      	bmi.n	6152 <mqtt_publish+0x4e>
    6150:	e090      	b.n	6274 <mqtt_publish+0x170>
    6152:	071a      	lsls	r2, r3, #28
    6154:	d40a      	bmi.n	616c <mqtt_publish+0x68>
    6156:	4b4b      	ldr	r3, [pc, #300]	; (6284 <mqtt_publish+0x180>)
    6158:	6978      	ldr	r0, [r7, #20]
    615a:	4798      	blx	r3
    615c:	68fd      	ldr	r5, [r7, #12]
    615e:	693b      	ldr	r3, [r7, #16]
    6160:	3502      	adds	r5, #2
    6162:	182d      	adds	r5, r5, r0
    6164:	2b00      	cmp	r3, #0
    6166:	d011      	beq.n	618c <mqtt_publish+0x88>
    6168:	3502      	adds	r5, #2
    616a:	e00f      	b.n	618c <mqtt_publish+0x88>
    616c:	1c03      	adds	r3, r0, #0
    616e:	3370      	adds	r3, #112	; 0x70
    6170:	781b      	ldrb	r3, [r3, #0]
    6172:	2b00      	cmp	r3, #0
    6174:	d000      	beq.n	6178 <mqtt_publish+0x74>
    6176:	e07f      	b.n	6278 <mqtt_publish+0x174>
    6178:	782b      	ldrb	r3, [r5, #0]
    617a:	071a      	lsls	r2, r3, #28
    617c:	d5eb      	bpl.n	6156 <mqtt_publish+0x52>
    617e:	4b42      	ldr	r3, [pc, #264]	; (6288 <mqtt_publish+0x184>)
    6180:	2000      	movs	r0, #0
    6182:	4798      	blx	r3
    6184:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    6186:	4b41      	ldr	r3, [pc, #260]	; (628c <mqtt_publish+0x188>)
    6188:	4798      	blx	r3
    618a:	e7f5      	b.n	6178 <mqtt_publish+0x74>
    618c:	1c23      	adds	r3, r4, #0
    618e:	3343      	adds	r3, #67	; 0x43
    6190:	781a      	ldrb	r2, [r3, #0]
    6192:	2108      	movs	r1, #8
    6194:	430a      	orrs	r2, r1
    6196:	701a      	strb	r2, [r3, #0]
    6198:	1c38      	adds	r0, r7, #0
    619a:	9400      	str	r4, [sp, #0]
    619c:	1c31      	adds	r1, r6, #0
    619e:	302c      	adds	r0, #44	; 0x2c
    61a0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
    61a2:	4b3b      	ldr	r3, [pc, #236]	; (6290 <mqtt_publish+0x18c>)
    61a4:	4e3b      	ldr	r6, [pc, #236]	; (6294 <mqtt_publish+0x190>)
    61a6:	47b0      	blx	r6
    61a8:	687b      	ldr	r3, [r7, #4]
    61aa:	2101      	movs	r1, #1
    61ac:	4019      	ands	r1, r3
    61ae:	2330      	movs	r3, #48	; 0x30
    61b0:	4319      	orrs	r1, r3
    61b2:	693b      	ldr	r3, [r7, #16]
    61b4:	1c38      	adds	r0, r7, #0
    61b6:	005a      	lsls	r2, r3, #1
    61b8:	2306      	movs	r3, #6
    61ba:	4013      	ands	r3, r2
    61bc:	4319      	orrs	r1, r3
    61be:	302c      	adds	r0, #44	; 0x2c
    61c0:	4b35      	ldr	r3, [pc, #212]	; (6298 <mqtt_publish+0x194>)
    61c2:	4798      	blx	r3
    61c4:	4b34      	ldr	r3, [pc, #208]	; (6298 <mqtt_publish+0x194>)
    61c6:	2d80      	cmp	r5, #128	; 0x80
    61c8:	dd08      	ble.n	61dc <mqtt_publish+0xd8>
    61ca:	2180      	movs	r1, #128	; 0x80
    61cc:	4249      	negs	r1, r1
    61ce:	4329      	orrs	r1, r5
    61d0:	1c38      	adds	r0, r7, #0
    61d2:	b249      	sxtb	r1, r1
    61d4:	302c      	adds	r0, #44	; 0x2c
    61d6:	4798      	blx	r3
    61d8:	11ed      	asrs	r5, r5, #7
    61da:	e7f3      	b.n	61c4 <mqtt_publish+0xc0>
    61dc:	4a2f      	ldr	r2, [pc, #188]	; (629c <mqtt_publish+0x198>)
    61de:	4015      	ands	r5, r2
    61e0:	d504      	bpl.n	61ec <mqtt_publish+0xe8>
    61e2:	2280      	movs	r2, #128	; 0x80
    61e4:	3d01      	subs	r5, #1
    61e6:	4252      	negs	r2, r2
    61e8:	4315      	orrs	r5, r2
    61ea:	3501      	adds	r5, #1
    61ec:	1c38      	adds	r0, r7, #0
    61ee:	b269      	sxtb	r1, r5
    61f0:	302c      	adds	r0, #44	; 0x2c
    61f2:	4798      	blx	r3
    61f4:	4e23      	ldr	r6, [pc, #140]	; (6284 <mqtt_publish+0x180>)
    61f6:	6978      	ldr	r0, [r7, #20]
    61f8:	47b0      	blx	r6
    61fa:	b201      	sxth	r1, r0
    61fc:	1c38      	adds	r0, r7, #0
    61fe:	302c      	adds	r0, #44	; 0x2c
    6200:	4d27      	ldr	r5, [pc, #156]	; (62a0 <mqtt_publish+0x19c>)
    6202:	47a8      	blx	r5
    6204:	6978      	ldr	r0, [r7, #20]
    6206:	47b0      	blx	r6
    6208:	1c02      	adds	r2, r0, #0
    620a:	1c38      	adds	r0, r7, #0
    620c:	302c      	adds	r0, #44	; 0x2c
    620e:	6979      	ldr	r1, [r7, #20]
    6210:	4e24      	ldr	r6, [pc, #144]	; (62a4 <mqtt_publish+0x1a0>)
    6212:	47b0      	blx	r6
    6214:	693a      	ldr	r2, [r7, #16]
    6216:	2a00      	cmp	r2, #0
    6218:	d006      	beq.n	6228 <mqtt_publish+0x124>
    621a:	8821      	ldrh	r1, [r4, #0]
    621c:	1c38      	adds	r0, r7, #0
    621e:	1c4b      	adds	r3, r1, #1
    6220:	8023      	strh	r3, [r4, #0]
    6222:	b209      	sxth	r1, r1
    6224:	302c      	adds	r0, #44	; 0x2c
    6226:	47a8      	blx	r5
    6228:	8823      	ldrh	r3, [r4, #0]
    622a:	2b00      	cmp	r3, #0
    622c:	d101      	bne.n	6232 <mqtt_publish+0x12e>
    622e:	2301      	movs	r3, #1
    6230:	8023      	strh	r3, [r4, #0]
    6232:	68bb      	ldr	r3, [r7, #8]
    6234:	2b00      	cmp	r3, #0
    6236:	d006      	beq.n	6246 <mqtt_publish+0x142>
    6238:	68fa      	ldr	r2, [r7, #12]
    623a:	2a00      	cmp	r2, #0
    623c:	d003      	beq.n	6246 <mqtt_publish+0x142>
    623e:	1c38      	adds	r0, r7, #0
    6240:	302c      	adds	r0, #44	; 0x2c
    6242:	1c19      	adds	r1, r3, #0
    6244:	47b0      	blx	r6
    6246:	1c38      	adds	r0, r7, #0
    6248:	4b17      	ldr	r3, [pc, #92]	; (62a8 <mqtt_publish+0x1a4>)
    624a:	302c      	adds	r0, #44	; 0x2c
    624c:	4798      	blx	r3
    624e:	1c23      	adds	r3, r4, #0
    6250:	3343      	adds	r3, #67	; 0x43
    6252:	781a      	ldrb	r2, [r3, #0]
    6254:	2108      	movs	r1, #8
    6256:	438a      	bics	r2, r1
    6258:	701a      	strb	r2, [r3, #0]
    625a:	693b      	ldr	r3, [r7, #16]
    625c:	2500      	movs	r5, #0
    625e:	42ab      	cmp	r3, r5
    6260:	d10c      	bne.n	627c <mqtt_publish+0x178>
    6262:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6264:	42ab      	cmp	r3, r5
    6266:	d009      	beq.n	627c <mqtt_publish+0x178>
    6268:	1c3a      	adds	r2, r7, #0
    626a:	1c20      	adds	r0, r4, #0
    626c:	2102      	movs	r1, #2
    626e:	3218      	adds	r2, #24
    6270:	4798      	blx	r3
    6272:	e003      	b.n	627c <mqtt_publish+0x178>
    6274:	2580      	movs	r5, #128	; 0x80
    6276:	e000      	b.n	627a <mqtt_publish+0x176>
    6278:	250b      	movs	r5, #11
    627a:	426d      	negs	r5, r5
    627c:	1c28      	adds	r0, r5, #0
    627e:	46bd      	mov	sp, r7
    6280:	b011      	add	sp, #68	; 0x44
    6282:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6284:	000071fd 	.word	0x000071fd
    6288:	0000128d 	.word	0x0000128d
    628c:	000055e5 	.word	0x000055e5
    6290:	00005bcd 	.word	0x00005bcd
    6294:	00005405 	.word	0x00005405
    6298:	00005431 	.word	0x00005431
    629c:	8000007f 	.word	0x8000007f
    62a0:	00005459 	.word	0x00005459
    62a4:	00005471 	.word	0x00005471
    62a8:	00005415 	.word	0x00005415

000062ac <mqtt_subscribe>:
    62ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    62ae:	b08d      	sub	sp, #52	; 0x34
    62b0:	af02      	add	r7, sp, #8
    62b2:	1c04      	adds	r4, r0, #0
    62b4:	60b9      	str	r1, [r7, #8]
    62b6:	607a      	str	r2, [r7, #4]
    62b8:	d101      	bne.n	62be <mqtt_subscribe+0x12>
    62ba:	2016      	movs	r0, #22
    62bc:	e086      	b.n	63cc <mqtt_subscribe+0x120>
    62be:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    62c0:	466a      	mov	r2, sp
    62c2:	3307      	adds	r3, #7
    62c4:	08db      	lsrs	r3, r3, #3
    62c6:	00db      	lsls	r3, r3, #3
    62c8:	1ad2      	subs	r2, r2, r3
    62ca:	4695      	mov	sp, r2
    62cc:	ad02      	add	r5, sp, #8
    62ce:	603d      	str	r5, [r7, #0]
    62d0:	68bd      	ldr	r5, [r7, #8]
    62d2:	2d00      	cmp	r5, #0
    62d4:	d0f1      	beq.n	62ba <mqtt_subscribe+0xe>
    62d6:	687d      	ldr	r5, [r7, #4]
    62d8:	2d02      	cmp	r5, #2
    62da:	d8ee      	bhi.n	62ba <mqtt_subscribe+0xe>
    62dc:	1c05      	adds	r5, r0, #0
    62de:	3543      	adds	r5, #67	; 0x43
    62e0:	782b      	ldrb	r3, [r5, #0]
    62e2:	079a      	lsls	r2, r3, #30
    62e4:	d56f      	bpl.n	63c6 <mqtt_subscribe+0x11a>
    62e6:	071a      	lsls	r2, r3, #28
    62e8:	d41a      	bmi.n	6320 <mqtt_subscribe+0x74>
    62ea:	68b8      	ldr	r0, [r7, #8]
    62ec:	4d39      	ldr	r5, [pc, #228]	; (63d4 <mqtt_subscribe+0x128>)
    62ee:	47a8      	blx	r5
    62f0:	1c25      	adds	r5, r4, #0
    62f2:	3543      	adds	r5, #67	; 0x43
    62f4:	782b      	ldrb	r3, [r5, #0]
    62f6:	2208      	movs	r2, #8
    62f8:	4313      	orrs	r3, r2
    62fa:	702b      	strb	r3, [r5, #0]
    62fc:	60fd      	str	r5, [r7, #12]
    62fe:	1d46      	adds	r6, r0, #5
    6300:	9400      	str	r4, [sp, #0]
    6302:	1c38      	adds	r0, r7, #0
    6304:	3014      	adds	r0, #20
    6306:	6839      	ldr	r1, [r7, #0]
    6308:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
    630a:	4b33      	ldr	r3, [pc, #204]	; (63d8 <mqtt_subscribe+0x12c>)
    630c:	4d33      	ldr	r5, [pc, #204]	; (63dc <mqtt_subscribe+0x130>)
    630e:	47a8      	blx	r5
    6310:	1c38      	adds	r0, r7, #0
    6312:	217e      	movs	r1, #126	; 0x7e
    6314:	3014      	adds	r0, #20
    6316:	4249      	negs	r1, r1
    6318:	4b31      	ldr	r3, [pc, #196]	; (63e0 <mqtt_subscribe+0x134>)
    631a:	4798      	blx	r3
    631c:	4d2d      	ldr	r5, [pc, #180]	; (63d4 <mqtt_subscribe+0x128>)
    631e:	e00e      	b.n	633e <mqtt_subscribe+0x92>
    6320:	1c03      	adds	r3, r0, #0
    6322:	3370      	adds	r3, #112	; 0x70
    6324:	781b      	ldrb	r3, [r3, #0]
    6326:	2b00      	cmp	r3, #0
    6328:	d14f      	bne.n	63ca <mqtt_subscribe+0x11e>
    632a:	782b      	ldrb	r3, [r5, #0]
    632c:	071a      	lsls	r2, r3, #28
    632e:	d5dc      	bpl.n	62ea <mqtt_subscribe+0x3e>
    6330:	4b2c      	ldr	r3, [pc, #176]	; (63e4 <mqtt_subscribe+0x138>)
    6332:	2000      	movs	r0, #0
    6334:	4798      	blx	r3
    6336:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    6338:	4b2b      	ldr	r3, [pc, #172]	; (63e8 <mqtt_subscribe+0x13c>)
    633a:	4798      	blx	r3
    633c:	e7f5      	b.n	632a <mqtt_subscribe+0x7e>
    633e:	4b28      	ldr	r3, [pc, #160]	; (63e0 <mqtt_subscribe+0x134>)
    6340:	2e80      	cmp	r6, #128	; 0x80
    6342:	dd08      	ble.n	6356 <mqtt_subscribe+0xaa>
    6344:	2180      	movs	r1, #128	; 0x80
    6346:	4249      	negs	r1, r1
    6348:	4331      	orrs	r1, r6
    634a:	1c38      	adds	r0, r7, #0
    634c:	b249      	sxtb	r1, r1
    634e:	3014      	adds	r0, #20
    6350:	4798      	blx	r3
    6352:	11f6      	asrs	r6, r6, #7
    6354:	e7f3      	b.n	633e <mqtt_subscribe+0x92>
    6356:	4925      	ldr	r1, [pc, #148]	; (63ec <mqtt_subscribe+0x140>)
    6358:	4031      	ands	r1, r6
    635a:	d504      	bpl.n	6366 <mqtt_subscribe+0xba>
    635c:	2280      	movs	r2, #128	; 0x80
    635e:	3901      	subs	r1, #1
    6360:	4252      	negs	r2, r2
    6362:	4311      	orrs	r1, r2
    6364:	3101      	adds	r1, #1
    6366:	1c38      	adds	r0, r7, #0
    6368:	b249      	sxtb	r1, r1
    636a:	3014      	adds	r0, #20
    636c:	4798      	blx	r3
    636e:	8821      	ldrh	r1, [r4, #0]
    6370:	1c38      	adds	r0, r7, #0
    6372:	1c4b      	adds	r3, r1, #1
    6374:	8023      	strh	r3, [r4, #0]
    6376:	b209      	sxth	r1, r1
    6378:	3014      	adds	r0, #20
    637a:	4e1d      	ldr	r6, [pc, #116]	; (63f0 <mqtt_subscribe+0x144>)
    637c:	47b0      	blx	r6
    637e:	8823      	ldrh	r3, [r4, #0]
    6380:	2b00      	cmp	r3, #0
    6382:	d101      	bne.n	6388 <mqtt_subscribe+0xdc>
    6384:	2301      	movs	r3, #1
    6386:	8023      	strh	r3, [r4, #0]
    6388:	68b8      	ldr	r0, [r7, #8]
    638a:	47a8      	blx	r5
    638c:	b201      	sxth	r1, r0
    638e:	1c38      	adds	r0, r7, #0
    6390:	3014      	adds	r0, #20
    6392:	47b0      	blx	r6
    6394:	68b8      	ldr	r0, [r7, #8]
    6396:	47a8      	blx	r5
    6398:	1c02      	adds	r2, r0, #0
    639a:	1c38      	adds	r0, r7, #0
    639c:	3014      	adds	r0, #20
    639e:	68b9      	ldr	r1, [r7, #8]
    63a0:	4b14      	ldr	r3, [pc, #80]	; (63f4 <mqtt_subscribe+0x148>)
    63a2:	4798      	blx	r3
    63a4:	687d      	ldr	r5, [r7, #4]
    63a6:	1c38      	adds	r0, r7, #0
    63a8:	b269      	sxtb	r1, r5
    63aa:	3014      	adds	r0, #20
    63ac:	4b0c      	ldr	r3, [pc, #48]	; (63e0 <mqtt_subscribe+0x134>)
    63ae:	4798      	blx	r3
    63b0:	1c38      	adds	r0, r7, #0
    63b2:	3014      	adds	r0, #20
    63b4:	4b10      	ldr	r3, [pc, #64]	; (63f8 <mqtt_subscribe+0x14c>)
    63b6:	4798      	blx	r3
    63b8:	68fd      	ldr	r5, [r7, #12]
    63ba:	2208      	movs	r2, #8
    63bc:	782b      	ldrb	r3, [r5, #0]
    63be:	2000      	movs	r0, #0
    63c0:	4393      	bics	r3, r2
    63c2:	702b      	strb	r3, [r5, #0]
    63c4:	e003      	b.n	63ce <mqtt_subscribe+0x122>
    63c6:	2080      	movs	r0, #128	; 0x80
    63c8:	e000      	b.n	63cc <mqtt_subscribe+0x120>
    63ca:	200b      	movs	r0, #11
    63cc:	4240      	negs	r0, r0
    63ce:	46bd      	mov	sp, r7
    63d0:	b00b      	add	sp, #44	; 0x2c
    63d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    63d4:	000071fd 	.word	0x000071fd
    63d8:	00005bcd 	.word	0x00005bcd
    63dc:	00005405 	.word	0x00005405
    63e0:	00005431 	.word	0x00005431
    63e4:	0000128d 	.word	0x0000128d
    63e8:	000055e5 	.word	0x000055e5
    63ec:	8000007f 	.word	0x8000007f
    63f0:	00005459 	.word	0x00005459
    63f4:	00005471 	.word	0x00005471
    63f8:	00005415 	.word	0x00005415

000063fc <_mqtt_ping>:
    63fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    63fe:	23c0      	movs	r3, #192	; 0xc0
    6400:	a901      	add	r1, sp, #4
    6402:	2500      	movs	r5, #0
    6404:	700b      	strb	r3, [r1, #0]
    6406:	704d      	strb	r5, [r1, #1]
    6408:	42a8      	cmp	r0, r5
    640a:	d019      	beq.n	6440 <_mqtt_ping+0x44>
    640c:	1c04      	adds	r4, r0, #0
    640e:	3443      	adds	r4, #67	; 0x43
    6410:	7823      	ldrb	r3, [r4, #0]
    6412:	079a      	lsls	r2, r3, #30
    6414:	d516      	bpl.n	6444 <_mqtt_ping+0x48>
    6416:	071a      	lsls	r2, r3, #28
    6418:	d416      	bmi.n	6448 <_mqtt_ping+0x4c>
    641a:	2608      	movs	r6, #8
    641c:	4333      	orrs	r3, r6
    641e:	7023      	strb	r3, [r4, #0]
    6420:	7880      	ldrb	r0, [r0, #2]
    6422:	1c2b      	adds	r3, r5, #0
    6424:	b240      	sxtb	r0, r0
    6426:	2202      	movs	r2, #2
    6428:	4f09      	ldr	r7, [pc, #36]	; (6450 <_mqtt_ping+0x54>)
    642a:	47b8      	blx	r7
    642c:	1c2b      	adds	r3, r5, #0
    642e:	42a8      	cmp	r0, r5
    6430:	da0c      	bge.n	644c <_mqtt_ping+0x50>
    6432:	7823      	ldrb	r3, [r4, #0]
    6434:	43b3      	bics	r3, r6
    6436:	7023      	strb	r3, [r4, #0]
    6438:	4b06      	ldr	r3, [pc, #24]	; (6454 <_mqtt_ping+0x58>)
    643a:	4798      	blx	r3
    643c:	1c03      	adds	r3, r0, #0
    643e:	e005      	b.n	644c <_mqtt_ping+0x50>
    6440:	2316      	movs	r3, #22
    6442:	e002      	b.n	644a <_mqtt_ping+0x4e>
    6444:	2380      	movs	r3, #128	; 0x80
    6446:	e000      	b.n	644a <_mqtt_ping+0x4e>
    6448:	230b      	movs	r3, #11
    644a:	425b      	negs	r3, r3
    644c:	1c18      	adds	r0, r3, #0
    644e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6450:	00002ff1 	.word	0x00002ff1
    6454:	00005b7d 	.word	0x00005b7d

00006458 <mqtt_timer_callback>:
    6458:	b570      	push	{r4, r5, r6, lr}
    645a:	1c05      	adds	r5, r0, #0
    645c:	b086      	sub	sp, #24
    645e:	1c0e      	adds	r6, r1, #0
    6460:	1c14      	adds	r4, r2, #0
    6462:	2800      	cmp	r0, #0
    6464:	d012      	beq.n	648c <mqtt_timer_callback+0x34>
    6466:	2a00      	cmp	r2, #0
    6468:	d010      	beq.n	648c <mqtt_timer_callback+0x34>
    646a:	1c10      	adds	r0, r2, #0
    646c:	4b08      	ldr	r3, [pc, #32]	; (6490 <mqtt_timer_callback+0x38>)
    646e:	4798      	blx	r3
    6470:	2800      	cmp	r0, #0
    6472:	da04      	bge.n	647e <mqtt_timer_callback+0x26>
    6474:	1c28      	adds	r0, r5, #0
    6476:	1c31      	adds	r1, r6, #0
    6478:	2200      	movs	r2, #0
    647a:	4b06      	ldr	r3, [pc, #24]	; (6494 <mqtt_timer_callback+0x3c>)
    647c:	e005      	b.n	648a <mqtt_timer_callback+0x32>
    647e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6480:	2b00      	cmp	r3, #0
    6482:	d003      	beq.n	648c <mqtt_timer_callback+0x34>
    6484:	1c20      	adds	r0, r4, #0
    6486:	2107      	movs	r1, #7
    6488:	aa01      	add	r2, sp, #4
    648a:	4798      	blx	r3
    648c:	b006      	add	sp, #24
    648e:	bd70      	pop	{r4, r5, r6, pc}
    6490:	000063fd 	.word	0x000063fd
    6494:	000055a9 	.word	0x000055a9

00006498 <_mqtt_puback>:
    6498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    649a:	2302      	movs	r3, #2
    649c:	ac01      	add	r4, sp, #4
    649e:	2700      	movs	r7, #0
    64a0:	7063      	strb	r3, [r4, #1]
    64a2:	42b8      	cmp	r0, r7
    64a4:	d01e      	beq.n	64e4 <_mqtt_puback+0x4c>
    64a6:	1c05      	adds	r5, r0, #0
    64a8:	3543      	adds	r5, #67	; 0x43
    64aa:	782b      	ldrb	r3, [r5, #0]
    64ac:	079e      	lsls	r6, r3, #30
    64ae:	d51b      	bpl.n	64e8 <_mqtt_puback+0x50>
    64b0:	071e      	lsls	r6, r3, #28
    64b2:	d41b      	bmi.n	64ec <_mqtt_puback+0x54>
    64b4:	2608      	movs	r6, #8
    64b6:	4333      	orrs	r3, r6
    64b8:	702b      	strb	r3, [r5, #0]
    64ba:	7880      	ldrb	r0, [r0, #2]
    64bc:	7021      	strb	r1, [r4, #0]
    64be:	0a11      	lsrs	r1, r2, #8
    64c0:	70a1      	strb	r1, [r4, #2]
    64c2:	70e2      	strb	r2, [r4, #3]
    64c4:	1c21      	adds	r1, r4, #0
    64c6:	1c3b      	adds	r3, r7, #0
    64c8:	b240      	sxtb	r0, r0
    64ca:	2204      	movs	r2, #4
    64cc:	4c09      	ldr	r4, [pc, #36]	; (64f4 <_mqtt_puback+0x5c>)
    64ce:	47a0      	blx	r4
    64d0:	1c3b      	adds	r3, r7, #0
    64d2:	42b8      	cmp	r0, r7
    64d4:	da0c      	bge.n	64f0 <_mqtt_puback+0x58>
    64d6:	782b      	ldrb	r3, [r5, #0]
    64d8:	43b3      	bics	r3, r6
    64da:	702b      	strb	r3, [r5, #0]
    64dc:	4b06      	ldr	r3, [pc, #24]	; (64f8 <_mqtt_puback+0x60>)
    64de:	4798      	blx	r3
    64e0:	1c03      	adds	r3, r0, #0
    64e2:	e005      	b.n	64f0 <_mqtt_puback+0x58>
    64e4:	2316      	movs	r3, #22
    64e6:	e002      	b.n	64ee <_mqtt_puback+0x56>
    64e8:	2380      	movs	r3, #128	; 0x80
    64ea:	e000      	b.n	64ee <_mqtt_puback+0x56>
    64ec:	230b      	movs	r3, #11
    64ee:	425b      	negs	r3, r3
    64f0:	1c18      	adds	r0, r3, #0
    64f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    64f4:	00002ff1 	.word	0x00002ff1
    64f8:	00005b7d 	.word	0x00005b7d

000064fc <mqtt_clear_conn>:
    64fc:	b530      	push	{r4, r5, lr}
    64fe:	1c04      	adds	r4, r0, #0
    6500:	b087      	sub	sp, #28
    6502:	2800      	cmp	r0, #0
    6504:	d01c      	beq.n	6540 <mqtt_clear_conn+0x44>
    6506:	2002      	movs	r0, #2
    6508:	4b0e      	ldr	r3, [pc, #56]	; (6544 <mqtt_clear_conn+0x48>)
    650a:	5620      	ldrsb	r0, [r4, r0]
    650c:	4798      	blx	r3
    650e:	1c23      	adds	r3, r4, #0
    6510:	3343      	adds	r3, #67	; 0x43
    6512:	781a      	ldrb	r2, [r3, #0]
    6514:	21fc      	movs	r1, #252	; 0xfc
    6516:	0795      	lsls	r5, r2, #30
    6518:	400a      	ands	r2, r1
    651a:	701a      	strb	r2, [r3, #0]
    651c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    651e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    6520:	9301      	str	r3, [sp, #4]
    6522:	2300      	movs	r3, #0
    6524:	64e3      	str	r3, [r4, #76]	; 0x4c
    6526:	6d21      	ldr	r1, [r4, #80]	; 0x50
    6528:	4b07      	ldr	r3, [pc, #28]	; (6548 <mqtt_clear_conn+0x4c>)
    652a:	4798      	blx	r3
    652c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    652e:	0fed      	lsrs	r5, r5, #31
    6530:	2b00      	cmp	r3, #0
    6532:	d005      	beq.n	6540 <mqtt_clear_conn+0x44>
    6534:	2d00      	cmp	r5, #0
    6536:	d003      	beq.n	6540 <mqtt_clear_conn+0x44>
    6538:	1c20      	adds	r0, r4, #0
    653a:	2105      	movs	r1, #5
    653c:	aa01      	add	r2, sp, #4
    653e:	4798      	blx	r3
    6540:	b007      	add	sp, #28
    6542:	bd30      	pop	{r4, r5, pc}
    6544:	0000311d 	.word	0x0000311d
    6548:	000055d5 	.word	0x000055d5

0000654c <mqtt_disconnect>:
    654c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    654e:	23e0      	movs	r3, #224	; 0xe0
    6550:	ae01      	add	r6, sp, #4
    6552:	2700      	movs	r7, #0
    6554:	1c05      	adds	r5, r0, #0
    6556:	7033      	strb	r3, [r6, #0]
    6558:	7077      	strb	r7, [r6, #1]
    655a:	42b8      	cmp	r0, r7
    655c:	d036      	beq.n	65cc <mqtt_disconnect+0x80>
    655e:	1c04      	adds	r4, r0, #0
    6560:	3443      	adds	r4, #67	; 0x43
    6562:	7823      	ldrb	r3, [r4, #0]
    6564:	079a      	lsls	r2, r3, #30
    6566:	d533      	bpl.n	65d0 <mqtt_disconnect+0x84>
    6568:	42b9      	cmp	r1, r7
    656a:	d12b      	bne.n	65c4 <mqtt_disconnect+0x78>
    656c:	071a      	lsls	r2, r3, #28
    656e:	d414      	bmi.n	659a <mqtt_disconnect+0x4e>
    6570:	7823      	ldrb	r3, [r4, #0]
    6572:	2210      	movs	r2, #16
    6574:	4313      	orrs	r3, r2
    6576:	2708      	movs	r7, #8
    6578:	433b      	orrs	r3, r7
    657a:	7023      	strb	r3, [r4, #0]
    657c:	2002      	movs	r0, #2
    657e:	5628      	ldrsb	r0, [r5, r0]
    6580:	1c31      	adds	r1, r6, #0
    6582:	2202      	movs	r2, #2
    6584:	2300      	movs	r3, #0
    6586:	4d15      	ldr	r5, [pc, #84]	; (65dc <mqtt_disconnect+0x90>)
    6588:	47a8      	blx	r5
    658a:	2800      	cmp	r0, #0
    658c:	da14      	bge.n	65b8 <mqtt_disconnect+0x6c>
    658e:	7823      	ldrb	r3, [r4, #0]
    6590:	43bb      	bics	r3, r7
    6592:	7023      	strb	r3, [r4, #0]
    6594:	4b12      	ldr	r3, [pc, #72]	; (65e0 <mqtt_disconnect+0x94>)
    6596:	4798      	blx	r3
    6598:	e01e      	b.n	65d8 <mqtt_disconnect+0x8c>
    659a:	1c03      	adds	r3, r0, #0
    659c:	3370      	adds	r3, #112	; 0x70
    659e:	781b      	ldrb	r3, [r3, #0]
    65a0:	2b00      	cmp	r3, #0
    65a2:	d117      	bne.n	65d4 <mqtt_disconnect+0x88>
    65a4:	7823      	ldrb	r3, [r4, #0]
    65a6:	071a      	lsls	r2, r3, #28
    65a8:	d5e2      	bpl.n	6570 <mqtt_disconnect+0x24>
    65aa:	4b0e      	ldr	r3, [pc, #56]	; (65e4 <mqtt_disconnect+0x98>)
    65ac:	2000      	movs	r0, #0
    65ae:	4798      	blx	r3
    65b0:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    65b2:	4b0d      	ldr	r3, [pc, #52]	; (65e8 <mqtt_disconnect+0x9c>)
    65b4:	4798      	blx	r3
    65b6:	e7f5      	b.n	65a4 <mqtt_disconnect+0x58>
    65b8:	7823      	ldrb	r3, [r4, #0]
    65ba:	2202      	movs	r2, #2
    65bc:	4393      	bics	r3, r2
    65be:	7023      	strb	r3, [r4, #0]
    65c0:	2000      	movs	r0, #0
    65c2:	e009      	b.n	65d8 <mqtt_disconnect+0x8c>
    65c4:	4b09      	ldr	r3, [pc, #36]	; (65ec <mqtt_disconnect+0xa0>)
    65c6:	4798      	blx	r3
    65c8:	1c38      	adds	r0, r7, #0
    65ca:	e005      	b.n	65d8 <mqtt_disconnect+0x8c>
    65cc:	2016      	movs	r0, #22
    65ce:	e002      	b.n	65d6 <mqtt_disconnect+0x8a>
    65d0:	2080      	movs	r0, #128	; 0x80
    65d2:	e000      	b.n	65d6 <mqtt_disconnect+0x8a>
    65d4:	200b      	movs	r0, #11
    65d6:	4240      	negs	r0, r0
    65d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    65da:	46c0      	nop			; (mov r8, r8)
    65dc:	00002ff1 	.word	0x00002ff1
    65e0:	00005b7d 	.word	0x00005b7d
    65e4:	0000128d 	.word	0x0000128d
    65e8:	000055e5 	.word	0x000055e5
    65ec:	000064fd 	.word	0x000064fd

000065f0 <_mqtt_recv_handler>:
    65f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    65f2:	1c04      	adds	r4, r0, #0
    65f4:	6e40      	ldr	r0, [r0, #100]	; 0x64
    65f6:	230f      	movs	r3, #15
    65f8:	7802      	ldrb	r2, [r0, #0]
    65fa:	b087      	sub	sp, #28
    65fc:	1c15      	adds	r5, r2, #0
    65fe:	439d      	bics	r5, r3
    6600:	2d50      	cmp	r5, #80	; 0x50
    6602:	d100      	bne.n	6606 <_mqtt_recv_handler+0x16>
    6604:	e098      	b.n	6738 <_mqtt_recv_handler+0x148>
    6606:	d808      	bhi.n	661a <_mqtt_recv_handler+0x2a>
    6608:	2d30      	cmp	r5, #48	; 0x30
    660a:	d03f      	beq.n	668c <_mqtt_recv_handler+0x9c>
    660c:	2d40      	cmp	r5, #64	; 0x40
    660e:	d100      	bne.n	6612 <_mqtt_recv_handler+0x22>
    6610:	e0b3      	b.n	677a <_mqtt_recv_handler+0x18a>
    6612:	2d20      	cmp	r5, #32
    6614:	d000      	beq.n	6618 <_mqtt_recv_handler+0x28>
    6616:	e0c3      	b.n	67a0 <_mqtt_recv_handler+0x1b0>
    6618:	e00e      	b.n	6638 <_mqtt_recv_handler+0x48>
    661a:	2d70      	cmp	r5, #112	; 0x70
    661c:	d100      	bne.n	6620 <_mqtt_recv_handler+0x30>
    661e:	e0ac      	b.n	677a <_mqtt_recv_handler+0x18a>
    6620:	d803      	bhi.n	662a <_mqtt_recv_handler+0x3a>
    6622:	2d60      	cmp	r5, #96	; 0x60
    6624:	d100      	bne.n	6628 <_mqtt_recv_handler+0x38>
    6626:	e096      	b.n	6756 <_mqtt_recv_handler+0x166>
    6628:	e0ba      	b.n	67a0 <_mqtt_recv_handler+0x1b0>
    662a:	2d90      	cmp	r5, #144	; 0x90
    662c:	d100      	bne.n	6630 <_mqtt_recv_handler+0x40>
    662e:	e0aa      	b.n	6786 <_mqtt_recv_handler+0x196>
    6630:	2db0      	cmp	r5, #176	; 0xb0
    6632:	d100      	bne.n	6636 <_mqtt_recv_handler+0x46>
    6634:	e0ad      	b.n	6792 <_mqtt_recv_handler+0x1a2>
    6636:	e0b3      	b.n	67a0 <_mqtt_recv_handler+0x1b0>
    6638:	aa01      	add	r2, sp, #4
    663a:	2303      	movs	r3, #3
    663c:	2901      	cmp	r1, #1
    663e:	d900      	bls.n	6642 <_mqtt_recv_handler+0x52>
    6640:	78c3      	ldrb	r3, [r0, #3]
    6642:	7013      	strb	r3, [r2, #0]
    6644:	7813      	ldrb	r3, [r2, #0]
    6646:	2b00      	cmp	r3, #0
    6648:	d00d      	beq.n	6666 <_mqtt_recv_handler+0x76>
    664a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    664c:	2b00      	cmp	r3, #0
    664e:	d002      	beq.n	6656 <_mqtt_recv_handler+0x66>
    6650:	1c20      	adds	r0, r4, #0
    6652:	2101      	movs	r1, #1
    6654:	4798      	blx	r3
    6656:	236f      	movs	r3, #111	; 0x6f
    6658:	425b      	negs	r3, r3
    665a:	64e3      	str	r3, [r4, #76]	; 0x4c
    665c:	1c20      	adds	r0, r4, #0
    665e:	2100      	movs	r1, #0
    6660:	4b50      	ldr	r3, [pc, #320]	; (67a4 <_mqtt_recv_handler+0x1b4>)
    6662:	4798      	blx	r3
    6664:	e09c      	b.n	67a0 <_mqtt_recv_handler+0x1b0>
    6666:	1c23      	adds	r3, r4, #0
    6668:	3343      	adds	r3, #67	; 0x43
    666a:	7819      	ldrb	r1, [r3, #0]
    666c:	0789      	lsls	r1, r1, #30
    666e:	0fc9      	lsrs	r1, r1, #31
    6670:	d105      	bne.n	667e <_mqtt_recv_handler+0x8e>
    6672:	781a      	ldrb	r2, [r3, #0]
    6674:	64e1      	str	r1, [r4, #76]	; 0x4c
    6676:	2102      	movs	r1, #2
    6678:	430a      	orrs	r2, r1
    667a:	701a      	strb	r2, [r3, #0]
    667c:	e090      	b.n	67a0 <_mqtt_recv_handler+0x1b0>
    667e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6680:	2b00      	cmp	r3, #0
    6682:	d100      	bne.n	6686 <_mqtt_recv_handler+0x96>
    6684:	e08c      	b.n	67a0 <_mqtt_recv_handler+0x1b0>
    6686:	1c20      	adds	r0, r4, #0
    6688:	2101      	movs	r1, #1
    668a:	e088      	b.n	679e <_mqtt_recv_handler+0x1ae>
    668c:	ad01      	add	r5, sp, #4
    668e:	0713      	lsls	r3, r2, #28
    6690:	7c2a      	ldrb	r2, [r5, #16]
    6692:	0fdb      	lsrs	r3, r3, #31
    6694:	2604      	movs	r6, #4
    6696:	009b      	lsls	r3, r3, #2
    6698:	43b2      	bics	r2, r6
    669a:	431a      	orrs	r2, r3
    669c:	742a      	strb	r2, [r5, #16]
    669e:	7807      	ldrb	r7, [r0, #0]
    66a0:	2303      	movs	r3, #3
    66a2:	b2d2      	uxtb	r2, r2
    66a4:	087f      	lsrs	r7, r7, #1
    66a6:	439a      	bics	r2, r3
    66a8:	401f      	ands	r7, r3
    66aa:	1c13      	adds	r3, r2, #0
    66ac:	433b      	orrs	r3, r7
    66ae:	742b      	strb	r3, [r5, #16]
    66b0:	1c43      	adds	r3, r0, #1
    66b2:	7818      	ldrb	r0, [r3, #0]
    66b4:	1c5a      	adds	r2, r3, #1
    66b6:	287f      	cmp	r0, #127	; 0x7f
    66b8:	d901      	bls.n	66be <_mqtt_recv_handler+0xce>
    66ba:	1c13      	adds	r3, r2, #0
    66bc:	e7f9      	b.n	66b2 <_mqtt_recv_handler+0xc2>
    66be:	7858      	ldrb	r0, [r3, #1]
    66c0:	789e      	ldrb	r6, [r3, #2]
    66c2:	0200      	lsls	r0, r0, #8
    66c4:	4330      	orrs	r0, r6
    66c6:	3303      	adds	r3, #3
    66c8:	2600      	movs	r6, #0
    66ca:	6068      	str	r0, [r5, #4]
    66cc:	9301      	str	r3, [sp, #4]
    66ce:	1818      	adds	r0, r3, r0
    66d0:	42b7      	cmp	r7, r6
    66d2:	d004      	beq.n	66de <_mqtt_recv_handler+0xee>
    66d4:	7806      	ldrb	r6, [r0, #0]
    66d6:	7843      	ldrb	r3, [r0, #1]
    66d8:	0236      	lsls	r6, r6, #8
    66da:	431e      	orrs	r6, r3
    66dc:	3002      	adds	r0, #2
    66de:	1851      	adds	r1, r2, r1
    66e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    66e2:	60a8      	str	r0, [r5, #8]
    66e4:	1a08      	subs	r0, r1, r0
    66e6:	60e8      	str	r0, [r5, #12]
    66e8:	2b00      	cmp	r3, #0
    66ea:	d003      	beq.n	66f4 <_mqtt_recv_handler+0x104>
    66ec:	1c20      	adds	r0, r4, #0
    66ee:	2106      	movs	r1, #6
    66f0:	1c2a      	adds	r2, r5, #0
    66f2:	4798      	blx	r3
    66f4:	7c2b      	ldrb	r3, [r5, #16]
    66f6:	079b      	lsls	r3, r3, #30
    66f8:	0f9b      	lsrs	r3, r3, #30
    66fa:	2b01      	cmp	r3, #1
    66fc:	d10b      	bne.n	6716 <_mqtt_recv_handler+0x126>
    66fe:	b2b6      	uxth	r6, r6
    6700:	1c20      	adds	r0, r4, #0
    6702:	2140      	movs	r1, #64	; 0x40
    6704:	1c32      	adds	r2, r6, #0
    6706:	4b28      	ldr	r3, [pc, #160]	; (67a8 <_mqtt_recv_handler+0x1b8>)
    6708:	4798      	blx	r3
    670a:	2800      	cmp	r0, #0
    670c:	d048      	beq.n	67a0 <_mqtt_recv_handler+0x1b0>
    670e:	1c23      	adds	r3, r4, #0
    6710:	3348      	adds	r3, #72	; 0x48
    6712:	2240      	movs	r2, #64	; 0x40
    6714:	e00c      	b.n	6730 <_mqtt_recv_handler+0x140>
    6716:	2b02      	cmp	r3, #2
    6718:	d142      	bne.n	67a0 <_mqtt_recv_handler+0x1b0>
    671a:	b2b6      	uxth	r6, r6
    671c:	1c20      	adds	r0, r4, #0
    671e:	2150      	movs	r1, #80	; 0x50
    6720:	1c32      	adds	r2, r6, #0
    6722:	4b21      	ldr	r3, [pc, #132]	; (67a8 <_mqtt_recv_handler+0x1b8>)
    6724:	4798      	blx	r3
    6726:	2800      	cmp	r0, #0
    6728:	d03a      	beq.n	67a0 <_mqtt_recv_handler+0x1b0>
    672a:	1c23      	adds	r3, r4, #0
    672c:	3348      	adds	r3, #72	; 0x48
    672e:	2250      	movs	r2, #80	; 0x50
    6730:	344a      	adds	r4, #74	; 0x4a
    6732:	701a      	strb	r2, [r3, #0]
    6734:	8026      	strh	r6, [r4, #0]
    6736:	e033      	b.n	67a0 <_mqtt_recv_handler+0x1b0>
    6738:	7885      	ldrb	r5, [r0, #2]
    673a:	78c3      	ldrb	r3, [r0, #3]
    673c:	022d      	lsls	r5, r5, #8
    673e:	431d      	orrs	r5, r3
    6740:	1c20      	adds	r0, r4, #0
    6742:	2162      	movs	r1, #98	; 0x62
    6744:	1c2a      	adds	r2, r5, #0
    6746:	4b18      	ldr	r3, [pc, #96]	; (67a8 <_mqtt_recv_handler+0x1b8>)
    6748:	4798      	blx	r3
    674a:	2800      	cmp	r0, #0
    674c:	d028      	beq.n	67a0 <_mqtt_recv_handler+0x1b0>
    674e:	1c23      	adds	r3, r4, #0
    6750:	3348      	adds	r3, #72	; 0x48
    6752:	2260      	movs	r2, #96	; 0x60
    6754:	e00d      	b.n	6772 <_mqtt_recv_handler+0x182>
    6756:	7885      	ldrb	r5, [r0, #2]
    6758:	78c3      	ldrb	r3, [r0, #3]
    675a:	022d      	lsls	r5, r5, #8
    675c:	431d      	orrs	r5, r3
    675e:	1c20      	adds	r0, r4, #0
    6760:	2170      	movs	r1, #112	; 0x70
    6762:	1c2a      	adds	r2, r5, #0
    6764:	4b10      	ldr	r3, [pc, #64]	; (67a8 <_mqtt_recv_handler+0x1b8>)
    6766:	4798      	blx	r3
    6768:	2800      	cmp	r0, #0
    676a:	d019      	beq.n	67a0 <_mqtt_recv_handler+0x1b0>
    676c:	1c23      	adds	r3, r4, #0
    676e:	3348      	adds	r3, #72	; 0x48
    6770:	2270      	movs	r2, #112	; 0x70
    6772:	344a      	adds	r4, #74	; 0x4a
    6774:	701a      	strb	r2, [r3, #0]
    6776:	8025      	strh	r5, [r4, #0]
    6778:	e012      	b.n	67a0 <_mqtt_recv_handler+0x1b0>
    677a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    677c:	2b00      	cmp	r3, #0
    677e:	d00f      	beq.n	67a0 <_mqtt_recv_handler+0x1b0>
    6780:	1c20      	adds	r0, r4, #0
    6782:	2102      	movs	r1, #2
    6784:	e00a      	b.n	679c <_mqtt_recv_handler+0x1ac>
    6786:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6788:	2b00      	cmp	r3, #0
    678a:	d009      	beq.n	67a0 <_mqtt_recv_handler+0x1b0>
    678c:	1c20      	adds	r0, r4, #0
    678e:	2103      	movs	r1, #3
    6790:	e004      	b.n	679c <_mqtt_recv_handler+0x1ac>
    6792:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6794:	2b00      	cmp	r3, #0
    6796:	d003      	beq.n	67a0 <_mqtt_recv_handler+0x1b0>
    6798:	1c20      	adds	r0, r4, #0
    679a:	2104      	movs	r1, #4
    679c:	aa01      	add	r2, sp, #4
    679e:	4798      	blx	r3
    67a0:	b007      	add	sp, #28
    67a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    67a4:	0000654d 	.word	0x0000654d
    67a8:	00006499 	.word	0x00006499

000067ac <mqtt_recv_packet>:
    67ac:	b538      	push	{r3, r4, r5, lr}
    67ae:	1e04      	subs	r4, r0, #0
    67b0:	d017      	beq.n	67e2 <mqtt_recv_packet+0x36>
    67b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
    67b4:	6e83      	ldr	r3, [r0, #104]	; 0x68
    67b6:	429a      	cmp	r2, r3
    67b8:	d906      	bls.n	67c8 <mqtt_recv_packet+0x1c>
    67ba:	238b      	movs	r3, #139	; 0x8b
    67bc:	425b      	negs	r3, r3
    67be:	64c3      	str	r3, [r0, #76]	; 0x4c
    67c0:	2100      	movs	r1, #0
    67c2:	4b08      	ldr	r3, [pc, #32]	; (67e4 <mqtt_recv_packet+0x38>)
    67c4:	4798      	blx	r3
    67c6:	e00c      	b.n	67e2 <mqtt_recv_packet+0x36>
    67c8:	6c62      	ldr	r2, [r4, #68]	; 0x44
    67ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
    67cc:	2002      	movs	r0, #2
    67ce:	1899      	adds	r1, r3, r2
    67d0:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    67d2:	5620      	ldrsb	r0, [r4, r0]
    67d4:	1a9a      	subs	r2, r3, r2
    67d6:	b292      	uxth	r2, r2
    67d8:	2300      	movs	r3, #0
    67da:	4d03      	ldr	r5, [pc, #12]	; (67e8 <mqtt_recv_packet+0x3c>)
    67dc:	47a8      	blx	r5
    67de:	2800      	cmp	r0, #0
    67e0:	d1f2      	bne.n	67c8 <mqtt_recv_packet+0x1c>
    67e2:	bd38      	pop	{r3, r4, r5, pc}
    67e4:	0000654d 	.word	0x0000654d
    67e8:	00003089 	.word	0x00003089

000067ec <mqtt_recved_packet>:
    67ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    67ee:	1e04      	subs	r4, r0, #0
    67f0:	d042      	beq.n	6878 <mqtt_recved_packet+0x8c>
    67f2:	6c63      	ldr	r3, [r4, #68]	; 0x44
    67f4:	6e67      	ldr	r7, [r4, #100]	; 0x64
    67f6:	18ca      	adds	r2, r1, r3
    67f8:	2301      	movs	r3, #1
    67fa:	9701      	str	r7, [sp, #4]
    67fc:	6462      	str	r2, [r4, #68]	; 0x44
    67fe:	2600      	movs	r6, #0
    6800:	1c1d      	adds	r5, r3, #0
    6802:	42a9      	cmp	r1, r5
    6804:	dc03      	bgt.n	680e <mqtt_recved_packet+0x22>
    6806:	1c20      	adds	r0, r4, #0
    6808:	4b1c      	ldr	r3, [pc, #112]	; (687c <mqtt_recved_packet+0x90>)
    680a:	4798      	blx	r3
    680c:	e034      	b.n	6878 <mqtt_recved_packet+0x8c>
    680e:	9f01      	ldr	r7, [sp, #4]
    6810:	5d78      	ldrb	r0, [r7, r5]
    6812:	01df      	lsls	r7, r3, #7
    6814:	46bc      	mov	ip, r7
    6816:	2d03      	cmp	r5, #3
    6818:	d101      	bne.n	681e <mqtt_recved_packet+0x32>
    681a:	234d      	movs	r3, #77	; 0x4d
    681c:	e00e      	b.n	683c <mqtt_recved_packet+0x50>
    681e:	277f      	movs	r7, #127	; 0x7f
    6820:	4007      	ands	r7, r0
    6822:	437b      	muls	r3, r7
    6824:	b240      	sxtb	r0, r0
    6826:	3501      	adds	r5, #1
    6828:	18f6      	adds	r6, r6, r3
    682a:	2800      	cmp	r0, #0
    682c:	da01      	bge.n	6832 <mqtt_recved_packet+0x46>
    682e:	4663      	mov	r3, ip
    6830:	e7e7      	b.n	6802 <mqtt_recved_packet+0x16>
    6832:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    6834:	19af      	adds	r7, r5, r6
    6836:	429f      	cmp	r7, r3
    6838:	d907      	bls.n	684a <mqtt_recved_packet+0x5e>
    683a:	238b      	movs	r3, #139	; 0x8b
    683c:	425b      	negs	r3, r3
    683e:	64e3      	str	r3, [r4, #76]	; 0x4c
    6840:	1c20      	adds	r0, r4, #0
    6842:	2100      	movs	r1, #0
    6844:	4b0e      	ldr	r3, [pc, #56]	; (6880 <mqtt_recved_packet+0x94>)
    6846:	4798      	blx	r3
    6848:	e016      	b.n	6878 <mqtt_recved_packet+0x8c>
    684a:	42ba      	cmp	r2, r7
    684c:	d314      	bcc.n	6878 <mqtt_recved_packet+0x8c>
    684e:	4b0d      	ldr	r3, [pc, #52]	; (6884 <mqtt_recved_packet+0x98>)
    6850:	1c20      	adds	r0, r4, #0
    6852:	1c31      	adds	r1, r6, #0
    6854:	4798      	blx	r3
    6856:	6c63      	ldr	r3, [r4, #68]	; 0x44
    6858:	42bb      	cmp	r3, r7
    685a:	d102      	bne.n	6862 <mqtt_recved_packet+0x76>
    685c:	2300      	movs	r3, #0
    685e:	6463      	str	r3, [r4, #68]	; 0x44
    6860:	e00a      	b.n	6878 <mqtt_recved_packet+0x8c>
    6862:	1b9e      	subs	r6, r3, r6
    6864:	9b01      	ldr	r3, [sp, #4]
    6866:	1b75      	subs	r5, r6, r5
    6868:	19d9      	adds	r1, r3, r7
    686a:	1c18      	adds	r0, r3, #0
    686c:	1c2a      	adds	r2, r5, #0
    686e:	4b06      	ldr	r3, [pc, #24]	; (6888 <mqtt_recved_packet+0x9c>)
    6870:	4798      	blx	r3
    6872:	6465      	str	r5, [r4, #68]	; 0x44
    6874:	2100      	movs	r1, #0
    6876:	e7bc      	b.n	67f2 <mqtt_recved_packet+0x6>
    6878:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    687a:	46c0      	nop			; (mov r8, r8)
    687c:	000067ad 	.word	0x000067ad
    6880:	0000654d 	.word	0x0000654d
    6884:	000065f1 	.word	0x000065f1
    6888:	00006d4f 	.word	0x00006d4f

0000688c <mqtt_socket_event_handler>:
    688c:	b570      	push	{r4, r5, r6, lr}
    688e:	4d37      	ldr	r5, [pc, #220]	; (696c <mqtt_socket_event_handler+0xe0>)
    6890:	0086      	lsls	r6, r0, #2
    6892:	5974      	ldr	r4, [r6, r5]
    6894:	b086      	sub	sp, #24
    6896:	2c00      	cmp	r4, #0
    6898:	d066      	beq.n	6968 <mqtt_socket_event_handler+0xdc>
    689a:	2906      	cmp	r1, #6
    689c:	d02b      	beq.n	68f6 <mqtt_socket_event_handler+0x6a>
    689e:	2907      	cmp	r1, #7
    68a0:	d039      	beq.n	6916 <mqtt_socket_event_handler+0x8a>
    68a2:	2905      	cmp	r1, #5
    68a4:	d160      	bne.n	6968 <mqtt_socket_event_handler+0xdc>
    68a6:	2001      	movs	r0, #1
    68a8:	5610      	ldrsb	r0, [r2, r0]
    68aa:	4b31      	ldr	r3, [pc, #196]	; (6970 <mqtt_socket_event_handler+0xe4>)
    68ac:	4798      	blx	r3
    68ae:	9001      	str	r0, [sp, #4]
    68b0:	2800      	cmp	r0, #0
    68b2:	da06      	bge.n	68c2 <mqtt_socket_event_handler+0x36>
    68b4:	2002      	movs	r0, #2
    68b6:	4b2f      	ldr	r3, [pc, #188]	; (6974 <mqtt_socket_event_handler+0xe8>)
    68b8:	5620      	ldrsb	r0, [r4, r0]
    68ba:	4798      	blx	r3
    68bc:	2300      	movs	r3, #0
    68be:	5173      	str	r3, [r6, r5]
    68c0:	e011      	b.n	68e6 <mqtt_socket_event_handler+0x5a>
    68c2:	1c23      	adds	r3, r4, #0
    68c4:	3343      	adds	r3, #67	; 0x43
    68c6:	781a      	ldrb	r2, [r3, #0]
    68c8:	2101      	movs	r1, #1
    68ca:	430a      	orrs	r2, r1
    68cc:	701a      	strb	r2, [r3, #0]
    68ce:	331d      	adds	r3, #29
    68d0:	881b      	ldrh	r3, [r3, #0]
    68d2:	2b00      	cmp	r3, #0
    68d4:	d004      	beq.n	68e0 <mqtt_socket_event_handler+0x54>
    68d6:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    68d8:	6d21      	ldr	r1, [r4, #80]	; 0x50
    68da:	2200      	movs	r2, #0
    68dc:	4b26      	ldr	r3, [pc, #152]	; (6978 <mqtt_socket_event_handler+0xec>)
    68de:	4798      	blx	r3
    68e0:	1c20      	adds	r0, r4, #0
    68e2:	4b26      	ldr	r3, [pc, #152]	; (697c <mqtt_socket_event_handler+0xf0>)
    68e4:	4798      	blx	r3
    68e6:	6d63      	ldr	r3, [r4, #84]	; 0x54
    68e8:	2b00      	cmp	r3, #0
    68ea:	d03d      	beq.n	6968 <mqtt_socket_event_handler+0xdc>
    68ec:	1c20      	adds	r0, r4, #0
    68ee:	2100      	movs	r1, #0
    68f0:	aa01      	add	r2, sp, #4
    68f2:	4798      	blx	r3
    68f4:	e038      	b.n	6968 <mqtt_socket_event_handler+0xdc>
    68f6:	2304      	movs	r3, #4
    68f8:	5ed1      	ldrsh	r1, [r2, r3]
    68fa:	2900      	cmp	r1, #0
    68fc:	dd03      	ble.n	6906 <mqtt_socket_event_handler+0x7a>
    68fe:	1c20      	adds	r0, r4, #0
    6900:	4b1f      	ldr	r3, [pc, #124]	; (6980 <mqtt_socket_event_handler+0xf4>)
    6902:	4798      	blx	r3
    6904:	e003      	b.n	690e <mqtt_socket_event_handler+0x82>
    6906:	1c0b      	adds	r3, r1, #0
    6908:	1c08      	adds	r0, r1, #0
    690a:	330d      	adds	r3, #13
    690c:	d11a      	bne.n	6944 <mqtt_socket_event_handler+0xb8>
    690e:	4b1b      	ldr	r3, [pc, #108]	; (697c <mqtt_socket_event_handler+0xf0>)
    6910:	1c20      	adds	r0, r4, #0
    6912:	4798      	blx	r3
    6914:	e028      	b.n	6968 <mqtt_socket_event_handler+0xdc>
    6916:	1c23      	adds	r3, r4, #0
    6918:	3343      	adds	r3, #67	; 0x43
    691a:	8810      	ldrh	r0, [r2, #0]
    691c:	781a      	ldrb	r2, [r3, #0]
    691e:	0751      	lsls	r1, r2, #29
    6920:	d402      	bmi.n	6928 <mqtt_socket_event_handler+0x9c>
    6922:	2108      	movs	r1, #8
    6924:	438a      	bics	r2, r1
    6926:	701a      	strb	r2, [r3, #0]
    6928:	781a      	ldrb	r2, [r3, #0]
    692a:	2104      	movs	r1, #4
    692c:	438a      	bics	r2, r1
    692e:	701a      	strb	r2, [r3, #0]
    6930:	06d3      	lsls	r3, r2, #27
    6932:	0fde      	lsrs	r6, r3, #31
    6934:	b200      	sxth	r0, r0
    6936:	2b00      	cmp	r3, #0
    6938:	db02      	blt.n	6940 <mqtt_socket_event_handler+0xb4>
    693a:	2800      	cmp	r0, #0
    693c:	da08      	bge.n	6950 <mqtt_socket_event_handler+0xc4>
    693e:	e001      	b.n	6944 <mqtt_socket_event_handler+0xb8>
    6940:	2800      	cmp	r0, #0
    6942:	da02      	bge.n	694a <mqtt_socket_event_handler+0xbe>
    6944:	4b0a      	ldr	r3, [pc, #40]	; (6970 <mqtt_socket_event_handler+0xe4>)
    6946:	4798      	blx	r3
    6948:	64e0      	str	r0, [r4, #76]	; 0x4c
    694a:	1c20      	adds	r0, r4, #0
    694c:	4b0d      	ldr	r3, [pc, #52]	; (6984 <mqtt_socket_event_handler+0xf8>)
    694e:	e7e0      	b.n	6912 <mqtt_socket_event_handler+0x86>
    6950:	1c25      	adds	r5, r4, #0
    6952:	3548      	adds	r5, #72	; 0x48
    6954:	7829      	ldrb	r1, [r5, #0]
    6956:	2900      	cmp	r1, #0
    6958:	d006      	beq.n	6968 <mqtt_socket_event_handler+0xdc>
    695a:	1c23      	adds	r3, r4, #0
    695c:	334a      	adds	r3, #74	; 0x4a
    695e:	881a      	ldrh	r2, [r3, #0]
    6960:	1c20      	adds	r0, r4, #0
    6962:	4b09      	ldr	r3, [pc, #36]	; (6988 <mqtt_socket_event_handler+0xfc>)
    6964:	4798      	blx	r3
    6966:	702e      	strb	r6, [r5, #0]
    6968:	b006      	add	sp, #24
    696a:	bd70      	pop	{r4, r5, r6, pc}
    696c:	20000290 	.word	0x20000290
    6970:	00005b7d 	.word	0x00005b7d
    6974:	0000311d 	.word	0x0000311d
    6978:	000055a9 	.word	0x000055a9
    697c:	000067ad 	.word	0x000067ad
    6980:	000067ed 	.word	0x000067ed
    6984:	000064fd 	.word	0x000064fd
    6988:	00006499 	.word	0x00006499

0000698c <__gnu_thumb1_case_uqi>:
    698c:	b402      	push	{r1}
    698e:	4671      	mov	r1, lr
    6990:	0849      	lsrs	r1, r1, #1
    6992:	0049      	lsls	r1, r1, #1
    6994:	5c09      	ldrb	r1, [r1, r0]
    6996:	0049      	lsls	r1, r1, #1
    6998:	448e      	add	lr, r1
    699a:	bc02      	pop	{r1}
    699c:	4770      	bx	lr
    699e:	46c0      	nop			; (mov r8, r8)

000069a0 <__udivsi3>:
    69a0:	2200      	movs	r2, #0
    69a2:	0843      	lsrs	r3, r0, #1
    69a4:	428b      	cmp	r3, r1
    69a6:	d374      	bcc.n	6a92 <__udivsi3+0xf2>
    69a8:	0903      	lsrs	r3, r0, #4
    69aa:	428b      	cmp	r3, r1
    69ac:	d35f      	bcc.n	6a6e <__udivsi3+0xce>
    69ae:	0a03      	lsrs	r3, r0, #8
    69b0:	428b      	cmp	r3, r1
    69b2:	d344      	bcc.n	6a3e <__udivsi3+0x9e>
    69b4:	0b03      	lsrs	r3, r0, #12
    69b6:	428b      	cmp	r3, r1
    69b8:	d328      	bcc.n	6a0c <__udivsi3+0x6c>
    69ba:	0c03      	lsrs	r3, r0, #16
    69bc:	428b      	cmp	r3, r1
    69be:	d30d      	bcc.n	69dc <__udivsi3+0x3c>
    69c0:	22ff      	movs	r2, #255	; 0xff
    69c2:	0209      	lsls	r1, r1, #8
    69c4:	ba12      	rev	r2, r2
    69c6:	0c03      	lsrs	r3, r0, #16
    69c8:	428b      	cmp	r3, r1
    69ca:	d302      	bcc.n	69d2 <__udivsi3+0x32>
    69cc:	1212      	asrs	r2, r2, #8
    69ce:	0209      	lsls	r1, r1, #8
    69d0:	d065      	beq.n	6a9e <__udivsi3+0xfe>
    69d2:	0b03      	lsrs	r3, r0, #12
    69d4:	428b      	cmp	r3, r1
    69d6:	d319      	bcc.n	6a0c <__udivsi3+0x6c>
    69d8:	e000      	b.n	69dc <__udivsi3+0x3c>
    69da:	0a09      	lsrs	r1, r1, #8
    69dc:	0bc3      	lsrs	r3, r0, #15
    69de:	428b      	cmp	r3, r1
    69e0:	d301      	bcc.n	69e6 <__udivsi3+0x46>
    69e2:	03cb      	lsls	r3, r1, #15
    69e4:	1ac0      	subs	r0, r0, r3
    69e6:	4152      	adcs	r2, r2
    69e8:	0b83      	lsrs	r3, r0, #14
    69ea:	428b      	cmp	r3, r1
    69ec:	d301      	bcc.n	69f2 <__udivsi3+0x52>
    69ee:	038b      	lsls	r3, r1, #14
    69f0:	1ac0      	subs	r0, r0, r3
    69f2:	4152      	adcs	r2, r2
    69f4:	0b43      	lsrs	r3, r0, #13
    69f6:	428b      	cmp	r3, r1
    69f8:	d301      	bcc.n	69fe <__udivsi3+0x5e>
    69fa:	034b      	lsls	r3, r1, #13
    69fc:	1ac0      	subs	r0, r0, r3
    69fe:	4152      	adcs	r2, r2
    6a00:	0b03      	lsrs	r3, r0, #12
    6a02:	428b      	cmp	r3, r1
    6a04:	d301      	bcc.n	6a0a <__udivsi3+0x6a>
    6a06:	030b      	lsls	r3, r1, #12
    6a08:	1ac0      	subs	r0, r0, r3
    6a0a:	4152      	adcs	r2, r2
    6a0c:	0ac3      	lsrs	r3, r0, #11
    6a0e:	428b      	cmp	r3, r1
    6a10:	d301      	bcc.n	6a16 <__udivsi3+0x76>
    6a12:	02cb      	lsls	r3, r1, #11
    6a14:	1ac0      	subs	r0, r0, r3
    6a16:	4152      	adcs	r2, r2
    6a18:	0a83      	lsrs	r3, r0, #10
    6a1a:	428b      	cmp	r3, r1
    6a1c:	d301      	bcc.n	6a22 <__udivsi3+0x82>
    6a1e:	028b      	lsls	r3, r1, #10
    6a20:	1ac0      	subs	r0, r0, r3
    6a22:	4152      	adcs	r2, r2
    6a24:	0a43      	lsrs	r3, r0, #9
    6a26:	428b      	cmp	r3, r1
    6a28:	d301      	bcc.n	6a2e <__udivsi3+0x8e>
    6a2a:	024b      	lsls	r3, r1, #9
    6a2c:	1ac0      	subs	r0, r0, r3
    6a2e:	4152      	adcs	r2, r2
    6a30:	0a03      	lsrs	r3, r0, #8
    6a32:	428b      	cmp	r3, r1
    6a34:	d301      	bcc.n	6a3a <__udivsi3+0x9a>
    6a36:	020b      	lsls	r3, r1, #8
    6a38:	1ac0      	subs	r0, r0, r3
    6a3a:	4152      	adcs	r2, r2
    6a3c:	d2cd      	bcs.n	69da <__udivsi3+0x3a>
    6a3e:	09c3      	lsrs	r3, r0, #7
    6a40:	428b      	cmp	r3, r1
    6a42:	d301      	bcc.n	6a48 <__udivsi3+0xa8>
    6a44:	01cb      	lsls	r3, r1, #7
    6a46:	1ac0      	subs	r0, r0, r3
    6a48:	4152      	adcs	r2, r2
    6a4a:	0983      	lsrs	r3, r0, #6
    6a4c:	428b      	cmp	r3, r1
    6a4e:	d301      	bcc.n	6a54 <__udivsi3+0xb4>
    6a50:	018b      	lsls	r3, r1, #6
    6a52:	1ac0      	subs	r0, r0, r3
    6a54:	4152      	adcs	r2, r2
    6a56:	0943      	lsrs	r3, r0, #5
    6a58:	428b      	cmp	r3, r1
    6a5a:	d301      	bcc.n	6a60 <__udivsi3+0xc0>
    6a5c:	014b      	lsls	r3, r1, #5
    6a5e:	1ac0      	subs	r0, r0, r3
    6a60:	4152      	adcs	r2, r2
    6a62:	0903      	lsrs	r3, r0, #4
    6a64:	428b      	cmp	r3, r1
    6a66:	d301      	bcc.n	6a6c <__udivsi3+0xcc>
    6a68:	010b      	lsls	r3, r1, #4
    6a6a:	1ac0      	subs	r0, r0, r3
    6a6c:	4152      	adcs	r2, r2
    6a6e:	08c3      	lsrs	r3, r0, #3
    6a70:	428b      	cmp	r3, r1
    6a72:	d301      	bcc.n	6a78 <__udivsi3+0xd8>
    6a74:	00cb      	lsls	r3, r1, #3
    6a76:	1ac0      	subs	r0, r0, r3
    6a78:	4152      	adcs	r2, r2
    6a7a:	0883      	lsrs	r3, r0, #2
    6a7c:	428b      	cmp	r3, r1
    6a7e:	d301      	bcc.n	6a84 <__udivsi3+0xe4>
    6a80:	008b      	lsls	r3, r1, #2
    6a82:	1ac0      	subs	r0, r0, r3
    6a84:	4152      	adcs	r2, r2
    6a86:	0843      	lsrs	r3, r0, #1
    6a88:	428b      	cmp	r3, r1
    6a8a:	d301      	bcc.n	6a90 <__udivsi3+0xf0>
    6a8c:	004b      	lsls	r3, r1, #1
    6a8e:	1ac0      	subs	r0, r0, r3
    6a90:	4152      	adcs	r2, r2
    6a92:	1a41      	subs	r1, r0, r1
    6a94:	d200      	bcs.n	6a98 <__udivsi3+0xf8>
    6a96:	4601      	mov	r1, r0
    6a98:	4152      	adcs	r2, r2
    6a9a:	4610      	mov	r0, r2
    6a9c:	4770      	bx	lr
    6a9e:	e7ff      	b.n	6aa0 <__udivsi3+0x100>
    6aa0:	b501      	push	{r0, lr}
    6aa2:	2000      	movs	r0, #0
    6aa4:	f000 f8f0 	bl	6c88 <__aeabi_idiv0>
    6aa8:	bd02      	pop	{r1, pc}
    6aaa:	46c0      	nop			; (mov r8, r8)

00006aac <__aeabi_uidivmod>:
    6aac:	2900      	cmp	r1, #0
    6aae:	d0f7      	beq.n	6aa0 <__udivsi3+0x100>
    6ab0:	e776      	b.n	69a0 <__udivsi3>
    6ab2:	4770      	bx	lr

00006ab4 <__divsi3>:
    6ab4:	4603      	mov	r3, r0
    6ab6:	430b      	orrs	r3, r1
    6ab8:	d47f      	bmi.n	6bba <__divsi3+0x106>
    6aba:	2200      	movs	r2, #0
    6abc:	0843      	lsrs	r3, r0, #1
    6abe:	428b      	cmp	r3, r1
    6ac0:	d374      	bcc.n	6bac <__divsi3+0xf8>
    6ac2:	0903      	lsrs	r3, r0, #4
    6ac4:	428b      	cmp	r3, r1
    6ac6:	d35f      	bcc.n	6b88 <__divsi3+0xd4>
    6ac8:	0a03      	lsrs	r3, r0, #8
    6aca:	428b      	cmp	r3, r1
    6acc:	d344      	bcc.n	6b58 <__divsi3+0xa4>
    6ace:	0b03      	lsrs	r3, r0, #12
    6ad0:	428b      	cmp	r3, r1
    6ad2:	d328      	bcc.n	6b26 <__divsi3+0x72>
    6ad4:	0c03      	lsrs	r3, r0, #16
    6ad6:	428b      	cmp	r3, r1
    6ad8:	d30d      	bcc.n	6af6 <__divsi3+0x42>
    6ada:	22ff      	movs	r2, #255	; 0xff
    6adc:	0209      	lsls	r1, r1, #8
    6ade:	ba12      	rev	r2, r2
    6ae0:	0c03      	lsrs	r3, r0, #16
    6ae2:	428b      	cmp	r3, r1
    6ae4:	d302      	bcc.n	6aec <__divsi3+0x38>
    6ae6:	1212      	asrs	r2, r2, #8
    6ae8:	0209      	lsls	r1, r1, #8
    6aea:	d065      	beq.n	6bb8 <__divsi3+0x104>
    6aec:	0b03      	lsrs	r3, r0, #12
    6aee:	428b      	cmp	r3, r1
    6af0:	d319      	bcc.n	6b26 <__divsi3+0x72>
    6af2:	e000      	b.n	6af6 <__divsi3+0x42>
    6af4:	0a09      	lsrs	r1, r1, #8
    6af6:	0bc3      	lsrs	r3, r0, #15
    6af8:	428b      	cmp	r3, r1
    6afa:	d301      	bcc.n	6b00 <__divsi3+0x4c>
    6afc:	03cb      	lsls	r3, r1, #15
    6afe:	1ac0      	subs	r0, r0, r3
    6b00:	4152      	adcs	r2, r2
    6b02:	0b83      	lsrs	r3, r0, #14
    6b04:	428b      	cmp	r3, r1
    6b06:	d301      	bcc.n	6b0c <__divsi3+0x58>
    6b08:	038b      	lsls	r3, r1, #14
    6b0a:	1ac0      	subs	r0, r0, r3
    6b0c:	4152      	adcs	r2, r2
    6b0e:	0b43      	lsrs	r3, r0, #13
    6b10:	428b      	cmp	r3, r1
    6b12:	d301      	bcc.n	6b18 <__divsi3+0x64>
    6b14:	034b      	lsls	r3, r1, #13
    6b16:	1ac0      	subs	r0, r0, r3
    6b18:	4152      	adcs	r2, r2
    6b1a:	0b03      	lsrs	r3, r0, #12
    6b1c:	428b      	cmp	r3, r1
    6b1e:	d301      	bcc.n	6b24 <__divsi3+0x70>
    6b20:	030b      	lsls	r3, r1, #12
    6b22:	1ac0      	subs	r0, r0, r3
    6b24:	4152      	adcs	r2, r2
    6b26:	0ac3      	lsrs	r3, r0, #11
    6b28:	428b      	cmp	r3, r1
    6b2a:	d301      	bcc.n	6b30 <__divsi3+0x7c>
    6b2c:	02cb      	lsls	r3, r1, #11
    6b2e:	1ac0      	subs	r0, r0, r3
    6b30:	4152      	adcs	r2, r2
    6b32:	0a83      	lsrs	r3, r0, #10
    6b34:	428b      	cmp	r3, r1
    6b36:	d301      	bcc.n	6b3c <__divsi3+0x88>
    6b38:	028b      	lsls	r3, r1, #10
    6b3a:	1ac0      	subs	r0, r0, r3
    6b3c:	4152      	adcs	r2, r2
    6b3e:	0a43      	lsrs	r3, r0, #9
    6b40:	428b      	cmp	r3, r1
    6b42:	d301      	bcc.n	6b48 <__divsi3+0x94>
    6b44:	024b      	lsls	r3, r1, #9
    6b46:	1ac0      	subs	r0, r0, r3
    6b48:	4152      	adcs	r2, r2
    6b4a:	0a03      	lsrs	r3, r0, #8
    6b4c:	428b      	cmp	r3, r1
    6b4e:	d301      	bcc.n	6b54 <__divsi3+0xa0>
    6b50:	020b      	lsls	r3, r1, #8
    6b52:	1ac0      	subs	r0, r0, r3
    6b54:	4152      	adcs	r2, r2
    6b56:	d2cd      	bcs.n	6af4 <__divsi3+0x40>
    6b58:	09c3      	lsrs	r3, r0, #7
    6b5a:	428b      	cmp	r3, r1
    6b5c:	d301      	bcc.n	6b62 <__divsi3+0xae>
    6b5e:	01cb      	lsls	r3, r1, #7
    6b60:	1ac0      	subs	r0, r0, r3
    6b62:	4152      	adcs	r2, r2
    6b64:	0983      	lsrs	r3, r0, #6
    6b66:	428b      	cmp	r3, r1
    6b68:	d301      	bcc.n	6b6e <__divsi3+0xba>
    6b6a:	018b      	lsls	r3, r1, #6
    6b6c:	1ac0      	subs	r0, r0, r3
    6b6e:	4152      	adcs	r2, r2
    6b70:	0943      	lsrs	r3, r0, #5
    6b72:	428b      	cmp	r3, r1
    6b74:	d301      	bcc.n	6b7a <__divsi3+0xc6>
    6b76:	014b      	lsls	r3, r1, #5
    6b78:	1ac0      	subs	r0, r0, r3
    6b7a:	4152      	adcs	r2, r2
    6b7c:	0903      	lsrs	r3, r0, #4
    6b7e:	428b      	cmp	r3, r1
    6b80:	d301      	bcc.n	6b86 <__divsi3+0xd2>
    6b82:	010b      	lsls	r3, r1, #4
    6b84:	1ac0      	subs	r0, r0, r3
    6b86:	4152      	adcs	r2, r2
    6b88:	08c3      	lsrs	r3, r0, #3
    6b8a:	428b      	cmp	r3, r1
    6b8c:	d301      	bcc.n	6b92 <__divsi3+0xde>
    6b8e:	00cb      	lsls	r3, r1, #3
    6b90:	1ac0      	subs	r0, r0, r3
    6b92:	4152      	adcs	r2, r2
    6b94:	0883      	lsrs	r3, r0, #2
    6b96:	428b      	cmp	r3, r1
    6b98:	d301      	bcc.n	6b9e <__divsi3+0xea>
    6b9a:	008b      	lsls	r3, r1, #2
    6b9c:	1ac0      	subs	r0, r0, r3
    6b9e:	4152      	adcs	r2, r2
    6ba0:	0843      	lsrs	r3, r0, #1
    6ba2:	428b      	cmp	r3, r1
    6ba4:	d301      	bcc.n	6baa <__divsi3+0xf6>
    6ba6:	004b      	lsls	r3, r1, #1
    6ba8:	1ac0      	subs	r0, r0, r3
    6baa:	4152      	adcs	r2, r2
    6bac:	1a41      	subs	r1, r0, r1
    6bae:	d200      	bcs.n	6bb2 <__divsi3+0xfe>
    6bb0:	4601      	mov	r1, r0
    6bb2:	4152      	adcs	r2, r2
    6bb4:	4610      	mov	r0, r2
    6bb6:	4770      	bx	lr
    6bb8:	e05d      	b.n	6c76 <__divsi3+0x1c2>
    6bba:	0fca      	lsrs	r2, r1, #31
    6bbc:	d000      	beq.n	6bc0 <__divsi3+0x10c>
    6bbe:	4249      	negs	r1, r1
    6bc0:	1003      	asrs	r3, r0, #32
    6bc2:	d300      	bcc.n	6bc6 <__divsi3+0x112>
    6bc4:	4240      	negs	r0, r0
    6bc6:	4053      	eors	r3, r2
    6bc8:	2200      	movs	r2, #0
    6bca:	469c      	mov	ip, r3
    6bcc:	0903      	lsrs	r3, r0, #4
    6bce:	428b      	cmp	r3, r1
    6bd0:	d32d      	bcc.n	6c2e <__divsi3+0x17a>
    6bd2:	0a03      	lsrs	r3, r0, #8
    6bd4:	428b      	cmp	r3, r1
    6bd6:	d312      	bcc.n	6bfe <__divsi3+0x14a>
    6bd8:	22fc      	movs	r2, #252	; 0xfc
    6bda:	0189      	lsls	r1, r1, #6
    6bdc:	ba12      	rev	r2, r2
    6bde:	0a03      	lsrs	r3, r0, #8
    6be0:	428b      	cmp	r3, r1
    6be2:	d30c      	bcc.n	6bfe <__divsi3+0x14a>
    6be4:	0189      	lsls	r1, r1, #6
    6be6:	1192      	asrs	r2, r2, #6
    6be8:	428b      	cmp	r3, r1
    6bea:	d308      	bcc.n	6bfe <__divsi3+0x14a>
    6bec:	0189      	lsls	r1, r1, #6
    6bee:	1192      	asrs	r2, r2, #6
    6bf0:	428b      	cmp	r3, r1
    6bf2:	d304      	bcc.n	6bfe <__divsi3+0x14a>
    6bf4:	0189      	lsls	r1, r1, #6
    6bf6:	d03a      	beq.n	6c6e <__divsi3+0x1ba>
    6bf8:	1192      	asrs	r2, r2, #6
    6bfa:	e000      	b.n	6bfe <__divsi3+0x14a>
    6bfc:	0989      	lsrs	r1, r1, #6
    6bfe:	09c3      	lsrs	r3, r0, #7
    6c00:	428b      	cmp	r3, r1
    6c02:	d301      	bcc.n	6c08 <__divsi3+0x154>
    6c04:	01cb      	lsls	r3, r1, #7
    6c06:	1ac0      	subs	r0, r0, r3
    6c08:	4152      	adcs	r2, r2
    6c0a:	0983      	lsrs	r3, r0, #6
    6c0c:	428b      	cmp	r3, r1
    6c0e:	d301      	bcc.n	6c14 <__divsi3+0x160>
    6c10:	018b      	lsls	r3, r1, #6
    6c12:	1ac0      	subs	r0, r0, r3
    6c14:	4152      	adcs	r2, r2
    6c16:	0943      	lsrs	r3, r0, #5
    6c18:	428b      	cmp	r3, r1
    6c1a:	d301      	bcc.n	6c20 <__divsi3+0x16c>
    6c1c:	014b      	lsls	r3, r1, #5
    6c1e:	1ac0      	subs	r0, r0, r3
    6c20:	4152      	adcs	r2, r2
    6c22:	0903      	lsrs	r3, r0, #4
    6c24:	428b      	cmp	r3, r1
    6c26:	d301      	bcc.n	6c2c <__divsi3+0x178>
    6c28:	010b      	lsls	r3, r1, #4
    6c2a:	1ac0      	subs	r0, r0, r3
    6c2c:	4152      	adcs	r2, r2
    6c2e:	08c3      	lsrs	r3, r0, #3
    6c30:	428b      	cmp	r3, r1
    6c32:	d301      	bcc.n	6c38 <__divsi3+0x184>
    6c34:	00cb      	lsls	r3, r1, #3
    6c36:	1ac0      	subs	r0, r0, r3
    6c38:	4152      	adcs	r2, r2
    6c3a:	0883      	lsrs	r3, r0, #2
    6c3c:	428b      	cmp	r3, r1
    6c3e:	d301      	bcc.n	6c44 <__divsi3+0x190>
    6c40:	008b      	lsls	r3, r1, #2
    6c42:	1ac0      	subs	r0, r0, r3
    6c44:	4152      	adcs	r2, r2
    6c46:	d2d9      	bcs.n	6bfc <__divsi3+0x148>
    6c48:	0843      	lsrs	r3, r0, #1
    6c4a:	428b      	cmp	r3, r1
    6c4c:	d301      	bcc.n	6c52 <__divsi3+0x19e>
    6c4e:	004b      	lsls	r3, r1, #1
    6c50:	1ac0      	subs	r0, r0, r3
    6c52:	4152      	adcs	r2, r2
    6c54:	1a41      	subs	r1, r0, r1
    6c56:	d200      	bcs.n	6c5a <__divsi3+0x1a6>
    6c58:	4601      	mov	r1, r0
    6c5a:	4663      	mov	r3, ip
    6c5c:	4152      	adcs	r2, r2
    6c5e:	105b      	asrs	r3, r3, #1
    6c60:	4610      	mov	r0, r2
    6c62:	d301      	bcc.n	6c68 <__divsi3+0x1b4>
    6c64:	4240      	negs	r0, r0
    6c66:	2b00      	cmp	r3, #0
    6c68:	d500      	bpl.n	6c6c <__divsi3+0x1b8>
    6c6a:	4249      	negs	r1, r1
    6c6c:	4770      	bx	lr
    6c6e:	4663      	mov	r3, ip
    6c70:	105b      	asrs	r3, r3, #1
    6c72:	d300      	bcc.n	6c76 <__divsi3+0x1c2>
    6c74:	4240      	negs	r0, r0
    6c76:	b501      	push	{r0, lr}
    6c78:	2000      	movs	r0, #0
    6c7a:	f000 f805 	bl	6c88 <__aeabi_idiv0>
    6c7e:	bd02      	pop	{r1, pc}

00006c80 <__aeabi_idivmod>:
    6c80:	2900      	cmp	r1, #0
    6c82:	d0f8      	beq.n	6c76 <__divsi3+0x1c2>
    6c84:	e716      	b.n	6ab4 <__divsi3>
    6c86:	4770      	bx	lr

00006c88 <__aeabi_idiv0>:
    6c88:	4770      	bx	lr
    6c8a:	46c0      	nop			; (mov r8, r8)

00006c8c <__aeabi_lmul>:
    6c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c8e:	46ce      	mov	lr, r9
    6c90:	4647      	mov	r7, r8
    6c92:	0415      	lsls	r5, r2, #16
    6c94:	0c2d      	lsrs	r5, r5, #16
    6c96:	002e      	movs	r6, r5
    6c98:	b580      	push	{r7, lr}
    6c9a:	0407      	lsls	r7, r0, #16
    6c9c:	0c14      	lsrs	r4, r2, #16
    6c9e:	0c3f      	lsrs	r7, r7, #16
    6ca0:	4699      	mov	r9, r3
    6ca2:	0c03      	lsrs	r3, r0, #16
    6ca4:	437e      	muls	r6, r7
    6ca6:	435d      	muls	r5, r3
    6ca8:	4367      	muls	r7, r4
    6caa:	4363      	muls	r3, r4
    6cac:	197f      	adds	r7, r7, r5
    6cae:	0c34      	lsrs	r4, r6, #16
    6cb0:	19e4      	adds	r4, r4, r7
    6cb2:	469c      	mov	ip, r3
    6cb4:	42a5      	cmp	r5, r4
    6cb6:	d903      	bls.n	6cc0 <__aeabi_lmul+0x34>
    6cb8:	2380      	movs	r3, #128	; 0x80
    6cba:	025b      	lsls	r3, r3, #9
    6cbc:	4698      	mov	r8, r3
    6cbe:	44c4      	add	ip, r8
    6cc0:	464b      	mov	r3, r9
    6cc2:	4351      	muls	r1, r2
    6cc4:	4343      	muls	r3, r0
    6cc6:	0436      	lsls	r6, r6, #16
    6cc8:	0c36      	lsrs	r6, r6, #16
    6cca:	0c25      	lsrs	r5, r4, #16
    6ccc:	0424      	lsls	r4, r4, #16
    6cce:	4465      	add	r5, ip
    6cd0:	19a4      	adds	r4, r4, r6
    6cd2:	1859      	adds	r1, r3, r1
    6cd4:	1949      	adds	r1, r1, r5
    6cd6:	0020      	movs	r0, r4
    6cd8:	bc0c      	pop	{r2, r3}
    6cda:	4690      	mov	r8, r2
    6cdc:	4699      	mov	r9, r3
    6cde:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006ce0 <__libc_init_array>:
    6ce0:	b570      	push	{r4, r5, r6, lr}
    6ce2:	2600      	movs	r6, #0
    6ce4:	4d0c      	ldr	r5, [pc, #48]	; (6d18 <__libc_init_array+0x38>)
    6ce6:	4c0d      	ldr	r4, [pc, #52]	; (6d1c <__libc_init_array+0x3c>)
    6ce8:	1b64      	subs	r4, r4, r5
    6cea:	10a4      	asrs	r4, r4, #2
    6cec:	42a6      	cmp	r6, r4
    6cee:	d109      	bne.n	6d04 <__libc_init_array+0x24>
    6cf0:	2600      	movs	r6, #0
    6cf2:	f002 fbc5 	bl	9480 <_init>
    6cf6:	4d0a      	ldr	r5, [pc, #40]	; (6d20 <__libc_init_array+0x40>)
    6cf8:	4c0a      	ldr	r4, [pc, #40]	; (6d24 <__libc_init_array+0x44>)
    6cfa:	1b64      	subs	r4, r4, r5
    6cfc:	10a4      	asrs	r4, r4, #2
    6cfe:	42a6      	cmp	r6, r4
    6d00:	d105      	bne.n	6d0e <__libc_init_array+0x2e>
    6d02:	bd70      	pop	{r4, r5, r6, pc}
    6d04:	00b3      	lsls	r3, r6, #2
    6d06:	58eb      	ldr	r3, [r5, r3]
    6d08:	4798      	blx	r3
    6d0a:	3601      	adds	r6, #1
    6d0c:	e7ee      	b.n	6cec <__libc_init_array+0xc>
    6d0e:	00b3      	lsls	r3, r6, #2
    6d10:	58eb      	ldr	r3, [r5, r3]
    6d12:	4798      	blx	r3
    6d14:	3601      	adds	r6, #1
    6d16:	e7f2      	b.n	6cfe <__libc_init_array+0x1e>
    6d18:	0000948c 	.word	0x0000948c
    6d1c:	0000948c 	.word	0x0000948c
    6d20:	0000948c 	.word	0x0000948c
    6d24:	00009490 	.word	0x00009490

00006d28 <malloc>:
    6d28:	b510      	push	{r4, lr}
    6d2a:	4b03      	ldr	r3, [pc, #12]	; (6d38 <malloc+0x10>)
    6d2c:	0001      	movs	r1, r0
    6d2e:	6818      	ldr	r0, [r3, #0]
    6d30:	f000 f872 	bl	6e18 <_malloc_r>
    6d34:	bd10      	pop	{r4, pc}
    6d36:	46c0      	nop			; (mov r8, r8)
    6d38:	20000080 	.word	0x20000080

00006d3c <memcpy>:
    6d3c:	2300      	movs	r3, #0
    6d3e:	b510      	push	{r4, lr}
    6d40:	429a      	cmp	r2, r3
    6d42:	d100      	bne.n	6d46 <memcpy+0xa>
    6d44:	bd10      	pop	{r4, pc}
    6d46:	5ccc      	ldrb	r4, [r1, r3]
    6d48:	54c4      	strb	r4, [r0, r3]
    6d4a:	3301      	adds	r3, #1
    6d4c:	e7f8      	b.n	6d40 <memcpy+0x4>

00006d4e <memmove>:
    6d4e:	b510      	push	{r4, lr}
    6d50:	4288      	cmp	r0, r1
    6d52:	d902      	bls.n	6d5a <memmove+0xc>
    6d54:	188b      	adds	r3, r1, r2
    6d56:	4298      	cmp	r0, r3
    6d58:	d308      	bcc.n	6d6c <memmove+0x1e>
    6d5a:	2300      	movs	r3, #0
    6d5c:	429a      	cmp	r2, r3
    6d5e:	d007      	beq.n	6d70 <memmove+0x22>
    6d60:	5ccc      	ldrb	r4, [r1, r3]
    6d62:	54c4      	strb	r4, [r0, r3]
    6d64:	3301      	adds	r3, #1
    6d66:	e7f9      	b.n	6d5c <memmove+0xe>
    6d68:	5c8b      	ldrb	r3, [r1, r2]
    6d6a:	5483      	strb	r3, [r0, r2]
    6d6c:	3a01      	subs	r2, #1
    6d6e:	d2fb      	bcs.n	6d68 <memmove+0x1a>
    6d70:	bd10      	pop	{r4, pc}

00006d72 <memset>:
    6d72:	0003      	movs	r3, r0
    6d74:	1882      	adds	r2, r0, r2
    6d76:	4293      	cmp	r3, r2
    6d78:	d100      	bne.n	6d7c <memset+0xa>
    6d7a:	4770      	bx	lr
    6d7c:	7019      	strb	r1, [r3, #0]
    6d7e:	3301      	adds	r3, #1
    6d80:	e7f9      	b.n	6d76 <memset+0x4>
	...

00006d84 <_free_r>:
    6d84:	b570      	push	{r4, r5, r6, lr}
    6d86:	0005      	movs	r5, r0
    6d88:	2900      	cmp	r1, #0
    6d8a:	d010      	beq.n	6dae <_free_r+0x2a>
    6d8c:	1f0c      	subs	r4, r1, #4
    6d8e:	6823      	ldr	r3, [r4, #0]
    6d90:	2b00      	cmp	r3, #0
    6d92:	da00      	bge.n	6d96 <_free_r+0x12>
    6d94:	18e4      	adds	r4, r4, r3
    6d96:	0028      	movs	r0, r5
    6d98:	f000 fd08 	bl	77ac <__malloc_lock>
    6d9c:	4a1d      	ldr	r2, [pc, #116]	; (6e14 <_free_r+0x90>)
    6d9e:	6813      	ldr	r3, [r2, #0]
    6da0:	2b00      	cmp	r3, #0
    6da2:	d105      	bne.n	6db0 <_free_r+0x2c>
    6da4:	6063      	str	r3, [r4, #4]
    6da6:	6014      	str	r4, [r2, #0]
    6da8:	0028      	movs	r0, r5
    6daa:	f000 fd00 	bl	77ae <__malloc_unlock>
    6dae:	bd70      	pop	{r4, r5, r6, pc}
    6db0:	42a3      	cmp	r3, r4
    6db2:	d909      	bls.n	6dc8 <_free_r+0x44>
    6db4:	6821      	ldr	r1, [r4, #0]
    6db6:	1860      	adds	r0, r4, r1
    6db8:	4283      	cmp	r3, r0
    6dba:	d1f3      	bne.n	6da4 <_free_r+0x20>
    6dbc:	6818      	ldr	r0, [r3, #0]
    6dbe:	685b      	ldr	r3, [r3, #4]
    6dc0:	1841      	adds	r1, r0, r1
    6dc2:	6021      	str	r1, [r4, #0]
    6dc4:	e7ee      	b.n	6da4 <_free_r+0x20>
    6dc6:	0013      	movs	r3, r2
    6dc8:	685a      	ldr	r2, [r3, #4]
    6dca:	2a00      	cmp	r2, #0
    6dcc:	d001      	beq.n	6dd2 <_free_r+0x4e>
    6dce:	42a2      	cmp	r2, r4
    6dd0:	d9f9      	bls.n	6dc6 <_free_r+0x42>
    6dd2:	6819      	ldr	r1, [r3, #0]
    6dd4:	1858      	adds	r0, r3, r1
    6dd6:	42a0      	cmp	r0, r4
    6dd8:	d10b      	bne.n	6df2 <_free_r+0x6e>
    6dda:	6820      	ldr	r0, [r4, #0]
    6ddc:	1809      	adds	r1, r1, r0
    6dde:	1858      	adds	r0, r3, r1
    6de0:	6019      	str	r1, [r3, #0]
    6de2:	4282      	cmp	r2, r0
    6de4:	d1e0      	bne.n	6da8 <_free_r+0x24>
    6de6:	6810      	ldr	r0, [r2, #0]
    6de8:	6852      	ldr	r2, [r2, #4]
    6dea:	1841      	adds	r1, r0, r1
    6dec:	6019      	str	r1, [r3, #0]
    6dee:	605a      	str	r2, [r3, #4]
    6df0:	e7da      	b.n	6da8 <_free_r+0x24>
    6df2:	42a0      	cmp	r0, r4
    6df4:	d902      	bls.n	6dfc <_free_r+0x78>
    6df6:	230c      	movs	r3, #12
    6df8:	602b      	str	r3, [r5, #0]
    6dfa:	e7d5      	b.n	6da8 <_free_r+0x24>
    6dfc:	6821      	ldr	r1, [r4, #0]
    6dfe:	1860      	adds	r0, r4, r1
    6e00:	4282      	cmp	r2, r0
    6e02:	d103      	bne.n	6e0c <_free_r+0x88>
    6e04:	6810      	ldr	r0, [r2, #0]
    6e06:	6852      	ldr	r2, [r2, #4]
    6e08:	1841      	adds	r1, r0, r1
    6e0a:	6021      	str	r1, [r4, #0]
    6e0c:	6062      	str	r2, [r4, #4]
    6e0e:	605c      	str	r4, [r3, #4]
    6e10:	e7ca      	b.n	6da8 <_free_r+0x24>
    6e12:	46c0      	nop			; (mov r8, r8)
    6e14:	200002ac 	.word	0x200002ac

00006e18 <_malloc_r>:
    6e18:	2303      	movs	r3, #3
    6e1a:	b570      	push	{r4, r5, r6, lr}
    6e1c:	1ccd      	adds	r5, r1, #3
    6e1e:	439d      	bics	r5, r3
    6e20:	3508      	adds	r5, #8
    6e22:	0006      	movs	r6, r0
    6e24:	2d0c      	cmp	r5, #12
    6e26:	d21e      	bcs.n	6e66 <_malloc_r+0x4e>
    6e28:	250c      	movs	r5, #12
    6e2a:	42a9      	cmp	r1, r5
    6e2c:	d81d      	bhi.n	6e6a <_malloc_r+0x52>
    6e2e:	0030      	movs	r0, r6
    6e30:	f000 fcbc 	bl	77ac <__malloc_lock>
    6e34:	4a25      	ldr	r2, [pc, #148]	; (6ecc <_malloc_r+0xb4>)
    6e36:	6814      	ldr	r4, [r2, #0]
    6e38:	0021      	movs	r1, r4
    6e3a:	2900      	cmp	r1, #0
    6e3c:	d119      	bne.n	6e72 <_malloc_r+0x5a>
    6e3e:	4c24      	ldr	r4, [pc, #144]	; (6ed0 <_malloc_r+0xb8>)
    6e40:	6823      	ldr	r3, [r4, #0]
    6e42:	2b00      	cmp	r3, #0
    6e44:	d103      	bne.n	6e4e <_malloc_r+0x36>
    6e46:	0030      	movs	r0, r6
    6e48:	f000 f8dc 	bl	7004 <_sbrk_r>
    6e4c:	6020      	str	r0, [r4, #0]
    6e4e:	0029      	movs	r1, r5
    6e50:	0030      	movs	r0, r6
    6e52:	f000 f8d7 	bl	7004 <_sbrk_r>
    6e56:	1c43      	adds	r3, r0, #1
    6e58:	d12c      	bne.n	6eb4 <_malloc_r+0x9c>
    6e5a:	230c      	movs	r3, #12
    6e5c:	0030      	movs	r0, r6
    6e5e:	6033      	str	r3, [r6, #0]
    6e60:	f000 fca5 	bl	77ae <__malloc_unlock>
    6e64:	e003      	b.n	6e6e <_malloc_r+0x56>
    6e66:	2d00      	cmp	r5, #0
    6e68:	dadf      	bge.n	6e2a <_malloc_r+0x12>
    6e6a:	230c      	movs	r3, #12
    6e6c:	6033      	str	r3, [r6, #0]
    6e6e:	2000      	movs	r0, #0
    6e70:	bd70      	pop	{r4, r5, r6, pc}
    6e72:	680b      	ldr	r3, [r1, #0]
    6e74:	1b5b      	subs	r3, r3, r5
    6e76:	d41a      	bmi.n	6eae <_malloc_r+0x96>
    6e78:	2b0b      	cmp	r3, #11
    6e7a:	d903      	bls.n	6e84 <_malloc_r+0x6c>
    6e7c:	600b      	str	r3, [r1, #0]
    6e7e:	18cc      	adds	r4, r1, r3
    6e80:	6025      	str	r5, [r4, #0]
    6e82:	e003      	b.n	6e8c <_malloc_r+0x74>
    6e84:	428c      	cmp	r4, r1
    6e86:	d10e      	bne.n	6ea6 <_malloc_r+0x8e>
    6e88:	6863      	ldr	r3, [r4, #4]
    6e8a:	6013      	str	r3, [r2, #0]
    6e8c:	0030      	movs	r0, r6
    6e8e:	f000 fc8e 	bl	77ae <__malloc_unlock>
    6e92:	0020      	movs	r0, r4
    6e94:	2207      	movs	r2, #7
    6e96:	300b      	adds	r0, #11
    6e98:	1d23      	adds	r3, r4, #4
    6e9a:	4390      	bics	r0, r2
    6e9c:	1ac3      	subs	r3, r0, r3
    6e9e:	d0e7      	beq.n	6e70 <_malloc_r+0x58>
    6ea0:	425a      	negs	r2, r3
    6ea2:	50e2      	str	r2, [r4, r3]
    6ea4:	e7e4      	b.n	6e70 <_malloc_r+0x58>
    6ea6:	684b      	ldr	r3, [r1, #4]
    6ea8:	6063      	str	r3, [r4, #4]
    6eaa:	000c      	movs	r4, r1
    6eac:	e7ee      	b.n	6e8c <_malloc_r+0x74>
    6eae:	000c      	movs	r4, r1
    6eb0:	6849      	ldr	r1, [r1, #4]
    6eb2:	e7c2      	b.n	6e3a <_malloc_r+0x22>
    6eb4:	2303      	movs	r3, #3
    6eb6:	1cc4      	adds	r4, r0, #3
    6eb8:	439c      	bics	r4, r3
    6eba:	42a0      	cmp	r0, r4
    6ebc:	d0e0      	beq.n	6e80 <_malloc_r+0x68>
    6ebe:	1a21      	subs	r1, r4, r0
    6ec0:	0030      	movs	r0, r6
    6ec2:	f000 f89f 	bl	7004 <_sbrk_r>
    6ec6:	1c43      	adds	r3, r0, #1
    6ec8:	d1da      	bne.n	6e80 <_malloc_r+0x68>
    6eca:	e7c6      	b.n	6e5a <_malloc_r+0x42>
    6ecc:	200002ac 	.word	0x200002ac
    6ed0:	200002b0 	.word	0x200002b0

00006ed4 <iprintf>:
    6ed4:	b40f      	push	{r0, r1, r2, r3}
    6ed6:	4b0b      	ldr	r3, [pc, #44]	; (6f04 <iprintf+0x30>)
    6ed8:	b513      	push	{r0, r1, r4, lr}
    6eda:	681c      	ldr	r4, [r3, #0]
    6edc:	2c00      	cmp	r4, #0
    6ede:	d005      	beq.n	6eec <iprintf+0x18>
    6ee0:	69a3      	ldr	r3, [r4, #24]
    6ee2:	2b00      	cmp	r3, #0
    6ee4:	d102      	bne.n	6eec <iprintf+0x18>
    6ee6:	0020      	movs	r0, r4
    6ee8:	f000 fb64 	bl	75b4 <__sinit>
    6eec:	ab05      	add	r3, sp, #20
    6eee:	9a04      	ldr	r2, [sp, #16]
    6ef0:	68a1      	ldr	r1, [r4, #8]
    6ef2:	0020      	movs	r0, r4
    6ef4:	9301      	str	r3, [sp, #4]
    6ef6:	f000 fde9 	bl	7acc <_vfiprintf_r>
    6efa:	bc16      	pop	{r1, r2, r4}
    6efc:	bc08      	pop	{r3}
    6efe:	b004      	add	sp, #16
    6f00:	4718      	bx	r3
    6f02:	46c0      	nop			; (mov r8, r8)
    6f04:	20000080 	.word	0x20000080

00006f08 <putchar>:
    6f08:	4b08      	ldr	r3, [pc, #32]	; (6f2c <putchar+0x24>)
    6f0a:	b570      	push	{r4, r5, r6, lr}
    6f0c:	681c      	ldr	r4, [r3, #0]
    6f0e:	0005      	movs	r5, r0
    6f10:	2c00      	cmp	r4, #0
    6f12:	d005      	beq.n	6f20 <putchar+0x18>
    6f14:	69a3      	ldr	r3, [r4, #24]
    6f16:	2b00      	cmp	r3, #0
    6f18:	d102      	bne.n	6f20 <putchar+0x18>
    6f1a:	0020      	movs	r0, r4
    6f1c:	f000 fb4a 	bl	75b4 <__sinit>
    6f20:	0029      	movs	r1, r5
    6f22:	68a2      	ldr	r2, [r4, #8]
    6f24:	0020      	movs	r0, r4
    6f26:	f001 f875 	bl	8014 <_putc_r>
    6f2a:	bd70      	pop	{r4, r5, r6, pc}
    6f2c:	20000080 	.word	0x20000080

00006f30 <_puts_r>:
    6f30:	b570      	push	{r4, r5, r6, lr}
    6f32:	0005      	movs	r5, r0
    6f34:	000e      	movs	r6, r1
    6f36:	2800      	cmp	r0, #0
    6f38:	d004      	beq.n	6f44 <_puts_r+0x14>
    6f3a:	6983      	ldr	r3, [r0, #24]
    6f3c:	2b00      	cmp	r3, #0
    6f3e:	d101      	bne.n	6f44 <_puts_r+0x14>
    6f40:	f000 fb38 	bl	75b4 <__sinit>
    6f44:	69ab      	ldr	r3, [r5, #24]
    6f46:	68ac      	ldr	r4, [r5, #8]
    6f48:	2b00      	cmp	r3, #0
    6f4a:	d102      	bne.n	6f52 <_puts_r+0x22>
    6f4c:	0028      	movs	r0, r5
    6f4e:	f000 fb31 	bl	75b4 <__sinit>
    6f52:	4b24      	ldr	r3, [pc, #144]	; (6fe4 <_puts_r+0xb4>)
    6f54:	429c      	cmp	r4, r3
    6f56:	d10f      	bne.n	6f78 <_puts_r+0x48>
    6f58:	686c      	ldr	r4, [r5, #4]
    6f5a:	89a3      	ldrh	r3, [r4, #12]
    6f5c:	071b      	lsls	r3, r3, #28
    6f5e:	d502      	bpl.n	6f66 <_puts_r+0x36>
    6f60:	6923      	ldr	r3, [r4, #16]
    6f62:	2b00      	cmp	r3, #0
    6f64:	d120      	bne.n	6fa8 <_puts_r+0x78>
    6f66:	0021      	movs	r1, r4
    6f68:	0028      	movs	r0, r5
    6f6a:	f000 f9b5 	bl	72d8 <__swsetup_r>
    6f6e:	2800      	cmp	r0, #0
    6f70:	d01a      	beq.n	6fa8 <_puts_r+0x78>
    6f72:	2001      	movs	r0, #1
    6f74:	4240      	negs	r0, r0
    6f76:	bd70      	pop	{r4, r5, r6, pc}
    6f78:	4b1b      	ldr	r3, [pc, #108]	; (6fe8 <_puts_r+0xb8>)
    6f7a:	429c      	cmp	r4, r3
    6f7c:	d101      	bne.n	6f82 <_puts_r+0x52>
    6f7e:	68ac      	ldr	r4, [r5, #8]
    6f80:	e7eb      	b.n	6f5a <_puts_r+0x2a>
    6f82:	4b1a      	ldr	r3, [pc, #104]	; (6fec <_puts_r+0xbc>)
    6f84:	429c      	cmp	r4, r3
    6f86:	d1e8      	bne.n	6f5a <_puts_r+0x2a>
    6f88:	68ec      	ldr	r4, [r5, #12]
    6f8a:	e7e6      	b.n	6f5a <_puts_r+0x2a>
    6f8c:	3b01      	subs	r3, #1
    6f8e:	3601      	adds	r6, #1
    6f90:	60a3      	str	r3, [r4, #8]
    6f92:	2b00      	cmp	r3, #0
    6f94:	da04      	bge.n	6fa0 <_puts_r+0x70>
    6f96:	69a2      	ldr	r2, [r4, #24]
    6f98:	4293      	cmp	r3, r2
    6f9a:	db16      	blt.n	6fca <_puts_r+0x9a>
    6f9c:	290a      	cmp	r1, #10
    6f9e:	d014      	beq.n	6fca <_puts_r+0x9a>
    6fa0:	6823      	ldr	r3, [r4, #0]
    6fa2:	1c5a      	adds	r2, r3, #1
    6fa4:	6022      	str	r2, [r4, #0]
    6fa6:	7019      	strb	r1, [r3, #0]
    6fa8:	7831      	ldrb	r1, [r6, #0]
    6faa:	68a3      	ldr	r3, [r4, #8]
    6fac:	2900      	cmp	r1, #0
    6fae:	d1ed      	bne.n	6f8c <_puts_r+0x5c>
    6fb0:	3b01      	subs	r3, #1
    6fb2:	60a3      	str	r3, [r4, #8]
    6fb4:	2b00      	cmp	r3, #0
    6fb6:	da0f      	bge.n	6fd8 <_puts_r+0xa8>
    6fb8:	0022      	movs	r2, r4
    6fba:	310a      	adds	r1, #10
    6fbc:	0028      	movs	r0, r5
    6fbe:	f000 f935 	bl	722c <__swbuf_r>
    6fc2:	1c43      	adds	r3, r0, #1
    6fc4:	d0d5      	beq.n	6f72 <_puts_r+0x42>
    6fc6:	200a      	movs	r0, #10
    6fc8:	e7d5      	b.n	6f76 <_puts_r+0x46>
    6fca:	0022      	movs	r2, r4
    6fcc:	0028      	movs	r0, r5
    6fce:	f000 f92d 	bl	722c <__swbuf_r>
    6fd2:	1c43      	adds	r3, r0, #1
    6fd4:	d1e8      	bne.n	6fa8 <_puts_r+0x78>
    6fd6:	e7cc      	b.n	6f72 <_puts_r+0x42>
    6fd8:	200a      	movs	r0, #10
    6fda:	6823      	ldr	r3, [r4, #0]
    6fdc:	1c5a      	adds	r2, r3, #1
    6fde:	6022      	str	r2, [r4, #0]
    6fe0:	7018      	strb	r0, [r3, #0]
    6fe2:	e7c8      	b.n	6f76 <_puts_r+0x46>
    6fe4:	0000940c 	.word	0x0000940c
    6fe8:	0000942c 	.word	0x0000942c
    6fec:	000093ec 	.word	0x000093ec

00006ff0 <puts>:
    6ff0:	b510      	push	{r4, lr}
    6ff2:	4b03      	ldr	r3, [pc, #12]	; (7000 <puts+0x10>)
    6ff4:	0001      	movs	r1, r0
    6ff6:	6818      	ldr	r0, [r3, #0]
    6ff8:	f7ff ff9a 	bl	6f30 <_puts_r>
    6ffc:	bd10      	pop	{r4, pc}
    6ffe:	46c0      	nop			; (mov r8, r8)
    7000:	20000080 	.word	0x20000080

00007004 <_sbrk_r>:
    7004:	2300      	movs	r3, #0
    7006:	b570      	push	{r4, r5, r6, lr}
    7008:	4c06      	ldr	r4, [pc, #24]	; (7024 <_sbrk_r+0x20>)
    700a:	0005      	movs	r5, r0
    700c:	0008      	movs	r0, r1
    700e:	6023      	str	r3, [r4, #0]
    7010:	f7fe f9da 	bl	53c8 <_sbrk>
    7014:	1c43      	adds	r3, r0, #1
    7016:	d103      	bne.n	7020 <_sbrk_r+0x1c>
    7018:	6823      	ldr	r3, [r4, #0]
    701a:	2b00      	cmp	r3, #0
    701c:	d000      	beq.n	7020 <_sbrk_r+0x1c>
    701e:	602b      	str	r3, [r5, #0]
    7020:	bd70      	pop	{r4, r5, r6, pc}
    7022:	46c0      	nop			; (mov r8, r8)
    7024:	200004ac 	.word	0x200004ac

00007028 <setbuf>:
    7028:	424a      	negs	r2, r1
    702a:	414a      	adcs	r2, r1
    702c:	2380      	movs	r3, #128	; 0x80
    702e:	b510      	push	{r4, lr}
    7030:	0052      	lsls	r2, r2, #1
    7032:	00db      	lsls	r3, r3, #3
    7034:	f000 f802 	bl	703c <setvbuf>
    7038:	bd10      	pop	{r4, pc}
	...

0000703c <setvbuf>:
    703c:	b5f0      	push	{r4, r5, r6, r7, lr}
    703e:	001d      	movs	r5, r3
    7040:	4b4f      	ldr	r3, [pc, #316]	; (7180 <setvbuf+0x144>)
    7042:	b085      	sub	sp, #20
    7044:	681e      	ldr	r6, [r3, #0]
    7046:	0004      	movs	r4, r0
    7048:	000f      	movs	r7, r1
    704a:	9200      	str	r2, [sp, #0]
    704c:	2e00      	cmp	r6, #0
    704e:	d005      	beq.n	705c <setvbuf+0x20>
    7050:	69b3      	ldr	r3, [r6, #24]
    7052:	2b00      	cmp	r3, #0
    7054:	d102      	bne.n	705c <setvbuf+0x20>
    7056:	0030      	movs	r0, r6
    7058:	f000 faac 	bl	75b4 <__sinit>
    705c:	4b49      	ldr	r3, [pc, #292]	; (7184 <setvbuf+0x148>)
    705e:	429c      	cmp	r4, r3
    7060:	d150      	bne.n	7104 <setvbuf+0xc8>
    7062:	6874      	ldr	r4, [r6, #4]
    7064:	9b00      	ldr	r3, [sp, #0]
    7066:	2b02      	cmp	r3, #2
    7068:	d005      	beq.n	7076 <setvbuf+0x3a>
    706a:	2b01      	cmp	r3, #1
    706c:	d900      	bls.n	7070 <setvbuf+0x34>
    706e:	e084      	b.n	717a <setvbuf+0x13e>
    7070:	2d00      	cmp	r5, #0
    7072:	da00      	bge.n	7076 <setvbuf+0x3a>
    7074:	e081      	b.n	717a <setvbuf+0x13e>
    7076:	0021      	movs	r1, r4
    7078:	0030      	movs	r0, r6
    707a:	f000 fa2d 	bl	74d8 <_fflush_r>
    707e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7080:	2900      	cmp	r1, #0
    7082:	d008      	beq.n	7096 <setvbuf+0x5a>
    7084:	0023      	movs	r3, r4
    7086:	3344      	adds	r3, #68	; 0x44
    7088:	4299      	cmp	r1, r3
    708a:	d002      	beq.n	7092 <setvbuf+0x56>
    708c:	0030      	movs	r0, r6
    708e:	f7ff fe79 	bl	6d84 <_free_r>
    7092:	2300      	movs	r3, #0
    7094:	6363      	str	r3, [r4, #52]	; 0x34
    7096:	2300      	movs	r3, #0
    7098:	61a3      	str	r3, [r4, #24]
    709a:	6063      	str	r3, [r4, #4]
    709c:	89a3      	ldrh	r3, [r4, #12]
    709e:	061b      	lsls	r3, r3, #24
    70a0:	d503      	bpl.n	70aa <setvbuf+0x6e>
    70a2:	6921      	ldr	r1, [r4, #16]
    70a4:	0030      	movs	r0, r6
    70a6:	f7ff fe6d 	bl	6d84 <_free_r>
    70aa:	89a3      	ldrh	r3, [r4, #12]
    70ac:	4a36      	ldr	r2, [pc, #216]	; (7188 <setvbuf+0x14c>)
    70ae:	4013      	ands	r3, r2
    70b0:	81a3      	strh	r3, [r4, #12]
    70b2:	9b00      	ldr	r3, [sp, #0]
    70b4:	2b02      	cmp	r3, #2
    70b6:	d05a      	beq.n	716e <setvbuf+0x132>
    70b8:	ab03      	add	r3, sp, #12
    70ba:	aa02      	add	r2, sp, #8
    70bc:	0021      	movs	r1, r4
    70be:	0030      	movs	r0, r6
    70c0:	f000 fb0e 	bl	76e0 <__swhatbuf_r>
    70c4:	89a3      	ldrh	r3, [r4, #12]
    70c6:	4318      	orrs	r0, r3
    70c8:	81a0      	strh	r0, [r4, #12]
    70ca:	2d00      	cmp	r5, #0
    70cc:	d124      	bne.n	7118 <setvbuf+0xdc>
    70ce:	9d02      	ldr	r5, [sp, #8]
    70d0:	0028      	movs	r0, r5
    70d2:	f7ff fe29 	bl	6d28 <malloc>
    70d6:	9501      	str	r5, [sp, #4]
    70d8:	1e07      	subs	r7, r0, #0
    70da:	d142      	bne.n	7162 <setvbuf+0x126>
    70dc:	9b02      	ldr	r3, [sp, #8]
    70de:	9301      	str	r3, [sp, #4]
    70e0:	42ab      	cmp	r3, r5
    70e2:	d139      	bne.n	7158 <setvbuf+0x11c>
    70e4:	2001      	movs	r0, #1
    70e6:	4240      	negs	r0, r0
    70e8:	2302      	movs	r3, #2
    70ea:	89a2      	ldrh	r2, [r4, #12]
    70ec:	4313      	orrs	r3, r2
    70ee:	81a3      	strh	r3, [r4, #12]
    70f0:	2300      	movs	r3, #0
    70f2:	60a3      	str	r3, [r4, #8]
    70f4:	0023      	movs	r3, r4
    70f6:	3347      	adds	r3, #71	; 0x47
    70f8:	6023      	str	r3, [r4, #0]
    70fa:	6123      	str	r3, [r4, #16]
    70fc:	2301      	movs	r3, #1
    70fe:	6163      	str	r3, [r4, #20]
    7100:	b005      	add	sp, #20
    7102:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7104:	4b21      	ldr	r3, [pc, #132]	; (718c <setvbuf+0x150>)
    7106:	429c      	cmp	r4, r3
    7108:	d101      	bne.n	710e <setvbuf+0xd2>
    710a:	68b4      	ldr	r4, [r6, #8]
    710c:	e7aa      	b.n	7064 <setvbuf+0x28>
    710e:	4b20      	ldr	r3, [pc, #128]	; (7190 <setvbuf+0x154>)
    7110:	429c      	cmp	r4, r3
    7112:	d1a7      	bne.n	7064 <setvbuf+0x28>
    7114:	68f4      	ldr	r4, [r6, #12]
    7116:	e7a5      	b.n	7064 <setvbuf+0x28>
    7118:	2f00      	cmp	r7, #0
    711a:	d0d9      	beq.n	70d0 <setvbuf+0x94>
    711c:	69b3      	ldr	r3, [r6, #24]
    711e:	2b00      	cmp	r3, #0
    7120:	d102      	bne.n	7128 <setvbuf+0xec>
    7122:	0030      	movs	r0, r6
    7124:	f000 fa46 	bl	75b4 <__sinit>
    7128:	9b00      	ldr	r3, [sp, #0]
    712a:	2b01      	cmp	r3, #1
    712c:	d103      	bne.n	7136 <setvbuf+0xfa>
    712e:	89a3      	ldrh	r3, [r4, #12]
    7130:	9a00      	ldr	r2, [sp, #0]
    7132:	431a      	orrs	r2, r3
    7134:	81a2      	strh	r2, [r4, #12]
    7136:	2008      	movs	r0, #8
    7138:	89a3      	ldrh	r3, [r4, #12]
    713a:	6027      	str	r7, [r4, #0]
    713c:	6127      	str	r7, [r4, #16]
    713e:	6165      	str	r5, [r4, #20]
    7140:	4018      	ands	r0, r3
    7142:	d018      	beq.n	7176 <setvbuf+0x13a>
    7144:	2001      	movs	r0, #1
    7146:	4018      	ands	r0, r3
    7148:	2300      	movs	r3, #0
    714a:	4298      	cmp	r0, r3
    714c:	d011      	beq.n	7172 <setvbuf+0x136>
    714e:	426d      	negs	r5, r5
    7150:	60a3      	str	r3, [r4, #8]
    7152:	61a5      	str	r5, [r4, #24]
    7154:	0018      	movs	r0, r3
    7156:	e7d3      	b.n	7100 <setvbuf+0xc4>
    7158:	9801      	ldr	r0, [sp, #4]
    715a:	f7ff fde5 	bl	6d28 <malloc>
    715e:	1e07      	subs	r7, r0, #0
    7160:	d0c0      	beq.n	70e4 <setvbuf+0xa8>
    7162:	2380      	movs	r3, #128	; 0x80
    7164:	89a2      	ldrh	r2, [r4, #12]
    7166:	9d01      	ldr	r5, [sp, #4]
    7168:	4313      	orrs	r3, r2
    716a:	81a3      	strh	r3, [r4, #12]
    716c:	e7d6      	b.n	711c <setvbuf+0xe0>
    716e:	2000      	movs	r0, #0
    7170:	e7ba      	b.n	70e8 <setvbuf+0xac>
    7172:	60a5      	str	r5, [r4, #8]
    7174:	e7c4      	b.n	7100 <setvbuf+0xc4>
    7176:	60a0      	str	r0, [r4, #8]
    7178:	e7c2      	b.n	7100 <setvbuf+0xc4>
    717a:	2001      	movs	r0, #1
    717c:	4240      	negs	r0, r0
    717e:	e7bf      	b.n	7100 <setvbuf+0xc4>
    7180:	20000080 	.word	0x20000080
    7184:	0000940c 	.word	0x0000940c
    7188:	fffff35c 	.word	0xfffff35c
    718c:	0000942c 	.word	0x0000942c
    7190:	000093ec 	.word	0x000093ec

00007194 <siprintf>:
    7194:	b40e      	push	{r1, r2, r3}
    7196:	b510      	push	{r4, lr}
    7198:	b09d      	sub	sp, #116	; 0x74
    719a:	a902      	add	r1, sp, #8
    719c:	9002      	str	r0, [sp, #8]
    719e:	6108      	str	r0, [r1, #16]
    71a0:	480b      	ldr	r0, [pc, #44]	; (71d0 <siprintf+0x3c>)
    71a2:	2482      	movs	r4, #130	; 0x82
    71a4:	6088      	str	r0, [r1, #8]
    71a6:	6148      	str	r0, [r1, #20]
    71a8:	2001      	movs	r0, #1
    71aa:	4240      	negs	r0, r0
    71ac:	ab1f      	add	r3, sp, #124	; 0x7c
    71ae:	81c8      	strh	r0, [r1, #14]
    71b0:	4808      	ldr	r0, [pc, #32]	; (71d4 <siprintf+0x40>)
    71b2:	cb04      	ldmia	r3!, {r2}
    71b4:	00a4      	lsls	r4, r4, #2
    71b6:	6800      	ldr	r0, [r0, #0]
    71b8:	9301      	str	r3, [sp, #4]
    71ba:	818c      	strh	r4, [r1, #12]
    71bc:	f000 fb5a 	bl	7874 <_svfiprintf_r>
    71c0:	2300      	movs	r3, #0
    71c2:	9a02      	ldr	r2, [sp, #8]
    71c4:	7013      	strb	r3, [r2, #0]
    71c6:	b01d      	add	sp, #116	; 0x74
    71c8:	bc10      	pop	{r4}
    71ca:	bc08      	pop	{r3}
    71cc:	b003      	add	sp, #12
    71ce:	4718      	bx	r3
    71d0:	7fffffff 	.word	0x7fffffff
    71d4:	20000080 	.word	0x20000080

000071d8 <strcmp>:
    71d8:	7802      	ldrb	r2, [r0, #0]
    71da:	780b      	ldrb	r3, [r1, #0]
    71dc:	2a00      	cmp	r2, #0
    71de:	d003      	beq.n	71e8 <strcmp+0x10>
    71e0:	3001      	adds	r0, #1
    71e2:	3101      	adds	r1, #1
    71e4:	429a      	cmp	r2, r3
    71e6:	d0f7      	beq.n	71d8 <strcmp>
    71e8:	1ad0      	subs	r0, r2, r3
    71ea:	4770      	bx	lr

000071ec <strcpy>:
    71ec:	1c03      	adds	r3, r0, #0
    71ee:	780a      	ldrb	r2, [r1, #0]
    71f0:	3101      	adds	r1, #1
    71f2:	701a      	strb	r2, [r3, #0]
    71f4:	3301      	adds	r3, #1
    71f6:	2a00      	cmp	r2, #0
    71f8:	d1f9      	bne.n	71ee <strcpy+0x2>
    71fa:	4770      	bx	lr

000071fc <strlen>:
    71fc:	2300      	movs	r3, #0
    71fe:	5cc2      	ldrb	r2, [r0, r3]
    7200:	3301      	adds	r3, #1
    7202:	2a00      	cmp	r2, #0
    7204:	d1fb      	bne.n	71fe <strlen+0x2>
    7206:	1e58      	subs	r0, r3, #1
    7208:	4770      	bx	lr

0000720a <strncmp>:
    720a:	2300      	movs	r3, #0
    720c:	b530      	push	{r4, r5, lr}
    720e:	429a      	cmp	r2, r3
    7210:	d00a      	beq.n	7228 <strncmp+0x1e>
    7212:	3a01      	subs	r2, #1
    7214:	5cc4      	ldrb	r4, [r0, r3]
    7216:	5ccd      	ldrb	r5, [r1, r3]
    7218:	42ac      	cmp	r4, r5
    721a:	d104      	bne.n	7226 <strncmp+0x1c>
    721c:	429a      	cmp	r2, r3
    721e:	d002      	beq.n	7226 <strncmp+0x1c>
    7220:	3301      	adds	r3, #1
    7222:	2c00      	cmp	r4, #0
    7224:	d1f6      	bne.n	7214 <strncmp+0xa>
    7226:	1b63      	subs	r3, r4, r5
    7228:	0018      	movs	r0, r3
    722a:	bd30      	pop	{r4, r5, pc}

0000722c <__swbuf_r>:
    722c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    722e:	0005      	movs	r5, r0
    7230:	000e      	movs	r6, r1
    7232:	0014      	movs	r4, r2
    7234:	2800      	cmp	r0, #0
    7236:	d004      	beq.n	7242 <__swbuf_r+0x16>
    7238:	6983      	ldr	r3, [r0, #24]
    723a:	2b00      	cmp	r3, #0
    723c:	d101      	bne.n	7242 <__swbuf_r+0x16>
    723e:	f000 f9b9 	bl	75b4 <__sinit>
    7242:	4b22      	ldr	r3, [pc, #136]	; (72cc <__swbuf_r+0xa0>)
    7244:	429c      	cmp	r4, r3
    7246:	d12d      	bne.n	72a4 <__swbuf_r+0x78>
    7248:	686c      	ldr	r4, [r5, #4]
    724a:	69a3      	ldr	r3, [r4, #24]
    724c:	60a3      	str	r3, [r4, #8]
    724e:	89a3      	ldrh	r3, [r4, #12]
    7250:	071b      	lsls	r3, r3, #28
    7252:	d531      	bpl.n	72b8 <__swbuf_r+0x8c>
    7254:	6923      	ldr	r3, [r4, #16]
    7256:	2b00      	cmp	r3, #0
    7258:	d02e      	beq.n	72b8 <__swbuf_r+0x8c>
    725a:	6823      	ldr	r3, [r4, #0]
    725c:	6922      	ldr	r2, [r4, #16]
    725e:	b2f7      	uxtb	r7, r6
    7260:	1a98      	subs	r0, r3, r2
    7262:	6963      	ldr	r3, [r4, #20]
    7264:	b2f6      	uxtb	r6, r6
    7266:	4298      	cmp	r0, r3
    7268:	db05      	blt.n	7276 <__swbuf_r+0x4a>
    726a:	0021      	movs	r1, r4
    726c:	0028      	movs	r0, r5
    726e:	f000 f933 	bl	74d8 <_fflush_r>
    7272:	2800      	cmp	r0, #0
    7274:	d126      	bne.n	72c4 <__swbuf_r+0x98>
    7276:	68a3      	ldr	r3, [r4, #8]
    7278:	3001      	adds	r0, #1
    727a:	3b01      	subs	r3, #1
    727c:	60a3      	str	r3, [r4, #8]
    727e:	6823      	ldr	r3, [r4, #0]
    7280:	1c5a      	adds	r2, r3, #1
    7282:	6022      	str	r2, [r4, #0]
    7284:	701f      	strb	r7, [r3, #0]
    7286:	6963      	ldr	r3, [r4, #20]
    7288:	4298      	cmp	r0, r3
    728a:	d004      	beq.n	7296 <__swbuf_r+0x6a>
    728c:	89a3      	ldrh	r3, [r4, #12]
    728e:	07db      	lsls	r3, r3, #31
    7290:	d51a      	bpl.n	72c8 <__swbuf_r+0x9c>
    7292:	2e0a      	cmp	r6, #10
    7294:	d118      	bne.n	72c8 <__swbuf_r+0x9c>
    7296:	0021      	movs	r1, r4
    7298:	0028      	movs	r0, r5
    729a:	f000 f91d 	bl	74d8 <_fflush_r>
    729e:	2800      	cmp	r0, #0
    72a0:	d012      	beq.n	72c8 <__swbuf_r+0x9c>
    72a2:	e00f      	b.n	72c4 <__swbuf_r+0x98>
    72a4:	4b0a      	ldr	r3, [pc, #40]	; (72d0 <__swbuf_r+0xa4>)
    72a6:	429c      	cmp	r4, r3
    72a8:	d101      	bne.n	72ae <__swbuf_r+0x82>
    72aa:	68ac      	ldr	r4, [r5, #8]
    72ac:	e7cd      	b.n	724a <__swbuf_r+0x1e>
    72ae:	4b09      	ldr	r3, [pc, #36]	; (72d4 <__swbuf_r+0xa8>)
    72b0:	429c      	cmp	r4, r3
    72b2:	d1ca      	bne.n	724a <__swbuf_r+0x1e>
    72b4:	68ec      	ldr	r4, [r5, #12]
    72b6:	e7c8      	b.n	724a <__swbuf_r+0x1e>
    72b8:	0021      	movs	r1, r4
    72ba:	0028      	movs	r0, r5
    72bc:	f000 f80c 	bl	72d8 <__swsetup_r>
    72c0:	2800      	cmp	r0, #0
    72c2:	d0ca      	beq.n	725a <__swbuf_r+0x2e>
    72c4:	2601      	movs	r6, #1
    72c6:	4276      	negs	r6, r6
    72c8:	0030      	movs	r0, r6
    72ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    72cc:	0000940c 	.word	0x0000940c
    72d0:	0000942c 	.word	0x0000942c
    72d4:	000093ec 	.word	0x000093ec

000072d8 <__swsetup_r>:
    72d8:	4b36      	ldr	r3, [pc, #216]	; (73b4 <__swsetup_r+0xdc>)
    72da:	b570      	push	{r4, r5, r6, lr}
    72dc:	681d      	ldr	r5, [r3, #0]
    72de:	0006      	movs	r6, r0
    72e0:	000c      	movs	r4, r1
    72e2:	2d00      	cmp	r5, #0
    72e4:	d005      	beq.n	72f2 <__swsetup_r+0x1a>
    72e6:	69ab      	ldr	r3, [r5, #24]
    72e8:	2b00      	cmp	r3, #0
    72ea:	d102      	bne.n	72f2 <__swsetup_r+0x1a>
    72ec:	0028      	movs	r0, r5
    72ee:	f000 f961 	bl	75b4 <__sinit>
    72f2:	4b31      	ldr	r3, [pc, #196]	; (73b8 <__swsetup_r+0xe0>)
    72f4:	429c      	cmp	r4, r3
    72f6:	d10f      	bne.n	7318 <__swsetup_r+0x40>
    72f8:	686c      	ldr	r4, [r5, #4]
    72fa:	230c      	movs	r3, #12
    72fc:	5ee2      	ldrsh	r2, [r4, r3]
    72fe:	b293      	uxth	r3, r2
    7300:	0719      	lsls	r1, r3, #28
    7302:	d42d      	bmi.n	7360 <__swsetup_r+0x88>
    7304:	06d9      	lsls	r1, r3, #27
    7306:	d411      	bmi.n	732c <__swsetup_r+0x54>
    7308:	2309      	movs	r3, #9
    730a:	2001      	movs	r0, #1
    730c:	6033      	str	r3, [r6, #0]
    730e:	3337      	adds	r3, #55	; 0x37
    7310:	4313      	orrs	r3, r2
    7312:	81a3      	strh	r3, [r4, #12]
    7314:	4240      	negs	r0, r0
    7316:	bd70      	pop	{r4, r5, r6, pc}
    7318:	4b28      	ldr	r3, [pc, #160]	; (73bc <__swsetup_r+0xe4>)
    731a:	429c      	cmp	r4, r3
    731c:	d101      	bne.n	7322 <__swsetup_r+0x4a>
    731e:	68ac      	ldr	r4, [r5, #8]
    7320:	e7eb      	b.n	72fa <__swsetup_r+0x22>
    7322:	4b27      	ldr	r3, [pc, #156]	; (73c0 <__swsetup_r+0xe8>)
    7324:	429c      	cmp	r4, r3
    7326:	d1e8      	bne.n	72fa <__swsetup_r+0x22>
    7328:	68ec      	ldr	r4, [r5, #12]
    732a:	e7e6      	b.n	72fa <__swsetup_r+0x22>
    732c:	075b      	lsls	r3, r3, #29
    732e:	d513      	bpl.n	7358 <__swsetup_r+0x80>
    7330:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7332:	2900      	cmp	r1, #0
    7334:	d008      	beq.n	7348 <__swsetup_r+0x70>
    7336:	0023      	movs	r3, r4
    7338:	3344      	adds	r3, #68	; 0x44
    733a:	4299      	cmp	r1, r3
    733c:	d002      	beq.n	7344 <__swsetup_r+0x6c>
    733e:	0030      	movs	r0, r6
    7340:	f7ff fd20 	bl	6d84 <_free_r>
    7344:	2300      	movs	r3, #0
    7346:	6363      	str	r3, [r4, #52]	; 0x34
    7348:	2224      	movs	r2, #36	; 0x24
    734a:	89a3      	ldrh	r3, [r4, #12]
    734c:	4393      	bics	r3, r2
    734e:	81a3      	strh	r3, [r4, #12]
    7350:	2300      	movs	r3, #0
    7352:	6063      	str	r3, [r4, #4]
    7354:	6923      	ldr	r3, [r4, #16]
    7356:	6023      	str	r3, [r4, #0]
    7358:	2308      	movs	r3, #8
    735a:	89a2      	ldrh	r2, [r4, #12]
    735c:	4313      	orrs	r3, r2
    735e:	81a3      	strh	r3, [r4, #12]
    7360:	6923      	ldr	r3, [r4, #16]
    7362:	2b00      	cmp	r3, #0
    7364:	d10b      	bne.n	737e <__swsetup_r+0xa6>
    7366:	21a0      	movs	r1, #160	; 0xa0
    7368:	2280      	movs	r2, #128	; 0x80
    736a:	89a3      	ldrh	r3, [r4, #12]
    736c:	0089      	lsls	r1, r1, #2
    736e:	0092      	lsls	r2, r2, #2
    7370:	400b      	ands	r3, r1
    7372:	4293      	cmp	r3, r2
    7374:	d003      	beq.n	737e <__swsetup_r+0xa6>
    7376:	0021      	movs	r1, r4
    7378:	0030      	movs	r0, r6
    737a:	f000 f9d9 	bl	7730 <__smakebuf_r>
    737e:	2301      	movs	r3, #1
    7380:	89a2      	ldrh	r2, [r4, #12]
    7382:	4013      	ands	r3, r2
    7384:	d011      	beq.n	73aa <__swsetup_r+0xd2>
    7386:	2300      	movs	r3, #0
    7388:	60a3      	str	r3, [r4, #8]
    738a:	6963      	ldr	r3, [r4, #20]
    738c:	425b      	negs	r3, r3
    738e:	61a3      	str	r3, [r4, #24]
    7390:	2000      	movs	r0, #0
    7392:	6923      	ldr	r3, [r4, #16]
    7394:	4283      	cmp	r3, r0
    7396:	d1be      	bne.n	7316 <__swsetup_r+0x3e>
    7398:	230c      	movs	r3, #12
    739a:	5ee2      	ldrsh	r2, [r4, r3]
    739c:	0613      	lsls	r3, r2, #24
    739e:	d5ba      	bpl.n	7316 <__swsetup_r+0x3e>
    73a0:	2340      	movs	r3, #64	; 0x40
    73a2:	4313      	orrs	r3, r2
    73a4:	81a3      	strh	r3, [r4, #12]
    73a6:	3801      	subs	r0, #1
    73a8:	e7b5      	b.n	7316 <__swsetup_r+0x3e>
    73aa:	0792      	lsls	r2, r2, #30
    73ac:	d400      	bmi.n	73b0 <__swsetup_r+0xd8>
    73ae:	6963      	ldr	r3, [r4, #20]
    73b0:	60a3      	str	r3, [r4, #8]
    73b2:	e7ed      	b.n	7390 <__swsetup_r+0xb8>
    73b4:	20000080 	.word	0x20000080
    73b8:	0000940c 	.word	0x0000940c
    73bc:	0000942c 	.word	0x0000942c
    73c0:	000093ec 	.word	0x000093ec

000073c4 <__sflush_r>:
    73c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    73c6:	898a      	ldrh	r2, [r1, #12]
    73c8:	0005      	movs	r5, r0
    73ca:	000c      	movs	r4, r1
    73cc:	0713      	lsls	r3, r2, #28
    73ce:	d460      	bmi.n	7492 <__sflush_r+0xce>
    73d0:	684b      	ldr	r3, [r1, #4]
    73d2:	2b00      	cmp	r3, #0
    73d4:	dc04      	bgt.n	73e0 <__sflush_r+0x1c>
    73d6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    73d8:	2b00      	cmp	r3, #0
    73da:	dc01      	bgt.n	73e0 <__sflush_r+0x1c>
    73dc:	2000      	movs	r0, #0
    73de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    73e0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    73e2:	2f00      	cmp	r7, #0
    73e4:	d0fa      	beq.n	73dc <__sflush_r+0x18>
    73e6:	2300      	movs	r3, #0
    73e8:	682e      	ldr	r6, [r5, #0]
    73ea:	602b      	str	r3, [r5, #0]
    73ec:	2380      	movs	r3, #128	; 0x80
    73ee:	015b      	lsls	r3, r3, #5
    73f0:	401a      	ands	r2, r3
    73f2:	d034      	beq.n	745e <__sflush_r+0x9a>
    73f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
    73f6:	89a3      	ldrh	r3, [r4, #12]
    73f8:	075b      	lsls	r3, r3, #29
    73fa:	d506      	bpl.n	740a <__sflush_r+0x46>
    73fc:	6863      	ldr	r3, [r4, #4]
    73fe:	1ac0      	subs	r0, r0, r3
    7400:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7402:	2b00      	cmp	r3, #0
    7404:	d001      	beq.n	740a <__sflush_r+0x46>
    7406:	6c23      	ldr	r3, [r4, #64]	; 0x40
    7408:	1ac0      	subs	r0, r0, r3
    740a:	0002      	movs	r2, r0
    740c:	6a21      	ldr	r1, [r4, #32]
    740e:	2300      	movs	r3, #0
    7410:	0028      	movs	r0, r5
    7412:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    7414:	47b8      	blx	r7
    7416:	89a1      	ldrh	r1, [r4, #12]
    7418:	1c43      	adds	r3, r0, #1
    741a:	d106      	bne.n	742a <__sflush_r+0x66>
    741c:	682b      	ldr	r3, [r5, #0]
    741e:	2b1d      	cmp	r3, #29
    7420:	d831      	bhi.n	7486 <__sflush_r+0xc2>
    7422:	4a2c      	ldr	r2, [pc, #176]	; (74d4 <__sflush_r+0x110>)
    7424:	40da      	lsrs	r2, r3
    7426:	07d3      	lsls	r3, r2, #31
    7428:	d52d      	bpl.n	7486 <__sflush_r+0xc2>
    742a:	2300      	movs	r3, #0
    742c:	6063      	str	r3, [r4, #4]
    742e:	6923      	ldr	r3, [r4, #16]
    7430:	6023      	str	r3, [r4, #0]
    7432:	04cb      	lsls	r3, r1, #19
    7434:	d505      	bpl.n	7442 <__sflush_r+0x7e>
    7436:	1c43      	adds	r3, r0, #1
    7438:	d102      	bne.n	7440 <__sflush_r+0x7c>
    743a:	682b      	ldr	r3, [r5, #0]
    743c:	2b00      	cmp	r3, #0
    743e:	d100      	bne.n	7442 <__sflush_r+0x7e>
    7440:	6560      	str	r0, [r4, #84]	; 0x54
    7442:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7444:	602e      	str	r6, [r5, #0]
    7446:	2900      	cmp	r1, #0
    7448:	d0c8      	beq.n	73dc <__sflush_r+0x18>
    744a:	0023      	movs	r3, r4
    744c:	3344      	adds	r3, #68	; 0x44
    744e:	4299      	cmp	r1, r3
    7450:	d002      	beq.n	7458 <__sflush_r+0x94>
    7452:	0028      	movs	r0, r5
    7454:	f7ff fc96 	bl	6d84 <_free_r>
    7458:	2000      	movs	r0, #0
    745a:	6360      	str	r0, [r4, #52]	; 0x34
    745c:	e7bf      	b.n	73de <__sflush_r+0x1a>
    745e:	2301      	movs	r3, #1
    7460:	6a21      	ldr	r1, [r4, #32]
    7462:	0028      	movs	r0, r5
    7464:	47b8      	blx	r7
    7466:	1c43      	adds	r3, r0, #1
    7468:	d1c5      	bne.n	73f6 <__sflush_r+0x32>
    746a:	682b      	ldr	r3, [r5, #0]
    746c:	2b00      	cmp	r3, #0
    746e:	d0c2      	beq.n	73f6 <__sflush_r+0x32>
    7470:	2b1d      	cmp	r3, #29
    7472:	d001      	beq.n	7478 <__sflush_r+0xb4>
    7474:	2b16      	cmp	r3, #22
    7476:	d101      	bne.n	747c <__sflush_r+0xb8>
    7478:	602e      	str	r6, [r5, #0]
    747a:	e7af      	b.n	73dc <__sflush_r+0x18>
    747c:	2340      	movs	r3, #64	; 0x40
    747e:	89a2      	ldrh	r2, [r4, #12]
    7480:	4313      	orrs	r3, r2
    7482:	81a3      	strh	r3, [r4, #12]
    7484:	e7ab      	b.n	73de <__sflush_r+0x1a>
    7486:	2340      	movs	r3, #64	; 0x40
    7488:	430b      	orrs	r3, r1
    748a:	2001      	movs	r0, #1
    748c:	81a3      	strh	r3, [r4, #12]
    748e:	4240      	negs	r0, r0
    7490:	e7a5      	b.n	73de <__sflush_r+0x1a>
    7492:	690f      	ldr	r7, [r1, #16]
    7494:	2f00      	cmp	r7, #0
    7496:	d0a1      	beq.n	73dc <__sflush_r+0x18>
    7498:	680b      	ldr	r3, [r1, #0]
    749a:	600f      	str	r7, [r1, #0]
    749c:	1bdb      	subs	r3, r3, r7
    749e:	9301      	str	r3, [sp, #4]
    74a0:	2300      	movs	r3, #0
    74a2:	0792      	lsls	r2, r2, #30
    74a4:	d100      	bne.n	74a8 <__sflush_r+0xe4>
    74a6:	694b      	ldr	r3, [r1, #20]
    74a8:	60a3      	str	r3, [r4, #8]
    74aa:	9b01      	ldr	r3, [sp, #4]
    74ac:	2b00      	cmp	r3, #0
    74ae:	dc00      	bgt.n	74b2 <__sflush_r+0xee>
    74b0:	e794      	b.n	73dc <__sflush_r+0x18>
    74b2:	9b01      	ldr	r3, [sp, #4]
    74b4:	003a      	movs	r2, r7
    74b6:	6a21      	ldr	r1, [r4, #32]
    74b8:	0028      	movs	r0, r5
    74ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    74bc:	47b0      	blx	r6
    74be:	2800      	cmp	r0, #0
    74c0:	dc03      	bgt.n	74ca <__sflush_r+0x106>
    74c2:	2340      	movs	r3, #64	; 0x40
    74c4:	89a2      	ldrh	r2, [r4, #12]
    74c6:	4313      	orrs	r3, r2
    74c8:	e7df      	b.n	748a <__sflush_r+0xc6>
    74ca:	9b01      	ldr	r3, [sp, #4]
    74cc:	183f      	adds	r7, r7, r0
    74ce:	1a1b      	subs	r3, r3, r0
    74d0:	9301      	str	r3, [sp, #4]
    74d2:	e7ea      	b.n	74aa <__sflush_r+0xe6>
    74d4:	20400001 	.word	0x20400001

000074d8 <_fflush_r>:
    74d8:	690b      	ldr	r3, [r1, #16]
    74da:	b570      	push	{r4, r5, r6, lr}
    74dc:	0005      	movs	r5, r0
    74de:	000c      	movs	r4, r1
    74e0:	2b00      	cmp	r3, #0
    74e2:	d101      	bne.n	74e8 <_fflush_r+0x10>
    74e4:	2000      	movs	r0, #0
    74e6:	bd70      	pop	{r4, r5, r6, pc}
    74e8:	2800      	cmp	r0, #0
    74ea:	d004      	beq.n	74f6 <_fflush_r+0x1e>
    74ec:	6983      	ldr	r3, [r0, #24]
    74ee:	2b00      	cmp	r3, #0
    74f0:	d101      	bne.n	74f6 <_fflush_r+0x1e>
    74f2:	f000 f85f 	bl	75b4 <__sinit>
    74f6:	4b0b      	ldr	r3, [pc, #44]	; (7524 <_fflush_r+0x4c>)
    74f8:	429c      	cmp	r4, r3
    74fa:	d109      	bne.n	7510 <_fflush_r+0x38>
    74fc:	686c      	ldr	r4, [r5, #4]
    74fe:	220c      	movs	r2, #12
    7500:	5ea3      	ldrsh	r3, [r4, r2]
    7502:	2b00      	cmp	r3, #0
    7504:	d0ee      	beq.n	74e4 <_fflush_r+0xc>
    7506:	0021      	movs	r1, r4
    7508:	0028      	movs	r0, r5
    750a:	f7ff ff5b 	bl	73c4 <__sflush_r>
    750e:	e7ea      	b.n	74e6 <_fflush_r+0xe>
    7510:	4b05      	ldr	r3, [pc, #20]	; (7528 <_fflush_r+0x50>)
    7512:	429c      	cmp	r4, r3
    7514:	d101      	bne.n	751a <_fflush_r+0x42>
    7516:	68ac      	ldr	r4, [r5, #8]
    7518:	e7f1      	b.n	74fe <_fflush_r+0x26>
    751a:	4b04      	ldr	r3, [pc, #16]	; (752c <_fflush_r+0x54>)
    751c:	429c      	cmp	r4, r3
    751e:	d1ee      	bne.n	74fe <_fflush_r+0x26>
    7520:	68ec      	ldr	r4, [r5, #12]
    7522:	e7ec      	b.n	74fe <_fflush_r+0x26>
    7524:	0000940c 	.word	0x0000940c
    7528:	0000942c 	.word	0x0000942c
    752c:	000093ec 	.word	0x000093ec

00007530 <_cleanup_r>:
    7530:	b510      	push	{r4, lr}
    7532:	4902      	ldr	r1, [pc, #8]	; (753c <_cleanup_r+0xc>)
    7534:	f000 f8b2 	bl	769c <_fwalk_reent>
    7538:	bd10      	pop	{r4, pc}
    753a:	46c0      	nop			; (mov r8, r8)
    753c:	000074d9 	.word	0x000074d9

00007540 <std.isra.0>:
    7540:	2300      	movs	r3, #0
    7542:	b510      	push	{r4, lr}
    7544:	0004      	movs	r4, r0
    7546:	6003      	str	r3, [r0, #0]
    7548:	6043      	str	r3, [r0, #4]
    754a:	6083      	str	r3, [r0, #8]
    754c:	8181      	strh	r1, [r0, #12]
    754e:	6643      	str	r3, [r0, #100]	; 0x64
    7550:	81c2      	strh	r2, [r0, #14]
    7552:	6103      	str	r3, [r0, #16]
    7554:	6143      	str	r3, [r0, #20]
    7556:	6183      	str	r3, [r0, #24]
    7558:	0019      	movs	r1, r3
    755a:	2208      	movs	r2, #8
    755c:	305c      	adds	r0, #92	; 0x5c
    755e:	f7ff fc08 	bl	6d72 <memset>
    7562:	4b05      	ldr	r3, [pc, #20]	; (7578 <std.isra.0+0x38>)
    7564:	6224      	str	r4, [r4, #32]
    7566:	6263      	str	r3, [r4, #36]	; 0x24
    7568:	4b04      	ldr	r3, [pc, #16]	; (757c <std.isra.0+0x3c>)
    756a:	62a3      	str	r3, [r4, #40]	; 0x28
    756c:	4b04      	ldr	r3, [pc, #16]	; (7580 <std.isra.0+0x40>)
    756e:	62e3      	str	r3, [r4, #44]	; 0x2c
    7570:	4b04      	ldr	r3, [pc, #16]	; (7584 <std.isra.0+0x44>)
    7572:	6323      	str	r3, [r4, #48]	; 0x30
    7574:	bd10      	pop	{r4, pc}
    7576:	46c0      	nop			; (mov r8, r8)
    7578:	00008081 	.word	0x00008081
    757c:	000080a9 	.word	0x000080a9
    7580:	000080e1 	.word	0x000080e1
    7584:	0000810d 	.word	0x0000810d

00007588 <__sfmoreglue>:
    7588:	b570      	push	{r4, r5, r6, lr}
    758a:	2568      	movs	r5, #104	; 0x68
    758c:	1e4a      	subs	r2, r1, #1
    758e:	4355      	muls	r5, r2
    7590:	000e      	movs	r6, r1
    7592:	0029      	movs	r1, r5
    7594:	3174      	adds	r1, #116	; 0x74
    7596:	f7ff fc3f 	bl	6e18 <_malloc_r>
    759a:	1e04      	subs	r4, r0, #0
    759c:	d008      	beq.n	75b0 <__sfmoreglue+0x28>
    759e:	2100      	movs	r1, #0
    75a0:	002a      	movs	r2, r5
    75a2:	6001      	str	r1, [r0, #0]
    75a4:	6046      	str	r6, [r0, #4]
    75a6:	300c      	adds	r0, #12
    75a8:	60a0      	str	r0, [r4, #8]
    75aa:	3268      	adds	r2, #104	; 0x68
    75ac:	f7ff fbe1 	bl	6d72 <memset>
    75b0:	0020      	movs	r0, r4
    75b2:	bd70      	pop	{r4, r5, r6, pc}

000075b4 <__sinit>:
    75b4:	6983      	ldr	r3, [r0, #24]
    75b6:	b513      	push	{r0, r1, r4, lr}
    75b8:	0004      	movs	r4, r0
    75ba:	2b00      	cmp	r3, #0
    75bc:	d128      	bne.n	7610 <__sinit+0x5c>
    75be:	6483      	str	r3, [r0, #72]	; 0x48
    75c0:	64c3      	str	r3, [r0, #76]	; 0x4c
    75c2:	6503      	str	r3, [r0, #80]	; 0x50
    75c4:	4b13      	ldr	r3, [pc, #76]	; (7614 <__sinit+0x60>)
    75c6:	4a14      	ldr	r2, [pc, #80]	; (7618 <__sinit+0x64>)
    75c8:	681b      	ldr	r3, [r3, #0]
    75ca:	6282      	str	r2, [r0, #40]	; 0x28
    75cc:	9301      	str	r3, [sp, #4]
    75ce:	4298      	cmp	r0, r3
    75d0:	d101      	bne.n	75d6 <__sinit+0x22>
    75d2:	2301      	movs	r3, #1
    75d4:	6183      	str	r3, [r0, #24]
    75d6:	0020      	movs	r0, r4
    75d8:	f000 f820 	bl	761c <__sfp>
    75dc:	6060      	str	r0, [r4, #4]
    75de:	0020      	movs	r0, r4
    75e0:	f000 f81c 	bl	761c <__sfp>
    75e4:	60a0      	str	r0, [r4, #8]
    75e6:	0020      	movs	r0, r4
    75e8:	f000 f818 	bl	761c <__sfp>
    75ec:	2200      	movs	r2, #0
    75ee:	60e0      	str	r0, [r4, #12]
    75f0:	2104      	movs	r1, #4
    75f2:	6860      	ldr	r0, [r4, #4]
    75f4:	f7ff ffa4 	bl	7540 <std.isra.0>
    75f8:	2201      	movs	r2, #1
    75fa:	2109      	movs	r1, #9
    75fc:	68a0      	ldr	r0, [r4, #8]
    75fe:	f7ff ff9f 	bl	7540 <std.isra.0>
    7602:	2202      	movs	r2, #2
    7604:	2112      	movs	r1, #18
    7606:	68e0      	ldr	r0, [r4, #12]
    7608:	f7ff ff9a 	bl	7540 <std.isra.0>
    760c:	2301      	movs	r3, #1
    760e:	61a3      	str	r3, [r4, #24]
    7610:	bd13      	pop	{r0, r1, r4, pc}
    7612:	46c0      	nop			; (mov r8, r8)
    7614:	000093e8 	.word	0x000093e8
    7618:	00007531 	.word	0x00007531

0000761c <__sfp>:
    761c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    761e:	4b1e      	ldr	r3, [pc, #120]	; (7698 <__sfp+0x7c>)
    7620:	0007      	movs	r7, r0
    7622:	681e      	ldr	r6, [r3, #0]
    7624:	69b3      	ldr	r3, [r6, #24]
    7626:	2b00      	cmp	r3, #0
    7628:	d102      	bne.n	7630 <__sfp+0x14>
    762a:	0030      	movs	r0, r6
    762c:	f7ff ffc2 	bl	75b4 <__sinit>
    7630:	3648      	adds	r6, #72	; 0x48
    7632:	68b4      	ldr	r4, [r6, #8]
    7634:	6873      	ldr	r3, [r6, #4]
    7636:	3b01      	subs	r3, #1
    7638:	d504      	bpl.n	7644 <__sfp+0x28>
    763a:	6833      	ldr	r3, [r6, #0]
    763c:	2b00      	cmp	r3, #0
    763e:	d007      	beq.n	7650 <__sfp+0x34>
    7640:	6836      	ldr	r6, [r6, #0]
    7642:	e7f6      	b.n	7632 <__sfp+0x16>
    7644:	220c      	movs	r2, #12
    7646:	5ea5      	ldrsh	r5, [r4, r2]
    7648:	2d00      	cmp	r5, #0
    764a:	d00d      	beq.n	7668 <__sfp+0x4c>
    764c:	3468      	adds	r4, #104	; 0x68
    764e:	e7f2      	b.n	7636 <__sfp+0x1a>
    7650:	2104      	movs	r1, #4
    7652:	0038      	movs	r0, r7
    7654:	f7ff ff98 	bl	7588 <__sfmoreglue>
    7658:	6030      	str	r0, [r6, #0]
    765a:	2800      	cmp	r0, #0
    765c:	d1f0      	bne.n	7640 <__sfp+0x24>
    765e:	230c      	movs	r3, #12
    7660:	0004      	movs	r4, r0
    7662:	603b      	str	r3, [r7, #0]
    7664:	0020      	movs	r0, r4
    7666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7668:	2301      	movs	r3, #1
    766a:	0020      	movs	r0, r4
    766c:	425b      	negs	r3, r3
    766e:	81e3      	strh	r3, [r4, #14]
    7670:	3302      	adds	r3, #2
    7672:	81a3      	strh	r3, [r4, #12]
    7674:	6665      	str	r5, [r4, #100]	; 0x64
    7676:	6025      	str	r5, [r4, #0]
    7678:	60a5      	str	r5, [r4, #8]
    767a:	6065      	str	r5, [r4, #4]
    767c:	6125      	str	r5, [r4, #16]
    767e:	6165      	str	r5, [r4, #20]
    7680:	61a5      	str	r5, [r4, #24]
    7682:	2208      	movs	r2, #8
    7684:	0029      	movs	r1, r5
    7686:	305c      	adds	r0, #92	; 0x5c
    7688:	f7ff fb73 	bl	6d72 <memset>
    768c:	6365      	str	r5, [r4, #52]	; 0x34
    768e:	63a5      	str	r5, [r4, #56]	; 0x38
    7690:	64a5      	str	r5, [r4, #72]	; 0x48
    7692:	64e5      	str	r5, [r4, #76]	; 0x4c
    7694:	e7e6      	b.n	7664 <__sfp+0x48>
    7696:	46c0      	nop			; (mov r8, r8)
    7698:	000093e8 	.word	0x000093e8

0000769c <_fwalk_reent>:
    769c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    769e:	0004      	movs	r4, r0
    76a0:	0007      	movs	r7, r0
    76a2:	2600      	movs	r6, #0
    76a4:	9101      	str	r1, [sp, #4]
    76a6:	3448      	adds	r4, #72	; 0x48
    76a8:	2c00      	cmp	r4, #0
    76aa:	d101      	bne.n	76b0 <_fwalk_reent+0x14>
    76ac:	0030      	movs	r0, r6
    76ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    76b0:	6863      	ldr	r3, [r4, #4]
    76b2:	68a5      	ldr	r5, [r4, #8]
    76b4:	9300      	str	r3, [sp, #0]
    76b6:	9b00      	ldr	r3, [sp, #0]
    76b8:	3b01      	subs	r3, #1
    76ba:	9300      	str	r3, [sp, #0]
    76bc:	d501      	bpl.n	76c2 <_fwalk_reent+0x26>
    76be:	6824      	ldr	r4, [r4, #0]
    76c0:	e7f2      	b.n	76a8 <_fwalk_reent+0xc>
    76c2:	89ab      	ldrh	r3, [r5, #12]
    76c4:	2b01      	cmp	r3, #1
    76c6:	d908      	bls.n	76da <_fwalk_reent+0x3e>
    76c8:	220e      	movs	r2, #14
    76ca:	5eab      	ldrsh	r3, [r5, r2]
    76cc:	3301      	adds	r3, #1
    76ce:	d004      	beq.n	76da <_fwalk_reent+0x3e>
    76d0:	0029      	movs	r1, r5
    76d2:	0038      	movs	r0, r7
    76d4:	9b01      	ldr	r3, [sp, #4]
    76d6:	4798      	blx	r3
    76d8:	4306      	orrs	r6, r0
    76da:	3568      	adds	r5, #104	; 0x68
    76dc:	e7eb      	b.n	76b6 <_fwalk_reent+0x1a>
	...

000076e0 <__swhatbuf_r>:
    76e0:	b570      	push	{r4, r5, r6, lr}
    76e2:	000e      	movs	r6, r1
    76e4:	001d      	movs	r5, r3
    76e6:	230e      	movs	r3, #14
    76e8:	5ec9      	ldrsh	r1, [r1, r3]
    76ea:	b090      	sub	sp, #64	; 0x40
    76ec:	0014      	movs	r4, r2
    76ee:	2900      	cmp	r1, #0
    76f0:	da07      	bge.n	7702 <__swhatbuf_r+0x22>
    76f2:	2300      	movs	r3, #0
    76f4:	602b      	str	r3, [r5, #0]
    76f6:	89b3      	ldrh	r3, [r6, #12]
    76f8:	061b      	lsls	r3, r3, #24
    76fa:	d411      	bmi.n	7720 <__swhatbuf_r+0x40>
    76fc:	2380      	movs	r3, #128	; 0x80
    76fe:	00db      	lsls	r3, r3, #3
    7700:	e00f      	b.n	7722 <__swhatbuf_r+0x42>
    7702:	aa01      	add	r2, sp, #4
    7704:	f000 fd2e 	bl	8164 <_fstat_r>
    7708:	2800      	cmp	r0, #0
    770a:	dbf2      	blt.n	76f2 <__swhatbuf_r+0x12>
    770c:	22f0      	movs	r2, #240	; 0xf0
    770e:	9b02      	ldr	r3, [sp, #8]
    7710:	0212      	lsls	r2, r2, #8
    7712:	4013      	ands	r3, r2
    7714:	4a05      	ldr	r2, [pc, #20]	; (772c <__swhatbuf_r+0x4c>)
    7716:	189b      	adds	r3, r3, r2
    7718:	425a      	negs	r2, r3
    771a:	4153      	adcs	r3, r2
    771c:	602b      	str	r3, [r5, #0]
    771e:	e7ed      	b.n	76fc <__swhatbuf_r+0x1c>
    7720:	2340      	movs	r3, #64	; 0x40
    7722:	2000      	movs	r0, #0
    7724:	6023      	str	r3, [r4, #0]
    7726:	b010      	add	sp, #64	; 0x40
    7728:	bd70      	pop	{r4, r5, r6, pc}
    772a:	46c0      	nop			; (mov r8, r8)
    772c:	ffffe000 	.word	0xffffe000

00007730 <__smakebuf_r>:
    7730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7732:	2602      	movs	r6, #2
    7734:	898b      	ldrh	r3, [r1, #12]
    7736:	0005      	movs	r5, r0
    7738:	000c      	movs	r4, r1
    773a:	4233      	tst	r3, r6
    773c:	d006      	beq.n	774c <__smakebuf_r+0x1c>
    773e:	0023      	movs	r3, r4
    7740:	3347      	adds	r3, #71	; 0x47
    7742:	6023      	str	r3, [r4, #0]
    7744:	6123      	str	r3, [r4, #16]
    7746:	2301      	movs	r3, #1
    7748:	6163      	str	r3, [r4, #20]
    774a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    774c:	ab01      	add	r3, sp, #4
    774e:	466a      	mov	r2, sp
    7750:	f7ff ffc6 	bl	76e0 <__swhatbuf_r>
    7754:	9900      	ldr	r1, [sp, #0]
    7756:	0007      	movs	r7, r0
    7758:	0028      	movs	r0, r5
    775a:	f7ff fb5d 	bl	6e18 <_malloc_r>
    775e:	2800      	cmp	r0, #0
    7760:	d106      	bne.n	7770 <__smakebuf_r+0x40>
    7762:	220c      	movs	r2, #12
    7764:	5ea3      	ldrsh	r3, [r4, r2]
    7766:	059a      	lsls	r2, r3, #22
    7768:	d4ef      	bmi.n	774a <__smakebuf_r+0x1a>
    776a:	431e      	orrs	r6, r3
    776c:	81a6      	strh	r6, [r4, #12]
    776e:	e7e6      	b.n	773e <__smakebuf_r+0xe>
    7770:	4b0d      	ldr	r3, [pc, #52]	; (77a8 <__smakebuf_r+0x78>)
    7772:	62ab      	str	r3, [r5, #40]	; 0x28
    7774:	2380      	movs	r3, #128	; 0x80
    7776:	89a2      	ldrh	r2, [r4, #12]
    7778:	6020      	str	r0, [r4, #0]
    777a:	4313      	orrs	r3, r2
    777c:	81a3      	strh	r3, [r4, #12]
    777e:	9b00      	ldr	r3, [sp, #0]
    7780:	6120      	str	r0, [r4, #16]
    7782:	6163      	str	r3, [r4, #20]
    7784:	9b01      	ldr	r3, [sp, #4]
    7786:	2b00      	cmp	r3, #0
    7788:	d00a      	beq.n	77a0 <__smakebuf_r+0x70>
    778a:	230e      	movs	r3, #14
    778c:	5ee1      	ldrsh	r1, [r4, r3]
    778e:	0028      	movs	r0, r5
    7790:	f000 fcfa 	bl	8188 <_isatty_r>
    7794:	2800      	cmp	r0, #0
    7796:	d003      	beq.n	77a0 <__smakebuf_r+0x70>
    7798:	2301      	movs	r3, #1
    779a:	89a2      	ldrh	r2, [r4, #12]
    779c:	4313      	orrs	r3, r2
    779e:	81a3      	strh	r3, [r4, #12]
    77a0:	89a0      	ldrh	r0, [r4, #12]
    77a2:	4338      	orrs	r0, r7
    77a4:	81a0      	strh	r0, [r4, #12]
    77a6:	e7d0      	b.n	774a <__smakebuf_r+0x1a>
    77a8:	00007531 	.word	0x00007531

000077ac <__malloc_lock>:
    77ac:	4770      	bx	lr

000077ae <__malloc_unlock>:
    77ae:	4770      	bx	lr

000077b0 <__ssputs_r>:
    77b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    77b2:	688e      	ldr	r6, [r1, #8]
    77b4:	b085      	sub	sp, #20
    77b6:	0007      	movs	r7, r0
    77b8:	000c      	movs	r4, r1
    77ba:	9203      	str	r2, [sp, #12]
    77bc:	9301      	str	r3, [sp, #4]
    77be:	429e      	cmp	r6, r3
    77c0:	d839      	bhi.n	7836 <__ssputs_r+0x86>
    77c2:	2390      	movs	r3, #144	; 0x90
    77c4:	898a      	ldrh	r2, [r1, #12]
    77c6:	00db      	lsls	r3, r3, #3
    77c8:	421a      	tst	r2, r3
    77ca:	d034      	beq.n	7836 <__ssputs_r+0x86>
    77cc:	2503      	movs	r5, #3
    77ce:	6909      	ldr	r1, [r1, #16]
    77d0:	6823      	ldr	r3, [r4, #0]
    77d2:	1a5b      	subs	r3, r3, r1
    77d4:	9302      	str	r3, [sp, #8]
    77d6:	6963      	ldr	r3, [r4, #20]
    77d8:	9802      	ldr	r0, [sp, #8]
    77da:	435d      	muls	r5, r3
    77dc:	0feb      	lsrs	r3, r5, #31
    77de:	195d      	adds	r5, r3, r5
    77e0:	9b01      	ldr	r3, [sp, #4]
    77e2:	106d      	asrs	r5, r5, #1
    77e4:	3301      	adds	r3, #1
    77e6:	181b      	adds	r3, r3, r0
    77e8:	42ab      	cmp	r3, r5
    77ea:	d900      	bls.n	77ee <__ssputs_r+0x3e>
    77ec:	001d      	movs	r5, r3
    77ee:	0553      	lsls	r3, r2, #21
    77f0:	d532      	bpl.n	7858 <__ssputs_r+0xa8>
    77f2:	0029      	movs	r1, r5
    77f4:	0038      	movs	r0, r7
    77f6:	f7ff fb0f 	bl	6e18 <_malloc_r>
    77fa:	1e06      	subs	r6, r0, #0
    77fc:	d109      	bne.n	7812 <__ssputs_r+0x62>
    77fe:	230c      	movs	r3, #12
    7800:	603b      	str	r3, [r7, #0]
    7802:	2340      	movs	r3, #64	; 0x40
    7804:	2001      	movs	r0, #1
    7806:	89a2      	ldrh	r2, [r4, #12]
    7808:	4240      	negs	r0, r0
    780a:	4313      	orrs	r3, r2
    780c:	81a3      	strh	r3, [r4, #12]
    780e:	b005      	add	sp, #20
    7810:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7812:	9a02      	ldr	r2, [sp, #8]
    7814:	6921      	ldr	r1, [r4, #16]
    7816:	f7ff fa91 	bl	6d3c <memcpy>
    781a:	89a3      	ldrh	r3, [r4, #12]
    781c:	4a14      	ldr	r2, [pc, #80]	; (7870 <__ssputs_r+0xc0>)
    781e:	401a      	ands	r2, r3
    7820:	2380      	movs	r3, #128	; 0x80
    7822:	4313      	orrs	r3, r2
    7824:	81a3      	strh	r3, [r4, #12]
    7826:	9b02      	ldr	r3, [sp, #8]
    7828:	6126      	str	r6, [r4, #16]
    782a:	18f6      	adds	r6, r6, r3
    782c:	6026      	str	r6, [r4, #0]
    782e:	6165      	str	r5, [r4, #20]
    7830:	9e01      	ldr	r6, [sp, #4]
    7832:	1aed      	subs	r5, r5, r3
    7834:	60a5      	str	r5, [r4, #8]
    7836:	9b01      	ldr	r3, [sp, #4]
    7838:	42b3      	cmp	r3, r6
    783a:	d200      	bcs.n	783e <__ssputs_r+0x8e>
    783c:	001e      	movs	r6, r3
    783e:	0032      	movs	r2, r6
    7840:	9903      	ldr	r1, [sp, #12]
    7842:	6820      	ldr	r0, [r4, #0]
    7844:	f7ff fa83 	bl	6d4e <memmove>
    7848:	68a3      	ldr	r3, [r4, #8]
    784a:	2000      	movs	r0, #0
    784c:	1b9b      	subs	r3, r3, r6
    784e:	60a3      	str	r3, [r4, #8]
    7850:	6823      	ldr	r3, [r4, #0]
    7852:	199e      	adds	r6, r3, r6
    7854:	6026      	str	r6, [r4, #0]
    7856:	e7da      	b.n	780e <__ssputs_r+0x5e>
    7858:	002a      	movs	r2, r5
    785a:	0038      	movs	r0, r7
    785c:	f000 fcc5 	bl	81ea <_realloc_r>
    7860:	1e06      	subs	r6, r0, #0
    7862:	d1e0      	bne.n	7826 <__ssputs_r+0x76>
    7864:	6921      	ldr	r1, [r4, #16]
    7866:	0038      	movs	r0, r7
    7868:	f7ff fa8c 	bl	6d84 <_free_r>
    786c:	e7c7      	b.n	77fe <__ssputs_r+0x4e>
    786e:	46c0      	nop			; (mov r8, r8)
    7870:	fffffb7f 	.word	0xfffffb7f

00007874 <_svfiprintf_r>:
    7874:	b5f0      	push	{r4, r5, r6, r7, lr}
    7876:	b09f      	sub	sp, #124	; 0x7c
    7878:	9002      	str	r0, [sp, #8]
    787a:	9305      	str	r3, [sp, #20]
    787c:	898b      	ldrh	r3, [r1, #12]
    787e:	000f      	movs	r7, r1
    7880:	0016      	movs	r6, r2
    7882:	061b      	lsls	r3, r3, #24
    7884:	d511      	bpl.n	78aa <_svfiprintf_r+0x36>
    7886:	690b      	ldr	r3, [r1, #16]
    7888:	2b00      	cmp	r3, #0
    788a:	d10e      	bne.n	78aa <_svfiprintf_r+0x36>
    788c:	2140      	movs	r1, #64	; 0x40
    788e:	f7ff fac3 	bl	6e18 <_malloc_r>
    7892:	6038      	str	r0, [r7, #0]
    7894:	6138      	str	r0, [r7, #16]
    7896:	2800      	cmp	r0, #0
    7898:	d105      	bne.n	78a6 <_svfiprintf_r+0x32>
    789a:	230c      	movs	r3, #12
    789c:	9a02      	ldr	r2, [sp, #8]
    789e:	3801      	subs	r0, #1
    78a0:	6013      	str	r3, [r2, #0]
    78a2:	b01f      	add	sp, #124	; 0x7c
    78a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    78a6:	2340      	movs	r3, #64	; 0x40
    78a8:	617b      	str	r3, [r7, #20]
    78aa:	2300      	movs	r3, #0
    78ac:	ad06      	add	r5, sp, #24
    78ae:	616b      	str	r3, [r5, #20]
    78b0:	3320      	adds	r3, #32
    78b2:	766b      	strb	r3, [r5, #25]
    78b4:	3310      	adds	r3, #16
    78b6:	76ab      	strb	r3, [r5, #26]
    78b8:	0034      	movs	r4, r6
    78ba:	7823      	ldrb	r3, [r4, #0]
    78bc:	2b00      	cmp	r3, #0
    78be:	d147      	bne.n	7950 <_svfiprintf_r+0xdc>
    78c0:	1ba3      	subs	r3, r4, r6
    78c2:	9304      	str	r3, [sp, #16]
    78c4:	d00d      	beq.n	78e2 <_svfiprintf_r+0x6e>
    78c6:	1ba3      	subs	r3, r4, r6
    78c8:	0032      	movs	r2, r6
    78ca:	0039      	movs	r1, r7
    78cc:	9802      	ldr	r0, [sp, #8]
    78ce:	f7ff ff6f 	bl	77b0 <__ssputs_r>
    78d2:	1c43      	adds	r3, r0, #1
    78d4:	d100      	bne.n	78d8 <_svfiprintf_r+0x64>
    78d6:	e0b5      	b.n	7a44 <_svfiprintf_r+0x1d0>
    78d8:	696a      	ldr	r2, [r5, #20]
    78da:	9b04      	ldr	r3, [sp, #16]
    78dc:	4694      	mov	ip, r2
    78de:	4463      	add	r3, ip
    78e0:	616b      	str	r3, [r5, #20]
    78e2:	7823      	ldrb	r3, [r4, #0]
    78e4:	2b00      	cmp	r3, #0
    78e6:	d100      	bne.n	78ea <_svfiprintf_r+0x76>
    78e8:	e0ac      	b.n	7a44 <_svfiprintf_r+0x1d0>
    78ea:	2201      	movs	r2, #1
    78ec:	2300      	movs	r3, #0
    78ee:	4252      	negs	r2, r2
    78f0:	606a      	str	r2, [r5, #4]
    78f2:	a902      	add	r1, sp, #8
    78f4:	3254      	adds	r2, #84	; 0x54
    78f6:	1852      	adds	r2, r2, r1
    78f8:	3401      	adds	r4, #1
    78fa:	602b      	str	r3, [r5, #0]
    78fc:	60eb      	str	r3, [r5, #12]
    78fe:	60ab      	str	r3, [r5, #8]
    7900:	7013      	strb	r3, [r2, #0]
    7902:	65ab      	str	r3, [r5, #88]	; 0x58
    7904:	4e58      	ldr	r6, [pc, #352]	; (7a68 <_svfiprintf_r+0x1f4>)
    7906:	2205      	movs	r2, #5
    7908:	7821      	ldrb	r1, [r4, #0]
    790a:	0030      	movs	r0, r6
    790c:	f000 fc62 	bl	81d4 <memchr>
    7910:	1c62      	adds	r2, r4, #1
    7912:	2800      	cmp	r0, #0
    7914:	d120      	bne.n	7958 <_svfiprintf_r+0xe4>
    7916:	6829      	ldr	r1, [r5, #0]
    7918:	06cb      	lsls	r3, r1, #27
    791a:	d504      	bpl.n	7926 <_svfiprintf_r+0xb2>
    791c:	2353      	movs	r3, #83	; 0x53
    791e:	ae02      	add	r6, sp, #8
    7920:	3020      	adds	r0, #32
    7922:	199b      	adds	r3, r3, r6
    7924:	7018      	strb	r0, [r3, #0]
    7926:	070b      	lsls	r3, r1, #28
    7928:	d504      	bpl.n	7934 <_svfiprintf_r+0xc0>
    792a:	2353      	movs	r3, #83	; 0x53
    792c:	202b      	movs	r0, #43	; 0x2b
    792e:	ae02      	add	r6, sp, #8
    7930:	199b      	adds	r3, r3, r6
    7932:	7018      	strb	r0, [r3, #0]
    7934:	7823      	ldrb	r3, [r4, #0]
    7936:	2b2a      	cmp	r3, #42	; 0x2a
    7938:	d016      	beq.n	7968 <_svfiprintf_r+0xf4>
    793a:	2000      	movs	r0, #0
    793c:	210a      	movs	r1, #10
    793e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7940:	7822      	ldrb	r2, [r4, #0]
    7942:	3a30      	subs	r2, #48	; 0x30
    7944:	2a09      	cmp	r2, #9
    7946:	d955      	bls.n	79f4 <_svfiprintf_r+0x180>
    7948:	2800      	cmp	r0, #0
    794a:	d015      	beq.n	7978 <_svfiprintf_r+0x104>
    794c:	9309      	str	r3, [sp, #36]	; 0x24
    794e:	e013      	b.n	7978 <_svfiprintf_r+0x104>
    7950:	2b25      	cmp	r3, #37	; 0x25
    7952:	d0b5      	beq.n	78c0 <_svfiprintf_r+0x4c>
    7954:	3401      	adds	r4, #1
    7956:	e7b0      	b.n	78ba <_svfiprintf_r+0x46>
    7958:	2301      	movs	r3, #1
    795a:	1b80      	subs	r0, r0, r6
    795c:	4083      	lsls	r3, r0
    795e:	6829      	ldr	r1, [r5, #0]
    7960:	0014      	movs	r4, r2
    7962:	430b      	orrs	r3, r1
    7964:	602b      	str	r3, [r5, #0]
    7966:	e7cd      	b.n	7904 <_svfiprintf_r+0x90>
    7968:	9b05      	ldr	r3, [sp, #20]
    796a:	1d18      	adds	r0, r3, #4
    796c:	681b      	ldr	r3, [r3, #0]
    796e:	9005      	str	r0, [sp, #20]
    7970:	2b00      	cmp	r3, #0
    7972:	db39      	blt.n	79e8 <_svfiprintf_r+0x174>
    7974:	9309      	str	r3, [sp, #36]	; 0x24
    7976:	0014      	movs	r4, r2
    7978:	7823      	ldrb	r3, [r4, #0]
    797a:	2b2e      	cmp	r3, #46	; 0x2e
    797c:	d10b      	bne.n	7996 <_svfiprintf_r+0x122>
    797e:	7863      	ldrb	r3, [r4, #1]
    7980:	1c62      	adds	r2, r4, #1
    7982:	2b2a      	cmp	r3, #42	; 0x2a
    7984:	d13e      	bne.n	7a04 <_svfiprintf_r+0x190>
    7986:	9b05      	ldr	r3, [sp, #20]
    7988:	3402      	adds	r4, #2
    798a:	1d1a      	adds	r2, r3, #4
    798c:	681b      	ldr	r3, [r3, #0]
    798e:	9205      	str	r2, [sp, #20]
    7990:	2b00      	cmp	r3, #0
    7992:	db34      	blt.n	79fe <_svfiprintf_r+0x18a>
    7994:	9307      	str	r3, [sp, #28]
    7996:	4e35      	ldr	r6, [pc, #212]	; (7a6c <_svfiprintf_r+0x1f8>)
    7998:	7821      	ldrb	r1, [r4, #0]
    799a:	2203      	movs	r2, #3
    799c:	0030      	movs	r0, r6
    799e:	f000 fc19 	bl	81d4 <memchr>
    79a2:	2800      	cmp	r0, #0
    79a4:	d006      	beq.n	79b4 <_svfiprintf_r+0x140>
    79a6:	2340      	movs	r3, #64	; 0x40
    79a8:	1b80      	subs	r0, r0, r6
    79aa:	4083      	lsls	r3, r0
    79ac:	682a      	ldr	r2, [r5, #0]
    79ae:	3401      	adds	r4, #1
    79b0:	4313      	orrs	r3, r2
    79b2:	602b      	str	r3, [r5, #0]
    79b4:	7821      	ldrb	r1, [r4, #0]
    79b6:	2206      	movs	r2, #6
    79b8:	482d      	ldr	r0, [pc, #180]	; (7a70 <_svfiprintf_r+0x1fc>)
    79ba:	1c66      	adds	r6, r4, #1
    79bc:	7629      	strb	r1, [r5, #24]
    79be:	f000 fc09 	bl	81d4 <memchr>
    79c2:	2800      	cmp	r0, #0
    79c4:	d046      	beq.n	7a54 <_svfiprintf_r+0x1e0>
    79c6:	4b2b      	ldr	r3, [pc, #172]	; (7a74 <_svfiprintf_r+0x200>)
    79c8:	2b00      	cmp	r3, #0
    79ca:	d12f      	bne.n	7a2c <_svfiprintf_r+0x1b8>
    79cc:	6829      	ldr	r1, [r5, #0]
    79ce:	9b05      	ldr	r3, [sp, #20]
    79d0:	2207      	movs	r2, #7
    79d2:	05c9      	lsls	r1, r1, #23
    79d4:	d528      	bpl.n	7a28 <_svfiprintf_r+0x1b4>
    79d6:	189b      	adds	r3, r3, r2
    79d8:	4393      	bics	r3, r2
    79da:	3308      	adds	r3, #8
    79dc:	9305      	str	r3, [sp, #20]
    79de:	696b      	ldr	r3, [r5, #20]
    79e0:	9a03      	ldr	r2, [sp, #12]
    79e2:	189b      	adds	r3, r3, r2
    79e4:	616b      	str	r3, [r5, #20]
    79e6:	e767      	b.n	78b8 <_svfiprintf_r+0x44>
    79e8:	425b      	negs	r3, r3
    79ea:	60eb      	str	r3, [r5, #12]
    79ec:	2302      	movs	r3, #2
    79ee:	430b      	orrs	r3, r1
    79f0:	602b      	str	r3, [r5, #0]
    79f2:	e7c0      	b.n	7976 <_svfiprintf_r+0x102>
    79f4:	434b      	muls	r3, r1
    79f6:	3401      	adds	r4, #1
    79f8:	189b      	adds	r3, r3, r2
    79fa:	2001      	movs	r0, #1
    79fc:	e7a0      	b.n	7940 <_svfiprintf_r+0xcc>
    79fe:	2301      	movs	r3, #1
    7a00:	425b      	negs	r3, r3
    7a02:	e7c7      	b.n	7994 <_svfiprintf_r+0x120>
    7a04:	2300      	movs	r3, #0
    7a06:	0014      	movs	r4, r2
    7a08:	200a      	movs	r0, #10
    7a0a:	001a      	movs	r2, r3
    7a0c:	606b      	str	r3, [r5, #4]
    7a0e:	7821      	ldrb	r1, [r4, #0]
    7a10:	3930      	subs	r1, #48	; 0x30
    7a12:	2909      	cmp	r1, #9
    7a14:	d903      	bls.n	7a1e <_svfiprintf_r+0x1aa>
    7a16:	2b00      	cmp	r3, #0
    7a18:	d0bd      	beq.n	7996 <_svfiprintf_r+0x122>
    7a1a:	9207      	str	r2, [sp, #28]
    7a1c:	e7bb      	b.n	7996 <_svfiprintf_r+0x122>
    7a1e:	4342      	muls	r2, r0
    7a20:	3401      	adds	r4, #1
    7a22:	1852      	adds	r2, r2, r1
    7a24:	2301      	movs	r3, #1
    7a26:	e7f2      	b.n	7a0e <_svfiprintf_r+0x19a>
    7a28:	3307      	adds	r3, #7
    7a2a:	e7d5      	b.n	79d8 <_svfiprintf_r+0x164>
    7a2c:	ab05      	add	r3, sp, #20
    7a2e:	9300      	str	r3, [sp, #0]
    7a30:	003a      	movs	r2, r7
    7a32:	4b11      	ldr	r3, [pc, #68]	; (7a78 <_svfiprintf_r+0x204>)
    7a34:	0029      	movs	r1, r5
    7a36:	9802      	ldr	r0, [sp, #8]
    7a38:	e000      	b.n	7a3c <_svfiprintf_r+0x1c8>
    7a3a:	bf00      	nop
    7a3c:	9003      	str	r0, [sp, #12]
    7a3e:	9b03      	ldr	r3, [sp, #12]
    7a40:	3301      	adds	r3, #1
    7a42:	d1cc      	bne.n	79de <_svfiprintf_r+0x16a>
    7a44:	89bb      	ldrh	r3, [r7, #12]
    7a46:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7a48:	065b      	lsls	r3, r3, #25
    7a4a:	d400      	bmi.n	7a4e <_svfiprintf_r+0x1da>
    7a4c:	e729      	b.n	78a2 <_svfiprintf_r+0x2e>
    7a4e:	2001      	movs	r0, #1
    7a50:	4240      	negs	r0, r0
    7a52:	e726      	b.n	78a2 <_svfiprintf_r+0x2e>
    7a54:	ab05      	add	r3, sp, #20
    7a56:	9300      	str	r3, [sp, #0]
    7a58:	003a      	movs	r2, r7
    7a5a:	4b07      	ldr	r3, [pc, #28]	; (7a78 <_svfiprintf_r+0x204>)
    7a5c:	0029      	movs	r1, r5
    7a5e:	9802      	ldr	r0, [sp, #8]
    7a60:	f000 f9be 	bl	7de0 <_printf_i>
    7a64:	e7ea      	b.n	7a3c <_svfiprintf_r+0x1c8>
    7a66:	46c0      	nop			; (mov r8, r8)
    7a68:	0000944c 	.word	0x0000944c
    7a6c:	00009452 	.word	0x00009452
    7a70:	00009456 	.word	0x00009456
    7a74:	00000000 	.word	0x00000000
    7a78:	000077b1 	.word	0x000077b1

00007a7c <__sfputc_r>:
    7a7c:	6893      	ldr	r3, [r2, #8]
    7a7e:	b510      	push	{r4, lr}
    7a80:	3b01      	subs	r3, #1
    7a82:	6093      	str	r3, [r2, #8]
    7a84:	2b00      	cmp	r3, #0
    7a86:	da05      	bge.n	7a94 <__sfputc_r+0x18>
    7a88:	6994      	ldr	r4, [r2, #24]
    7a8a:	42a3      	cmp	r3, r4
    7a8c:	db08      	blt.n	7aa0 <__sfputc_r+0x24>
    7a8e:	b2cb      	uxtb	r3, r1
    7a90:	2b0a      	cmp	r3, #10
    7a92:	d005      	beq.n	7aa0 <__sfputc_r+0x24>
    7a94:	6813      	ldr	r3, [r2, #0]
    7a96:	1c58      	adds	r0, r3, #1
    7a98:	6010      	str	r0, [r2, #0]
    7a9a:	7019      	strb	r1, [r3, #0]
    7a9c:	b2c8      	uxtb	r0, r1
    7a9e:	bd10      	pop	{r4, pc}
    7aa0:	f7ff fbc4 	bl	722c <__swbuf_r>
    7aa4:	e7fb      	b.n	7a9e <__sfputc_r+0x22>

00007aa6 <__sfputs_r>:
    7aa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7aa8:	0006      	movs	r6, r0
    7aaa:	000f      	movs	r7, r1
    7aac:	0014      	movs	r4, r2
    7aae:	18d5      	adds	r5, r2, r3
    7ab0:	42ac      	cmp	r4, r5
    7ab2:	d101      	bne.n	7ab8 <__sfputs_r+0x12>
    7ab4:	2000      	movs	r0, #0
    7ab6:	e007      	b.n	7ac8 <__sfputs_r+0x22>
    7ab8:	7821      	ldrb	r1, [r4, #0]
    7aba:	003a      	movs	r2, r7
    7abc:	0030      	movs	r0, r6
    7abe:	f7ff ffdd 	bl	7a7c <__sfputc_r>
    7ac2:	3401      	adds	r4, #1
    7ac4:	1c43      	adds	r3, r0, #1
    7ac6:	d1f3      	bne.n	7ab0 <__sfputs_r+0xa>
    7ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00007acc <_vfiprintf_r>:
    7acc:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ace:	b09f      	sub	sp, #124	; 0x7c
    7ad0:	0006      	movs	r6, r0
    7ad2:	000f      	movs	r7, r1
    7ad4:	0014      	movs	r4, r2
    7ad6:	9305      	str	r3, [sp, #20]
    7ad8:	2800      	cmp	r0, #0
    7ada:	d004      	beq.n	7ae6 <_vfiprintf_r+0x1a>
    7adc:	6983      	ldr	r3, [r0, #24]
    7ade:	2b00      	cmp	r3, #0
    7ae0:	d101      	bne.n	7ae6 <_vfiprintf_r+0x1a>
    7ae2:	f7ff fd67 	bl	75b4 <__sinit>
    7ae6:	4b7f      	ldr	r3, [pc, #508]	; (7ce4 <_vfiprintf_r+0x218>)
    7ae8:	429f      	cmp	r7, r3
    7aea:	d15c      	bne.n	7ba6 <_vfiprintf_r+0xda>
    7aec:	6877      	ldr	r7, [r6, #4]
    7aee:	89bb      	ldrh	r3, [r7, #12]
    7af0:	071b      	lsls	r3, r3, #28
    7af2:	d562      	bpl.n	7bba <_vfiprintf_r+0xee>
    7af4:	693b      	ldr	r3, [r7, #16]
    7af6:	2b00      	cmp	r3, #0
    7af8:	d05f      	beq.n	7bba <_vfiprintf_r+0xee>
    7afa:	2300      	movs	r3, #0
    7afc:	ad06      	add	r5, sp, #24
    7afe:	616b      	str	r3, [r5, #20]
    7b00:	3320      	adds	r3, #32
    7b02:	766b      	strb	r3, [r5, #25]
    7b04:	3310      	adds	r3, #16
    7b06:	76ab      	strb	r3, [r5, #26]
    7b08:	9402      	str	r4, [sp, #8]
    7b0a:	9c02      	ldr	r4, [sp, #8]
    7b0c:	7823      	ldrb	r3, [r4, #0]
    7b0e:	2b00      	cmp	r3, #0
    7b10:	d15d      	bne.n	7bce <_vfiprintf_r+0x102>
    7b12:	9b02      	ldr	r3, [sp, #8]
    7b14:	1ae3      	subs	r3, r4, r3
    7b16:	9304      	str	r3, [sp, #16]
    7b18:	d00d      	beq.n	7b36 <_vfiprintf_r+0x6a>
    7b1a:	9b04      	ldr	r3, [sp, #16]
    7b1c:	9a02      	ldr	r2, [sp, #8]
    7b1e:	0039      	movs	r1, r7
    7b20:	0030      	movs	r0, r6
    7b22:	f7ff ffc0 	bl	7aa6 <__sfputs_r>
    7b26:	1c43      	adds	r3, r0, #1
    7b28:	d100      	bne.n	7b2c <_vfiprintf_r+0x60>
    7b2a:	e0cc      	b.n	7cc6 <_vfiprintf_r+0x1fa>
    7b2c:	696a      	ldr	r2, [r5, #20]
    7b2e:	9b04      	ldr	r3, [sp, #16]
    7b30:	4694      	mov	ip, r2
    7b32:	4463      	add	r3, ip
    7b34:	616b      	str	r3, [r5, #20]
    7b36:	7823      	ldrb	r3, [r4, #0]
    7b38:	2b00      	cmp	r3, #0
    7b3a:	d100      	bne.n	7b3e <_vfiprintf_r+0x72>
    7b3c:	e0c3      	b.n	7cc6 <_vfiprintf_r+0x1fa>
    7b3e:	2201      	movs	r2, #1
    7b40:	2300      	movs	r3, #0
    7b42:	4252      	negs	r2, r2
    7b44:	606a      	str	r2, [r5, #4]
    7b46:	a902      	add	r1, sp, #8
    7b48:	3254      	adds	r2, #84	; 0x54
    7b4a:	1852      	adds	r2, r2, r1
    7b4c:	3401      	adds	r4, #1
    7b4e:	602b      	str	r3, [r5, #0]
    7b50:	60eb      	str	r3, [r5, #12]
    7b52:	60ab      	str	r3, [r5, #8]
    7b54:	7013      	strb	r3, [r2, #0]
    7b56:	65ab      	str	r3, [r5, #88]	; 0x58
    7b58:	7821      	ldrb	r1, [r4, #0]
    7b5a:	2205      	movs	r2, #5
    7b5c:	4862      	ldr	r0, [pc, #392]	; (7ce8 <_vfiprintf_r+0x21c>)
    7b5e:	f000 fb39 	bl	81d4 <memchr>
    7b62:	1c63      	adds	r3, r4, #1
    7b64:	469c      	mov	ip, r3
    7b66:	2800      	cmp	r0, #0
    7b68:	d135      	bne.n	7bd6 <_vfiprintf_r+0x10a>
    7b6a:	6829      	ldr	r1, [r5, #0]
    7b6c:	06cb      	lsls	r3, r1, #27
    7b6e:	d504      	bpl.n	7b7a <_vfiprintf_r+0xae>
    7b70:	2353      	movs	r3, #83	; 0x53
    7b72:	aa02      	add	r2, sp, #8
    7b74:	3020      	adds	r0, #32
    7b76:	189b      	adds	r3, r3, r2
    7b78:	7018      	strb	r0, [r3, #0]
    7b7a:	070b      	lsls	r3, r1, #28
    7b7c:	d504      	bpl.n	7b88 <_vfiprintf_r+0xbc>
    7b7e:	2353      	movs	r3, #83	; 0x53
    7b80:	202b      	movs	r0, #43	; 0x2b
    7b82:	aa02      	add	r2, sp, #8
    7b84:	189b      	adds	r3, r3, r2
    7b86:	7018      	strb	r0, [r3, #0]
    7b88:	7823      	ldrb	r3, [r4, #0]
    7b8a:	2b2a      	cmp	r3, #42	; 0x2a
    7b8c:	d02c      	beq.n	7be8 <_vfiprintf_r+0x11c>
    7b8e:	2000      	movs	r0, #0
    7b90:	210a      	movs	r1, #10
    7b92:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7b94:	7822      	ldrb	r2, [r4, #0]
    7b96:	3a30      	subs	r2, #48	; 0x30
    7b98:	2a09      	cmp	r2, #9
    7b9a:	d800      	bhi.n	7b9e <_vfiprintf_r+0xd2>
    7b9c:	e06b      	b.n	7c76 <_vfiprintf_r+0x1aa>
    7b9e:	2800      	cmp	r0, #0
    7ba0:	d02a      	beq.n	7bf8 <_vfiprintf_r+0x12c>
    7ba2:	9309      	str	r3, [sp, #36]	; 0x24
    7ba4:	e028      	b.n	7bf8 <_vfiprintf_r+0x12c>
    7ba6:	4b51      	ldr	r3, [pc, #324]	; (7cec <_vfiprintf_r+0x220>)
    7ba8:	429f      	cmp	r7, r3
    7baa:	d101      	bne.n	7bb0 <_vfiprintf_r+0xe4>
    7bac:	68b7      	ldr	r7, [r6, #8]
    7bae:	e79e      	b.n	7aee <_vfiprintf_r+0x22>
    7bb0:	4b4f      	ldr	r3, [pc, #316]	; (7cf0 <_vfiprintf_r+0x224>)
    7bb2:	429f      	cmp	r7, r3
    7bb4:	d19b      	bne.n	7aee <_vfiprintf_r+0x22>
    7bb6:	68f7      	ldr	r7, [r6, #12]
    7bb8:	e799      	b.n	7aee <_vfiprintf_r+0x22>
    7bba:	0039      	movs	r1, r7
    7bbc:	0030      	movs	r0, r6
    7bbe:	f7ff fb8b 	bl	72d8 <__swsetup_r>
    7bc2:	2800      	cmp	r0, #0
    7bc4:	d099      	beq.n	7afa <_vfiprintf_r+0x2e>
    7bc6:	2001      	movs	r0, #1
    7bc8:	4240      	negs	r0, r0
    7bca:	b01f      	add	sp, #124	; 0x7c
    7bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7bce:	2b25      	cmp	r3, #37	; 0x25
    7bd0:	d09f      	beq.n	7b12 <_vfiprintf_r+0x46>
    7bd2:	3401      	adds	r4, #1
    7bd4:	e79a      	b.n	7b0c <_vfiprintf_r+0x40>
    7bd6:	4b44      	ldr	r3, [pc, #272]	; (7ce8 <_vfiprintf_r+0x21c>)
    7bd8:	6829      	ldr	r1, [r5, #0]
    7bda:	1ac0      	subs	r0, r0, r3
    7bdc:	2301      	movs	r3, #1
    7bde:	4083      	lsls	r3, r0
    7be0:	430b      	orrs	r3, r1
    7be2:	602b      	str	r3, [r5, #0]
    7be4:	4664      	mov	r4, ip
    7be6:	e7b7      	b.n	7b58 <_vfiprintf_r+0x8c>
    7be8:	9b05      	ldr	r3, [sp, #20]
    7bea:	1d18      	adds	r0, r3, #4
    7bec:	681b      	ldr	r3, [r3, #0]
    7bee:	9005      	str	r0, [sp, #20]
    7bf0:	2b00      	cmp	r3, #0
    7bf2:	db3a      	blt.n	7c6a <_vfiprintf_r+0x19e>
    7bf4:	9309      	str	r3, [sp, #36]	; 0x24
    7bf6:	4664      	mov	r4, ip
    7bf8:	7823      	ldrb	r3, [r4, #0]
    7bfa:	2b2e      	cmp	r3, #46	; 0x2e
    7bfc:	d10b      	bne.n	7c16 <_vfiprintf_r+0x14a>
    7bfe:	7863      	ldrb	r3, [r4, #1]
    7c00:	1c62      	adds	r2, r4, #1
    7c02:	2b2a      	cmp	r3, #42	; 0x2a
    7c04:	d13f      	bne.n	7c86 <_vfiprintf_r+0x1ba>
    7c06:	9b05      	ldr	r3, [sp, #20]
    7c08:	3402      	adds	r4, #2
    7c0a:	1d1a      	adds	r2, r3, #4
    7c0c:	681b      	ldr	r3, [r3, #0]
    7c0e:	9205      	str	r2, [sp, #20]
    7c10:	2b00      	cmp	r3, #0
    7c12:	db35      	blt.n	7c80 <_vfiprintf_r+0x1b4>
    7c14:	9307      	str	r3, [sp, #28]
    7c16:	7821      	ldrb	r1, [r4, #0]
    7c18:	2203      	movs	r2, #3
    7c1a:	4836      	ldr	r0, [pc, #216]	; (7cf4 <_vfiprintf_r+0x228>)
    7c1c:	f000 fada 	bl	81d4 <memchr>
    7c20:	2800      	cmp	r0, #0
    7c22:	d007      	beq.n	7c34 <_vfiprintf_r+0x168>
    7c24:	4b33      	ldr	r3, [pc, #204]	; (7cf4 <_vfiprintf_r+0x228>)
    7c26:	682a      	ldr	r2, [r5, #0]
    7c28:	1ac0      	subs	r0, r0, r3
    7c2a:	2340      	movs	r3, #64	; 0x40
    7c2c:	4083      	lsls	r3, r0
    7c2e:	4313      	orrs	r3, r2
    7c30:	602b      	str	r3, [r5, #0]
    7c32:	3401      	adds	r4, #1
    7c34:	7821      	ldrb	r1, [r4, #0]
    7c36:	1c63      	adds	r3, r4, #1
    7c38:	2206      	movs	r2, #6
    7c3a:	482f      	ldr	r0, [pc, #188]	; (7cf8 <_vfiprintf_r+0x22c>)
    7c3c:	9302      	str	r3, [sp, #8]
    7c3e:	7629      	strb	r1, [r5, #24]
    7c40:	f000 fac8 	bl	81d4 <memchr>
    7c44:	2800      	cmp	r0, #0
    7c46:	d044      	beq.n	7cd2 <_vfiprintf_r+0x206>
    7c48:	4b2c      	ldr	r3, [pc, #176]	; (7cfc <_vfiprintf_r+0x230>)
    7c4a:	2b00      	cmp	r3, #0
    7c4c:	d12f      	bne.n	7cae <_vfiprintf_r+0x1e2>
    7c4e:	6829      	ldr	r1, [r5, #0]
    7c50:	9b05      	ldr	r3, [sp, #20]
    7c52:	2207      	movs	r2, #7
    7c54:	05c9      	lsls	r1, r1, #23
    7c56:	d528      	bpl.n	7caa <_vfiprintf_r+0x1de>
    7c58:	189b      	adds	r3, r3, r2
    7c5a:	4393      	bics	r3, r2
    7c5c:	3308      	adds	r3, #8
    7c5e:	9305      	str	r3, [sp, #20]
    7c60:	696b      	ldr	r3, [r5, #20]
    7c62:	9a03      	ldr	r2, [sp, #12]
    7c64:	189b      	adds	r3, r3, r2
    7c66:	616b      	str	r3, [r5, #20]
    7c68:	e74f      	b.n	7b0a <_vfiprintf_r+0x3e>
    7c6a:	425b      	negs	r3, r3
    7c6c:	60eb      	str	r3, [r5, #12]
    7c6e:	2302      	movs	r3, #2
    7c70:	430b      	orrs	r3, r1
    7c72:	602b      	str	r3, [r5, #0]
    7c74:	e7bf      	b.n	7bf6 <_vfiprintf_r+0x12a>
    7c76:	434b      	muls	r3, r1
    7c78:	3401      	adds	r4, #1
    7c7a:	189b      	adds	r3, r3, r2
    7c7c:	2001      	movs	r0, #1
    7c7e:	e789      	b.n	7b94 <_vfiprintf_r+0xc8>
    7c80:	2301      	movs	r3, #1
    7c82:	425b      	negs	r3, r3
    7c84:	e7c6      	b.n	7c14 <_vfiprintf_r+0x148>
    7c86:	2300      	movs	r3, #0
    7c88:	0014      	movs	r4, r2
    7c8a:	200a      	movs	r0, #10
    7c8c:	001a      	movs	r2, r3
    7c8e:	606b      	str	r3, [r5, #4]
    7c90:	7821      	ldrb	r1, [r4, #0]
    7c92:	3930      	subs	r1, #48	; 0x30
    7c94:	2909      	cmp	r1, #9
    7c96:	d903      	bls.n	7ca0 <_vfiprintf_r+0x1d4>
    7c98:	2b00      	cmp	r3, #0
    7c9a:	d0bc      	beq.n	7c16 <_vfiprintf_r+0x14a>
    7c9c:	9207      	str	r2, [sp, #28]
    7c9e:	e7ba      	b.n	7c16 <_vfiprintf_r+0x14a>
    7ca0:	4342      	muls	r2, r0
    7ca2:	3401      	adds	r4, #1
    7ca4:	1852      	adds	r2, r2, r1
    7ca6:	2301      	movs	r3, #1
    7ca8:	e7f2      	b.n	7c90 <_vfiprintf_r+0x1c4>
    7caa:	3307      	adds	r3, #7
    7cac:	e7d5      	b.n	7c5a <_vfiprintf_r+0x18e>
    7cae:	ab05      	add	r3, sp, #20
    7cb0:	9300      	str	r3, [sp, #0]
    7cb2:	003a      	movs	r2, r7
    7cb4:	4b12      	ldr	r3, [pc, #72]	; (7d00 <_vfiprintf_r+0x234>)
    7cb6:	0029      	movs	r1, r5
    7cb8:	0030      	movs	r0, r6
    7cba:	e000      	b.n	7cbe <_vfiprintf_r+0x1f2>
    7cbc:	bf00      	nop
    7cbe:	9003      	str	r0, [sp, #12]
    7cc0:	9b03      	ldr	r3, [sp, #12]
    7cc2:	3301      	adds	r3, #1
    7cc4:	d1cc      	bne.n	7c60 <_vfiprintf_r+0x194>
    7cc6:	89bb      	ldrh	r3, [r7, #12]
    7cc8:	065b      	lsls	r3, r3, #25
    7cca:	d500      	bpl.n	7cce <_vfiprintf_r+0x202>
    7ccc:	e77b      	b.n	7bc6 <_vfiprintf_r+0xfa>
    7cce:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7cd0:	e77b      	b.n	7bca <_vfiprintf_r+0xfe>
    7cd2:	ab05      	add	r3, sp, #20
    7cd4:	9300      	str	r3, [sp, #0]
    7cd6:	003a      	movs	r2, r7
    7cd8:	4b09      	ldr	r3, [pc, #36]	; (7d00 <_vfiprintf_r+0x234>)
    7cda:	0029      	movs	r1, r5
    7cdc:	0030      	movs	r0, r6
    7cde:	f000 f87f 	bl	7de0 <_printf_i>
    7ce2:	e7ec      	b.n	7cbe <_vfiprintf_r+0x1f2>
    7ce4:	0000940c 	.word	0x0000940c
    7ce8:	0000944c 	.word	0x0000944c
    7cec:	0000942c 	.word	0x0000942c
    7cf0:	000093ec 	.word	0x000093ec
    7cf4:	00009452 	.word	0x00009452
    7cf8:	00009456 	.word	0x00009456
    7cfc:	00000000 	.word	0x00000000
    7d00:	00007aa7 	.word	0x00007aa7

00007d04 <_printf_common>:
    7d04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7d06:	0015      	movs	r5, r2
    7d08:	9301      	str	r3, [sp, #4]
    7d0a:	688a      	ldr	r2, [r1, #8]
    7d0c:	690b      	ldr	r3, [r1, #16]
    7d0e:	9000      	str	r0, [sp, #0]
    7d10:	000c      	movs	r4, r1
    7d12:	4293      	cmp	r3, r2
    7d14:	da00      	bge.n	7d18 <_printf_common+0x14>
    7d16:	0013      	movs	r3, r2
    7d18:	0022      	movs	r2, r4
    7d1a:	602b      	str	r3, [r5, #0]
    7d1c:	3243      	adds	r2, #67	; 0x43
    7d1e:	7812      	ldrb	r2, [r2, #0]
    7d20:	2a00      	cmp	r2, #0
    7d22:	d001      	beq.n	7d28 <_printf_common+0x24>
    7d24:	3301      	adds	r3, #1
    7d26:	602b      	str	r3, [r5, #0]
    7d28:	6823      	ldr	r3, [r4, #0]
    7d2a:	069b      	lsls	r3, r3, #26
    7d2c:	d502      	bpl.n	7d34 <_printf_common+0x30>
    7d2e:	682b      	ldr	r3, [r5, #0]
    7d30:	3302      	adds	r3, #2
    7d32:	602b      	str	r3, [r5, #0]
    7d34:	2706      	movs	r7, #6
    7d36:	6823      	ldr	r3, [r4, #0]
    7d38:	401f      	ands	r7, r3
    7d3a:	d027      	beq.n	7d8c <_printf_common+0x88>
    7d3c:	0023      	movs	r3, r4
    7d3e:	3343      	adds	r3, #67	; 0x43
    7d40:	781b      	ldrb	r3, [r3, #0]
    7d42:	1e5a      	subs	r2, r3, #1
    7d44:	4193      	sbcs	r3, r2
    7d46:	6822      	ldr	r2, [r4, #0]
    7d48:	0692      	lsls	r2, r2, #26
    7d4a:	d430      	bmi.n	7dae <_printf_common+0xaa>
    7d4c:	0022      	movs	r2, r4
    7d4e:	9901      	ldr	r1, [sp, #4]
    7d50:	3243      	adds	r2, #67	; 0x43
    7d52:	9800      	ldr	r0, [sp, #0]
    7d54:	9e08      	ldr	r6, [sp, #32]
    7d56:	47b0      	blx	r6
    7d58:	1c43      	adds	r3, r0, #1
    7d5a:	d025      	beq.n	7da8 <_printf_common+0xa4>
    7d5c:	2306      	movs	r3, #6
    7d5e:	6820      	ldr	r0, [r4, #0]
    7d60:	682a      	ldr	r2, [r5, #0]
    7d62:	68e1      	ldr	r1, [r4, #12]
    7d64:	4003      	ands	r3, r0
    7d66:	2500      	movs	r5, #0
    7d68:	2b04      	cmp	r3, #4
    7d6a:	d103      	bne.n	7d74 <_printf_common+0x70>
    7d6c:	1a8d      	subs	r5, r1, r2
    7d6e:	43eb      	mvns	r3, r5
    7d70:	17db      	asrs	r3, r3, #31
    7d72:	401d      	ands	r5, r3
    7d74:	68a3      	ldr	r3, [r4, #8]
    7d76:	6922      	ldr	r2, [r4, #16]
    7d78:	4293      	cmp	r3, r2
    7d7a:	dd01      	ble.n	7d80 <_printf_common+0x7c>
    7d7c:	1a9b      	subs	r3, r3, r2
    7d7e:	18ed      	adds	r5, r5, r3
    7d80:	2700      	movs	r7, #0
    7d82:	42bd      	cmp	r5, r7
    7d84:	d120      	bne.n	7dc8 <_printf_common+0xc4>
    7d86:	2000      	movs	r0, #0
    7d88:	e010      	b.n	7dac <_printf_common+0xa8>
    7d8a:	3701      	adds	r7, #1
    7d8c:	68e3      	ldr	r3, [r4, #12]
    7d8e:	682a      	ldr	r2, [r5, #0]
    7d90:	1a9b      	subs	r3, r3, r2
    7d92:	429f      	cmp	r7, r3
    7d94:	dad2      	bge.n	7d3c <_printf_common+0x38>
    7d96:	0022      	movs	r2, r4
    7d98:	2301      	movs	r3, #1
    7d9a:	3219      	adds	r2, #25
    7d9c:	9901      	ldr	r1, [sp, #4]
    7d9e:	9800      	ldr	r0, [sp, #0]
    7da0:	9e08      	ldr	r6, [sp, #32]
    7da2:	47b0      	blx	r6
    7da4:	1c43      	adds	r3, r0, #1
    7da6:	d1f0      	bne.n	7d8a <_printf_common+0x86>
    7da8:	2001      	movs	r0, #1
    7daa:	4240      	negs	r0, r0
    7dac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7dae:	2030      	movs	r0, #48	; 0x30
    7db0:	18e1      	adds	r1, r4, r3
    7db2:	3143      	adds	r1, #67	; 0x43
    7db4:	7008      	strb	r0, [r1, #0]
    7db6:	0021      	movs	r1, r4
    7db8:	1c5a      	adds	r2, r3, #1
    7dba:	3145      	adds	r1, #69	; 0x45
    7dbc:	7809      	ldrb	r1, [r1, #0]
    7dbe:	18a2      	adds	r2, r4, r2
    7dc0:	3243      	adds	r2, #67	; 0x43
    7dc2:	3302      	adds	r3, #2
    7dc4:	7011      	strb	r1, [r2, #0]
    7dc6:	e7c1      	b.n	7d4c <_printf_common+0x48>
    7dc8:	0022      	movs	r2, r4
    7dca:	2301      	movs	r3, #1
    7dcc:	321a      	adds	r2, #26
    7dce:	9901      	ldr	r1, [sp, #4]
    7dd0:	9800      	ldr	r0, [sp, #0]
    7dd2:	9e08      	ldr	r6, [sp, #32]
    7dd4:	47b0      	blx	r6
    7dd6:	1c43      	adds	r3, r0, #1
    7dd8:	d0e6      	beq.n	7da8 <_printf_common+0xa4>
    7dda:	3701      	adds	r7, #1
    7ddc:	e7d1      	b.n	7d82 <_printf_common+0x7e>
	...

00007de0 <_printf_i>:
    7de0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7de2:	b08b      	sub	sp, #44	; 0x2c
    7de4:	9206      	str	r2, [sp, #24]
    7de6:	000a      	movs	r2, r1
    7de8:	3243      	adds	r2, #67	; 0x43
    7dea:	9307      	str	r3, [sp, #28]
    7dec:	9005      	str	r0, [sp, #20]
    7dee:	9204      	str	r2, [sp, #16]
    7df0:	7e0a      	ldrb	r2, [r1, #24]
    7df2:	000c      	movs	r4, r1
    7df4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7df6:	2a6e      	cmp	r2, #110	; 0x6e
    7df8:	d100      	bne.n	7dfc <_printf_i+0x1c>
    7dfa:	e08f      	b.n	7f1c <_printf_i+0x13c>
    7dfc:	d817      	bhi.n	7e2e <_printf_i+0x4e>
    7dfe:	2a63      	cmp	r2, #99	; 0x63
    7e00:	d02c      	beq.n	7e5c <_printf_i+0x7c>
    7e02:	d808      	bhi.n	7e16 <_printf_i+0x36>
    7e04:	2a00      	cmp	r2, #0
    7e06:	d100      	bne.n	7e0a <_printf_i+0x2a>
    7e08:	e099      	b.n	7f3e <_printf_i+0x15e>
    7e0a:	2a58      	cmp	r2, #88	; 0x58
    7e0c:	d054      	beq.n	7eb8 <_printf_i+0xd8>
    7e0e:	0026      	movs	r6, r4
    7e10:	3642      	adds	r6, #66	; 0x42
    7e12:	7032      	strb	r2, [r6, #0]
    7e14:	e029      	b.n	7e6a <_printf_i+0x8a>
    7e16:	2a64      	cmp	r2, #100	; 0x64
    7e18:	d001      	beq.n	7e1e <_printf_i+0x3e>
    7e1a:	2a69      	cmp	r2, #105	; 0x69
    7e1c:	d1f7      	bne.n	7e0e <_printf_i+0x2e>
    7e1e:	6821      	ldr	r1, [r4, #0]
    7e20:	681a      	ldr	r2, [r3, #0]
    7e22:	0608      	lsls	r0, r1, #24
    7e24:	d523      	bpl.n	7e6e <_printf_i+0x8e>
    7e26:	1d11      	adds	r1, r2, #4
    7e28:	6019      	str	r1, [r3, #0]
    7e2a:	6815      	ldr	r5, [r2, #0]
    7e2c:	e025      	b.n	7e7a <_printf_i+0x9a>
    7e2e:	2a73      	cmp	r2, #115	; 0x73
    7e30:	d100      	bne.n	7e34 <_printf_i+0x54>
    7e32:	e088      	b.n	7f46 <_printf_i+0x166>
    7e34:	d808      	bhi.n	7e48 <_printf_i+0x68>
    7e36:	2a6f      	cmp	r2, #111	; 0x6f
    7e38:	d029      	beq.n	7e8e <_printf_i+0xae>
    7e3a:	2a70      	cmp	r2, #112	; 0x70
    7e3c:	d1e7      	bne.n	7e0e <_printf_i+0x2e>
    7e3e:	2220      	movs	r2, #32
    7e40:	6809      	ldr	r1, [r1, #0]
    7e42:	430a      	orrs	r2, r1
    7e44:	6022      	str	r2, [r4, #0]
    7e46:	e003      	b.n	7e50 <_printf_i+0x70>
    7e48:	2a75      	cmp	r2, #117	; 0x75
    7e4a:	d020      	beq.n	7e8e <_printf_i+0xae>
    7e4c:	2a78      	cmp	r2, #120	; 0x78
    7e4e:	d1de      	bne.n	7e0e <_printf_i+0x2e>
    7e50:	0022      	movs	r2, r4
    7e52:	2178      	movs	r1, #120	; 0x78
    7e54:	3245      	adds	r2, #69	; 0x45
    7e56:	7011      	strb	r1, [r2, #0]
    7e58:	4a6c      	ldr	r2, [pc, #432]	; (800c <_printf_i+0x22c>)
    7e5a:	e030      	b.n	7ebe <_printf_i+0xde>
    7e5c:	000e      	movs	r6, r1
    7e5e:	681a      	ldr	r2, [r3, #0]
    7e60:	3642      	adds	r6, #66	; 0x42
    7e62:	1d11      	adds	r1, r2, #4
    7e64:	6019      	str	r1, [r3, #0]
    7e66:	6813      	ldr	r3, [r2, #0]
    7e68:	7033      	strb	r3, [r6, #0]
    7e6a:	2301      	movs	r3, #1
    7e6c:	e079      	b.n	7f62 <_printf_i+0x182>
    7e6e:	0649      	lsls	r1, r1, #25
    7e70:	d5d9      	bpl.n	7e26 <_printf_i+0x46>
    7e72:	1d11      	adds	r1, r2, #4
    7e74:	6019      	str	r1, [r3, #0]
    7e76:	2300      	movs	r3, #0
    7e78:	5ed5      	ldrsh	r5, [r2, r3]
    7e7a:	2d00      	cmp	r5, #0
    7e7c:	da03      	bge.n	7e86 <_printf_i+0xa6>
    7e7e:	232d      	movs	r3, #45	; 0x2d
    7e80:	9a04      	ldr	r2, [sp, #16]
    7e82:	426d      	negs	r5, r5
    7e84:	7013      	strb	r3, [r2, #0]
    7e86:	4b62      	ldr	r3, [pc, #392]	; (8010 <_printf_i+0x230>)
    7e88:	270a      	movs	r7, #10
    7e8a:	9303      	str	r3, [sp, #12]
    7e8c:	e02f      	b.n	7eee <_printf_i+0x10e>
    7e8e:	6820      	ldr	r0, [r4, #0]
    7e90:	6819      	ldr	r1, [r3, #0]
    7e92:	0605      	lsls	r5, r0, #24
    7e94:	d503      	bpl.n	7e9e <_printf_i+0xbe>
    7e96:	1d08      	adds	r0, r1, #4
    7e98:	6018      	str	r0, [r3, #0]
    7e9a:	680d      	ldr	r5, [r1, #0]
    7e9c:	e005      	b.n	7eaa <_printf_i+0xca>
    7e9e:	0640      	lsls	r0, r0, #25
    7ea0:	d5f9      	bpl.n	7e96 <_printf_i+0xb6>
    7ea2:	680d      	ldr	r5, [r1, #0]
    7ea4:	1d08      	adds	r0, r1, #4
    7ea6:	6018      	str	r0, [r3, #0]
    7ea8:	b2ad      	uxth	r5, r5
    7eaa:	4b59      	ldr	r3, [pc, #356]	; (8010 <_printf_i+0x230>)
    7eac:	2708      	movs	r7, #8
    7eae:	9303      	str	r3, [sp, #12]
    7eb0:	2a6f      	cmp	r2, #111	; 0x6f
    7eb2:	d018      	beq.n	7ee6 <_printf_i+0x106>
    7eb4:	270a      	movs	r7, #10
    7eb6:	e016      	b.n	7ee6 <_printf_i+0x106>
    7eb8:	3145      	adds	r1, #69	; 0x45
    7eba:	700a      	strb	r2, [r1, #0]
    7ebc:	4a54      	ldr	r2, [pc, #336]	; (8010 <_printf_i+0x230>)
    7ebe:	9203      	str	r2, [sp, #12]
    7ec0:	681a      	ldr	r2, [r3, #0]
    7ec2:	6821      	ldr	r1, [r4, #0]
    7ec4:	1d10      	adds	r0, r2, #4
    7ec6:	6018      	str	r0, [r3, #0]
    7ec8:	6815      	ldr	r5, [r2, #0]
    7eca:	0608      	lsls	r0, r1, #24
    7ecc:	d522      	bpl.n	7f14 <_printf_i+0x134>
    7ece:	07cb      	lsls	r3, r1, #31
    7ed0:	d502      	bpl.n	7ed8 <_printf_i+0xf8>
    7ed2:	2320      	movs	r3, #32
    7ed4:	4319      	orrs	r1, r3
    7ed6:	6021      	str	r1, [r4, #0]
    7ed8:	2710      	movs	r7, #16
    7eda:	2d00      	cmp	r5, #0
    7edc:	d103      	bne.n	7ee6 <_printf_i+0x106>
    7ede:	2320      	movs	r3, #32
    7ee0:	6822      	ldr	r2, [r4, #0]
    7ee2:	439a      	bics	r2, r3
    7ee4:	6022      	str	r2, [r4, #0]
    7ee6:	0023      	movs	r3, r4
    7ee8:	2200      	movs	r2, #0
    7eea:	3343      	adds	r3, #67	; 0x43
    7eec:	701a      	strb	r2, [r3, #0]
    7eee:	6863      	ldr	r3, [r4, #4]
    7ef0:	60a3      	str	r3, [r4, #8]
    7ef2:	2b00      	cmp	r3, #0
    7ef4:	db5c      	blt.n	7fb0 <_printf_i+0x1d0>
    7ef6:	2204      	movs	r2, #4
    7ef8:	6821      	ldr	r1, [r4, #0]
    7efa:	4391      	bics	r1, r2
    7efc:	6021      	str	r1, [r4, #0]
    7efe:	2d00      	cmp	r5, #0
    7f00:	d158      	bne.n	7fb4 <_printf_i+0x1d4>
    7f02:	9e04      	ldr	r6, [sp, #16]
    7f04:	2b00      	cmp	r3, #0
    7f06:	d064      	beq.n	7fd2 <_printf_i+0x1f2>
    7f08:	0026      	movs	r6, r4
    7f0a:	9b03      	ldr	r3, [sp, #12]
    7f0c:	3642      	adds	r6, #66	; 0x42
    7f0e:	781b      	ldrb	r3, [r3, #0]
    7f10:	7033      	strb	r3, [r6, #0]
    7f12:	e05e      	b.n	7fd2 <_printf_i+0x1f2>
    7f14:	0648      	lsls	r0, r1, #25
    7f16:	d5da      	bpl.n	7ece <_printf_i+0xee>
    7f18:	b2ad      	uxth	r5, r5
    7f1a:	e7d8      	b.n	7ece <_printf_i+0xee>
    7f1c:	6809      	ldr	r1, [r1, #0]
    7f1e:	681a      	ldr	r2, [r3, #0]
    7f20:	0608      	lsls	r0, r1, #24
    7f22:	d505      	bpl.n	7f30 <_printf_i+0x150>
    7f24:	1d11      	adds	r1, r2, #4
    7f26:	6019      	str	r1, [r3, #0]
    7f28:	6813      	ldr	r3, [r2, #0]
    7f2a:	6962      	ldr	r2, [r4, #20]
    7f2c:	601a      	str	r2, [r3, #0]
    7f2e:	e006      	b.n	7f3e <_printf_i+0x15e>
    7f30:	0649      	lsls	r1, r1, #25
    7f32:	d5f7      	bpl.n	7f24 <_printf_i+0x144>
    7f34:	1d11      	adds	r1, r2, #4
    7f36:	6019      	str	r1, [r3, #0]
    7f38:	6813      	ldr	r3, [r2, #0]
    7f3a:	8aa2      	ldrh	r2, [r4, #20]
    7f3c:	801a      	strh	r2, [r3, #0]
    7f3e:	2300      	movs	r3, #0
    7f40:	9e04      	ldr	r6, [sp, #16]
    7f42:	6123      	str	r3, [r4, #16]
    7f44:	e054      	b.n	7ff0 <_printf_i+0x210>
    7f46:	681a      	ldr	r2, [r3, #0]
    7f48:	1d11      	adds	r1, r2, #4
    7f4a:	6019      	str	r1, [r3, #0]
    7f4c:	6816      	ldr	r6, [r2, #0]
    7f4e:	2100      	movs	r1, #0
    7f50:	6862      	ldr	r2, [r4, #4]
    7f52:	0030      	movs	r0, r6
    7f54:	f000 f93e 	bl	81d4 <memchr>
    7f58:	2800      	cmp	r0, #0
    7f5a:	d001      	beq.n	7f60 <_printf_i+0x180>
    7f5c:	1b80      	subs	r0, r0, r6
    7f5e:	6060      	str	r0, [r4, #4]
    7f60:	6863      	ldr	r3, [r4, #4]
    7f62:	6123      	str	r3, [r4, #16]
    7f64:	2300      	movs	r3, #0
    7f66:	9a04      	ldr	r2, [sp, #16]
    7f68:	7013      	strb	r3, [r2, #0]
    7f6a:	e041      	b.n	7ff0 <_printf_i+0x210>
    7f6c:	6923      	ldr	r3, [r4, #16]
    7f6e:	0032      	movs	r2, r6
    7f70:	9906      	ldr	r1, [sp, #24]
    7f72:	9805      	ldr	r0, [sp, #20]
    7f74:	9d07      	ldr	r5, [sp, #28]
    7f76:	47a8      	blx	r5
    7f78:	1c43      	adds	r3, r0, #1
    7f7a:	d043      	beq.n	8004 <_printf_i+0x224>
    7f7c:	6823      	ldr	r3, [r4, #0]
    7f7e:	2500      	movs	r5, #0
    7f80:	079b      	lsls	r3, r3, #30
    7f82:	d40f      	bmi.n	7fa4 <_printf_i+0x1c4>
    7f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7f86:	68e0      	ldr	r0, [r4, #12]
    7f88:	4298      	cmp	r0, r3
    7f8a:	da3d      	bge.n	8008 <_printf_i+0x228>
    7f8c:	0018      	movs	r0, r3
    7f8e:	e03b      	b.n	8008 <_printf_i+0x228>
    7f90:	0022      	movs	r2, r4
    7f92:	2301      	movs	r3, #1
    7f94:	3219      	adds	r2, #25
    7f96:	9906      	ldr	r1, [sp, #24]
    7f98:	9805      	ldr	r0, [sp, #20]
    7f9a:	9e07      	ldr	r6, [sp, #28]
    7f9c:	47b0      	blx	r6
    7f9e:	1c43      	adds	r3, r0, #1
    7fa0:	d030      	beq.n	8004 <_printf_i+0x224>
    7fa2:	3501      	adds	r5, #1
    7fa4:	68e3      	ldr	r3, [r4, #12]
    7fa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7fa8:	1a9b      	subs	r3, r3, r2
    7faa:	429d      	cmp	r5, r3
    7fac:	dbf0      	blt.n	7f90 <_printf_i+0x1b0>
    7fae:	e7e9      	b.n	7f84 <_printf_i+0x1a4>
    7fb0:	2d00      	cmp	r5, #0
    7fb2:	d0a9      	beq.n	7f08 <_printf_i+0x128>
    7fb4:	9e04      	ldr	r6, [sp, #16]
    7fb6:	0028      	movs	r0, r5
    7fb8:	0039      	movs	r1, r7
    7fba:	f7fe fd77 	bl	6aac <__aeabi_uidivmod>
    7fbe:	9b03      	ldr	r3, [sp, #12]
    7fc0:	3e01      	subs	r6, #1
    7fc2:	5c5b      	ldrb	r3, [r3, r1]
    7fc4:	0028      	movs	r0, r5
    7fc6:	7033      	strb	r3, [r6, #0]
    7fc8:	0039      	movs	r1, r7
    7fca:	f7fe fce9 	bl	69a0 <__udivsi3>
    7fce:	1e05      	subs	r5, r0, #0
    7fd0:	d1f1      	bne.n	7fb6 <_printf_i+0x1d6>
    7fd2:	2f08      	cmp	r7, #8
    7fd4:	d109      	bne.n	7fea <_printf_i+0x20a>
    7fd6:	6823      	ldr	r3, [r4, #0]
    7fd8:	07db      	lsls	r3, r3, #31
    7fda:	d506      	bpl.n	7fea <_printf_i+0x20a>
    7fdc:	6863      	ldr	r3, [r4, #4]
    7fde:	6922      	ldr	r2, [r4, #16]
    7fe0:	4293      	cmp	r3, r2
    7fe2:	dc02      	bgt.n	7fea <_printf_i+0x20a>
    7fe4:	2330      	movs	r3, #48	; 0x30
    7fe6:	3e01      	subs	r6, #1
    7fe8:	7033      	strb	r3, [r6, #0]
    7fea:	9b04      	ldr	r3, [sp, #16]
    7fec:	1b9b      	subs	r3, r3, r6
    7fee:	6123      	str	r3, [r4, #16]
    7ff0:	9b07      	ldr	r3, [sp, #28]
    7ff2:	aa09      	add	r2, sp, #36	; 0x24
    7ff4:	9300      	str	r3, [sp, #0]
    7ff6:	0021      	movs	r1, r4
    7ff8:	9b06      	ldr	r3, [sp, #24]
    7ffa:	9805      	ldr	r0, [sp, #20]
    7ffc:	f7ff fe82 	bl	7d04 <_printf_common>
    8000:	1c43      	adds	r3, r0, #1
    8002:	d1b3      	bne.n	7f6c <_printf_i+0x18c>
    8004:	2001      	movs	r0, #1
    8006:	4240      	negs	r0, r0
    8008:	b00b      	add	sp, #44	; 0x2c
    800a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    800c:	0000946e 	.word	0x0000946e
    8010:	0000945d 	.word	0x0000945d

00008014 <_putc_r>:
    8014:	b570      	push	{r4, r5, r6, lr}
    8016:	0006      	movs	r6, r0
    8018:	000d      	movs	r5, r1
    801a:	0014      	movs	r4, r2
    801c:	2800      	cmp	r0, #0
    801e:	d004      	beq.n	802a <_putc_r+0x16>
    8020:	6983      	ldr	r3, [r0, #24]
    8022:	2b00      	cmp	r3, #0
    8024:	d101      	bne.n	802a <_putc_r+0x16>
    8026:	f7ff fac5 	bl	75b4 <__sinit>
    802a:	4b12      	ldr	r3, [pc, #72]	; (8074 <_putc_r+0x60>)
    802c:	429c      	cmp	r4, r3
    802e:	d111      	bne.n	8054 <_putc_r+0x40>
    8030:	6874      	ldr	r4, [r6, #4]
    8032:	68a3      	ldr	r3, [r4, #8]
    8034:	3b01      	subs	r3, #1
    8036:	60a3      	str	r3, [r4, #8]
    8038:	2b00      	cmp	r3, #0
    803a:	da05      	bge.n	8048 <_putc_r+0x34>
    803c:	69a2      	ldr	r2, [r4, #24]
    803e:	4293      	cmp	r3, r2
    8040:	db12      	blt.n	8068 <_putc_r+0x54>
    8042:	b2eb      	uxtb	r3, r5
    8044:	2b0a      	cmp	r3, #10
    8046:	d00f      	beq.n	8068 <_putc_r+0x54>
    8048:	6823      	ldr	r3, [r4, #0]
    804a:	b2e8      	uxtb	r0, r5
    804c:	1c5a      	adds	r2, r3, #1
    804e:	6022      	str	r2, [r4, #0]
    8050:	701d      	strb	r5, [r3, #0]
    8052:	bd70      	pop	{r4, r5, r6, pc}
    8054:	4b08      	ldr	r3, [pc, #32]	; (8078 <_putc_r+0x64>)
    8056:	429c      	cmp	r4, r3
    8058:	d101      	bne.n	805e <_putc_r+0x4a>
    805a:	68b4      	ldr	r4, [r6, #8]
    805c:	e7e9      	b.n	8032 <_putc_r+0x1e>
    805e:	4b07      	ldr	r3, [pc, #28]	; (807c <_putc_r+0x68>)
    8060:	429c      	cmp	r4, r3
    8062:	d1e6      	bne.n	8032 <_putc_r+0x1e>
    8064:	68f4      	ldr	r4, [r6, #12]
    8066:	e7e4      	b.n	8032 <_putc_r+0x1e>
    8068:	0022      	movs	r2, r4
    806a:	0029      	movs	r1, r5
    806c:	0030      	movs	r0, r6
    806e:	f7ff f8dd 	bl	722c <__swbuf_r>
    8072:	e7ee      	b.n	8052 <_putc_r+0x3e>
    8074:	0000940c 	.word	0x0000940c
    8078:	0000942c 	.word	0x0000942c
    807c:	000093ec 	.word	0x000093ec

00008080 <__sread>:
    8080:	b570      	push	{r4, r5, r6, lr}
    8082:	000c      	movs	r4, r1
    8084:	250e      	movs	r5, #14
    8086:	5f49      	ldrsh	r1, [r1, r5]
    8088:	f000 f8d6 	bl	8238 <_read_r>
    808c:	2800      	cmp	r0, #0
    808e:	db03      	blt.n	8098 <__sread+0x18>
    8090:	6d63      	ldr	r3, [r4, #84]	; 0x54
    8092:	181b      	adds	r3, r3, r0
    8094:	6563      	str	r3, [r4, #84]	; 0x54
    8096:	bd70      	pop	{r4, r5, r6, pc}
    8098:	89a3      	ldrh	r3, [r4, #12]
    809a:	4a02      	ldr	r2, [pc, #8]	; (80a4 <__sread+0x24>)
    809c:	4013      	ands	r3, r2
    809e:	81a3      	strh	r3, [r4, #12]
    80a0:	e7f9      	b.n	8096 <__sread+0x16>
    80a2:	46c0      	nop			; (mov r8, r8)
    80a4:	ffffefff 	.word	0xffffefff

000080a8 <__swrite>:
    80a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    80aa:	001f      	movs	r7, r3
    80ac:	898b      	ldrh	r3, [r1, #12]
    80ae:	0005      	movs	r5, r0
    80b0:	000c      	movs	r4, r1
    80b2:	0016      	movs	r6, r2
    80b4:	05db      	lsls	r3, r3, #23
    80b6:	d505      	bpl.n	80c4 <__swrite+0x1c>
    80b8:	230e      	movs	r3, #14
    80ba:	5ec9      	ldrsh	r1, [r1, r3]
    80bc:	2200      	movs	r2, #0
    80be:	2302      	movs	r3, #2
    80c0:	f000 f874 	bl	81ac <_lseek_r>
    80c4:	89a3      	ldrh	r3, [r4, #12]
    80c6:	4a05      	ldr	r2, [pc, #20]	; (80dc <__swrite+0x34>)
    80c8:	0028      	movs	r0, r5
    80ca:	4013      	ands	r3, r2
    80cc:	81a3      	strh	r3, [r4, #12]
    80ce:	0032      	movs	r2, r6
    80d0:	230e      	movs	r3, #14
    80d2:	5ee1      	ldrsh	r1, [r4, r3]
    80d4:	003b      	movs	r3, r7
    80d6:	f000 f81f 	bl	8118 <_write_r>
    80da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    80dc:	ffffefff 	.word	0xffffefff

000080e0 <__sseek>:
    80e0:	b570      	push	{r4, r5, r6, lr}
    80e2:	000c      	movs	r4, r1
    80e4:	250e      	movs	r5, #14
    80e6:	5f49      	ldrsh	r1, [r1, r5]
    80e8:	f000 f860 	bl	81ac <_lseek_r>
    80ec:	89a3      	ldrh	r3, [r4, #12]
    80ee:	1c42      	adds	r2, r0, #1
    80f0:	d103      	bne.n	80fa <__sseek+0x1a>
    80f2:	4a05      	ldr	r2, [pc, #20]	; (8108 <__sseek+0x28>)
    80f4:	4013      	ands	r3, r2
    80f6:	81a3      	strh	r3, [r4, #12]
    80f8:	bd70      	pop	{r4, r5, r6, pc}
    80fa:	2280      	movs	r2, #128	; 0x80
    80fc:	0152      	lsls	r2, r2, #5
    80fe:	4313      	orrs	r3, r2
    8100:	81a3      	strh	r3, [r4, #12]
    8102:	6560      	str	r0, [r4, #84]	; 0x54
    8104:	e7f8      	b.n	80f8 <__sseek+0x18>
    8106:	46c0      	nop			; (mov r8, r8)
    8108:	ffffefff 	.word	0xffffefff

0000810c <__sclose>:
    810c:	b510      	push	{r4, lr}
    810e:	230e      	movs	r3, #14
    8110:	5ec9      	ldrsh	r1, [r1, r3]
    8112:	f000 f815 	bl	8140 <_close_r>
    8116:	bd10      	pop	{r4, pc}

00008118 <_write_r>:
    8118:	b570      	push	{r4, r5, r6, lr}
    811a:	0005      	movs	r5, r0
    811c:	0008      	movs	r0, r1
    811e:	0011      	movs	r1, r2
    8120:	2200      	movs	r2, #0
    8122:	4c06      	ldr	r4, [pc, #24]	; (813c <_write_r+0x24>)
    8124:	6022      	str	r2, [r4, #0]
    8126:	001a      	movs	r2, r3
    8128:	f7fd f926 	bl	5378 <_write>
    812c:	1c43      	adds	r3, r0, #1
    812e:	d103      	bne.n	8138 <_write_r+0x20>
    8130:	6823      	ldr	r3, [r4, #0]
    8132:	2b00      	cmp	r3, #0
    8134:	d000      	beq.n	8138 <_write_r+0x20>
    8136:	602b      	str	r3, [r5, #0]
    8138:	bd70      	pop	{r4, r5, r6, pc}
    813a:	46c0      	nop			; (mov r8, r8)
    813c:	200004ac 	.word	0x200004ac

00008140 <_close_r>:
    8140:	2300      	movs	r3, #0
    8142:	b570      	push	{r4, r5, r6, lr}
    8144:	4c06      	ldr	r4, [pc, #24]	; (8160 <_close_r+0x20>)
    8146:	0005      	movs	r5, r0
    8148:	0008      	movs	r0, r1
    814a:	6023      	str	r3, [r4, #0]
    814c:	f7fd f94e 	bl	53ec <_close>
    8150:	1c43      	adds	r3, r0, #1
    8152:	d103      	bne.n	815c <_close_r+0x1c>
    8154:	6823      	ldr	r3, [r4, #0]
    8156:	2b00      	cmp	r3, #0
    8158:	d000      	beq.n	815c <_close_r+0x1c>
    815a:	602b      	str	r3, [r5, #0]
    815c:	bd70      	pop	{r4, r5, r6, pc}
    815e:	46c0      	nop			; (mov r8, r8)
    8160:	200004ac 	.word	0x200004ac

00008164 <_fstat_r>:
    8164:	2300      	movs	r3, #0
    8166:	b570      	push	{r4, r5, r6, lr}
    8168:	4c06      	ldr	r4, [pc, #24]	; (8184 <_fstat_r+0x20>)
    816a:	0005      	movs	r5, r0
    816c:	0008      	movs	r0, r1
    816e:	0011      	movs	r1, r2
    8170:	6023      	str	r3, [r4, #0]
    8172:	f7fd f93e 	bl	53f2 <_fstat>
    8176:	1c43      	adds	r3, r0, #1
    8178:	d103      	bne.n	8182 <_fstat_r+0x1e>
    817a:	6823      	ldr	r3, [r4, #0]
    817c:	2b00      	cmp	r3, #0
    817e:	d000      	beq.n	8182 <_fstat_r+0x1e>
    8180:	602b      	str	r3, [r5, #0]
    8182:	bd70      	pop	{r4, r5, r6, pc}
    8184:	200004ac 	.word	0x200004ac

00008188 <_isatty_r>:
    8188:	2300      	movs	r3, #0
    818a:	b570      	push	{r4, r5, r6, lr}
    818c:	4c06      	ldr	r4, [pc, #24]	; (81a8 <_isatty_r+0x20>)
    818e:	0005      	movs	r5, r0
    8190:	0008      	movs	r0, r1
    8192:	6023      	str	r3, [r4, #0]
    8194:	f7fd f932 	bl	53fc <_isatty>
    8198:	1c43      	adds	r3, r0, #1
    819a:	d103      	bne.n	81a4 <_isatty_r+0x1c>
    819c:	6823      	ldr	r3, [r4, #0]
    819e:	2b00      	cmp	r3, #0
    81a0:	d000      	beq.n	81a4 <_isatty_r+0x1c>
    81a2:	602b      	str	r3, [r5, #0]
    81a4:	bd70      	pop	{r4, r5, r6, pc}
    81a6:	46c0      	nop			; (mov r8, r8)
    81a8:	200004ac 	.word	0x200004ac

000081ac <_lseek_r>:
    81ac:	b570      	push	{r4, r5, r6, lr}
    81ae:	0005      	movs	r5, r0
    81b0:	0008      	movs	r0, r1
    81b2:	0011      	movs	r1, r2
    81b4:	2200      	movs	r2, #0
    81b6:	4c06      	ldr	r4, [pc, #24]	; (81d0 <_lseek_r+0x24>)
    81b8:	6022      	str	r2, [r4, #0]
    81ba:	001a      	movs	r2, r3
    81bc:	f7fd f920 	bl	5400 <_lseek>
    81c0:	1c43      	adds	r3, r0, #1
    81c2:	d103      	bne.n	81cc <_lseek_r+0x20>
    81c4:	6823      	ldr	r3, [r4, #0]
    81c6:	2b00      	cmp	r3, #0
    81c8:	d000      	beq.n	81cc <_lseek_r+0x20>
    81ca:	602b      	str	r3, [r5, #0]
    81cc:	bd70      	pop	{r4, r5, r6, pc}
    81ce:	46c0      	nop			; (mov r8, r8)
    81d0:	200004ac 	.word	0x200004ac

000081d4 <memchr>:
    81d4:	b2c9      	uxtb	r1, r1
    81d6:	1882      	adds	r2, r0, r2
    81d8:	4290      	cmp	r0, r2
    81da:	d101      	bne.n	81e0 <memchr+0xc>
    81dc:	2000      	movs	r0, #0
    81de:	4770      	bx	lr
    81e0:	7803      	ldrb	r3, [r0, #0]
    81e2:	428b      	cmp	r3, r1
    81e4:	d0fb      	beq.n	81de <memchr+0xa>
    81e6:	3001      	adds	r0, #1
    81e8:	e7f6      	b.n	81d8 <memchr+0x4>

000081ea <_realloc_r>:
    81ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    81ec:	0007      	movs	r7, r0
    81ee:	000d      	movs	r5, r1
    81f0:	0016      	movs	r6, r2
    81f2:	2900      	cmp	r1, #0
    81f4:	d105      	bne.n	8202 <_realloc_r+0x18>
    81f6:	0011      	movs	r1, r2
    81f8:	f7fe fe0e 	bl	6e18 <_malloc_r>
    81fc:	0004      	movs	r4, r0
    81fe:	0020      	movs	r0, r4
    8200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8202:	2a00      	cmp	r2, #0
    8204:	d103      	bne.n	820e <_realloc_r+0x24>
    8206:	f7fe fdbd 	bl	6d84 <_free_r>
    820a:	0034      	movs	r4, r6
    820c:	e7f7      	b.n	81fe <_realloc_r+0x14>
    820e:	f000 f827 	bl	8260 <_malloc_usable_size_r>
    8212:	002c      	movs	r4, r5
    8214:	4286      	cmp	r6, r0
    8216:	d9f2      	bls.n	81fe <_realloc_r+0x14>
    8218:	0031      	movs	r1, r6
    821a:	0038      	movs	r0, r7
    821c:	f7fe fdfc 	bl	6e18 <_malloc_r>
    8220:	1e04      	subs	r4, r0, #0
    8222:	d0ec      	beq.n	81fe <_realloc_r+0x14>
    8224:	0029      	movs	r1, r5
    8226:	0032      	movs	r2, r6
    8228:	f7fe fd88 	bl	6d3c <memcpy>
    822c:	0029      	movs	r1, r5
    822e:	0038      	movs	r0, r7
    8230:	f7fe fda8 	bl	6d84 <_free_r>
    8234:	e7e3      	b.n	81fe <_realloc_r+0x14>
	...

00008238 <_read_r>:
    8238:	b570      	push	{r4, r5, r6, lr}
    823a:	0005      	movs	r5, r0
    823c:	0008      	movs	r0, r1
    823e:	0011      	movs	r1, r2
    8240:	2200      	movs	r2, #0
    8242:	4c06      	ldr	r4, [pc, #24]	; (825c <_read_r+0x24>)
    8244:	6022      	str	r2, [r4, #0]
    8246:	001a      	movs	r2, r3
    8248:	f7fd f874 	bl	5334 <_read>
    824c:	1c43      	adds	r3, r0, #1
    824e:	d103      	bne.n	8258 <_read_r+0x20>
    8250:	6823      	ldr	r3, [r4, #0]
    8252:	2b00      	cmp	r3, #0
    8254:	d000      	beq.n	8258 <_read_r+0x20>
    8256:	602b      	str	r3, [r5, #0]
    8258:	bd70      	pop	{r4, r5, r6, pc}
    825a:	46c0      	nop			; (mov r8, r8)
    825c:	200004ac 	.word	0x200004ac

00008260 <_malloc_usable_size_r>:
    8260:	1f0b      	subs	r3, r1, #4
    8262:	681b      	ldr	r3, [r3, #0]
    8264:	1f18      	subs	r0, r3, #4
    8266:	2b00      	cmp	r3, #0
    8268:	da01      	bge.n	826e <_malloc_usable_size_r+0xe>
    826a:	580b      	ldr	r3, [r1, r0]
    826c:	18c0      	adds	r0, r0, r3
    826e:	4770      	bx	lr
    8270:	656d6954 	.word	0x656d6954
    8274:	65722072 	.word	0x65722072
    8278:	0d746573 	.word	0x0d746573
    827c:	00000000 	.word	0x00000000

00008280 <__FUNCTION__.14014>:
    8280:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....
    8290:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
    82a0:	00005d64 61766e69 6564696c 636f6920     d]..invalide ioc
    82b0:	6320746c 0000646d 00000e38 00000e08     lt cmd..8.......
    82c0:	00000e00 00000e18 00000e10 00000e30     ............0...
    82d0:	00000e20 00000e28                        ...(...

000082d8 <__FUNCTION__.13064>:
    82d8:	5f666968 646e6573 00000000              hif_send....

000082e4 <__FUNCTION__.13074>:
    82e4:	5f666968 00727369                       hif_isr.

000082ec <__FUNCTION__.13080>:
    82ec:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

000082fc <__FUNCTION__.13092>:
    82fc:	5f666968 65636572 00657669              hif_receive.

00008308 <__FUNCTION__.13108>:
    8308:	5f666968 69676572 72657473 0062635f     hif_register_cb.
    8318:	66696828 49572029 485f4946 5f54534f     (hif) WIFI_HOST_
    8328:	5f564352 4c525443 6220315f 66207375     RCV_CTRL_1 bus f
    8338:	006c6961 66696828 64612029 73657264     ail.(hif) addres
    8348:	75622073 61662073 00006c69 66696828     s bus fail..(hif
    8358:	6f432029 70757272 20646574 6b636170     ) Corrupted pack
    8368:	53207465 20657a69 7525203d 204c3c20     et Size = %u <L 
    8378:	7525203d 2047202c 7525203d 504f202c     = %u, G = %u, OP
    8388:	25203d20 3e583230 0000000a 49464957      = %02X>....WIFI
    8398:	6c616320 6361626c 7369206b 746f6e20      callback is not
    83a8:	67657220 65747369 00646572 6b6f6353      registered.Scok
    83b8:	63207465 626c6c61 206b6361 6e207369     et callback is n
    83c8:	7220746f 73696765 65726574 00000064     ot registered...
    83d8:	2061744f 6c6c6163 6b636162 20736920     Ota callback is 
    83e8:	20746f6e 69676572 72657473 00006465     not registered..
    83f8:	70797243 63206f74 626c6c61 206b6361     Crypto callback 
    8408:	6e207369 7220746f 73696765 65726574     is not registere
    8418:	00000064 6d676953 61632061 61626c6c     d...Sigma callba
    8428:	69206b63 6f6e2073 65722074 74736967     ck is not regist
    8438:	64657265 00000000 66696828 6e692029     ered....(hif) in
    8448:	696c6176 72672064 2070756f 00004449     valid group ID..
    8458:	66696828 6f682029 61207473 64207070     (hif) host app d
    8468:	276e6469 65732074 58522074 6e6f4420     idn't set RX Don
    8478:	253c2065 253c3e75 000a3e58 66696828     e <%u><%X>..(hif
    8488:	72572029 20676e6f 657a6953 00000000     ) Wrong Size....
    8498:	66696828 61462029 2065736c 65746e69     (hif) False inte
    84a8:	70757272 6c252074 00000078 66696828     rrupt %lx...(hif
    84b8:	61462029 74206c69 6552206f 69206461     ) Fail to Read i
    84c8:	7265746e 74707572 67657220 00000000     nterrupt reg....
    84d8:	46494828 61462029 74206c69 6168206f     (HIF) Fail to ha
    84e8:	656c646e 746e6920 75727265 25207470     ndle interrupt %
    84f8:	72742064 67412079 2e6e6961 00000a2e     d try Again.....
    8508:	66696820 6365725f 65766965 6e49203a      hif_receive: In
    8518:	696c6176 72612064 656d7567 0000746e     valid argument..
    8528:	20505041 75716552 65747365 69532064     APP Requested Si
    8538:	6920657a 616c2073 72656772 61687420     ze is larger tha
    8548:	6874206e 65722065 65766963 75622064     n the recived bu
    8558:	72656666 7a697320 253c2065 253c3e75     ffer size <%u><%
    8568:	0a3e756c 00000000 20505041 75716552     lu>.....APP Requ
    8578:	65747365 64412064 73657264 65622073     ested Address be
    8588:	646e6f79 65687420 63657220 64657669     yond the recived
    8598:	66756220 20726566 72646461 20737365      buffer address 
    85a8:	20646e61 676e656c 00006874 20705247     and length..GRp 
    85b8:	6425203f 0000000a 50504128 4e492829     ? %d....(APP)(IN
    85c8:	00294f46 776f6c53 20676e69 6e776f64     FO).Slowing down
    85d8:	002e2e2e 46494828 69614629 6f74206c     ....(HIF)Fail to
    85e8:	6b617720 74207075 63206568 00706968      wakup the chip.

000085f8 <__FUNCTION__.13043>:
    85f8:	5f6d326d 69666977 0062635f              m2m_wifi_cb.

00008604 <__FUNCTION__.13072>:
    8604:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

00008614 <__FUNCTION__.13100>:
    8614:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
    8624:	0063735f 666e6f43 7463696c 49206465     _sc.Conflicted I
    8634:	20222050 252e7525 75252e75 2075252e     P " %u.%u.%u.%u 
    8644:	000a2022 20514552 20746f4e 69666564     " ..REQ Not defi
    8654:	2064656e 000a6425 2079654b 6e207369     ned %d..Key is n
    8664:	7620746f 64696c61 00000000 61766e49     ot valid....Inva
    8674:	2064696c 0079654b 44495353 4e454c20     lid Key.SSID LEN
    8684:	564e4920 44494c41 00000000 49204843      INVALID....CH I
    8694:	4c41564e 00004449 61766e49 2064696c     NVALID..Invalid 
    86a4:	20706557 2079656b 65646e69 64252078     Wep key index %d
    86b4:	0000000a 61766e49 2064696c 20706557     ....Invalid Wep 
    86c4:	2079656b 676e656c 25206874 00000a64     key length %d...
    86d4:	6f636e49 63657272 53502074 656b204b     Incorrect PSK ke
    86e4:	656c2079 6874676e 00000000 65646e75     y length....unde
    86f4:	656e6966 65732064 79742063 00006570     fined sec type..
    8704:	6d726946 65726177 72657620 3a202020     Firmware ver   :
    8714:	2e752520 252e7525 76532075 7665726e      %u.%u.%u Svnrev
    8724:	0a752520 00000000 6d726946 65726177      %u.....Firmware
    8734:	69754220 2520646c 69542073 2520656d      Build %s Time %
    8744:	00000a73 6d726946 65726177 6e694d20     s...Firmware Min
    8754:	69726420 20726576 20726576 7525203a      driver ver : %u
    8764:	2e75252e 000a7525 76697244 76207265     .%u.%u..Driver v
    8774:	203a7265 252e7525 75252e75 0000000a     er: %u.%u.%u....
    8784:	313a3731 34333a38 00000000 2072614d     17:18:34....Mar 
    8794:	32203520 00383130 76697244 62207265      5 2018.Driver b
    87a4:	746c6975 20746120 25097325 00000a73     uilt at %s.%s...
    87b4:	6d73694d 68637461 72694620 7277616d     Mismatch Firmawr
    87c4:	65562065 6f697372 0000006e              e Version...

000087d0 <__FUNCTION__.12906>:
    87d0:	70696863 6b61775f 00000065              chip_wake...

000087dc <__FUNCTION__.12955>:
    87dc:	70696863 6965645f 0074696e 6c696166     chip_deinit.fail
    87ec:	74206465 6564206f 696e692d 6c616974     ed to de-initial
    87fc:	00657a69 20737542 6f727265 35282072     ize.Bus error (5
    880c:	64252e29 786c2520 0000000a 6c696146     ).%d %lx....Fail
    881c:	74206465 6177206f 2070756b 20656874     ed to wakup the 
    882c:	70696863 00000000 76697244 65567265     chip....DriverVe
    883c:	666e4972 30203a6f 38302578 000a786c     rInfo: 0x%08lx..

0000884c <__FUNCTION__.12953>:
    884c:	645f6d6e 695f7672 0074696e              nm_drv_init.

00008858 <__FUNCTION__.12960>:
    8858:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...
    8868:	696d6e5b 6f747320 203a5d70 70696863     [nmi stop]: chip
    8878:	6965645f 2074696e 6c696166 00000000     _deinit fail....
    8888:	696d6e5b 6f747320 203a5d70 20495053     [nmi stop]: SPI 
    8898:	73616c66 69642068 6c626173 61662065     flash disable fa
    88a8:	00006c69 696d6e5b 6f747320 203a5d70     il..[nmi stop]: 
    88b8:	6c696166 696e6920 75622074 00000073     fail init bus...
    88c8:	6c696166 74206465 6e65206f 656c6261     failed to enable
    88d8:	746e6920 75727265 2e737470 0000002e      interrupts.....
    88e8:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
    88f8:	6e69206c 62207469 00007375 70696843     l init bus..Chip
    8908:	20444920 0a786c25 00000000 00001e18      ID %lx.........
    8918:	00001e18 00001e48 00001dca 00001dee     ....H...........
    8928:	00001dfc 00001e2e 00001e2e 00001e76     ............v...
    8938:	00001dae 00001eb0 00001eb0 00001eb0     ................
    8948:	00001eb0 00001e0a cac4c9c3              ............

00008954 <__FUNCTION__.12259>:
    8954:	5f697073 00646d63                       spi_cmd.

0000895c <__FUNCTION__.12266>:
    895c:	5f697073 61746164 7073725f 00000000     spi_data_rsp....

0000896c <__FUNCTION__.12275>:
    896c:	5f697073 5f646d63 00707372              spi_cmd_rsp.

00008978 <__FUNCTION__.12291>:
    8978:	5f697073 61746164 6165725f 00000064     spi_data_read...

00008988 <__FUNCTION__.12306>:
    8988:	5f697073 61746164 6972775f 00006574     spi_data_write..

00008998 <__FUNCTION__.12318>:
    8998:	5f697073 74697277 65725f65 00000067     spi_write_reg...

000089a8 <__FUNCTION__.12329>:
    89a8:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

000089b8 <__FUNCTION__.12341>:
    89b8:	5f697073 64616572 6765725f 00000000     spi_read_reg....

000089c8 <__FUNCTION__.12354>:
    89c8:	735f6d6e 725f6970 00646165              nm_spi_read.

000089d4 <__FUNCTION__.12375>:
    89d4:	735f6d6e 695f6970 0074696e              nm_spi_init.

000089e0 <crc7_syndrome_table>:
    89e0:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
    89f0:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
    8a00:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
    8a10:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
    8a20:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
    8a30:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
    8a40:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
    8a50:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
    8a60:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
    8a70:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
    8a80:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
    8a90:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
    8aa0:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
    8ab0:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
    8ac0:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
    8ad0:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy
    8ae0:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8af0:	6e692064 6e726574 72206c61 20646165     d internal read 
    8b00:	746f7270 6c6f636f 74697720 52432068     protocol with CR
    8b10:	6e6f2043 6572202c 69727974 7720676e     C on, retyring w
    8b20:	20687469 20435243 2e66666f 00002e2e     ith CRC off.....
    8b30:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8b40:	6e692064 6e726574 72206c61 20646165     d internal read 
    8b50:	746f7270 6c6f636f 002e2e2e 696d6e5b     protocol....[nmi
    8b60:	69707320 46203a5d 656c6961 6e692064      spi]: Failed in
    8b70:	6e726574 77206c61 65746972 6f727020     ternal write pro
    8b80:	6f636f74 6572206c 2e2e2e67 00000000     tocol reg.......
    8b90:	696d6e5b 69707320 46203a5d 206c6961     [nmi spi]: Fail 
    8ba0:	20646d63 64616572 69686320 64692070     cmd read chip id
    8bb0:	002e2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8bc0:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
    8bd0:	636f6c62 2528206b 29783830 0a2e2e2e     block (%08x)....
    8be0:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8bf0:	656c6961 6d632064 65722064 6e6f7073     ailed cmd respon
    8c00:	202c6573 64616572 6f6c6220 28206b63     se, read block (
    8c10:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
    8c20:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
    8c30:	206b636f 61746164 61657220 2e2e2e64     ock data read...
    8c40:	00000000 65736552 6e612074 65722064     ....Reset and re
    8c50:	20797274 25206425 2520786c 00000a64     try %d %lx %d...
    8c60:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8c70:	6d632064 77202c64 65746972 6f6c6220     d cmd, write blo
    8c80:	28206b63 78383025 2e2e2e29 0000000a     ck (%08x).......
    8c90:	696d6e5b 69707320 203a5d20 6c696146     [nmi spi ]: Fail
    8ca0:	63206465 7220646d 6f707365 2c65736e     ed cmd response,
    8cb0:	69727720 62206574 6b636f6c 30252820      write block (%0
    8cc0:	2e297838 000a2e2e 696d6e5b 69707320     8x).....[nmi spi
    8cd0:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
    8ce0:	6b636f6c 646d6320 69727720 202c6574     lock cmd write, 
    8cf0:	20737562 6f727265 2e2e2e72 00000000     bus error.......
    8d00:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8d10:	61642064 62206174 6b636f6c 69727720     d data block wri
    8d20:	202c6574 20737562 6f727265 2e2e2e72     te, bus error...
    8d30:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8d40:	656c6961 61642064 62206174 6b636f6c     ailed data block
    8d50:	63726320 69727720 202c6574 20737562      crc write, bus 
    8d60:	6f727265 2e2e2e72 00000000 696d6e5b     error.......[nmi
    8d70:	69707320 46203a5d 656c6961 75622064      spi]: Failed bu
    8d80:	72652073 2e726f72 00002e2e 696d6e5b     s error.....[nmi
    8d90:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
    8da0:	72206174 6f707365 2065736e 64616572     ta response read
    8db0:	7825202c 20782520 000a7825 696d6e5b     , %x %x %x..[nmi
    8dc0:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
    8dd0:	206b636f 61746164 69727720 2e2e6574     ock data write..
    8de0:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8df0:	656c6961 6d632064 72772064 2c657469     ailed cmd write,
    8e00:	73756220 72726520 2e2e726f 0000002e      bus error......
    8e10:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8e20:	6d632064 65722064 6e6f7073 72206573     d cmd response r
    8e30:	2c646165 73756220 72726520 2e2e726f     ead, bus error..
    8e40:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8e50:	656c6961 61642064 72206174 6f707365     ailed data respo
    8e60:	2065736e 64616572 7562202c 72652073     nse read, bus er
    8e70:	2e726f72 00002e2e 696d6e5b 69707320     ror.....[nmi spi
    8e80:	46203a5d 656c6961 61642064 72206174     ]: Failed data r
    8e90:	6f707365 2065736e 64616572 282e2e2e     esponse read...(
    8ea0:	78323025 00000a29 696d6e5b 69707320     %02x)...[nmi spi
    8eb0:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
    8ec0:	6b636f6c 61657220 62202c64 65207375     lock read, bus e
    8ed0:	726f7272 002e2e2e 696d6e5b 69707320     rror....[nmi spi
    8ee0:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
    8ef0:	6b636f6c 63726320 61657220 62202c64     lock crc read, b
    8f00:	65207375 726f7272 002e2e2e 696d6e5b     us error....[nmi
    8f10:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
    8f20:	72202c64 20646165 20676572 38302528     d, read reg (%08
    8f30:	2e2e2978 00000a2e 696d6e5b 69707320     x)......[nmi spi
    8f40:	46203a5d 656c6961 6d632064 65722064     ]: Failed cmd re
    8f50:	6e6f7073 202c6573 64616572 67657220     sponse, read reg
    8f60:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
    8f70:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
    8f80:	72206174 2e646165 00002e2e 65736552     ta read.....Rese
    8f90:	6e612074 65722064 20797274 25206425     t and retry %d %
    8fa0:	000a786c 696d6e5b 69707320 46203a5d     lx..[nmi spi]: F
    8fb0:	656c6961 6d632064 77202c64 65746972     ailed cmd, write
    8fc0:	67657220 30252820 2e297838 000a2e2e      reg (%08x).....
    8fd0:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8fe0:	6d632064 65722064 6e6f7073 202c6573     d cmd response, 
    8ff0:	74697277 65722065 25282067 29783830     write reg (%08x)
    9000:	0a2e2e2e 00000000 65736552 6e612074     ........Reset an
    9010:	65722064 20797274 25206425 2520786c     d retry %d %lx %
    9020:	000a786c 52524528 75432952 6e657272     lx..(ERRR)Curren
    9030:	253c2074 000a3e64 6b636f53 206f7420     t <%d>..Sock to 
    9040:	656c6564 3c206574 0a3e6425 00000000     delete <%d>.....
    9050:	6b636f53 25207465 65732064 6f697373     Socket %d sessio
    9060:	4449206e 25203d20 000a0d64 42000800     n ID = %d......B
    9070:	42000c00 42001000 42001400 42001800     ...B...B...B...B
    9080:	42001c00 00004462 0000445e 0000445e     ...BbD..^D..^D..
    9090:	000044c0 000044c0 00004476 00004468     .D...D..vD..hD..
    90a0:	0000447c 000044ae 00004680 00004660     |D...D...F..`F..
    90b0:	00004660 000046ec 00004672 0000468e     `F...F..rF...F..
    90c0:	00004664 0000469c 000046dc              dF...F...F..

000090cc <_tcc_apbcmasks>:
    90cc:	00000100 00000200 00000400              ............

000090d8 <_tcc_cc_nums>:
    90d8:	00020204                                ....

000090dc <_tcc_gclk_ids>:
    90dc:	001b1a1a                                ....

000090e0 <_tcc_maxs>:
    90e0:	00ffffff 00ffffff 0000ffff              ............

000090ec <_tcc_ow_nums>:
    90ec:	00020408                                ....

000090f0 <_tcc_intflag>:
    90f0:	00000001 00000002 00000004 00000008     ................
    9100:	00001000 00002000 00004000 00008000     ..... ...@......
    9110:	00010000 00020000 00040000 00080000     ................

00009120 <tcc_interrupt_vectors.12442>:
    9120:	0011100f 42002000 42002400 42002800     ..... .B.$.B.(.B
    9130:	57202d2d 31434e49 20303035 462d6957     -- WINC1500 Wi-F
    9140:	514d2069 63205454 20746168 6d617865     i MQTT chat exam
    9150:	20656c70 0a0d2d2d 53202d2d 32444d41     ple --..-- SAMD2
    9160:	50585f31 4e49414c 505f4445 2d204f52     1_XPLAINED_PRO -
    9170:	2d0a0d2d 6f43202d 6c69706d 203a6465     -..-- Compiled: 
    9180:	2072614d 32203931 20383130 313a3731     Mar 19 2018 17:1
    9190:	37343a34 0d2d2d20 00000000 5454514d     4:47 --.....MQTT
    91a0:	696e6920 6c616974 74617a69 206e6f69      initialization 
    91b0:	6c696166 202e6465 6f727245 6f632072     failed. Error co
    91c0:	69206564 25282073 0a0d2964 00000000     de is (%d)......
    91d0:	5454514d 67657220 65747369 61632072     MQTT register ca
    91e0:	61626c6c 66206b63 656c6961 45202e64     llback failed. E
    91f0:	726f7272 646f6320 73692065 64252820     rror code is (%d
    9200:	000a0d29 72657355 25203a20 000a0d73     )...User : %s...
    9210:	73257325 00000000 6e69616d 326d203a     %s%s....main: m2
    9220:	69775f6d 695f6966 2074696e 6c6c6163     m_wifi_init call
    9230:	72726520 2821726f 0d296425 0000000a      error!(%d).....
    9240:	61746144 6e657320 666f2074 74796220     Data sent of byt
    9250:	25207365 000a0d64 54737953 206b6369     es %d...SysTick 
    9260:	666e6f63 72756769 6f697461 7265206e     configuration er
    9270:	00726f72 0a0d7325 00000000              ror.%s......

0000927c <main_mqtt_broker>:
    927c:	2e323831 2e333631 2e323131 00373032     182.163.112.207.
    928c:	6e6e6f43 20746365 6c696166 206f7420     Connect fail to 
    929c:	76726573 25287265 20212973 72746572     server(%s)! retr
    92ac:	74692079 74756120 74616d6f 6c616369     y it automatical
    92bc:	0d2e796c 0000000a 786f6264 7461642f     ly......dbox/dat
    92cc:	00232f61 786f6264 7461642f 00002f61     a/#.dbox/data/..
    92dc:	73627553 62697263 74206465 6874206f     Subscribed to th
    92ec:	6f742065 3a636970 0d732520 0000000a     e topic: %s.....
    92fc:	70657250 74617261 206e6f69 7420666f     Preparation of t
    930c:	63206568 20746168 20736168 6e656562     he chat has been
    931c:	6d6f6320 74656c70 0d2e6465 00000000      completed......
    932c:	5454514d 6f726220 2072656b 6c636564     MQTT broker decl
    933c:	20656e69 72756f79 63636120 21737365     ine your access!
    934c:	72726520 6320726f 2065646f 0a0d6425      error code %d..
    935c:	00000000 203e3e20 00000000 0000000d     .... >> ........
    936c:	5454514d 73696420 6e6e6f63 65746365     MQTT disconnecte
    937c:	00000d64 462d6957 6f632069 63656e6e     d...Wi-Fi connec
    938c:	0d646574 00000000 462d6957 69642069     ted.....Wi-Fi di
    939c:	6e6f6373 7463656e 000d6465 70707573     sconnected..supp
    93ac:	3174726f 00003332 61746144 74666f53     ort123..DataSoft
    93bc:	4669575f 00000069 462d6957 50492069     _WiFi...Wi-Fi IP
    93cc:	20736920 252e7525 75252e75 0d75252e      is %u.%u.%u.%u.
    93dc:	0000000a 7349514d 00007064              ....MQIsdp..

000093e8 <_global_impure_ptr>:
    93e8:	20000084                                ... 

000093ec <__sf_fake_stderr>:
	...

0000940c <__sf_fake_stdin>:
	...

0000942c <__sf_fake_stdout>:
	...
    944c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    945c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    946c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    947c:	00006665                                ef..

00009480 <_init>:
    9480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9482:	46c0      	nop			; (mov r8, r8)
    9484:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9486:	bc08      	pop	{r3}
    9488:	469e      	mov	lr, r3
    948a:	4770      	bx	lr

0000948c <__init_array_start>:
    948c:	000000dd 	.word	0x000000dd

00009490 <_fini>:
    9490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9492:	46c0      	nop			; (mov r8, r8)
    9494:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9496:	bc08      	pop	{r3}
    9498:	469e      	mov	lr, r3
    949a:	4770      	bx	lr

0000949c <__fini_array_start>:
    949c:	000000b5 	.word	0x000000b5
