#
# Test to make sure that we do not incorrectly do a forced flush due to having
# an instruction from another thread in the same stage as a branch.  We
# shouldn't get confused by the other thread's instruction's address.
#

CORE n=:PMT

= asm

	addi r1,r1,1
	addi r1,r1,1
	addi r1,r1,1
	addi r1,r1,1
	addi r1,r1,1
	beq L2
	addi r3,r3,3
	addi r3,r3,3
	addi r3,r3,3
L2:
	addi r1,r1,1
	addi r1,r1,1
	addi r1,r1,1
	addi r1,r1,1
	.long 0x0

	addi r2,r2,2
	addi r2,r2,2
	addi r2,r2,2
	addi r2,r2,2
	addi r2,r2,2
	addi r2,r2,2
	addi r2,r2,2
	addi r2,r2,2
	addi r2,r2,2
	addi r2,r2,2

= /asm

# <GEN>
MD n=Mem ra=0x00000000 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000004 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000008 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x0000000c d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000010 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000014 d=0x41820010	#	beq L2
MD n=Mem ra=0x00000018 d=0x38630003	#	addi r3,r3,3
MD n=Mem ra=0x0000001c d=0x38630003	#	addi r3,r3,3
MD n=Mem ra=0x00000020 d=0x38630003	#	addi r3,r3,3
MD n=Mem ra=0x00000024 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000028 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x0000002c d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000030 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000034 d=0x00000000	#	.long 0x0
MD n=Mem ra=0x00000038 d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x0000003c d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x00000040 d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x00000044 d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x00000048 d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x0000004c d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x00000050 d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x00000054 d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x00000058 d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x0000005c d=0x38420002	#	addi r2,r2,2
# </GEN>

CORE n=:PMT

RD n=CCR d=0x80000000
RD n=TEN d=0xc0000000

CORE n=:PMT:t0

RD n=NIA     d=0x00

CORE n=:PMT:t1

RD n=NIA     d=0x38

# We just care about t0 for this test- we want to make sure that the branch
# didn't flush.

TRACE

CORE n=PMT:t0


I ea=0x0 id=1 tic=1
M n=Mem t=ifetch ea=0x0 ra=0x0 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000001
ITIME t=4
CTIME t=7

I ea=0x4 id=2 tic=2
M n=Mem t=ifetch ea=0x4 ra=0x4 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000002
ITIME t=5
CTIME t=8

I ea=0x8 id=5 tic=3
M n=Mem t=ifetch ea=0x8 ra=0x8 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000003
ITIME t=8
CTIME t=11

I ea=0xc id=6 tic=4
M n=Mem t=ifetch ea=0xc ra=0xc d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000004
ITIME t=9
CTIME t=12

I ea=0x10 id=8 tic=5
M n=Mem t=ifetch ea=0x10 ra=0x10 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000005
ITIME t=10
CTIME t=13

I ea=0x14 id=10 tic=6
M n=Mem t=ifetch ea=0x14 ra=0x14 d=0x41820010
INSTR op=0x41820010					asm="beq- 0x0000000000000024"
ITIME t=11
CTIME t=14

I ea=0x18 id=12 tic=7
M n=Mem t=ifetch ea=0x18 ra=0x18 d=0x38630003
INSTR op=0x38630003					asm="addi r3,r3,3"
R n=GPR i=3 d=0x00000003
ITIME t=12
CTIME t=15

I ea=0x1c id=14 tic=8
M n=Mem t=ifetch ea=0x1c ra=0x1c d=0x38630003
INSTR op=0x38630003					asm="addi r3,r3,3"
R n=GPR i=3 d=0x00000006
ITIME t=13
CTIME t=16

I ea=0x20 id=16 tic=9
M n=Mem t=ifetch ea=0x20 ra=0x20 d=0x38630003
INSTR op=0x38630003					asm="addi r3,r3,3"
R n=GPR i=3 d=0x00000009
ITIME t=14
CTIME t=17

I ea=0x24 id=18 tic=10
M n=Mem t=ifetch ea=0x24 ra=0x24 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000006
ITIME t=15
CTIME t=18

I ea=0x28 id=20 tic=11
M n=Mem t=ifetch ea=0x28 ra=0x28 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000007
ITIME t=16
CTIME t=19

I ea=0x2c id=22 tic=12
M n=Mem t=ifetch ea=0x2c ra=0x2c d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000008
ITIME t=17
CTIME t=20

I ea=0x30 id=24 tic=13
M n=Mem t=ifetch ea=0x30 ra=0x30 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000009
ITIME t=18
CTIME t=21

I ea=0x34 id=25 tic=14
M n=Mem t=ifetch ea=0x34 ra=0x34 d=0x00000000
INSTR op=0x00000000					asm="halt "

RESULTS

CORE n=:PMT:t0

RD n=GPR i=1 d=9
RD n=GPR i=2 d=0
RD n=GPR i=3 d=9

CORE n=:PMT:t1

RD n=GPR i=2 d=20
