langName "Verilog"
libDirs ""
libName ""
libFiles ""
viewName "module"
extDirs ".v"
