===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.3956 seconds

  ----Wall Time----  ----Name----
    3.9106 ( 11.0%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.2308 (  9.1%)    Parse modules
    0.6467 (  1.8%)    Verify circuit
   18.5678 ( 52.5%)  'firrtl.circuit' Pipeline
    1.3856 (  3.9%)    'firrtl.module' Pipeline
    1.3028 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0828 (  0.2%)      LowerCHIRRTLPass
    0.1215 (  0.3%)    InferWidths
    0.8168 (  2.3%)    InferResets
    0.0589 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0782 (  0.2%)    WireDFT
    0.0810 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7161 (  2.0%)    LowerFIRRTLTypes
    7.5545 ( 21.3%)    'firrtl.module' Pipeline
    0.7889 (  2.2%)      ExpandWhens
    0.0250 (  0.1%)      RemoveInvalid
    6.2854 ( 17.8%)      Canonicalizer
    0.4552 (  1.3%)      InferReadWrite
    0.6150 (  1.7%)    Inliner
    1.2131 (  3.4%)    IMConstProp
    0.0785 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0778 (  0.2%)    BlackBoxReader
    0.0778 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.8499 ( 13.7%)    'firrtl.module' Pipeline
    4.8499 ( 13.7%)      Canonicalizer
    0.4707 (  1.3%)    RemoveUnusedPorts
    0.0749 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4345 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.7373 ( 10.6%)  LowerFIRRTLToHW
    0.0757 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.2874 ( 12.1%)  'hw.module' Pipeline
    0.9584 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.6463 (  7.5%)    Canonicalizer
    0.6827 (  1.9%)    HWCleanup
    0.8652 (  2.4%)  'hw.module' Pipeline
    0.0865 (  0.2%)    HWLegalizeModules
    0.7787 (  2.2%)    PrettifyVerilog
    3.8137 ( 10.8%)  ExportVerilog
    0.0023 (  0.0%)  Rest
   35.3956 (100.0%)  Total

{
  totalTime: 35.422,
  maxMemory: 740495360
}
