{"vcs1":{"timestamp_begin":1731305588.299851341, "rt":2.06, "ut":0.47, "st":0.18}}
{"vcselab":{"timestamp_begin":1731305590.409549822, "rt":1.53, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1731305591.991885138, "rt":0.32, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731305587.800985420}
{"VCS_COMP_START_TIME": 1731305587.800985420}
{"VCS_COMP_END_TIME": 1731305594.061346844}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330432}}
{"stitch_vcselab": {"peak_mem": 231536}}
