# The-P3-Processor

The objective of this project was to design, model and test the Purdue Peregrine Processor (P3) that supported 36 integer instructions from the MIPS ISA, and implemented a 5 stage in-order scalar pipeline using behavioral and structural modeling.
