For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state.<BR>Usage constraints: Privileged access permitted only. Unprivileged accesses generate a BusFault. This register is word accessible only. Halfword and byte accesses are UNPREDICTABLE.<BR>Configurations: This register is always implemented.<BR>Attributes: 32-bit read/write register located at 0xE000E380 + 4n.<BR>&nbsp; This register is RAZ/WI when accessed as Non-secure.<BR>&nbsp; This register is not banked between Security states.