<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\synthesis\synlog\Core8051s_ExtSRAM_BRT_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>Core8051s_ExtSRAM_BRT|DebugIf_TCK</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>PLL_50Mh_6Mh|GLA_inferred_clock</data>
<data>100.0 MHz</data>
<data>27.0 MHz</data>
<data>-27.002</data>
</row>
<row>
<data>PLL_50Mh_6Mh|GLB_inferred_clock</data>
<data>100.0 MHz</data>
<data>55.2 MHz</data>
<data>-8.102</data>
</row>
<row>
<data>jtagu|udrck</data>
<data>100.0 MHz</data>
<data>75.3 MHz</data>
<data>-3.281</data>
</row>
</report_table>
