// Seed: 3187474850
module module_0 (
    input  tri   id_0,
    output tri0  id_1,
    input  uwire id_2,
    output wor   id_3
);
  assign id_1 = id_2;
  wire id_5;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd46,
    parameter id_37 = 32'd90
) (
    output wire id_0,
    output wand id_1,
    output wand id_2,
    input tri0 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input supply1 id_7,
    input wor id_8,
    input wire id_9,
    output supply1 id_10,
    input supply1 _id_11,
    input uwire id_12,
    input wand id_13,
    output supply1 id_14,
    output tri id_15,
    input wand id_16,
    input wand id_17,
    output tri0 id_18,
    input wire id_19,
    input wor id_20,
    output wand id_21,
    input tri id_22,
    input uwire id_23,
    input wor id_24,
    input wand id_25,
    output uwire id_26,
    input wire id_27,
    input uwire id_28,
    input tri1 id_29,
    input wand id_30,
    input supply1 id_31,
    input uwire id_32,
    input supply1 id_33,
    input wire id_34,
    input supply0 id_35,
    output supply0 id_36,
    input tri0 _id_37,
    input wor id_38,
    output tri id_39,
    output tri0 id_40,
    output tri id_41,
    input wand id_42,
    input tri id_43
    , id_50,
    input tri0 id_44,
    output tri1 id_45,
    input wor id_46,
    input tri id_47
    , id_51,
    input tri0 id_48
);
  assign id_0 = id_7;
  wire [id_37 : -1] id_52;
  logic id_53, id_54, id_55;
  assign id_55#(
      .id_8 (1 ? -1 : -1 === 1),
      .id_22(1),
      .id_35({1, 1'd0})
  ) = -1;
  assign id_39 = id_47;
  wire [id_11 : -1] id_56;
  wire id_57;
  assign id_26 = 1;
  wire id_58;
  module_0 modCall_1 (
      id_35,
      id_2,
      id_8,
      id_0
  );
endmodule
