.include "macros.s"

.section .text, "ax"  # 0x800058A0 - 0x800764A0 ; 0x00070C00


.global nextafter
nextafter:
/* 80013EB0 00010CD0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80013EB4 00010CD4  3C 00 7F F0 */	lis r0, 0x7ff0
/* 80013EB8 00010CD8  D8 21 00 08 */	stfd f1, 0x8(r1)
/* 80013EBC 00010CDC  80 81 00 08 */	lwz r4, 0x8(r1)
/* 80013EC0 00010CE0  D8 41 00 10 */	stfd f2, 0x10(r1)
/* 80013EC4 00010CE4  54 85 00 7E */	clrlwi r5, r4, 1
/* 80013EC8 00010CE8  80 E1 00 0C */	lwz r7, 0xc(r1)
/* 80013ECC 00010CEC  80 61 00 10 */	lwz r3, 0x10(r1)
/* 80013ED0 00010CF0  7C 05 00 00 */	cmpw r5, r0
/* 80013ED4 00010CF4  81 01 00 14 */	lwz r8, 0x14(r1)
/* 80013ED8 00010CF8  54 66 00 7E */	clrlwi r6, r3, 1
/* 80013EDC 00010CFC  41 80 00 10 */	blt lbl_80013EEC
/* 80013EE0 00010D00  3C 05 80 10 */	addis r0, r5, 0x8010
/* 80013EE4 00010D04  7C 00 3B 79 */	or. r0, r0, r7
/* 80013EE8 00010D08  40 82 00 1C */	bne lbl_80013F04
lbl_80013EEC:
/* 80013EEC 00010D0C  3C 00 7F F0 */	lis r0, 0x7ff0
/* 80013EF0 00010D10  7C 06 00 00 */	cmpw r6, r0
/* 80013EF4 00010D14  41 80 00 20 */	blt lbl_80013F14
/* 80013EF8 00010D18  3C 06 80 10 */	addis r0, r6, 0x8010
/* 80013EFC 00010D1C  7C 00 43 79 */	or. r0, r0, r8
/* 80013F00 00010D20  41 82 00 14 */	beq lbl_80013F14
lbl_80013F04:
/* 80013F04 00010D24  C8 21 00 08 */	lfd f1, 0x8(r1)
/* 80013F08 00010D28  C8 01 00 10 */	lfd f0, 0x10(r1)
/* 80013F0C 00010D2C  FC 21 00 2A */	fadd f1, f1, f0
/* 80013F10 00010D30  48 00 01 1C */	b lbl_8001402C
lbl_80013F14:
/* 80013F14 00010D34  C8 21 00 08 */	lfd f1, 0x8(r1)
/* 80013F18 00010D38  C8 01 00 10 */	lfd f0, 0x10(r1)
/* 80013F1C 00010D3C  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80013F20 00010D40  40 82 00 08 */	bne lbl_80013F28
/* 80013F24 00010D44  48 00 01 08 */	b lbl_8001402C
lbl_80013F28:
/* 80013F28 00010D48  7C A0 3B 79 */	or. r0, r5, r7
/* 80013F2C 00010D4C  40 82 00 34 */	bne lbl_80013F60
/* 80013F30 00010D50  54 63 00 00 */	rlwinm r3, r3, 0, 0, 0
/* 80013F34 00010D54  38 00 00 01 */	li r0, 0x1
/* 80013F38 00010D58  90 61 00 08 */	stw r3, 0x8(r1)
/* 80013F3C 00010D5C  90 01 00 0C */	stw r0, 0xc(r1)
/* 80013F40 00010D60  C8 01 00 08 */	lfd f0, 0x8(r1)
/* 80013F44 00010D64  FC 20 00 32 */	fmul f1, f0, f0
/* 80013F48 00010D68  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80013F4C 00010D6C  D8 21 00 10 */	stfd f1, 0x10(r1)
/* 80013F50 00010D70  40 82 00 08 */	bne lbl_80013F58
/* 80013F54 00010D74  48 00 00 D8 */	b lbl_8001402C
lbl_80013F58:
/* 80013F58 00010D78  FC 20 00 90 */	fmr f1, f0
/* 80013F5C 00010D7C  48 00 00 D0 */	b lbl_8001402C
lbl_80013F60:
/* 80013F60 00010D80  2C 04 00 00 */	cmpwi r4, 0x0
/* 80013F64 00010D84  41 80 00 3C */	blt lbl_80013FA0
/* 80013F68 00010D88  7C 04 18 00 */	cmpw r4, r3
/* 80013F6C 00010D8C  41 81 00 10 */	bgt lbl_80013F7C
/* 80013F70 00010D90  40 82 00 20 */	bne lbl_80013F90
/* 80013F74 00010D94  7C 07 40 40 */	cmplw r7, r8
/* 80013F78 00010D98  40 81 00 18 */	ble lbl_80013F90
lbl_80013F7C:
/* 80013F7C 00010D9C  28 07 00 00 */	cmplwi r7, 0x0
/* 80013F80 00010DA0  40 82 00 08 */	bne lbl_80013F88
/* 80013F84 00010DA4  38 84 FF FF */	addi r4, r4, -0x1
lbl_80013F88:
/* 80013F88 00010DA8  38 E7 FF FF */	addi r7, r7, -0x1
/* 80013F8C 00010DAC  48 00 00 50 */	b lbl_80013FDC
lbl_80013F90:
/* 80013F90 00010DB0  34 E7 00 01 */	addic. r7, r7, 0x1
/* 80013F94 00010DB4  40 82 00 48 */	bne lbl_80013FDC
/* 80013F98 00010DB8  38 84 00 01 */	addi r4, r4, 0x1
/* 80013F9C 00010DBC  48 00 00 40 */	b lbl_80013FDC
lbl_80013FA0:
/* 80013FA0 00010DC0  2C 03 00 00 */	cmpwi r3, 0x0
/* 80013FA4 00010DC4  40 80 00 18 */	bge lbl_80013FBC
/* 80013FA8 00010DC8  7C 04 18 00 */	cmpw r4, r3
/* 80013FAC 00010DCC  41 81 00 10 */	bgt lbl_80013FBC
/* 80013FB0 00010DD0  40 82 00 20 */	bne lbl_80013FD0
/* 80013FB4 00010DD4  7C 07 40 40 */	cmplw r7, r8
/* 80013FB8 00010DD8  40 81 00 18 */	ble lbl_80013FD0
lbl_80013FBC:
/* 80013FBC 00010DDC  28 07 00 00 */	cmplwi r7, 0x0
/* 80013FC0 00010DE0  40 82 00 08 */	bne lbl_80013FC8
/* 80013FC4 00010DE4  38 84 FF FF */	addi r4, r4, -0x1
lbl_80013FC8:
/* 80013FC8 00010DE8  38 E7 FF FF */	addi r7, r7, -0x1
/* 80013FCC 00010DEC  48 00 00 10 */	b lbl_80013FDC
lbl_80013FD0:
/* 80013FD0 00010DF0  34 E7 00 01 */	addic. r7, r7, 0x1
/* 80013FD4 00010DF4  40 82 00 08 */	bne lbl_80013FDC
/* 80013FD8 00010DF8  38 84 00 01 */	addi r4, r4, 0x1
lbl_80013FDC:
/* 80013FDC 00010DFC  54 83 00 56 */	rlwinm r3, r4, 0, 1, 11
/* 80013FE0 00010E00  3C 00 7F F0 */	lis r0, 0x7ff0
/* 80013FE4 00010E04  7C 03 00 00 */	cmpw r3, r0
/* 80013FE8 00010E08  41 80 00 0C */	blt lbl_80013FF4
/* 80013FEC 00010E0C  FC 21 08 2A */	fadd f1, f1, f1
/* 80013FF0 00010E10  48 00 00 3C */	b lbl_8001402C
lbl_80013FF4:
/* 80013FF4 00010E14  3C 00 00 10 */	lis r0, 0x10
/* 80013FF8 00010E18  7C 03 00 00 */	cmpw r3, r0
/* 80013FFC 00010E1C  40 80 00 24 */	bge lbl_80014020
/* 80014000 00010E20  FC 01 00 72 */	fmul f0, f1, f1
/* 80014004 00010E24  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80014008 00010E28  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 8001400C 00010E2C  41 82 00 14 */	beq lbl_80014020
/* 80014010 00010E30  90 81 00 10 */	stw r4, 0x10(r1)
/* 80014014 00010E34  90 E1 00 14 */	stw r7, 0x14(r1)
/* 80014018 00010E38  C8 21 00 10 */	lfd f1, 0x10(r1)
/* 8001401C 00010E3C  48 00 00 10 */	b lbl_8001402C
lbl_80014020:
/* 80014020 00010E40  90 81 00 08 */	stw r4, 0x8(r1)
/* 80014024 00010E44  90 E1 00 0C */	stw r7, 0xc(r1)
/* 80014028 00010E48  C8 21 00 08 */	lfd f1, 0x8(r1)
lbl_8001402C:
/* 8001402C 00010E4C  38 21 00 20 */	addi r1, r1, 0x20
/* 80014030 00010E50  4E 80 00 20 */	blr
