<div id="pf125" class="pf w0 h0" data-page-no="125"><div class="pc pc125 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg125.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">18.2.2<span class="_ _b"> </span>Crossbar Switch (AXBS) Master Configuration (MCM_PLAMC)</div><div class="t m0 x9 hf y798 ff3 fs5 fc0 sc0 ls0 ws0">PLAMC is a 16-bit read-only register identifying the presence/absence of bus master</div><div class="t m0 x9 hf y799 ff3 fs5 fc0 sc0 ls0 ws0">connections to the device&apos;s crossbar switch.</div><div class="t m0 x9 h7 y183 ff2 fs4 fc0 sc0 ls0 ws0">Address: F000_3000h base + Ah offset = F000_300Ah</div><div class="t m0 xb9 h1d y1092 ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</div><div class="t m0 x89 h7 y1a33 ff2 fs4 fc0 sc0 ls0 ws2f0">Read 0<span class="_ _17f"> </span>AMC</div><div class="t m0 x89 h7 y1a34 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x2c h7 y1a35 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1</span></div><div class="t m0 xd8 h9 y1a36 ff1 fs2 fc0 sc0 ls0 ws0">MCM_PLAMC field descriptions</div><div class="t m0 x12c h10 y1a37 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x3a h7 y1a38 ff2 fs4 fc0 sc0 ls0">15–8</div><div class="t m0 x91 h7 y1a39 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1a38 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1a39 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y1a3a ff2 fs4 fc0 sc0 ls0">7–0</div><div class="t m0 x3a h7 y1a3b ff2 fs4 fc0 sc0 ls0">AMC</div><div class="t m0 x83 h7 y1a3a ff2 fs4 fc0 sc0 ls0 ws0">Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input</div><div class="t m0 x83 h7 y1a3b ff2 fs4 fc0 sc0 ls0">port.</div><div class="t m0 x83 h7 y1a3c ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>A bus master connection to AXBS input port <span class="ff5 ws190">n</span> is absent</div><div class="t m0 x83 h7 y1a3d ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>A bus master connection to AXBS input port <span class="ff5 ws190">n</span> is present</div><div class="t m0 x9 h1b y1a3e ff1 fsc fc0 sc0 ls0 ws0">18.2.3<span class="_ _b"> </span>Platform Control Register (MCM_PLACR)</div><div class="t m0 x9 hf y1a3f ff3 fs5 fc0 sc0 ls0 ws0">The PLACR register selects the arbitration policy for the crossbar masters and configures</div><div class="t m0 x9 hf y1a40 ff3 fs5 fc0 sc0 ls0 ws0">the flash memory controller.</div><div class="t m0 x9 hf y1a41 ff3 fs5 fc0 sc0 ls0 ws0">The speculation buffer and cache in the flash memory controller is configurable via</div><div class="t m0 x9 hf y1a42 ff3 fs5 fc0 sc0 ls0">MCM_PLACR[15:10].</div><div class="t m0 x9 hf y1a43 ff3 fs5 fc0 sc0 ls0 ws0">The speculation buffer is enabled only for instructions after reset. It is possible to have</div><div class="t m0 x9 hf y1a44 ff3 fs5 fc0 sc0 ls0 ws0">these states for the speculation buffer:</div><div class="t m0 x9a h6 y1a45 ff1 fs3 fc0 sc0 ls0 ws2f1">DFCS EFDS<span class="_ _c4"> </span>Description</div><div class="t m0 x89 h7 y1a46 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _cc"> </span>0<span class="_ _cc"> </span>Speculation buffer is on for instruction</div><div class="t m0 x8a h7 y1a47 ff2 fs4 fc0 sc0 ls0 ws0">and off for data.</div><div class="t m0 x89 h7 y11c5 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _cc"> </span>1<span class="_ _cc"> </span>Speculation buffer is on for instruction</div><div class="t m0 x8a h7 y1a48 ff2 fs4 fc0 sc0 ls0 ws0">and on for data.</div><div class="t m0 x89 h7 y1a49 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _cc"> </span>X<span class="_ _1ad"> </span>Speculation buffer is off.</div><div class="t m0 x71 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 18 Miscellaneous Control Module (MCM)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>293</div><a class="l" href="#pf125" data-dest-detail='[293,"XYZ",null,475.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:199.733000px;bottom:559.050000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf125" data-dest-detail='[293,"XYZ",null,448.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:429.413000px;bottom:559.050000px;width:19.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
