verilog_defaults -push
verilog_defaults -add -defer
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_params.vh
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/git_litex/build/beaglewire/gateware/beaglewire.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/git_litex/build/beaglewire/gateware/gpmc_to_wishbone.v
read_verilog -I/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl /home/omkar/Desktop/git_litex/build/beaglewire/gateware/top.v
verilog_defaults -pop
attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0
synth_ice40  -json beaglewire.json -top top -dsp