// Seed: 1092522257
module module_0;
  wire id_2;
  assign id_1 = id_1[1'b0];
  assign module_2.id_14 = 0;
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    input wand id_3,
    input tri id_4
);
  module_0 modCall_1 ();
  wire id_6 = id_4 + 1'b0;
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    inout uwire id_7,
    output wire id_8,
    input uwire id_9,
    output wor id_10,
    input uwire id_11,
    input wand id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15,
    input wand id_16,
    input supply0 id_17,
    input wire id_18,
    input wor id_19,
    input wire id_20
);
  wire id_22;
  xor primCall (
      id_1,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_22,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_9
  );
  module_0 modCall_1 ();
  tri1 id_23 = 1;
  wire id_24;
endmodule
