// Seed: 1186608908
module module_0 (
    input wand id_0,
    input wire id_1
);
  wire id_3;
  assign module_1.id_10 = 0;
  logic id_4;
endmodule
module module_0 (
    output uwire id_0,
    input wor module_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri id_6,
    input wor id_7,
    input uwire id_8
);
  assign id_5 = -1 & id_7 == id_1;
  bit id_10;
  always @(-1) begin : LABEL_0
    id_10 = id_2;
  end
  module_0 modCall_1 (
      id_3,
      id_8
  );
  assign id_0 = 1 != id_10;
endmodule
