<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Sign Casting in SystemVerilog - VLSI Labs</title>
  <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap">

  <!-- ‚úÖ Prism.js for Verilog/SystemVerilog highlighting -->
  <link href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" rel="stylesheet" />
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-verilog.min.js"></script>

  <style>
    :root {
      --bg: #ffffff;
      --text: #1a1a1a;
      --card: #f1f1f1;
      --accent: #0077ff;
      --link: #0077ff;
    }

    body.dark {
      --bg: #121212;
      --text: #f0f0f0;
      --card: #1e1e1e;
      --accent: #66aaff;
      --link: #66aaff;
    }

    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      background-color: var(--bg);
      color: var(--text);
      transition: background 0.3s, color 0.3s;
    }

    header {
      background: var(--card);
      box-shadow: 0 2px 5px rgba(0,0,0,0.1);
      padding: 1rem 1rem 2rem;
      position: relative;
      text-align: center;
    }

    .logo {
      position: absolute;
      top: 1rem;
      left: 1rem;
      height: 60px;
    }

    .header-image {
      max-height: 100px;
      height: auto;
      width: auto;
    }

    .toggle-container {
      position: absolute;
      top: 1rem;
      right: 1rem;
    }

    .toggle-switch {
      position: relative;
      width: 80px;
      height: 36px;
      background: #ccc;
      border-radius: 30px;
      cursor: pointer;
    }

    .toggle-switch::after {
      content: '‚òÄÔ∏è';
      position: absolute;
      left: 4px;
      top: 4px;
      width: 28px;
      height: 28px;
      background: var(--bg);
      color: var(--text);
      border-radius: 50%;
      display: flex;
      align-items: center;
      justify-content: center;
      transition: all 0.3s;
      font-size: 16px;
    }

    body.dark .toggle-switch::after {
      content: 'üåô';
      left: 48px;
    }

    main {
      max-width: 900px;
      margin: 2rem auto;
      padding: 1rem;
    }

    h1 {
      color: var(--accent);
      margin-bottom: 1rem;
      font-size: 2.5rem;
      font-weight: 700;
    }

    h2 {
      margin-top: 2rem;
      color: var(--accent);
    }

    p, li {
      line-height: 1.6;
    }

    pre {
      background-color: var(--card);
      padding: 1rem;
      border-radius: 8px;
      overflow-x: auto;
    }

    code {
      font-family: 'Courier New', monospace;
      font-weight: bold;
    }

    .nav-links {
      margin-top: 2rem;
      text-align: center;
    }

    .nav-links a {
      text-decoration: none;
      color: var(--accent);
      font-weight: 500;
    }

    .nav-links a:hover {
      text-decoration: underline;
    }

    table {
      width: 100%;
      border-collapse: collapse;
      margin-top: 1rem;
      margin-bottom: 1rem;
    }

    th, td {
      border: 1px solid var(--text);
      padding: 0.5rem;
      text-align: center;
    }

    th {
      background-color: var(--card);
    }

    img.range-img {
      display: block;
      margin: 1rem auto;
      max-width: 100%;
    }
  </style>
</head>
<body>
  <header>
    <a href="index.html">
      <img src="logo.png" alt="VLSI Labs Logo" class="logo">
    </a>
    <a href="veriloghome.html">
      <img src="header.png" alt="Header Banner" class="header-image">
    </a>
    <div class="toggle-container">
      <div class="toggle-switch" onclick="toggleTheme()"></div>
    </div>
  </header>

<main>
  <h1>Sign Casting in SystemVerilog</h1>
  <p>SystemVerilog allows conversion between signed and unsigned types using casting. This is useful when handling mixed-sign arithmetic or interfacing with different data representations.</p>

  <h2>1. Sign Casting Basics</h2>
  <p><strong>Explicit Casting Syntax:</strong></p>
  <pre><code class="language-verilog">
signed'(variable)   // Converts unsigned to signed
unsigned'(variable) // Converts signed to unsigned
</code></pre>

  <p><strong>Effect of Casting:</strong></p>
  <ul>
    <li><strong>Signed to Unsigned:</strong> The sign bit is not preserved, and the number is interpreted as a positive value.</li>
    <li><strong>Unsigned to Signed:</strong> If the MSB (most significant bit) is 1, it may be misinterpreted as a negative number in two‚Äôs complement representation.</li>
  </ul>

  <h2>2. Example: Sign Casting in SystemVerilog</h2>
 <pre><code class="language-verilog">
module tb;
  shortint            m_var_s;    // signed
  shortint unsigned   m_var_us;   // unsigned

  initial begin
    m_var_us = 2**16 - 1; // 65535
    m_var_s  = -1;

    $display("Unsigned to Signed: %0d", signed'(m_var_us));
    $display("Signed to Unsigned: %0d", unsigned'(m_var_s));
  end
endmodule
</code></pre>

  <h2>3. Simulation Output</h2>
  <pre><code class="language-verilog">
Unsigned to Signed: m_var_us=65535, signed'(m_var_us)=-1
Signed to Unsigned: m_var_s=-1, unsigned'(m_var_s)=65535
</code></pre>

  <h2>Explanation</h2>
  <ul>
    <li><strong>signed'(m_var_us):</strong><br>
      m_var_us = 65535 (0xFFFF in 16-bit).<br>
      When cast to signed, 0xFFFF is interpreted in two's complement, which equals -1.
    </li>
    <li><strong>unsigned'(m_var_s):</strong><br>
      m_var_s = -1 (0xFFFF in 16-bit, two‚Äôs complement form).<br>
      When cast to unsigned, 0xFFFF is read as 65535 (no sign interpretation).
    </li>
  </ul>

  <h2>4. Why is this Important?</h2>
  <ul>
    <li>Prevents unintended sign interpretation errors when interfacing signed and unsigned data.</li>
    <li>Useful for hardware optimizations, as operations on unsigned numbers are sometimes faster.</li>
    <li>Helps in cross-module compatibility where sign conventions might differ.</li>
  </ul>
</main>

<script>
  document.addEventListener("DOMContentLoaded", () => {
    const theme = localStorage.getItem("theme");
    if (theme === "dark") {
      document.body.classList.add("dark");
    }
  });

  function toggleTheme() {
    document.body.classList.toggle("dark");
    const isDark = document.body.classList.contains("dark");
    localStorage.setItem("theme", isDark ? "dark" : "light");
  }
</script>

<!-- Navigation Links -->
<div style="margin-top: 40px; text-align: center; font-size: 1rem; color: var(--text);">
  <div style="display: flex; justify-content: center; gap: 20px; flex-wrap: wrap;">
    <a href="svsimulation.html" style="text-decoration: none; color: var(--link);">
      ‚Üê Back to Simulation Data Types
    </a>
    <span style="color: var(--text);">|</span>
    <a href="svstrings.html" style="text-decoration: none; color: var(--link);">
      Next: Strings in SystemVerilog ‚Üí
    </a>
  </div>
  <div style="margin-top: 8px;">
    <a href="svhome.html" style="text-decoration: none; color: var(--link);">
      ‚Ü© Return to System Verilog Home
    </a>
  </div>
</div>

</body>
</html>
