;redcode
;assert 1
	SPL 0, 90
	CMP @-7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	JMN 10, 20
	DJN -1, @-20
	SUB -1, <-20
	JMN 10, 20
	DJN -1, @-20
	CMP 210, 30
	CMP 210, 30
	SPL 12
	SUB <0, @2
	JMN 10, 20
	SUB <0, @2
	JMN 210, 30
	JMN @12, #200
	SPL 12
	JMN 210, 30
	JMN @12, #200
	SPL 12
	JMN 10, 20
	DJN -1, @-20
	JMN 0, #2
	SUB <1, @2
	JMN 210, 30
	CMP 210, 30
	JMN 210, 30
	SUB 12, @10
	SUB 12, @10
	CMP 210, 30
	SUB @121, 103
	JMN <127, 106
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	JMN <127, 106
	SPL -100, -600
	MOV -7, <-20
	JMN 0, #2
	SPL 0, 90
	SPL -100, -600
	SPL 100, 303
	JMN 0, #2
	SPL 0, 90
	SUB <0, @2
	JMN 10, 20
	SUB <0, @2
	ADD 270, 201
	CMP @-7, <-420
