
*** Running vivado
    with args -log tdc_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tdc_v1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tdc_v1_0.tcl -notrace
Command: synth_design -top tdc_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3068 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 417.891 ; gain = 101.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tdc_v1_0' [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/tdc_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'trig_arbiter' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'trig_arbiter' (1#1) [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'trig_pattern' does not match port width (24) of module 'trig_arbiter' [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/tdc_v1_0.v:73]
INFO: [Synth 8-6157] synthesizing module 'dtmroc_rec' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/dtmroc_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'asym_ram_sdp' [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/src/asym_ram_sdp_read_wider.v:5]
	Parameter WIDTHA bound to: 1 - type: integer 
	Parameter SIZEA bound to: 32768 - type: integer 
	Parameter ADDRWIDTHA bound to: 15 - type: integer 
	Parameter WIDTHB bound to: 64 - type: integer 
	Parameter SIZEB bound to: 512 - type: integer 
	Parameter ADDRWIDTHB bound to: 9 - type: integer 
	Parameter maxSIZE bound to: 32768 - type: integer 
	Parameter maxWIDTH bound to: 64 - type: integer 
	Parameter minWIDTH bound to: 1 - type: integer 
	Parameter RATIO bound to: 64 - type: integer 
	Parameter log2RATIO bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element lsbaddr_reg was removed.  [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/src/asym_ram_sdp_read_wider.v:69]
Info : Asymmetric Ram read pattern(simple)identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM RAM_reg
Info : Asymmetric Ram read pattern(simple)identified
INFO: [Synth 8-6155] done synthesizing module 'asym_ram_sdp' (2#1) [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/src/asym_ram_sdp_read_wider.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dtmroc_rec' (3#1) [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/dtmroc_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'tdc_v1_0_S00_AXI' [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/tdc_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdc_v1_0_S00_AXI' (4#1) [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/tdc_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'trig_pattern' does not match port width (24) of module 'tdc_v1_0_S00_AXI' [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/tdc_v1_0.v:93]
WARNING: [Synth 8-3848] Net dac_set_line in module/entity tdc_v1_0 does not have driver. [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/tdc_v1_0.v:20]
WARNING: [Synth 8-3848] Net is_data_mode in module/entity tdc_v1_0 does not have driver. [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/tdc_v1_0.v:22]
WARNING: [Synth 8-3848] Net bramrddata in module/entity tdc_v1_0 does not have driver. [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/tdc_v1_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tdc_v1_0' (5#1) [c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/tdc_v1_0.v:4]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[23]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[22]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[21]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[20]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[19]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[18]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[17]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[16]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[15]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[14]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[13]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[12]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[11]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[10]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[9]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[8]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[7]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[6]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[5]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[4]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[23]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[22]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[21]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[20]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[19]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[18]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[17]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[16]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[15]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[14]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[13]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[12]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[11]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[10]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[9]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[8]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[7]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[6]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[5]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[4]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port dac_set_line
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port is_data_mode
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[63]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[62]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[61]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[60]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[59]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[58]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[57]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[56]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[55]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[54]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[53]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[52]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[51]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[50]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[49]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[48]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[47]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[46]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[45]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[44]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[43]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[42]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[41]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[40]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[39]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[38]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[37]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[36]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[35]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[34]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[33]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[32]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[31]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[30]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[29]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[28]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[27]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[26]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[25]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[24]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[23]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[22]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[21]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[20]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[19]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[18]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[17]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[16]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[15]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[14]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[13]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 468.617 ; gain = 151.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 468.617 ; gain = 151.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 468.617 ; gain = 151.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 486.000 ; gain = 169.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 21    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	  21 Input     32 Bit        Muxes := 20    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module trig_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module asym_ram_sdp 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module tdc_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	  21 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trig_arbiter_inst/msg_reg[0] )
INFO: [Synth 8-3886] merging instance 'tdc_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'tdc_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tdc_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'tdc_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'tdc_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tdc_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher07_out with 1st driver pin 'trig_arbiter_inst/pattern_matcher0_inferred/pattern_matcher07_out' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher07_out with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher07_out is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher04_out with 1st driver pin 'trig_arbiter_inst/pattern_matcher0_inferred__0/pattern_matcher04_out' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher04_out with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher04_out is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher01_out with 1st driver pin 'trig_arbiter_inst/pattern_matcher0_inferred__1/pattern_matcher01_out' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher01_out with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher01_out is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher0 with 1st driver pin 'trig_arbiter_inst/pattern_matcher0_inferred__2/pattern_matcher0' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher0 with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher0 is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
WARNING: [Synth 8-3332] Sequential element (trig_arbiter_inst/msg_reg[0]) is unused and will be removed from module tdc_v1_0.
WARNING: [Synth 8-3332] Sequential element (tdc_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module tdc_v1_0.
WARNING: [Synth 8-3332] Sequential element (tdc_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module tdc_v1_0.
WARNING: [Synth 8-3332] Sequential element (tdc_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module tdc_v1_0.
WARNING: [Synth 8-3332] Sequential element (tdc_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module tdc_v1_0.
WARNING: [Synth 8-3332] Sequential element (tdc_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module tdc_v1_0.
WARNING: [Synth 8-3332] Sequential element (tdc_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module tdc_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 631.223 ; gain = 314.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|asym_ram_sdp: | RAM_reg    | 32 K x 1(NO_CHANGE)    | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_2/dtmroc_rec_inst/asym_ram_sdp_inst/RAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 631.223 ; gain = 314.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|asym_ram_sdp: | RAM_reg    | 32 K x 1(NO_CHANGE)    | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance dtmroc_rec_inst/asym_ram_sdp_inst/RAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 631.223 ; gain = 314.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 631.223 ; gain = 314.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 631.223 ; gain = 314.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 631.223 ; gain = 314.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 631.223 ; gain = 314.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 631.223 ; gain = 314.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 631.223 ; gain = 314.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |LUT1     |     2|
|3     |LUT2     |     1|
|4     |LUT3     |     1|
|5     |LUT4     |     8|
|6     |LUT5     |    80|
|7     |LUT6     |   198|
|8     |MUXF7    |    64|
|9     |RAMB36E1 |     1|
|10    |FDRE     |   693|
|11    |FDSE     |     7|
|12    |IBUF     |    83|
|13    |OBUF     |   106|
|14    |OBUFT    |    66|
+------+---------+------+

Report Instance Areas: 
+------+------------------------+-----------------+------+
|      |Instance                |Module           |Cells |
+------+------------------------+-----------------+------+
|1     |top                     |                 |  1314|
|2     |  dtmroc_rec_inst       |dtmroc_rec       |     1|
|3     |    asym_ram_sdp_inst   |asym_ram_sdp     |     1|
|4     |  tdc_v1_0_S00_AXI_inst |tdc_v1_0_S00_AXI |  1036|
|5     |  trig_arbiter_inst     |trig_arbiter     |    18|
+------+------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 631.223 ; gain = 314.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 377 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 631.223 ; gain = 314.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 631.223 ; gain = 314.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 113 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 720.852 ; gain = 416.750
INFO: [Common 17-1381] The checkpoint 'c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/tdc_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tdc_v1_0_utilization_synth.rpt -pb tdc_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 720.852 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 09:31:02 2018...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/HEP/Documents/universefactory/ip_repo/bramtest_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HEP/Documents/universefactory/ip_repo/dcd_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/HEP/Documents/universefactory/ip_repo/dcd_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HEP/Documents/universefactory/ip_repo/dcd_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HEP/Documents/universefactory/cccd_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HEP/Documents/universefactory/main/main.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 341.211 ; gain = 36.180
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 454.039 ; gain = 101.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/.Xil/Vivado-6944-HEP-PC/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (1#1) [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/.Xil/Vivado-6944-HEP-PC/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' requires 12 connections, but only 11 given [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/synth/design_1.v:156]
INFO: [Synth 8-6157] synthesizing module 'design_1_dac_controller_0_0' [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/.Xil/Vivado-6944-HEP-PC/realtime/design_1_dac_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dac_controller_0_0' (2#1) [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/.Xil/Vivado-6944-HEP-PC/realtime/design_1_dac_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_data_recorder_0_0' [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/.Xil/Vivado-6944-HEP-PC/realtime/design_1_data_recorder_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_data_recorder_0_0' (3#1) [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/.Xil/Vivado-6944-HEP-PC/realtime/design_1_data_recorder_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_tdc_v1_0_S00_AXI_0_0' [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/.Xil/Vivado-6944-HEP-PC/realtime/design_1_tdc_v1_0_S00_AXI_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tdc_v1_0_S00_AXI_0_0' (4#1) [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/.Xil/Vivado-6944-HEP-PC/realtime/design_1_tdc_v1_0_S00_AXI_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'tdc_v1_0_S00_AXI_0' of module 'design_1_tdc_v1_0_S00_AXI_0_0' requires 26 connections, but only 25 given [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/synth/design_1.v:180]
INFO: [Synth 8-6157] synthesizing module 'design_1_trig_arbiter_0_0' [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/.Xil/Vivado-6944-HEP-PC/realtime/design_1_trig_arbiter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_trig_arbiter_0_0' (5#1) [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/.Xil/Vivado-6944-HEP-PC/realtime/design_1_trig_arbiter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (6#1) [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (7#1) [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 504.938 ; gain = 152.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 504.938 ; gain = 152.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 504.938 ; gain = 152.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_trig_arbiter_0_0/design_1_trig_arbiter_0_0/design_1_trig_arbiter_0_0_in_context.xdc] for cell 'design_1_i/trig_arbiter_0'
Finished Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_trig_arbiter_0_0/design_1_trig_arbiter_0_0/design_1_trig_arbiter_0_0_in_context.xdc] for cell 'design_1_i/trig_arbiter_0'
Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_tdc_v1_0_S00_AXI_0_0/design_1_tdc_v1_0_S00_AXI_0_0/design_1_tdc_v1_0_S00_AXI_0_0_in_context.xdc] for cell 'design_1_i/tdc_v1_0_S00_AXI_0'
Finished Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_tdc_v1_0_S00_AXI_0_0/design_1_tdc_v1_0_S00_AXI_0_0/design_1_tdc_v1_0_S00_AXI_0_0_in_context.xdc] for cell 'design_1_i/tdc_v1_0_S00_AXI_0'
Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_data_recorder_0_0/design_1_data_recorder_0_0/design_1_data_recorder_0_0_in_context.xdc] for cell 'design_1_i/data_recorder_0'
Finished Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_data_recorder_0_0/design_1_data_recorder_0_0/design_1_data_recorder_0_0_in_context.xdc] for cell 'design_1_i/data_recorder_0'
Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_dac_controller_0_0/design_1_dac_controller_0_0/design_1_dac_controller_0_0_in_context.xdc] for cell 'design_1_i/dac_controller_0'
Finished Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_dac_controller_0_0/design_1_dac_controller_0_0/design_1_dac_controller_0_0_in_context.xdc] for cell 'design_1_i/dac_controller_0'
Parsing XDC File [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 756.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 756.594 ; gain = 403.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 756.594 ; gain = 403.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/trig_arbiter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tdc_v1_0_S00_AXI_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/data_recorder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_controller_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 756.594 ; gain = 403.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 756.594 ; gain = 403.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 756.594 ; gain = 403.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 803.590 ; gain = 450.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 803.652 ; gain = 450.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 804.191 ; gain = 451.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 805.164 ; gain = 452.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 805.164 ; gain = 452.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 805.164 ; gain = 452.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 805.164 ; gain = 452.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 805.164 ; gain = 452.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 805.164 ; gain = 452.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_blk_mem_gen_0_0      |         1|
|2     |design_1_dac_controller_0_0   |         1|
|3     |design_1_data_recorder_0_0    |         1|
|4     |design_1_tdc_v1_0_S00_AXI_0_0 |         1|
|5     |design_1_trig_arbiter_0_0     |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_blk_mem_gen_0_0      |     1|
|2     |design_1_dac_controller_0_0   |     1|
|3     |design_1_data_recorder_0_0    |     1|
|4     |design_1_tdc_v1_0_S00_AXI_0_0 |     1|
|5     |design_1_trig_arbiter_0_0     |     1|
|6     |IBUF                          |   296|
|7     |OBUF                          |   235|
+------+------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |  1418|
|2     |  design_1_i |design_1 |   887|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 805.164 ; gain = 452.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 805.164 ; gain = 200.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 805.164 ; gain = 452.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 823.574 ; gain = 482.363
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 823.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 17:52:24 2018...
