{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 11:36:20 2018 " "Info: Processing started: Thu May 31 11:36:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off D_clock -c D_clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off D_clock -c D_clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -144 -272 -104 -128 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divided:inst4\|CNT\[24\] " "Info: Detected ripple clock \"divided:inst4\|CNT\[24\]\" as buffer" {  } { { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divided:inst4\|CNT\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register divided:inst4\|CNT\[20\] register divided:inst4\|CNT\[2\] 370.64 MHz 2.698 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 370.64 MHz between source register \"divided:inst4\|CNT\[20\]\" and destination register \"divided:inst4\|CNT\[2\]\" (period= 2.698 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.516 ns + Longest register register " "Info: + Longest register to register delay is 2.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divided:inst4\|CNT\[20\] 1 REG LCFF_X17_Y10_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N7; Fanout = 3; REG Node = 'divided:inst4\|CNT\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { divided:inst4|CNT[20] } "NODE_NAME" } } { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.154 ns) 0.720 ns divided:inst4\|_~39 2 COMB LCCOMB_X18_Y11_N2 1 " "Info: 2: + IC(0.566 ns) + CELL(0.154 ns) = 0.720 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 1; COMB Node = 'divided:inst4\|_~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { divided:inst4|CNT[20] divided:inst4|_~39 } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -168 -56 40 -72 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.053 ns) 1.340 ns divided:inst4\|_~41 3 COMB LCCOMB_X17_Y10_N20 1 " "Info: 3: + IC(0.567 ns) + CELL(0.053 ns) = 1.340 ns; Loc. = LCCOMB_X17_Y10_N20; Fanout = 1; COMB Node = 'divided:inst4\|_~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { divided:inst4|_~39 divided:inst4|_~41 } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -168 -56 40 -72 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 1.591 ns divided:inst4\|_~42 4 COMB LCCOMB_X17_Y10_N26 24 " "Info: 4: + IC(0.198 ns) + CELL(0.053 ns) = 1.591 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 24; COMB Node = 'divided:inst4\|_~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { divided:inst4|_~41 divided:inst4|_~42 } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -168 -56 40 -72 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.397 ns) 2.516 ns divided:inst4\|CNT\[2\] 5 REG LCFF_X17_Y11_N3 3 " "Info: 5: + IC(0.528 ns) + CELL(0.397 ns) = 2.516 ns; Loc. = LCFF_X17_Y11_N3; Fanout = 3; REG Node = 'divided:inst4\|CNT\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { divided:inst4|_~42 divided:inst4|CNT[2] } "NODE_NAME" } } { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.657 ns ( 26.11 % ) " "Info: Total cell delay = 0.657 ns ( 26.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.859 ns ( 73.89 % ) " "Info: Total interconnect delay = 1.859 ns ( 73.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { divided:inst4|CNT[20] divided:inst4|_~39 divided:inst4|_~41 divided:inst4|_~42 divided:inst4|CNT[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { divided:inst4|CNT[20] {} divided:inst4|_~39 {} divided:inst4|_~41 {} divided:inst4|_~42 {} divided:inst4|CNT[2] {} } { 0.000ns 0.566ns 0.567ns 0.198ns 0.528ns } { 0.000ns 0.154ns 0.053ns 0.053ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.467 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -144 -272 -104 -128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -144 -272 -104 -128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns divided:inst4\|CNT\[2\] 3 REG LCFF_X17_Y11_N3 3 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X17_Y11_N3; Fanout = 3; REG Node = 'divided:inst4\|CNT\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLK~clkctrl divided:inst4|CNT[2] } "NODE_NAME" } } { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl divided:inst4|CNT[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divided:inst4|CNT[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.465 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -144 -272 -104 -128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -144 -272 -104 -128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns divided:inst4\|CNT\[20\] 3 REG LCFF_X17_Y10_N7 3 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X17_Y10_N7; Fanout = 3; REG Node = 'divided:inst4\|CNT\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { CLK~clkctrl divided:inst4|CNT[20] } "NODE_NAME" } } { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl divided:inst4|CNT[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divided:inst4|CNT[20] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl divided:inst4|CNT[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divided:inst4|CNT[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl divided:inst4|CNT[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divided:inst4|CNT[20] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { divided:inst4|CNT[20] divided:inst4|_~39 divided:inst4|_~41 divided:inst4|_~42 divided:inst4|CNT[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { divided:inst4|CNT[20] {} divided:inst4|_~39 {} divided:inst4|_~41 {} divided:inst4|_~42 {} divided:inst4|CNT[2] {} } { 0.000ns 0.566ns 0.567ns 0.198ns 0.528ns } { 0.000ns 0.154ns 0.053ns 0.053ns 0.397ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLK CLK~clkctrl divided:inst4|CNT[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divided:inst4|CNT[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { CLK CLK~clkctrl divided:inst4|CNT[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divided:inst4|CNT[20] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cout60_v:inst2\|tmpb\[1\] LDN CLK 1.525 ns register " "Info: tsu for register \"cout60_v:inst2\|tmpb\[1\]\" (data pin = \"LDN\", clock pin = \"CLK\") is 1.525 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.790 ns + Longest pin register " "Info: + Longest pin to register delay is 6.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns LDN 1 PIN PIN_M21 25 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 25; PIN Node = 'LDN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDN } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -184 -144 24 -168 "LDN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.337 ns) + CELL(0.366 ns) 5.567 ns cout60_v:inst2\|tmpb\[0\]~14 2 COMB LCCOMB_X9_Y17_N6 3 " "Info: 2: + IC(4.337 ns) + CELL(0.366 ns) = 5.567 ns; Loc. = LCCOMB_X9_Y17_N6; Fanout = 3; COMB Node = 'cout60_v:inst2\|tmpb\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.703 ns" { LDN cout60_v:inst2|tmpb[0]~14 } "NODE_NAME" } } { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.746 ns) 6.790 ns cout60_v:inst2\|tmpb\[1\] 3 REG LCFF_X11_Y17_N29 9 " "Info: 3: + IC(0.477 ns) + CELL(0.746 ns) = 6.790 ns; Loc. = LCFF_X11_Y17_N29; Fanout = 9; REG Node = 'cout60_v:inst2\|tmpb\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { cout60_v:inst2|tmpb[0]~14 cout60_v:inst2|tmpb[1] } "NODE_NAME" } } { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.976 ns ( 29.10 % ) " "Info: Total cell delay = 1.976 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.814 ns ( 70.90 % ) " "Info: Total interconnect delay = 4.814 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.790 ns" { LDN cout60_v:inst2|tmpb[0]~14 cout60_v:inst2|tmpb[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.790 ns" { LDN {} LDN~combout {} cout60_v:inst2|tmpb[0]~14 {} cout60_v:inst2|tmpb[1] {} } { 0.000ns 0.000ns 4.337ns 0.477ns } { 0.000ns 0.864ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.355 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 5.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -144 -272 -104 -128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.712 ns) 2.629 ns divided:inst4\|CNT\[24\] 2 REG LCFF_X17_Y10_N15 3 " "Info: 2: + IC(1.063 ns) + CELL(0.712 ns) = 2.629 ns; Loc. = LCFF_X17_Y10_N15; Fanout = 3; REG Node = 'divided:inst4\|CNT\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { CLK divided:inst4|CNT[24] } "NODE_NAME" } } { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 4.072 ns divided:inst4\|CNT\[24\]~clkctrl 3 COMB CLKCTRL_G2 20 " "Info: 3: + IC(1.443 ns) + CELL(0.000 ns) = 4.072 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'divided:inst4\|CNT\[24\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { divided:inst4|CNT[24] divided:inst4|CNT[24]~clkctrl } "NODE_NAME" } } { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 5.355 ns cout60_v:inst2\|tmpb\[1\] 4 REG LCFF_X11_Y17_N29 9 " "Info: 4: + IC(0.665 ns) + CELL(0.618 ns) = 5.355 ns; Loc. = LCFF_X11_Y17_N29; Fanout = 9; REG Node = 'cout60_v:inst2\|tmpb\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { divided:inst4|CNT[24]~clkctrl cout60_v:inst2|tmpb[1] } "NODE_NAME" } } { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 40.78 % ) " "Info: Total cell delay = 2.184 ns ( 40.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.171 ns ( 59.22 % ) " "Info: Total interconnect delay = 3.171 ns ( 59.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { CLK divided:inst4|CNT[24] divided:inst4|CNT[24]~clkctrl cout60_v:inst2|tmpb[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { CLK {} CLK~combout {} divided:inst4|CNT[24] {} divided:inst4|CNT[24]~clkctrl {} cout60_v:inst2|tmpb[1] {} } { 0.000ns 0.000ns 1.063ns 1.443ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.790 ns" { LDN cout60_v:inst2|tmpb[0]~14 cout60_v:inst2|tmpb[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.790 ns" { LDN {} LDN~combout {} cout60_v:inst2|tmpb[0]~14 {} cout60_v:inst2|tmpb[1] {} } { 0.000ns 0.000ns 4.337ns 0.477ns } { 0.000ns 0.864ns 0.366ns 0.746ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { CLK divided:inst4|CNT[24] divided:inst4|CNT[24]~clkctrl cout60_v:inst2|tmpb[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { CLK {} CLK~combout {} divided:inst4|CNT[24] {} divided:inst4|CNT[24]~clkctrl {} cout60_v:inst2|tmpb[1] {} } { 0.000ns 0.000ns 1.063ns 1.443ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK QSb\[0\] cout60_v:inst2\|tmpb\[0\] 10.852 ns register " "Info: tco from clock \"CLK\" to destination pin \"QSb\[0\]\" through register \"cout60_v:inst2\|tmpb\[0\]\" is 10.852 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.355 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -144 -272 -104 -128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.712 ns) 2.629 ns divided:inst4\|CNT\[24\] 2 REG LCFF_X17_Y10_N15 3 " "Info: 2: + IC(1.063 ns) + CELL(0.712 ns) = 2.629 ns; Loc. = LCFF_X17_Y10_N15; Fanout = 3; REG Node = 'divided:inst4\|CNT\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { CLK divided:inst4|CNT[24] } "NODE_NAME" } } { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 4.072 ns divided:inst4\|CNT\[24\]~clkctrl 3 COMB CLKCTRL_G2 20 " "Info: 3: + IC(1.443 ns) + CELL(0.000 ns) = 4.072 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'divided:inst4\|CNT\[24\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { divided:inst4|CNT[24] divided:inst4|CNT[24]~clkctrl } "NODE_NAME" } } { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 5.355 ns cout60_v:inst2\|tmpb\[0\] 4 REG LCFF_X10_Y17_N3 11 " "Info: 4: + IC(0.665 ns) + CELL(0.618 ns) = 5.355 ns; Loc. = LCFF_X10_Y17_N3; Fanout = 11; REG Node = 'cout60_v:inst2\|tmpb\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { divided:inst4|CNT[24]~clkctrl cout60_v:inst2|tmpb[0] } "NODE_NAME" } } { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 40.78 % ) " "Info: Total cell delay = 2.184 ns ( 40.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.171 ns ( 59.22 % ) " "Info: Total interconnect delay = 3.171 ns ( 59.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { CLK divided:inst4|CNT[24] divided:inst4|CNT[24]~clkctrl cout60_v:inst2|tmpb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { CLK {} CLK~combout {} divided:inst4|CNT[24] {} divided:inst4|CNT[24]~clkctrl {} cout60_v:inst2|tmpb[0] {} } { 0.000ns 0.000ns 1.063ns 1.443ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.403 ns + Longest register pin " "Info: + Longest register to pin delay is 5.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cout60_v:inst2\|tmpb\[0\] 1 REG LCFF_X10_Y17_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y17_N3; Fanout = 11; REG Node = 'cout60_v:inst2\|tmpb\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout60_v:inst2|tmpb[0] } "NODE_NAME" } } { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.366 ns) 1.271 ns seven_v:inst6\|Mux0~5 2 COMB LCCOMB_X7_Y19_N2 1 " "Info: 2: + IC(0.905 ns) + CELL(0.366 ns) = 1.271 ns; Loc. = LCCOMB_X7_Y19_N2; Fanout = 1; COMB Node = 'seven_v:inst6\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { cout60_v:inst2|tmpb[0] seven_v:inst6|Mux0~5 } "NODE_NAME" } } { "seven_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/seven_v.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(2.124 ns) 5.403 ns QSb\[0\] 3 PIN PIN_K5 0 " "Info: 3: + IC(2.008 ns) + CELL(2.124 ns) = 5.403 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'QSb\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { seven_v:inst6|Mux0~5 QSb[0] } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -112 688 864 -96 "QSb\[0..6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 46.09 % ) " "Info: Total cell delay = 2.490 ns ( 46.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.913 ns ( 53.91 % ) " "Info: Total interconnect delay = 2.913 ns ( 53.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { cout60_v:inst2|tmpb[0] seven_v:inst6|Mux0~5 QSb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.403 ns" { cout60_v:inst2|tmpb[0] {} seven_v:inst6|Mux0~5 {} QSb[0] {} } { 0.000ns 0.905ns 2.008ns } { 0.000ns 0.366ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { CLK divided:inst4|CNT[24] divided:inst4|CNT[24]~clkctrl cout60_v:inst2|tmpb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { CLK {} CLK~combout {} divided:inst4|CNT[24] {} divided:inst4|CNT[24]~clkctrl {} cout60_v:inst2|tmpb[0] {} } { 0.000ns 0.000ns 1.063ns 1.443ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { cout60_v:inst2|tmpb[0] seven_v:inst6|Mux0~5 QSb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.403 ns" { cout60_v:inst2|tmpb[0] {} seven_v:inst6|Mux0~5 {} QSb[0] {} } { 0.000ns 0.905ns 2.008ns } { 0.000ns 0.366ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cout60_v:inst2\|tmpb\[0\] S\[0\] CLK 0.485 ns register " "Info: th for register \"cout60_v:inst2\|tmpb\[0\]\" (data pin = \"S\[0\]\", clock pin = \"CLK\") is 0.485 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.355 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { -144 -272 -104 -128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.712 ns) 2.629 ns divided:inst4\|CNT\[24\] 2 REG LCFF_X17_Y10_N15 3 " "Info: 2: + IC(1.063 ns) + CELL(0.712 ns) = 2.629 ns; Loc. = LCFF_X17_Y10_N15; Fanout = 3; REG Node = 'divided:inst4\|CNT\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { CLK divided:inst4|CNT[24] } "NODE_NAME" } } { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 4.072 ns divided:inst4\|CNT\[24\]~clkctrl 3 COMB CLKCTRL_G2 20 " "Info: 3: + IC(1.443 ns) + CELL(0.000 ns) = 4.072 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'divided:inst4\|CNT\[24\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { divided:inst4|CNT[24] divided:inst4|CNT[24]~clkctrl } "NODE_NAME" } } { "divided.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/divided.tdf" 6 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 5.355 ns cout60_v:inst2\|tmpb\[0\] 4 REG LCFF_X10_Y17_N3 11 " "Info: 4: + IC(0.665 ns) + CELL(0.618 ns) = 5.355 ns; Loc. = LCFF_X10_Y17_N3; Fanout = 11; REG Node = 'cout60_v:inst2\|tmpb\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { divided:inst4|CNT[24]~clkctrl cout60_v:inst2|tmpb[0] } "NODE_NAME" } } { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 40.78 % ) " "Info: Total cell delay = 2.184 ns ( 40.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.171 ns ( 59.22 % ) " "Info: Total interconnect delay = 3.171 ns ( 59.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { CLK divided:inst4|CNT[24] divided:inst4|CNT[24]~clkctrl cout60_v:inst2|tmpb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { CLK {} CLK~combout {} divided:inst4|CNT[24] {} divided:inst4|CNT[24]~clkctrl {} cout60_v:inst2|tmpb[0] {} } { 0.000ns 0.000ns 1.063ns 1.443ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.019 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns S\[0\] 1 PIN PIN_L16 10 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L16; Fanout = 10; PIN Node = 'S\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "D_clock.bdf" "" { Schematic "D:/Backup/我的文档/QuartusII/D_clock/D_clock.bdf" { { 16 -304 -136 32 "S\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.031 ns) + CELL(0.053 ns) 4.864 ns demulti4_1:inst3\|SB\[0\]~9 2 COMB LCCOMB_X10_Y17_N2 1 " "Info: 2: + IC(4.031 ns) + CELL(0.053 ns) = 4.864 ns; Loc. = LCCOMB_X10_Y17_N2; Fanout = 1; COMB Node = 'demulti4_1:inst3\|SB\[0\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.084 ns" { S[0] demulti4_1:inst3|SB[0]~9 } "NODE_NAME" } } { "demulti4_1.tdf" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/demulti4_1.tdf" 4 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.019 ns cout60_v:inst2\|tmpb\[0\] 3 REG LCFF_X10_Y17_N3 11 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.019 ns; Loc. = LCFF_X10_Y17_N3; Fanout = 11; REG Node = 'cout60_v:inst2\|tmpb\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { demulti4_1:inst3|SB[0]~9 cout60_v:inst2|tmpb[0] } "NODE_NAME" } } { "cout60_v.vhd" "" { Text "D:/Backup/我的文档/QuartusII/D_clock/cout60_v.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 19.69 % ) " "Info: Total cell delay = 0.988 ns ( 19.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.031 ns ( 80.31 % ) " "Info: Total interconnect delay = 4.031 ns ( 80.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { S[0] demulti4_1:inst3|SB[0]~9 cout60_v:inst2|tmpb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.019 ns" { S[0] {} S[0]~combout {} demulti4_1:inst3|SB[0]~9 {} cout60_v:inst2|tmpb[0] {} } { 0.000ns 0.000ns 4.031ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { CLK divided:inst4|CNT[24] divided:inst4|CNT[24]~clkctrl cout60_v:inst2|tmpb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { CLK {} CLK~combout {} divided:inst4|CNT[24] {} divided:inst4|CNT[24]~clkctrl {} cout60_v:inst2|tmpb[0] {} } { 0.000ns 0.000ns 1.063ns 1.443ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { S[0] demulti4_1:inst3|SB[0]~9 cout60_v:inst2|tmpb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.019 ns" { S[0] {} S[0]~combout {} demulti4_1:inst3|SB[0]~9 {} cout60_v:inst2|tmpb[0] {} } { 0.000ns 0.000ns 4.031ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 11:36:20 2018 " "Info: Processing ended: Thu May 31 11:36:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
