always @(posedge clk) begin
    if (reset)
        q <= 4'b0;
    else
        q <= q + 4'b1;
end
endmodule