0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.gen/sources_1/bd/Project_Design/hdl/Project_Design_wrapper.v,1716799324,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sim_1/new/proj_TB.v,,Project_Design_wrapper,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_ArrayTop_0_0/sim/Project_Design_ArrayTop_0_0.v,1716771429,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_LaneSplit_0_0/sim/Project_Design_CADA_LaneSplit_0_0.v,,Project_Design_ArrayTop_0_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_LaneSplit_0_0/sim/Project_Design_CADA_LaneSplit_0_0.v,1716771429,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_0_0/sim/Project_Design_CADA_MEMControl_0_0.v,,Project_Design_CADA_LaneSplit_0_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_0_0/sim/Project_Design_CADA_MEMControl_0_0.v,1716771429,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_0_0/sim/Project_Design_blk_mem_gen_0_0.v,,Project_Design_CADA_MEMControl_0_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_0_1/sim/Project_Design_CADA_MEMControl_0_1.v,1716772007,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_1_0/sim/Project_Design_CADA_MEMControl_1_0.v,,Project_Design_CADA_MEMControl_0_1,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_1_0/sim/Project_Design_CADA_MEMControl_1_0.v,1716771430,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_0_1/sim/Project_Design_blk_mem_gen_0_1.v,,Project_Design_CADA_MEMControl_1_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_DataIn_MEMControl_0/sim/Project_Design_DataIn_MEMControl_0.v,1716795745,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_4_0/sim/Project_Design_blk_mem_gen_4_0.v,,Project_Design_DataIn_MEMControl_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_HA_1BM_0_0/sim/Project_Design_HA_1BM_0_0.v,1716795745,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_HA_1BM_1_0/sim/Project_Design_HA_1BM_1_0.v,,Project_Design_HA_1BM_0_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_HA_1BM_1_0/sim/Project_Design_HA_1BM_1_0.v,1716796614,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/sim/Project_Design.v,,Project_Design_HA_1BM_1_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_0_0/sim/Project_Design_blk_mem_gen_0_0.v,1716771430,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_CADA_MEMControl_0_1/sim/Project_Design_CADA_MEMControl_0_1.v,,Project_Design_blk_mem_gen_0_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_0_1/sim/Project_Design_blk_mem_gen_0_1.v,1716771430,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_3_0/sim/Project_Design_blk_mem_gen_3_0.v,,Project_Design_blk_mem_gen_0_1,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_3_0/sim/Project_Design_blk_mem_gen_3_0.v,1716772007,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_output_mapper_0_0/sim/Project_Design_output_mapper_0_0.v,,Project_Design_blk_mem_gen_3_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_blk_mem_gen_4_0/sim/Project_Design_blk_mem_gen_4_0.v,1716795745,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_HA_1BM_0_0/sim/Project_Design_HA_1BM_0_0.v,,Project_Design_blk_mem_gen_4_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_output_mapper_0_0/sim/Project_Design_output_mapper_0_0.v,1716798594,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_DataIn_MEMControl_0/sim/Project_Design_DataIn_MEMControl_0.v,,Project_Design_output_mapper_0_0,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/sim/Project_Design.v,1716799324,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.gen/sources_1/bd/Project_Design/hdl/Project_Design_wrapper.v,,Project_Design,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sim_1/new/proj_TB.v,1716796019,verilog,,,,proj_TB,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/new/ArrayTop.v,1716597207,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/new/output_mapper.v,,ArrayTop;DSE_Solution_L0;DSE_Solution_L1;DSE_Solution_L2;DSE_Solution_L3;DSE_Solution_L4;DSE_Solution_L5;VSTop,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/new/EntityLib.v,1716597207,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/new/ArrayTop.v,,Array_top;CADA_ADD;CADA_IN;CADA_LaneMerge;CADA_LaneSplit;CADA_MEMControl;CADA_MEMTop;CADA_Mult;HA_10IM;HA_11IM;HA_12IM;HA_13IM;HA_14IM;HA_15IM;HA_16IM;HA_17IM;HA_18IM;HA_19IM;HA_1BM;HA_20IM;HA_21IM;HA_22IM;HA_23IM;HA_24IM;HA_25IM;HA_26IM;HA_27IM;HA_28IM;HA_2BM;HA_2IM;HA_32IM;HA_3BM;HA_3IM;HA_4BM;HA_4IM;HA_5BM;HA_5IM;HA_6IM;HA_7IM;HA_8IM;HA_9IM;HA_ADD;HA_AXI_Driver;HA_CONST;HA_CReg;HA_CSTR;HA_GND;HA_IN;HA_INW;HA_Mult;HA_OUT;HA_OW;HA_Reg;HA_TW;HA_WIN;HA_WOUT,,,,,,,,
C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.srcs/sources_1/new/output_mapper.v,1716798576,verilog,,C:/Users/Keith/Documents/UCLA/216B/chen_k/EE216BClass.ip_user_files/bd/Project_Design/ip/Project_Design_ArrayTop_0_0/sim/Project_Design_ArrayTop_0_0.v,,output_mapper,,,,,,,,
