// Seed: 1630766117
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  wire id_4;
  always id_3 = @(1) id_3;
  assign id_3 = 1'b0 == 1'b0;
  always @(posedge id_3) begin : LABEL_0
    disable id_5;
    $clog2(12);
    ;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  output wire id_18;
  nor primCall (
      id_6, id_16, id_12, id_14, id_1, id_3, id_19, id_17, id_9, id_2, id_10, id_11, id_7, id_8
  );
  input wire id_17;
  input wire id_16;
  output reg id_15;
  inout reg id_14;
  output wire id_13;
  input wire id_12;
  input logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout tri0 id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_14
  );
  input wire id_1;
  wire id_21;
  ;
  localparam id_22 = 1;
  always @(posedge id_11 or posedge 1'h0) begin : LABEL_0
    if ((1) && -1'b0 == 1 && 1 != 1 && 1'b0 + -1'b0 + 1'b0 + 1)
      if (1 != 1) id_14 <= id_20;
      else begin : LABEL_1
        id_15 = id_11[-1];
      end
  end
  assign id_3 = -1;
endmodule
