

================================================================
== Vitis HLS Report for 'gsm_div'
================================================================
* Date:           Fri May 30 22:03:37 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|       18|  8.000 ns|  0.144 us|    1|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%denum_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %denum"   --->   Operation 4 'read' 'denum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%num_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %num"   --->   Operation 5 'read' 'num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%div_3_loc = alloca i64 1"   --->   Operation 6 'alloca' 'div_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.78ns)   --->   "%icmp_ln134 = icmp_eq  i16 %num_read, i16 0" [data/benchmarks/gsm/gsm_add.c:134]   --->   Operation 7 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %while.body.preheader, void %cleanup" [data/benchmarks/gsm/gsm_add.c:134]   --->   Operation 8 'br' 'br_ln134' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [2/2] (0.38ns)   --->   "%call_ln0 = call void @gsm_div_Pipeline_gsm_div_label0, i16 %num_read, i16 %denum_read, i16 %denum_read, i16 %div_3_loc"   --->   Operation 9 'call' 'call_ln0' <Predicate = (!icmp_ln134)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 10 [1/2] (1.51ns)   --->   "%call_ln0 = call void @gsm_div_Pipeline_gsm_div_label0, i16 %num_read, i16 %denum_read, i16 %denum_read, i16 %div_3_loc"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%div_3_loc_load = load i16 %div_3_loc"   --->   Operation 11 'load' 'div_3_loc_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.38ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 12 'br' 'br_ln0' <Predicate = (!icmp_ln134)> <Delay = 0.38>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%retval_0 = phi i16 %div_3_loc_load, void %while.body.preheader, i16 0, void %entry"   --->   Operation 13 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln152 = ret i16 %retval_0" [data/benchmarks/gsm/gsm_add.c:152]   --->   Operation 14 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.172ns
The critical path consists of the following:
	wire read operation ('num_read') on port 'num' [4]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln134', data/benchmarks/gsm/gsm_add.c:134) [6]  (0.785 ns)
	'call' operation 0 bit ('call_ln0') to 'gsm_div_Pipeline_gsm_div_label0' [9]  (0.387 ns)

 <State 2>: 1.512ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'gsm_div_Pipeline_gsm_div_label0' [9]  (1.512 ns)

 <State 3>: 0.387ns
The critical path consists of the following:
	'load' operation 16 bit ('div_3_loc_load') on local variable 'div_3_loc' [10]  (0.000 ns)
	multiplexor before 'phi' operation 16 bit ('retval_0') with incoming values : ('div_3_loc_load') [13]  (0.387 ns)
	'phi' operation 16 bit ('retval_0') with incoming values : ('div_3_loc_load') [13]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
