Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 14 11:13:24 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (281)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (663)
5. checking no_input_delay (4)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (281)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 181 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (663)
--------------------------------------------------
 There are 663 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.517      -42.839                     57                 2629        0.049        0.000                      0                 2629        4.020        0.000                       0                  1193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.517      -42.839                     57                 2629        0.049        0.000                      0                 2629        4.020        0.000                       0                  1193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           57  Failing Endpoints,  Worst Slack       -1.517ns,  Total Violation      -42.839ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.517ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.960ns  (logic 2.068ns (18.868%)  route 8.892ns (81.132%))
  Logic Levels:           13  (LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.566     5.150    game_beta/game_controlunit/CLK
    SLICE_X40Y3          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=77, routed)          1.132     6.738    game_beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.862 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          1.097     7.959    game_beta/game_regfiles/mem_reg_0[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.083 f  game_beta/game_regfiles/mem_reg_0_i_145/O
                         net (fo=2, routed)           0.785     8.868    game_beta/game_controlunit/M_left_half_circle_q[14]_i_7
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  game_beta/game_controlunit/mem_reg_0_i_221/O
                         net (fo=44, routed)          0.715     9.706    game_beta/game_controlunit/M_temp_var3_q_reg[1]
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.624    10.455    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.579 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.303    10.882    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.006 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.318    11.325    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    11.449 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.161    11.610    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=5, routed)           0.329    12.063    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.786    12.973    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.476    13.573    debugger/ram/D[37]
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=2, routed)           0.968    14.664    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    14.788 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.326    15.114    debugger/force_sync/mem_reg_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    15.238 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.872    16.111    debugger/ram/write_en
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                 -1.517    

Slack (VIOLATED) :        -1.517ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.960ns  (logic 2.068ns (18.868%)  route 8.892ns (81.132%))
  Logic Levels:           13  (LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.566     5.150    game_beta/game_controlunit/CLK
    SLICE_X40Y3          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=77, routed)          1.132     6.738    game_beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.862 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          1.097     7.959    game_beta/game_regfiles/mem_reg_0[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.083 f  game_beta/game_regfiles/mem_reg_0_i_145/O
                         net (fo=2, routed)           0.785     8.868    game_beta/game_controlunit/M_left_half_circle_q[14]_i_7
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  game_beta/game_controlunit/mem_reg_0_i_221/O
                         net (fo=44, routed)          0.715     9.706    game_beta/game_controlunit/M_temp_var3_q_reg[1]
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.624    10.455    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.579 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.303    10.882    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.006 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.318    11.325    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    11.449 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.161    11.610    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=5, routed)           0.329    12.063    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.786    12.973    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.476    13.573    debugger/ram/D[37]
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=2, routed)           0.968    14.664    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    14.788 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.326    15.114    debugger/force_sync/mem_reg_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    15.238 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.872    16.111    debugger/ram/write_en
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                 -1.517    

Slack (VIOLATED) :        -1.457ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.897ns  (logic 2.068ns (18.978%)  route 8.829ns (81.022%))
  Logic Levels:           13  (LUT6=13)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.566     5.150    game_beta/game_controlunit/CLK
    SLICE_X40Y3          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=77, routed)          1.132     6.738    game_beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.862 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          1.097     7.959    game_beta/game_regfiles/mem_reg_0[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.083 f  game_beta/game_regfiles/mem_reg_0_i_145/O
                         net (fo=2, routed)           0.785     8.868    game_beta/game_controlunit/M_left_half_circle_q[14]_i_7
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  game_beta/game_controlunit/mem_reg_0_i_221/O
                         net (fo=44, routed)          0.715     9.706    game_beta/game_controlunit/M_temp_var3_q_reg[1]
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.624    10.455    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.579 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.303    10.882    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.006 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.318    11.325    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    11.449 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.161    11.610    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=5, routed)           0.329    12.063    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.786    12.973    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.476    13.573    debugger/ram/D[37]
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=2, routed)           0.968    14.664    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    14.788 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.326    15.114    debugger/force_sync/mem_reg_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    15.238 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.809    16.047    debugger/ram/write_en
    RAMB18_X1Y2          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.591    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.047    
  -------------------------------------------------------------------
                         slack                                 -1.457    

Slack (VIOLATED) :        -1.457ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.897ns  (logic 2.068ns (18.978%)  route 8.829ns (81.022%))
  Logic Levels:           13  (LUT6=13)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.566     5.150    game_beta/game_controlunit/CLK
    SLICE_X40Y3          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=77, routed)          1.132     6.738    game_beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.862 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          1.097     7.959    game_beta/game_regfiles/mem_reg_0[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.083 f  game_beta/game_regfiles/mem_reg_0_i_145/O
                         net (fo=2, routed)           0.785     8.868    game_beta/game_controlunit/M_left_half_circle_q[14]_i_7
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  game_beta/game_controlunit/mem_reg_0_i_221/O
                         net (fo=44, routed)          0.715     9.706    game_beta/game_controlunit/M_temp_var3_q_reg[1]
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.624    10.455    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.579 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.303    10.882    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.006 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.318    11.325    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    11.449 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.161    11.610    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=5, routed)           0.329    12.063    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.786    12.973    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.476    13.573    debugger/ram/D[37]
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=2, routed)           0.968    14.664    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    14.788 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.326    15.114    debugger/force_sync/mem_reg_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    15.238 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.809    16.047    debugger/ram/write_en
    RAMB18_X1Y2          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.591    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.047    
  -------------------------------------------------------------------
                         slack                                 -1.457    

Slack (VIOLATED) :        -1.441ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 2.068ns (19.004%)  route 8.814ns (80.996%))
  Logic Levels:           13  (LUT6=13)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.566     5.150    game_beta/game_controlunit/CLK
    SLICE_X40Y3          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=77, routed)          1.132     6.738    game_beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.862 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          1.097     7.959    game_beta/game_regfiles/mem_reg_0[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.083 f  game_beta/game_regfiles/mem_reg_0_i_145/O
                         net (fo=2, routed)           0.785     8.868    game_beta/game_controlunit/M_left_half_circle_q[14]_i_7
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  game_beta/game_controlunit/mem_reg_0_i_221/O
                         net (fo=44, routed)          0.715     9.706    game_beta/game_controlunit/M_temp_var3_q_reg[1]
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.624    10.455    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.579 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.303    10.882    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.006 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.318    11.325    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    11.449 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.161    11.610    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=5, routed)           0.329    12.063    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.786    12.973    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.476    13.573    debugger/ram/D[37]
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=2, routed)           0.968    14.664    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    14.788 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.326    15.114    debugger/force_sync/mem_reg_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    15.238 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.794    16.032    debugger/ram/write_en
    RAMB36_X1Y0          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.495    14.899    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.592    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -16.032    
  -------------------------------------------------------------------
                         slack                                 -1.441    

Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.864ns  (logic 2.068ns (19.035%)  route 8.796ns (80.965%))
  Logic Levels:           13  (LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.566     5.150    game_beta/game_controlunit/CLK
    SLICE_X40Y3          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=77, routed)          1.132     6.738    game_beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.862 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          1.097     7.959    game_beta/game_regfiles/mem_reg_0[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.083 f  game_beta/game_regfiles/mem_reg_0_i_145/O
                         net (fo=2, routed)           0.785     8.868    game_beta/game_controlunit/M_left_half_circle_q[14]_i_7
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  game_beta/game_controlunit/mem_reg_0_i_221/O
                         net (fo=44, routed)          0.715     9.706    game_beta/game_controlunit/M_temp_var3_q_reg[1]
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.624    10.455    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.579 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.303    10.882    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.006 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.318    11.325    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    11.449 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.161    11.610    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=5, routed)           0.329    12.063    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.786    12.973    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.476    13.573    debugger/ram/D[37]
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=2, routed)           0.968    14.664    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    14.788 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.326    15.114    debugger/force_sync/mem_reg_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    15.238 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.776    16.014    debugger/ram/write_en
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -16.014    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.864ns  (logic 2.068ns (19.035%)  route 8.796ns (80.965%))
  Logic Levels:           13  (LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.566     5.150    game_beta/game_controlunit/CLK
    SLICE_X40Y3          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=77, routed)          1.132     6.738    game_beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.862 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          1.097     7.959    game_beta/game_regfiles/mem_reg_0[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.083 f  game_beta/game_regfiles/mem_reg_0_i_145/O
                         net (fo=2, routed)           0.785     8.868    game_beta/game_controlunit/M_left_half_circle_q[14]_i_7
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  game_beta/game_controlunit/mem_reg_0_i_221/O
                         net (fo=44, routed)          0.715     9.706    game_beta/game_controlunit/M_temp_var3_q_reg[1]
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.624    10.455    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.579 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.303    10.882    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.006 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.318    11.325    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    11.449 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.161    11.610    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=5, routed)           0.329    12.063    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.786    12.973    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.476    13.573    debugger/ram/D[37]
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=2, routed)           0.968    14.664    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    14.788 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.326    15.114    debugger/force_sync/mem_reg_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    15.238 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.776    16.014    debugger/ram/write_en
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -16.014    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (VIOLATED) :        -1.393ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 2.068ns (19.085%)  route 8.768ns (80.915%))
  Logic Levels:           13  (LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.566     5.150    game_beta/game_controlunit/CLK
    SLICE_X40Y3          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=77, routed)          1.132     6.738    game_beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.862 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          1.097     7.959    game_beta/game_regfiles/mem_reg_0[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.083 f  game_beta/game_regfiles/mem_reg_0_i_145/O
                         net (fo=2, routed)           0.785     8.868    game_beta/game_controlunit/M_left_half_circle_q[14]_i_7
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  game_beta/game_controlunit/mem_reg_0_i_221/O
                         net (fo=44, routed)          0.715     9.706    game_beta/game_controlunit/M_temp_var3_q_reg[1]
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.624    10.455    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.579 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.303    10.882    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.006 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.318    11.325    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    11.449 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.161    11.610    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=5, routed)           0.329    12.063    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.786    12.973    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.476    13.573    debugger/ram/D[37]
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=2, routed)           0.968    14.664    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    14.788 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.326    15.114    debugger/force_sync/mem_reg_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    15.238 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.748    15.986    debugger/ram/write_en
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                 -1.393    

Slack (VIOLATED) :        -1.393ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 2.068ns (19.085%)  route 8.768ns (80.915%))
  Logic Levels:           13  (LUT6=13)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.566     5.150    game_beta/game_controlunit/CLK
    SLICE_X40Y3          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=77, routed)          1.132     6.738    game_beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.862 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          1.097     7.959    game_beta/game_regfiles/mem_reg_0[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.083 f  game_beta/game_regfiles/mem_reg_0_i_145/O
                         net (fo=2, routed)           0.785     8.868    game_beta/game_controlunit/M_left_half_circle_q[14]_i_7
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  game_beta/game_controlunit/mem_reg_0_i_221/O
                         net (fo=44, routed)          0.715     9.706    game_beta/game_controlunit/M_temp_var3_q_reg[1]
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.624    10.455    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.579 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.303    10.882    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.006 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.318    11.325    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    11.449 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.161    11.610    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=5, routed)           0.329    12.063    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.786    12.973    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.476    13.573    debugger/ram/D[37]
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=2, routed)           0.968    14.664    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    14.788 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.326    15.114    debugger/force_sync/mem_reg_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    15.238 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.748    15.986    debugger/ram/write_en
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                 -1.393    

Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.817ns  (logic 2.068ns (19.119%)  route 8.749ns (80.881%))
  Logic Levels:           13  (LUT6=13)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.566     5.150    game_beta/game_controlunit/CLK
    SLICE_X40Y3          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=77, routed)          1.132     6.738    game_beta/game_controlunit/M_game_fsm_q[1]
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.862 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          1.097     7.959    game_beta/game_regfiles/mem_reg_0[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.083 f  game_beta/game_regfiles/mem_reg_0_i_145/O
                         net (fo=2, routed)           0.785     8.868    game_beta/game_controlunit/M_left_half_circle_q[14]_i_7
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  game_beta/game_controlunit/mem_reg_0_i_221/O
                         net (fo=44, routed)          0.715     9.706    game_beta/game_controlunit/M_temp_var3_q_reg[1]
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.624    10.455    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.579 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.303    10.882    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.006 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.318    11.325    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    11.449 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.161    11.610    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=5, routed)           0.329    12.063    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.786    12.973    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.476    13.573    debugger/ram/D[37]
    SLICE_X52Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=2, routed)           0.968    14.664    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    14.788 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.326    15.114    debugger/force_sync/mem_reg_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    15.238 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.729    15.967    debugger/ram/write_en
    RAMB36_X1Y0          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.495    14.899    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.592    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -15.967    
  -------------------------------------------------------------------
                         slack                                 -1.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.990%)  route 0.251ns (64.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.563     1.507    debugger/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  debugger/M_trigger_data_q_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  debugger/M_trigger_data_q_reg[75]/Q
                         net (fo=2, routed)           0.251     1.898    debugger/M_trigger_data_q_reg_n_0_[75]
    SLICE_X36Y2          FDRE                                         r  debugger/M_trigger_data_q_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.833     2.023    debugger/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  debugger/M_trigger_data_q_reg[74]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.078     1.850    debugger/M_trigger_data_q_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[260]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[259]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.138%)  route 0.208ns (61.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.561     1.505    debugger/clk_IBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  debugger/M_trigger_data_q_reg[260]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  debugger/M_trigger_data_q_reg[260]/Q
                         net (fo=2, routed)           0.208     1.840    debugger/M_trigger_data_q_reg_n_0_[260]
    SLICE_X36Y12         FDRE                                         r  debugger/M_trigger_data_q_reg[259]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.828     2.018    debugger/clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  debugger/M_trigger_data_q_reg[259]/C
                         clock pessimism             -0.251     1.767    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.017     1.784    debugger/M_trigger_data_q_reg[259]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.421%)  route 0.232ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.563     1.507    debugger/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  debugger/M_trigger_data_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  debugger/M_trigger_data_q_reg[43]/Q
                         net (fo=2, routed)           0.232     1.903    debugger/M_trigger_data_q_reg_n_0_[43]
    SLICE_X40Y1          FDRE                                         r  debugger/M_trigger_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X40Y1          FDRE                                         r  debugger/M_trigger_data_q_reg[42]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.071     1.844    debugger/M_trigger_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[428]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[427]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  debugger/M_trigger_data_q_reg[428]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debugger/M_trigger_data_q_reg[428]/Q
                         net (fo=2, routed)           0.250     1.896    debugger/M_trigger_data_q_reg_n_0_[428]
    SLICE_X38Y10         FDRE                                         r  debugger/M_trigger_data_q_reg[427]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.830     2.020    debugger/clk_IBUF_BUFG
    SLICE_X38Y10         FDRE                                         r  debugger/M_trigger_data_q_reg[427]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.063     1.832    debugger/M_trigger_data_q_reg[427]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[432]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[431]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.833%)  route 0.238ns (59.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.563     1.507    debugger/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  debugger/M_trigger_data_q_reg[432]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  debugger/M_trigger_data_q_reg[432]/Q
                         net (fo=2, routed)           0.238     1.908    debugger/M_trigger_data_q_reg_n_0_[432]
    SLICE_X35Y6          FDRE                                         r  debugger/M_trigger_data_q_reg[431]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.831     2.021    debugger/clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  debugger/M_trigger_data_q_reg[431]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.071     1.841    debugger/M_trigger_data_q_reg[431]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_speed_counter_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.896%)  route 0.301ns (68.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.566     1.510    game_beta/game_regfiles/CLK
    SLICE_X48Y6          FDRE                                         r  game_beta/game_regfiles/M_speed_counter_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game_beta/game_regfiles/M_speed_counter_q_reg[8]/Q
                         net (fo=6, routed)           0.301     1.952    debugger/ram/D[8]
    RAMB36_X1Y0          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.879     2.069    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.569    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.296     1.865    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[567]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[566]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.442%)  route 0.281ns (66.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.558     1.502    debugger/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  debugger/M_trigger_data_q_reg[567]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  debugger/M_trigger_data_q_reg[567]/Q
                         net (fo=2, routed)           0.281     1.923    debugger/M_trigger_data_q_reg_n_0_[567]
    SLICE_X34Y17         FDRE                                         r  debugger/M_trigger_data_q_reg[566]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.823     2.013    debugger/clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  debugger/M_trigger_data_q_reg[566]/C
                         clock pessimism             -0.251     1.762    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.063     1.825    debugger/M_trigger_data_q_reg[566]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.048%)  route 0.313ns (68.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  debugger/M_trigger_data_q_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debugger/M_trigger_data_q_reg[416]/Q
                         net (fo=2, routed)           0.313     1.960    debugger/M_trigger_data_q_reg_n_0_[416]
    SLICE_X31Y9          FDRE                                         r  debugger/M_trigger_data_q_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.831     2.021    debugger/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  debugger/M_trigger_data_q_reg[415]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.076     1.846    debugger/M_trigger_data_q_reg[415]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player1_score_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.588%)  route 0.352ns (71.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.564     1.508    game_beta/game_regfiles/CLK
    SLICE_X45Y5          FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_beta/game_regfiles/M_player1_score_q_reg[2]/Q
                         net (fo=29, routed)          0.352     2.001    debugger/ram/D[131]
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.880     2.070    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.590    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.296     1.886    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_speed_counter_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.835%)  route 0.332ns (70.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.563     1.507    game_beta/game_regfiles/CLK
    SLICE_X41Y3          FDRE                                         r  game_beta/game_regfiles/M_speed_counter_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_beta/game_regfiles/M_speed_counter_q_reg[13]/Q
                         net (fo=6, routed)           0.332     1.979    debugger/M_game_beta_debug__[13]
    SLICE_X33Y5          FDRE                                         r  debugger/M_data_old_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.832     2.022    debugger/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  debugger/M_data_old_q_reg[13]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)         0.066     1.837    debugger/M_data_old_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2    debugger/ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0    debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y1    debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y3    debugger/M_data_old_q_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y5    debugger/M_data_old_q_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y7    debugger/M_data_old_q_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y10   debugger/M_data_old_q_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y9    debugger/M_data_old_q_reg[104]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y3    debugger/M_data_old_q_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y5    debugger/M_trigger_data_q_reg[207]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y4    debugger/M_trigger_data_q_reg[211]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y4    debugger/M_trigger_data_q_reg[212]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y25   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   game_beta/game_regfiles/M_left_half_circle_q_reg[12]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y2    game_beta/game_regfiles/M_left_half_circle_q_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y2    game_beta/game_regfiles/M_left_half_circle_q_reg[14]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y9    game_beta/game_regfiles/M_left_half_circle_q_reg[3]_lopt_replica/C



