****************************************
Report : Time Based Power
	-hierarchy
	-verbose
	-nosplit
Design : rms_norm_sf
Version: T-2022.03-SP3
Date   : Fri Dec  6 23:28:41 2024
****************************************

Simulation Periods: 522 ns - 780 ns

Sampling Interval: 0.001 ns

Library(s) Used:

    saed32rvt_tt1p05v25c (File: /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db)


Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

Cell               Design       Wire_model  Library       Selection_type
--------------------------------------------------------------------------------
                   rms_norm_sf  280000      saed32rvt_tt1p05v25c automatic-by-area

Power-specific unit information :
    Voltage Units = 1 V
    Capacitance Units = 0.001 pf
    Time Units = 1 ns
    Dynamic Power Units = 1 W
    Leakage Power Units = 1 W



                                      Int      Switch   Leak     Peak     Peak            Glitch   X-tran   Total
Hierarchy                             Power    Power    Power    Power    Time            Power    Power    Power    %
-----------------------------------------------------------------------------------------------------------------------------
rms_norm_sf                           3.98e-03 9.01e-03 7.80e-03    2.328 528.063-528.064    0.000    0.000 2.08e-02 100.0
1
