#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13de06d60 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_0x13de06ed0 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x13de06f10 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x13de06f50 .param/l "MAIN_FRE" 0 2 7, +C4<00000000000000000000000001100100>;
v0x13de26d30_0 .var "addr", 31 0;
v0x13de26dc0_0 .var "data", 31 0;
v0x13de26e50_0 .var "sys_clk", 0 0;
v0x13de26ee0_0 .var "sys_rst", 0 0;
S_0x13de07110 .scope module, "u_singleCycleCpu" "singleCycleCpu" 2 35, 3 4 0, S_0x13de06d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x13de26240_0 .net "ALUctr", 2 0, L_0x13de28520;  1 drivers
v0x13de26370_0 .net "ALUsrc", 0 0, L_0x13de27b70;  1 drivers
v0x13de26400_0 .net "ExtOp", 0 0, L_0x13de28220;  1 drivers
v0x13de26510_0 .net "MemWr", 0 0, L_0x13de27e90;  1 drivers
v0x13de26620_0 .net "MemtoReg", 0 0, L_0x13de27d50;  1 drivers
v0x13de266b0_0 .net "RegDst", 0 0, L_0x13de27ce0;  1 drivers
v0x13de267c0_0 .net "RegWr", 0 0, L_0x13de278c0;  1 drivers
v0x13de26850_0 .net "branch", 0 0, L_0x13de27f00;  1 drivers
v0x13de26960_0 .net "clk", 0 0, v0x13de26e50_0;  1 drivers
v0x13de26a70_0 .net "func", 5 0, L_0x13de28d00;  1 drivers
v0x13de26b00_0 .net "jump", 0 0, L_0x13de28050;  1 drivers
v0x13de26c10_0 .net "op", 5 0, L_0x13de28be0;  1 drivers
v0x13de26ca0_0 .net "rtype", 0 0, L_0x13de275d0;  1 drivers
S_0x13de07280 .scope module, "ctr" "cpuCtr" 3 22, 4 6 0, S_0x13de07110;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "RegWr";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 1 "MemWr";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ExtOp";
    .port_info 10 /OUTPUT 3 "ALUctr";
    .port_info 11 /OUTPUT 1 "rtype";
v0x13de18970_0 .net "ALUOp0", 2 0, L_0x13de28380;  1 drivers
v0x13de19e60_0 .net "ALUOp1", 2 0, v0x13de07820_0;  1 drivers
v0x13de19f10_0 .net "ALUSrc", 0 0, L_0x13de27b70;  alias, 1 drivers
v0x13de19fe0_0 .net "ALUctr", 2 0, L_0x13de28520;  alias, 1 drivers
v0x13de1a070_0 .net "ExtOp", 0 0, L_0x13de28220;  alias, 1 drivers
v0x13de1a140_0 .net "Jump", 0 0, L_0x13de28050;  alias, 1 drivers
v0x13de1a1f0_0 .net "MemWr", 0 0, L_0x13de27e90;  alias, 1 drivers
v0x13de1a2a0_0 .net "MemtoReg", 0 0, L_0x13de27d50;  alias, 1 drivers
v0x13de1a330_0 .net "RegDst", 0 0, L_0x13de27ce0;  alias, 1 drivers
v0x13de1a460_0 .net "RegWr", 0 0, L_0x13de278c0;  alias, 1 drivers
v0x13de1a4f0_0 .net "Rtype", 0 0, L_0x13de26f70;  1 drivers
v0x13de1a5c0_0 .net "addiu", 0 0, L_0x13de27130;  1 drivers
v0x13de1a690_0 .net "beq", 0 0, L_0x13de27490;  1 drivers
v0x13de1a760_0 .net "branch", 0 0, L_0x13de27f00;  alias, 1 drivers
v0x13de1a7f0_0 .net "func", 5 0, L_0x13de28d00;  alias, 1 drivers
v0x13de1a880_0 .net "jump", 0 0, L_0x13de27530;  1 drivers
v0x13de1a950_0 .net "lw", 0 0, L_0x13de271d0;  1 drivers
v0x13de1ab20_0 .net "op", 5 0, L_0x13de28be0;  alias, 1 drivers
v0x13de1abb0_0 .net "ori", 0 0, L_0x13de27090;  1 drivers
v0x13de1ac40_0 .net "rtype", 0 0, L_0x13de275d0;  alias, 1 drivers
v0x13de1acd0_0 .net "sw", 0 0, L_0x13de272b0;  1 drivers
L_0x13de28520 .functor MUXZ 3, L_0x13de28380, v0x13de07820_0, L_0x13de26f70, C4<>;
S_0x13de075c0 .scope module, "u_aluCtr" "aluCtr" 4 64, 5 1 0, S_0x13de07280;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "func";
    .port_info 1 /OUTPUT 3 "ALUctr";
v0x13de07820_0 .var "ALUctr", 2 0;
v0x13de178e0_0 .net "func", 5 0, L_0x13de28d00;  alias, 1 drivers
E_0x13de077c0 .event anyedge, v0x13de178e0_0;
S_0x13de179c0 .scope module, "u_insDecoder" "insDecoder" 4 30, 6 1 0, S_0x13de07280;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "Rtype";
    .port_info 2 /OUTPUT 1 "ori";
    .port_info 3 /OUTPUT 1 "addiu";
    .port_info 4 /OUTPUT 1 "lw";
    .port_info 5 /OUTPUT 1 "sw";
    .port_info 6 /OUTPUT 1 "beq";
    .port_info 7 /OUTPUT 1 "jump";
v0x13de17c80_0 .net "Rtype", 0 0, L_0x13de26f70;  alias, 1 drivers
L_0x120050010 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13de17d20_0 .net/2u *"_ivl_0", 5 0, L_0x120050010;  1 drivers
L_0x1200500e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13de17dd0_0 .net/2u *"_ivl_12", 5 0, L_0x1200500e8;  1 drivers
L_0x120050130 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13de17e90_0 .net/2u *"_ivl_16", 5 0, L_0x120050130;  1 drivers
L_0x120050178 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x13de17f40_0 .net/2u *"_ivl_20", 5 0, L_0x120050178;  1 drivers
L_0x1200501c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x13de18030_0 .net/2u *"_ivl_24", 5 0, L_0x1200501c0;  1 drivers
L_0x120050058 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x13de180e0_0 .net/2u *"_ivl_4", 5 0, L_0x120050058;  1 drivers
L_0x1200500a0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13de18190_0 .net/2u *"_ivl_8", 5 0, L_0x1200500a0;  1 drivers
v0x13de18240_0 .net "addiu", 0 0, L_0x13de27130;  alias, 1 drivers
v0x13de18350_0 .net "beq", 0 0, L_0x13de27490;  alias, 1 drivers
v0x13de183e0_0 .net "jump", 0 0, L_0x13de27530;  alias, 1 drivers
v0x13de18480_0 .net "lw", 0 0, L_0x13de271d0;  alias, 1 drivers
v0x13de18520_0 .net "op", 5 0, L_0x13de28be0;  alias, 1 drivers
v0x13de185d0_0 .net "ori", 0 0, L_0x13de27090;  alias, 1 drivers
v0x13de18670_0 .net "sw", 0 0, L_0x13de272b0;  alias, 1 drivers
L_0x13de26f70 .cmp/eq 6, L_0x13de28be0, L_0x120050010;
L_0x13de27090 .cmp/eq 6, L_0x13de28be0, L_0x120050058;
L_0x13de27130 .cmp/eq 6, L_0x13de28be0, L_0x1200500a0;
L_0x13de271d0 .cmp/eq 6, L_0x13de28be0, L_0x1200500e8;
L_0x13de272b0 .cmp/eq 6, L_0x13de28be0, L_0x120050130;
L_0x13de27490 .cmp/eq 6, L_0x13de28be0, L_0x120050178;
L_0x13de27530 .cmp/eq 6, L_0x13de28be0, L_0x1200501c0;
S_0x13de18790 .scope module, "u_mainCtr" "mainCtr" 4 43, 7 1 0, S_0x13de07280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Rtype";
    .port_info 1 /INPUT 1 "ori";
    .port_info 2 /INPUT 1 "addiu";
    .port_info 3 /INPUT 1 "lw";
    .port_info 4 /INPUT 1 "sw";
    .port_info 5 /INPUT 1 "beq";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "RegWr";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "MemWr";
    .port_info 12 /OUTPUT 1 "branch";
    .port_info 13 /OUTPUT 1 "Jump";
    .port_info 14 /OUTPUT 1 "ExtOp";
    .port_info 15 /OUTPUT 3 "ALUOp";
    .port_info 16 /OUTPUT 1 "rtype";
L_0x13de275d0 .functor BUFZ 1, L_0x13de26f70, C4<0>, C4<0>, C4<0>;
L_0x13de276c0 .functor OR 1, L_0x13de26f70, L_0x13de27090, C4<0>, C4<0>;
L_0x13de277d0 .functor OR 1, L_0x13de276c0, L_0x13de27130, C4<0>, C4<0>;
L_0x13de278c0 .functor OR 1, L_0x13de277d0, L_0x13de271d0, C4<0>, C4<0>;
L_0x13de27a30 .functor OR 1, L_0x13de27090, L_0x13de27130, C4<0>, C4<0>;
L_0x13de27aa0 .functor OR 1, L_0x13de27a30, L_0x13de271d0, C4<0>, C4<0>;
L_0x13de27b70 .functor OR 1, L_0x13de27aa0, L_0x13de272b0, C4<0>, C4<0>;
L_0x13de27ce0 .functor BUFZ 1, L_0x13de26f70, C4<0>, C4<0>, C4<0>;
L_0x13de27d50 .functor BUFZ 1, L_0x13de271d0, C4<0>, C4<0>, C4<0>;
L_0x13de27e90 .functor BUFZ 1, L_0x13de272b0, C4<0>, C4<0>, C4<0>;
L_0x13de27f00 .functor BUFZ 1, L_0x13de27490, C4<0>, C4<0>, C4<0>;
L_0x13de28050 .functor BUFZ 1, L_0x13de27530, C4<0>, C4<0>, C4<0>;
L_0x13de28140 .functor OR 1, L_0x13de27130, L_0x13de271d0, C4<0>, C4<0>;
L_0x13de28220 .functor OR 1, L_0x13de28140, L_0x13de272b0, C4<0>, C4<0>;
L_0x13de28290 .functor BUFZ 1, L_0x13de27490, C4<0>, C4<0>, C4<0>;
L_0x13de281b0 .functor BUFZ 1, L_0x13de27090, C4<0>, C4<0>, C4<0>;
L_0x13de28420 .functor BUFZ 1, L_0x13de26f70, C4<0>, C4<0>, C4<0>;
v0x13de18ba0_0 .net "ALUOp", 2 0, L_0x13de28380;  alias, 1 drivers
v0x13de18c30_0 .net "ALUSrc", 0 0, L_0x13de27b70;  alias, 1 drivers
v0x13de18cc0_0 .net "ExtOp", 0 0, L_0x13de28220;  alias, 1 drivers
v0x13de18d70_0 .net "Jump", 0 0, L_0x13de28050;  alias, 1 drivers
v0x13de18e00_0 .net "MemWr", 0 0, L_0x13de27e90;  alias, 1 drivers
v0x13de18ee0_0 .net "MemtoReg", 0 0, L_0x13de27d50;  alias, 1 drivers
v0x13de18f80_0 .net "RegDst", 0 0, L_0x13de27ce0;  alias, 1 drivers
v0x13de19020_0 .net "RegWr", 0 0, L_0x13de278c0;  alias, 1 drivers
v0x13de190c0_0 .net "Rtype", 0 0, L_0x13de26f70;  alias, 1 drivers
v0x13de191d0_0 .net *"_ivl_10", 0 0, L_0x13de27aa0;  1 drivers
v0x13de19260_0 .net *"_ivl_2", 0 0, L_0x13de276c0;  1 drivers
v0x13de192f0_0 .net *"_ivl_24", 0 0, L_0x13de28140;  1 drivers
v0x13de19390_0 .net *"_ivl_31", 0 0, L_0x13de28290;  1 drivers
v0x13de19440_0 .net *"_ivl_35", 0 0, L_0x13de281b0;  1 drivers
v0x13de194f0_0 .net *"_ivl_4", 0 0, L_0x13de277d0;  1 drivers
v0x13de195a0_0 .net *"_ivl_40", 0 0, L_0x13de28420;  1 drivers
v0x13de19650_0 .net *"_ivl_8", 0 0, L_0x13de27a30;  1 drivers
v0x13de19800_0 .net "addiu", 0 0, L_0x13de27130;  alias, 1 drivers
v0x13de198b0_0 .net "beq", 0 0, L_0x13de27490;  alias, 1 drivers
v0x13de19940_0 .net "branch", 0 0, L_0x13de27f00;  alias, 1 drivers
v0x13de199d0_0 .net "jump", 0 0, L_0x13de27530;  alias, 1 drivers
v0x13de19a60_0 .net "lw", 0 0, L_0x13de271d0;  alias, 1 drivers
v0x13de19af0_0 .net "ori", 0 0, L_0x13de27090;  alias, 1 drivers
v0x13de19b80_0 .net "rtype", 0 0, L_0x13de275d0;  alias, 1 drivers
v0x13de19c10_0 .net "sw", 0 0, L_0x13de272b0;  alias, 1 drivers
L_0x13de28380 .concat8 [ 1 1 1 0], L_0x13de28420, L_0x13de281b0, L_0x13de28290;
S_0x13de1adc0 .scope module, "dp" "datapath" 3 36, 8 8 0, S_0x13de07110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWr";
    .port_info 2 /INPUT 1 "ExtOp";
    .port_info 3 /INPUT 3 "ALUctr";
    .port_info 4 /INPUT 1 "ALUsrc";
    .port_info 5 /INPUT 1 "MemWr";
    .port_info 6 /INPUT 1 "RegDst";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "jump";
    .port_info 10 /OUTPUT 6 "op";
    .port_info 11 /OUTPUT 6 "func";
L_0x13de292b0 .functor AND 1, L_0x13de278c0, L_0x13de291d0, C4<1>, C4<1>;
v0x13de24ce0_0 .net "ALUctr", 2 0, L_0x13de28520;  alias, 1 drivers
v0x13de24d90_0 .net "ALUsrc", 0 0, L_0x13de27b70;  alias, 1 drivers
v0x13de24e30_0 .net "B", 31 0, L_0x13de29c10;  1 drivers
v0x13de24ec0_0 .net "ExtOp", 0 0, L_0x13de28220;  alias, 1 drivers
v0x13de24f50_0 .net "MemWr", 0 0, L_0x13de27e90;  alias, 1 drivers
v0x13de25020_0 .net "MemtoReg", 0 0, L_0x13de27d50;  alias, 1 drivers
v0x13de250f0_0 .net "Rd", 4 0, L_0x13de28f60;  1 drivers
v0x13de25180_0 .net "RegDst", 0 0, L_0x13de27ce0;  alias, 1 drivers
v0x13de25210_0 .net "RegWr", 0 0, L_0x13de278c0;  alias, 1 drivers
v0x13de25320_0 .net "RegWr_real", 0 0, L_0x13de292b0;  1 drivers
v0x13de253b0_0 .net "Rs", 4 0, L_0x13de28e20;  1 drivers
v0x13de25440_0 .net "Rt", 4 0, L_0x13de28ec0;  1 drivers
v0x13de25510_0 .net "Rw", 4 0, L_0x13de293a0;  1 drivers
v0x13de255e0_0 .net *"_ivl_13", 0 0, L_0x13de291d0;  1 drivers
v0x13de25670_0 .net "branch", 0 0, L_0x13de27f00;  alias, 1 drivers
v0x13de25700_0 .net "busA", 31 0, v0x13de24670_0;  1 drivers
v0x13de25810_0 .net "busB", 31 0, v0x13de24700_0;  1 drivers
v0x13de259a0_0 .net "busW", 31 0, L_0x13de2b110;  1 drivers
v0x13de25a30_0 .net "clk", 0 0, v0x13de26e50_0;  alias, 1 drivers
v0x13de25ac0_0 .net "func", 5 0, L_0x13de28d00;  alias, 1 drivers
v0x13de25b50_0 .net "imm16", 15 0, L_0x13de29130;  1 drivers
v0x13de25bf0_0 .net "imm32", 31 0, L_0x13de29b30;  1 drivers
v0x13de25ca0_0 .net "instruction", 31 0, v0x13de212a0_0;  1 drivers
v0x13de25d70_0 .net "jump", 0 0, L_0x13de28050;  alias, 1 drivers
v0x13de25e00_0 .net "memdata", 31 0, v0x13de226e0_0;  1 drivers
v0x13de25ea0_0 .net "op", 5 0, L_0x13de28be0;  alias, 1 drivers
v0x13de25f70_0 .net "overflow", 0 0, L_0x13de2ae50;  1 drivers
v0x13de26000_0 .net "result", 31 0, v0x13de1e330_0;  1 drivers
v0x13de26090_0 .net "zero", 0 0, L_0x13de2ad60;  1 drivers
L_0x13de28be0 .part v0x13de212a0_0, 26, 6;
L_0x13de28d00 .part v0x13de212a0_0, 0, 6;
L_0x13de28e20 .part v0x13de212a0_0, 21, 5;
L_0x13de28ec0 .part v0x13de212a0_0, 16, 5;
L_0x13de28f60 .part v0x13de212a0_0, 11, 5;
L_0x13de29130 .part v0x13de212a0_0, 0, 16;
L_0x13de291d0 .reduce/nor L_0x13de2ae50;
L_0x13de29c10 .functor MUXZ 32, v0x13de24700_0, L_0x13de29b30, L_0x13de27b70, C4<>;
L_0x13de2b110 .functor MUXZ 32, v0x13de1e330_0, v0x13de226e0_0, L_0x13de27d50, C4<>;
S_0x13de1b0a0 .scope module, "alu" "ALU" 8 73, 9 10 0, S_0x13de1adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUctr";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 32 "Result";
P_0x13de1b260 .param/l "n" 0 9 11, +C4<00000000000000000000000000100000>;
L_0x13de2ae50 .functor AND 1, L_0x13de2aa90, v0x13de1d170_0, C4<1>, C4<1>;
L_0x13de2aec0 .functor XOR 1, v0x13de1d2c0_0, L_0x13de2a550, C4<0>, C4<0>;
L_0x13de2af70 .functor XOR 1, L_0x13de2aa90, L_0x13de2ab80, C4<0>, C4<0>;
v0x13de1efd0_0 .net "A", 31 0, v0x13de24670_0;  alias, 1 drivers
v0x13de1f0c0_0 .net "ALUctr", 2 0, L_0x13de28520;  alias, 1 drivers
v0x13de1f190_0 .net "Add_Carry", 0 0, L_0x13de2a550;  1 drivers
v0x13de1f220_0 .net "Add_Overflow", 0 0, L_0x13de2aa90;  1 drivers
v0x13de1f2b0_0 .net "Add_Result", 31 0, L_0x13de29dd0;  1 drivers
v0x13de1f3c0_0 .net "Add_Sign", 0 0, L_0x13de2ab80;  1 drivers
v0x13de1f450_0 .net "B", 31 0, L_0x13de29c10;  alias, 1 drivers
v0x13de1f520_0 .net "B_to_add", 31 0, v0x13de1ef30_0;  1 drivers
v0x13de1f5f0_0 .net "OPctr", 1 0, v0x13de1d0d0_0;  1 drivers
v0x13de1f700_0 .net "OVctr", 0 0, v0x13de1d170_0;  1 drivers
v0x13de1f790_0 .net "Overflow", 0 0, L_0x13de2ae50;  alias, 1 drivers
v0x13de1f820_0 .net "Result", 31 0, v0x13de1e330_0;  alias, 1 drivers
v0x13de1f8b0_0 .net "SIGctr", 0 0, v0x13de1d220_0;  1 drivers
v0x13de1f980_0 .net "SUBctr", 0 0, v0x13de1d2c0_0;  1 drivers
v0x13de1fa10_0 .net "SUBctr_ext", 31 0, v0x13de1cbc0_0;  1 drivers
v0x13de1fae0_0 .net "Zero", 0 0, L_0x13de2ad60;  alias, 1 drivers
v0x13de1fb70_0 .net "less", 0 0, v0x13de1d810_0;  1 drivers
v0x13de1fd40_0 .net "mux2_op1", 0 0, L_0x13de2aec0;  1 drivers
v0x13de1fdd0_0 .net "mux2_op2", 0 0, L_0x13de2af70;  1 drivers
v0x13de1fe60_0 .net "mux3_op2", 31 0, L_0x13de2b0a0;  1 drivers
v0x13de1fef0_0 .net "mux3_op3", 31 0, v0x13de1dc10_0;  1 drivers
S_0x13de1b420 .scope module, "adder" "adder32" 9 38, 10 1 0, S_0x13de1b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Add_Carry";
    .port_info 4 /OUTPUT 1 "Add_Overflow";
    .port_info 5 /OUTPUT 1 "Add_Sign";
    .port_info 6 /OUTPUT 32 "Add_Result";
    .port_info 7 /OUTPUT 1 "Zero";
P_0x13de1b5f0 .param/l "n" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x13de2a4a0 .functor XOR 1, L_0x13de29d30, v0x13de1d2c0_0, C4<0>, C4<0>;
L_0x13de2a550 .functor NOT 1, L_0x13de2a4a0, C4<0>, C4<0>, C4<0>;
L_0x13de2a760 .functor XOR 1, L_0x13de29d30, L_0x13de2a640, C4<0>, C4<0>;
L_0x13de2a8c0 .functor XOR 1, L_0x13de2a760, L_0x13de2a7d0, C4<0>, C4<0>;
L_0x13de2aa90 .functor XOR 1, L_0x13de2a8c0, L_0x13de2a970, C4<0>, C4<0>;
L_0x13de2ad60 .functor NOT 1, L_0x13de2acc0, C4<0>, C4<0>, C4<0>;
v0x13de1b790_0 .net "A", 31 0, v0x13de24670_0;  alias, 1 drivers
v0x13de1b850_0 .net "Add_Carry", 0 0, L_0x13de2a550;  alias, 1 drivers
v0x13de1b8f0_0 .net "Add_Overflow", 0 0, L_0x13de2aa90;  alias, 1 drivers
v0x13de1b980_0 .net "Add_Result", 31 0, L_0x13de29dd0;  alias, 1 drivers
v0x13de1ba10_0 .net "Add_Sign", 0 0, L_0x13de2ab80;  alias, 1 drivers
v0x13de1bab0_0 .net "B", 31 0, v0x13de1ef30_0;  alias, 1 drivers
v0x13de1bb60_0 .net "Cin", 0 0, v0x13de1d2c0_0;  alias, 1 drivers
v0x13de1bc00_0 .net "Zero", 0 0, L_0x13de2ad60;  alias, 1 drivers
L_0x1200502e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13de1bca0_0 .net *"_ivl_10", 0 0, L_0x1200502e0;  1 drivers
v0x13de1bdb0_0 .net *"_ivl_11", 32 0, L_0x13de2a050;  1 drivers
v0x13de1be60_0 .net *"_ivl_13", 32 0, L_0x13de2a1c0;  1 drivers
L_0x120050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13de1bf10_0 .net *"_ivl_16", 31 0, L_0x120050328;  1 drivers
v0x13de1bfc0_0 .net *"_ivl_17", 32 0, L_0x13de2a320;  1 drivers
v0x13de1c070_0 .net *"_ivl_19", 0 0, L_0x13de2a4a0;  1 drivers
v0x13de1c120_0 .net *"_ivl_24", 0 0, L_0x13de2a640;  1 drivers
v0x13de1c1d0_0 .net *"_ivl_25", 0 0, L_0x13de2a760;  1 drivers
v0x13de1c280_0 .net *"_ivl_28", 0 0, L_0x13de2a7d0;  1 drivers
v0x13de1c410_0 .net *"_ivl_29", 0 0, L_0x13de2a8c0;  1 drivers
v0x13de1c4a0_0 .net *"_ivl_3", 32 0, L_0x13de29e70;  1 drivers
v0x13de1c550_0 .net *"_ivl_32", 0 0, L_0x13de2a970;  1 drivers
v0x13de1c600_0 .net *"_ivl_38", 0 0, L_0x13de2acc0;  1 drivers
L_0x120050298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13de1c6a0_0 .net *"_ivl_6", 0 0, L_0x120050298;  1 drivers
v0x13de1c750_0 .net *"_ivl_7", 32 0, L_0x13de29f50;  1 drivers
v0x13de1c800_0 .net "cout", 0 0, L_0x13de29d30;  1 drivers
L_0x13de29d30 .part L_0x13de2a320, 32, 1;
L_0x13de29dd0 .part L_0x13de2a320, 0, 32;
L_0x13de29e70 .concat [ 32 1 0 0], v0x13de24670_0, L_0x120050298;
L_0x13de29f50 .concat [ 32 1 0 0], v0x13de1ef30_0, L_0x1200502e0;
L_0x13de2a050 .arith/sum 33, L_0x13de29e70, L_0x13de29f50;
L_0x13de2a1c0 .concat [ 1 32 0 0], v0x13de1d2c0_0, L_0x120050328;
L_0x13de2a320 .arith/sum 33, L_0x13de2a050, L_0x13de2a1c0;
L_0x13de2a640 .part L_0x13de29dd0, 31, 1;
L_0x13de2a7d0 .part v0x13de24670_0, 31, 1;
L_0x13de2a970 .part v0x13de1ef30_0, 31, 1;
L_0x13de2ab80 .part L_0x13de29dd0, 31, 1;
L_0x13de2acc0 .reduce/or L_0x13de29dd0;
S_0x13de1c960 .scope module, "extend" "extend32" 9 34, 11 1 0, S_0x13de1b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SUBctr";
    .port_info 1 /OUTPUT 32 "extend_out";
v0x13de1cb10_0 .net "SUBctr", 0 0, v0x13de1d2c0_0;  alias, 1 drivers
v0x13de1cbc0_0 .var "extend_out", 31 0;
E_0x13de1cad0 .event anyedge, v0x13de1bb60_0;
S_0x13de1cc90 .scope module, "gen" "crtgenerator" 9 31, 12 1 0, S_0x13de1b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUctr";
    .port_info 1 /OUTPUT 1 "SUBctr";
    .port_info 2 /OUTPUT 2 "OPctr";
    .port_info 3 /OUTPUT 1 "OVctr";
    .port_info 4 /OUTPUT 1 "SIGctr";
P_0x13de1ce70 .param/l "n" 0 12 2, +C4<00000000000000000000000000000011>;
v0x13de1d000_0 .net "ALUctr", 2 0, L_0x13de28520;  alias, 1 drivers
v0x13de1d0d0_0 .var "OPctr", 1 0;
v0x13de1d170_0 .var "OVctr", 0 0;
v0x13de1d220_0 .var "SIGctr", 0 0;
v0x13de1d2c0_0 .var "SUBctr", 0 0;
E_0x13de1cfc0 .event anyedge, v0x13de19fe0_0;
S_0x13de1d430 .scope module, "mux1" "mux2to1_1bit" 9 49, 13 1 0, S_0x13de1b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "choice1";
    .port_info 1 /INPUT 1 "choice2";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x13de1d6c0_0 .net "choice1", 0 0, L_0x13de2aec0;  alias, 1 drivers
v0x13de1d770_0 .net "choice2", 0 0, L_0x13de2af70;  alias, 1 drivers
v0x13de1d810_0 .var "out", 0 0;
v0x13de1d8a0_0 .net "sel", 0 0, v0x13de1d220_0;  alias, 1 drivers
E_0x13de1d650 .event anyedge, v0x13de1d220_0, v0x13de1d6c0_0, v0x13de1d770_0;
S_0x13de1d990 .scope module, "mux2" "mux2to1_32bit_01mux" 9 52, 14 1 0, S_0x13de1b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /OUTPUT 32 "out";
v0x13de1dc10_0 .var "out", 31 0;
v0x13de1dcd0_0 .net "sel", 0 0, v0x13de1d810_0;  alias, 1 drivers
E_0x13de1dbc0 .event anyedge, v0x13de1d810_0;
S_0x13de1dd80 .scope module, "mux3" "mux3to1_32bit" 9 56, 15 1 0, S_0x13de1b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "choice1";
    .port_info 1 /INPUT 32 "choice2";
    .port_info 2 /INPUT 32 "choice3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
P_0x13de1df40 .param/l "n" 0 15 2, +C4<00000000000000000000000000100000>;
v0x13de1e0f0_0 .net "choice1", 31 0, L_0x13de29dd0;  alias, 1 drivers
v0x13de1e1c0_0 .net "choice2", 31 0, L_0x13de2b0a0;  alias, 1 drivers
v0x13de1e260_0 .net "choice3", 31 0, v0x13de1dc10_0;  alias, 1 drivers
v0x13de1e330_0 .var "out", 31 0;
v0x13de1e3d0_0 .net "sel", 1 0, v0x13de1d0d0_0;  alias, 1 drivers
E_0x13de1e090 .event anyedge, v0x13de1d0d0_0, v0x13de1b980_0, v0x13de1e1c0_0, v0x13de1dc10_0;
S_0x13de1e520 .scope module, "or_gate" "or32" 9 54, 16 1 0, S_0x13de1b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x13de1e6e0 .param/l "n" 0 16 2, +C4<00000000000000000000000000100000>;
L_0x13de2b0a0 .functor OR 32, v0x13de24670_0, L_0x13de29c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13de1e850_0 .net "operendA", 31 0, v0x13de24670_0;  alias, 1 drivers
v0x13de1e910_0 .net "operendB", 31 0, L_0x13de29c10;  alias, 1 drivers
v0x13de1e9a0_0 .net "out", 31 0, L_0x13de2b0a0;  alias, 1 drivers
S_0x13de1ea40 .scope module, "x" "xor32" 9 36, 17 1 0, S_0x13de1b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x13de1ec00 .param/l "n" 0 17 2, +C4<00000000000000000000000000100000>;
v0x13de1edd0_0 .net "operendA", 31 0, L_0x13de29c10;  alias, 1 drivers
v0x13de1eea0_0 .net "operendB", 31 0, v0x13de1cbc0_0;  alias, 1 drivers
v0x13de1ef30_0 .var "out", 31 0;
E_0x13de1ed70 .event anyedge, v0x13de1e910_0, v0x13de1cbc0_0;
S_0x13de1ffc0 .scope module, "extendByExtop" "extendByExtop" 8 67, 18 1 0, S_0x13de1adc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "imm16";
    .port_info 1 /INPUT 1 "ExtOp";
    .port_info 2 /OUTPUT 32 "imm32";
v0x13de201d0_0 .net "ExtOp", 0 0, L_0x13de28220;  alias, 1 drivers
v0x13de202a0_0 .net *"_ivl_1", 0 0, L_0x13de294c0;  1 drivers
v0x13de20330_0 .net *"_ivl_2", 15 0, L_0x13de29560;  1 drivers
v0x13de203d0_0 .net *"_ivl_4", 31 0, L_0x13de29710;  1 drivers
L_0x120050250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13de20480_0 .net/2u *"_ivl_6", 15 0, L_0x120050250;  1 drivers
v0x13de20570_0 .net *"_ivl_8", 31 0, L_0x13de29a90;  1 drivers
v0x13de20620_0 .net "imm16", 15 0, L_0x13de29130;  alias, 1 drivers
v0x13de206d0_0 .net "imm32", 31 0, L_0x13de29b30;  alias, 1 drivers
L_0x13de294c0 .part L_0x13de29130, 15, 1;
LS_0x13de29560_0_0 .concat [ 1 1 1 1], L_0x13de294c0, L_0x13de294c0, L_0x13de294c0, L_0x13de294c0;
LS_0x13de29560_0_4 .concat [ 1 1 1 1], L_0x13de294c0, L_0x13de294c0, L_0x13de294c0, L_0x13de294c0;
LS_0x13de29560_0_8 .concat [ 1 1 1 1], L_0x13de294c0, L_0x13de294c0, L_0x13de294c0, L_0x13de294c0;
LS_0x13de29560_0_12 .concat [ 1 1 1 1], L_0x13de294c0, L_0x13de294c0, L_0x13de294c0, L_0x13de294c0;
L_0x13de29560 .concat [ 4 4 4 4], LS_0x13de29560_0_0, LS_0x13de29560_0_4, LS_0x13de29560_0_8, LS_0x13de29560_0_12;
L_0x13de29710 .concat [ 16 16 0 0], L_0x13de29130, L_0x13de29560;
L_0x13de29a90 .concat [ 16 16 0 0], L_0x13de29130, L_0x120050250;
L_0x13de29b30 .functor MUXZ 32, L_0x13de29a90, L_0x13de29710, L_0x13de28220, C4<>;
S_0x13de207b0 .scope module, "ifu" "IFU" 8 38, 19 5 0, S_0x13de1adc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "instruction";
L_0x120050208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13de21930_0 .net/2u *"_ivl_0", 1 0, L_0x120050208;  1 drivers
v0x13de219f0_0 .net "branch", 0 0, L_0x13de27f00;  alias, 1 drivers
v0x13de21ad0_0 .net "clk", 0 0, v0x13de26e50_0;  alias, 1 drivers
v0x13de21b60_0 .net "curAddr", 31 2, v0x13de21770_0;  1 drivers
v0x13de21c10_0 .net "extend_imme", 31 2, L_0x13de28aa0;  1 drivers
v0x13de21ce0_0 .net "instruction", 31 0, v0x13de212a0_0;  alias, 1 drivers
v0x13de21d90_0 .net "jump", 0 0, L_0x13de28050;  alias, 1 drivers
v0x13de21e60_0 .var "nextAddr", 31 2;
v0x13de21ef0_0 .net "zero", 0 0, L_0x13de2ad60;  alias, 1 drivers
E_0x13de20a20 .event anyedge, v0x13de21770_0;
L_0x13de286c0 .concat [ 2 30 0 0], L_0x120050208, v0x13de21770_0;
L_0x13de28b40 .part v0x13de212a0_0, 0, 16;
S_0x13de20a70 .scope module, "extend16to30" "Extend16to30" 19 31, 20 1 0, S_0x13de207b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 30 "out";
v0x13de20c80_0 .net *"_ivl_1", 0 0, L_0x13de28760;  1 drivers
v0x13de20d40_0 .net *"_ivl_2", 13 0, L_0x13de28800;  1 drivers
v0x13de20df0_0 .net "in", 15 0, L_0x13de28b40;  1 drivers
v0x13de20eb0_0 .net "out", 29 0, L_0x13de28aa0;  alias, 1 drivers
L_0x13de28760 .part L_0x13de28b40, 15, 1;
LS_0x13de28800_0_0 .concat [ 1 1 1 1], L_0x13de28760, L_0x13de28760, L_0x13de28760, L_0x13de28760;
LS_0x13de28800_0_4 .concat [ 1 1 1 1], L_0x13de28760, L_0x13de28760, L_0x13de28760, L_0x13de28760;
LS_0x13de28800_0_8 .concat [ 1 1 1 1], L_0x13de28760, L_0x13de28760, L_0x13de28760, L_0x13de28760;
LS_0x13de28800_0_12 .concat [ 1 1 0 0], L_0x13de28760, L_0x13de28760;
L_0x13de28800 .concat [ 4 4 4 2], LS_0x13de28800_0_0, LS_0x13de28800_0_4, LS_0x13de28800_0_8, LS_0x13de28800_0_12;
L_0x13de28aa0 .concat [ 16 14 0 0], L_0x13de28b40, L_0x13de28800;
S_0x13de20f90 .scope module, "insMem" "InsMEM" 19 26, 21 1 0, S_0x13de207b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InsAddr";
    .port_info 1 /OUTPUT 32 "InsData";
v0x13de211e0_0 .net "InsAddr", 31 0, L_0x13de286c0;  1 drivers
v0x13de212a0_0 .var "InsData", 31 0;
v0x13de21350 .array "rom", 0 511, 7 0;
E_0x13de21180 .event anyedge, v0x13de211e0_0;
S_0x13de21430 .scope module, "pc" "PC" 19 20, 22 1 0, S_0x13de207b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "nextAddr";
    .port_info 2 /OUTPUT 30 "curAddr";
v0x13de216c0_0 .net "clk", 0 0, v0x13de26e50_0;  alias, 1 drivers
v0x13de21770_0 .var "curAddr", 29 0;
v0x13de21820_0 .net "nextAddr", 29 0, v0x13de21e60_0;  1 drivers
E_0x13de21680 .event posedge, v0x13de216c0_0;
S_0x13de22050 .scope module, "mem" "MEM" 8 82, 23 3 0, S_0x13de1adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "dataout";
    .port_info 4 /INPUT 1 "clk";
P_0x13de22210 .param/l "n" 0 23 6, +C4<00000000000000000000000000100000>;
v0x13de223b0_0 .net "Address", 31 0, v0x13de1e330_0;  alias, 1 drivers
v0x13de224a0_0 .net "WE", 0 0, L_0x13de27e90;  alias, 1 drivers
v0x13de22580_0 .net "clk", 0 0, v0x13de26e50_0;  alias, 1 drivers
v0x13de22650_0 .net "data", 31 0, v0x13de24700_0;  alias, 1 drivers
v0x13de226e0_0 .var "dataout", 31 0;
v0x13de227b0 .array "mem", 0 255, 7 0;
v0x13de227b0_0 .array/port v0x13de227b0, 0;
v0x13de227b0_1 .array/port v0x13de227b0, 1;
v0x13de227b0_2 .array/port v0x13de227b0, 2;
E_0x13de22310/0 .event anyedge, v0x13de1e330_0, v0x13de227b0_0, v0x13de227b0_1, v0x13de227b0_2;
v0x13de227b0_3 .array/port v0x13de227b0, 3;
v0x13de227b0_4 .array/port v0x13de227b0, 4;
v0x13de227b0_5 .array/port v0x13de227b0, 5;
v0x13de227b0_6 .array/port v0x13de227b0, 6;
E_0x13de22310/1 .event anyedge, v0x13de227b0_3, v0x13de227b0_4, v0x13de227b0_5, v0x13de227b0_6;
v0x13de227b0_7 .array/port v0x13de227b0, 7;
v0x13de227b0_8 .array/port v0x13de227b0, 8;
v0x13de227b0_9 .array/port v0x13de227b0, 9;
v0x13de227b0_10 .array/port v0x13de227b0, 10;
E_0x13de22310/2 .event anyedge, v0x13de227b0_7, v0x13de227b0_8, v0x13de227b0_9, v0x13de227b0_10;
v0x13de227b0_11 .array/port v0x13de227b0, 11;
v0x13de227b0_12 .array/port v0x13de227b0, 12;
v0x13de227b0_13 .array/port v0x13de227b0, 13;
v0x13de227b0_14 .array/port v0x13de227b0, 14;
E_0x13de22310/3 .event anyedge, v0x13de227b0_11, v0x13de227b0_12, v0x13de227b0_13, v0x13de227b0_14;
v0x13de227b0_15 .array/port v0x13de227b0, 15;
v0x13de227b0_16 .array/port v0x13de227b0, 16;
v0x13de227b0_17 .array/port v0x13de227b0, 17;
v0x13de227b0_18 .array/port v0x13de227b0, 18;
E_0x13de22310/4 .event anyedge, v0x13de227b0_15, v0x13de227b0_16, v0x13de227b0_17, v0x13de227b0_18;
v0x13de227b0_19 .array/port v0x13de227b0, 19;
v0x13de227b0_20 .array/port v0x13de227b0, 20;
v0x13de227b0_21 .array/port v0x13de227b0, 21;
v0x13de227b0_22 .array/port v0x13de227b0, 22;
E_0x13de22310/5 .event anyedge, v0x13de227b0_19, v0x13de227b0_20, v0x13de227b0_21, v0x13de227b0_22;
v0x13de227b0_23 .array/port v0x13de227b0, 23;
v0x13de227b0_24 .array/port v0x13de227b0, 24;
v0x13de227b0_25 .array/port v0x13de227b0, 25;
v0x13de227b0_26 .array/port v0x13de227b0, 26;
E_0x13de22310/6 .event anyedge, v0x13de227b0_23, v0x13de227b0_24, v0x13de227b0_25, v0x13de227b0_26;
v0x13de227b0_27 .array/port v0x13de227b0, 27;
v0x13de227b0_28 .array/port v0x13de227b0, 28;
v0x13de227b0_29 .array/port v0x13de227b0, 29;
v0x13de227b0_30 .array/port v0x13de227b0, 30;
E_0x13de22310/7 .event anyedge, v0x13de227b0_27, v0x13de227b0_28, v0x13de227b0_29, v0x13de227b0_30;
v0x13de227b0_31 .array/port v0x13de227b0, 31;
v0x13de227b0_32 .array/port v0x13de227b0, 32;
v0x13de227b0_33 .array/port v0x13de227b0, 33;
v0x13de227b0_34 .array/port v0x13de227b0, 34;
E_0x13de22310/8 .event anyedge, v0x13de227b0_31, v0x13de227b0_32, v0x13de227b0_33, v0x13de227b0_34;
v0x13de227b0_35 .array/port v0x13de227b0, 35;
v0x13de227b0_36 .array/port v0x13de227b0, 36;
v0x13de227b0_37 .array/port v0x13de227b0, 37;
v0x13de227b0_38 .array/port v0x13de227b0, 38;
E_0x13de22310/9 .event anyedge, v0x13de227b0_35, v0x13de227b0_36, v0x13de227b0_37, v0x13de227b0_38;
v0x13de227b0_39 .array/port v0x13de227b0, 39;
v0x13de227b0_40 .array/port v0x13de227b0, 40;
v0x13de227b0_41 .array/port v0x13de227b0, 41;
v0x13de227b0_42 .array/port v0x13de227b0, 42;
E_0x13de22310/10 .event anyedge, v0x13de227b0_39, v0x13de227b0_40, v0x13de227b0_41, v0x13de227b0_42;
v0x13de227b0_43 .array/port v0x13de227b0, 43;
v0x13de227b0_44 .array/port v0x13de227b0, 44;
v0x13de227b0_45 .array/port v0x13de227b0, 45;
v0x13de227b0_46 .array/port v0x13de227b0, 46;
E_0x13de22310/11 .event anyedge, v0x13de227b0_43, v0x13de227b0_44, v0x13de227b0_45, v0x13de227b0_46;
v0x13de227b0_47 .array/port v0x13de227b0, 47;
v0x13de227b0_48 .array/port v0x13de227b0, 48;
v0x13de227b0_49 .array/port v0x13de227b0, 49;
v0x13de227b0_50 .array/port v0x13de227b0, 50;
E_0x13de22310/12 .event anyedge, v0x13de227b0_47, v0x13de227b0_48, v0x13de227b0_49, v0x13de227b0_50;
v0x13de227b0_51 .array/port v0x13de227b0, 51;
v0x13de227b0_52 .array/port v0x13de227b0, 52;
v0x13de227b0_53 .array/port v0x13de227b0, 53;
v0x13de227b0_54 .array/port v0x13de227b0, 54;
E_0x13de22310/13 .event anyedge, v0x13de227b0_51, v0x13de227b0_52, v0x13de227b0_53, v0x13de227b0_54;
v0x13de227b0_55 .array/port v0x13de227b0, 55;
v0x13de227b0_56 .array/port v0x13de227b0, 56;
v0x13de227b0_57 .array/port v0x13de227b0, 57;
v0x13de227b0_58 .array/port v0x13de227b0, 58;
E_0x13de22310/14 .event anyedge, v0x13de227b0_55, v0x13de227b0_56, v0x13de227b0_57, v0x13de227b0_58;
v0x13de227b0_59 .array/port v0x13de227b0, 59;
v0x13de227b0_60 .array/port v0x13de227b0, 60;
v0x13de227b0_61 .array/port v0x13de227b0, 61;
v0x13de227b0_62 .array/port v0x13de227b0, 62;
E_0x13de22310/15 .event anyedge, v0x13de227b0_59, v0x13de227b0_60, v0x13de227b0_61, v0x13de227b0_62;
v0x13de227b0_63 .array/port v0x13de227b0, 63;
v0x13de227b0_64 .array/port v0x13de227b0, 64;
v0x13de227b0_65 .array/port v0x13de227b0, 65;
v0x13de227b0_66 .array/port v0x13de227b0, 66;
E_0x13de22310/16 .event anyedge, v0x13de227b0_63, v0x13de227b0_64, v0x13de227b0_65, v0x13de227b0_66;
v0x13de227b0_67 .array/port v0x13de227b0, 67;
v0x13de227b0_68 .array/port v0x13de227b0, 68;
v0x13de227b0_69 .array/port v0x13de227b0, 69;
v0x13de227b0_70 .array/port v0x13de227b0, 70;
E_0x13de22310/17 .event anyedge, v0x13de227b0_67, v0x13de227b0_68, v0x13de227b0_69, v0x13de227b0_70;
v0x13de227b0_71 .array/port v0x13de227b0, 71;
v0x13de227b0_72 .array/port v0x13de227b0, 72;
v0x13de227b0_73 .array/port v0x13de227b0, 73;
v0x13de227b0_74 .array/port v0x13de227b0, 74;
E_0x13de22310/18 .event anyedge, v0x13de227b0_71, v0x13de227b0_72, v0x13de227b0_73, v0x13de227b0_74;
v0x13de227b0_75 .array/port v0x13de227b0, 75;
v0x13de227b0_76 .array/port v0x13de227b0, 76;
v0x13de227b0_77 .array/port v0x13de227b0, 77;
v0x13de227b0_78 .array/port v0x13de227b0, 78;
E_0x13de22310/19 .event anyedge, v0x13de227b0_75, v0x13de227b0_76, v0x13de227b0_77, v0x13de227b0_78;
v0x13de227b0_79 .array/port v0x13de227b0, 79;
v0x13de227b0_80 .array/port v0x13de227b0, 80;
v0x13de227b0_81 .array/port v0x13de227b0, 81;
v0x13de227b0_82 .array/port v0x13de227b0, 82;
E_0x13de22310/20 .event anyedge, v0x13de227b0_79, v0x13de227b0_80, v0x13de227b0_81, v0x13de227b0_82;
v0x13de227b0_83 .array/port v0x13de227b0, 83;
v0x13de227b0_84 .array/port v0x13de227b0, 84;
v0x13de227b0_85 .array/port v0x13de227b0, 85;
v0x13de227b0_86 .array/port v0x13de227b0, 86;
E_0x13de22310/21 .event anyedge, v0x13de227b0_83, v0x13de227b0_84, v0x13de227b0_85, v0x13de227b0_86;
v0x13de227b0_87 .array/port v0x13de227b0, 87;
v0x13de227b0_88 .array/port v0x13de227b0, 88;
v0x13de227b0_89 .array/port v0x13de227b0, 89;
v0x13de227b0_90 .array/port v0x13de227b0, 90;
E_0x13de22310/22 .event anyedge, v0x13de227b0_87, v0x13de227b0_88, v0x13de227b0_89, v0x13de227b0_90;
v0x13de227b0_91 .array/port v0x13de227b0, 91;
v0x13de227b0_92 .array/port v0x13de227b0, 92;
v0x13de227b0_93 .array/port v0x13de227b0, 93;
v0x13de227b0_94 .array/port v0x13de227b0, 94;
E_0x13de22310/23 .event anyedge, v0x13de227b0_91, v0x13de227b0_92, v0x13de227b0_93, v0x13de227b0_94;
v0x13de227b0_95 .array/port v0x13de227b0, 95;
v0x13de227b0_96 .array/port v0x13de227b0, 96;
v0x13de227b0_97 .array/port v0x13de227b0, 97;
v0x13de227b0_98 .array/port v0x13de227b0, 98;
E_0x13de22310/24 .event anyedge, v0x13de227b0_95, v0x13de227b0_96, v0x13de227b0_97, v0x13de227b0_98;
v0x13de227b0_99 .array/port v0x13de227b0, 99;
v0x13de227b0_100 .array/port v0x13de227b0, 100;
v0x13de227b0_101 .array/port v0x13de227b0, 101;
v0x13de227b0_102 .array/port v0x13de227b0, 102;
E_0x13de22310/25 .event anyedge, v0x13de227b0_99, v0x13de227b0_100, v0x13de227b0_101, v0x13de227b0_102;
v0x13de227b0_103 .array/port v0x13de227b0, 103;
v0x13de227b0_104 .array/port v0x13de227b0, 104;
v0x13de227b0_105 .array/port v0x13de227b0, 105;
v0x13de227b0_106 .array/port v0x13de227b0, 106;
E_0x13de22310/26 .event anyedge, v0x13de227b0_103, v0x13de227b0_104, v0x13de227b0_105, v0x13de227b0_106;
v0x13de227b0_107 .array/port v0x13de227b0, 107;
v0x13de227b0_108 .array/port v0x13de227b0, 108;
v0x13de227b0_109 .array/port v0x13de227b0, 109;
v0x13de227b0_110 .array/port v0x13de227b0, 110;
E_0x13de22310/27 .event anyedge, v0x13de227b0_107, v0x13de227b0_108, v0x13de227b0_109, v0x13de227b0_110;
v0x13de227b0_111 .array/port v0x13de227b0, 111;
v0x13de227b0_112 .array/port v0x13de227b0, 112;
v0x13de227b0_113 .array/port v0x13de227b0, 113;
v0x13de227b0_114 .array/port v0x13de227b0, 114;
E_0x13de22310/28 .event anyedge, v0x13de227b0_111, v0x13de227b0_112, v0x13de227b0_113, v0x13de227b0_114;
v0x13de227b0_115 .array/port v0x13de227b0, 115;
v0x13de227b0_116 .array/port v0x13de227b0, 116;
v0x13de227b0_117 .array/port v0x13de227b0, 117;
v0x13de227b0_118 .array/port v0x13de227b0, 118;
E_0x13de22310/29 .event anyedge, v0x13de227b0_115, v0x13de227b0_116, v0x13de227b0_117, v0x13de227b0_118;
v0x13de227b0_119 .array/port v0x13de227b0, 119;
v0x13de227b0_120 .array/port v0x13de227b0, 120;
v0x13de227b0_121 .array/port v0x13de227b0, 121;
v0x13de227b0_122 .array/port v0x13de227b0, 122;
E_0x13de22310/30 .event anyedge, v0x13de227b0_119, v0x13de227b0_120, v0x13de227b0_121, v0x13de227b0_122;
v0x13de227b0_123 .array/port v0x13de227b0, 123;
v0x13de227b0_124 .array/port v0x13de227b0, 124;
v0x13de227b0_125 .array/port v0x13de227b0, 125;
v0x13de227b0_126 .array/port v0x13de227b0, 126;
E_0x13de22310/31 .event anyedge, v0x13de227b0_123, v0x13de227b0_124, v0x13de227b0_125, v0x13de227b0_126;
v0x13de227b0_127 .array/port v0x13de227b0, 127;
v0x13de227b0_128 .array/port v0x13de227b0, 128;
v0x13de227b0_129 .array/port v0x13de227b0, 129;
v0x13de227b0_130 .array/port v0x13de227b0, 130;
E_0x13de22310/32 .event anyedge, v0x13de227b0_127, v0x13de227b0_128, v0x13de227b0_129, v0x13de227b0_130;
v0x13de227b0_131 .array/port v0x13de227b0, 131;
v0x13de227b0_132 .array/port v0x13de227b0, 132;
v0x13de227b0_133 .array/port v0x13de227b0, 133;
v0x13de227b0_134 .array/port v0x13de227b0, 134;
E_0x13de22310/33 .event anyedge, v0x13de227b0_131, v0x13de227b0_132, v0x13de227b0_133, v0x13de227b0_134;
v0x13de227b0_135 .array/port v0x13de227b0, 135;
v0x13de227b0_136 .array/port v0x13de227b0, 136;
v0x13de227b0_137 .array/port v0x13de227b0, 137;
v0x13de227b0_138 .array/port v0x13de227b0, 138;
E_0x13de22310/34 .event anyedge, v0x13de227b0_135, v0x13de227b0_136, v0x13de227b0_137, v0x13de227b0_138;
v0x13de227b0_139 .array/port v0x13de227b0, 139;
v0x13de227b0_140 .array/port v0x13de227b0, 140;
v0x13de227b0_141 .array/port v0x13de227b0, 141;
v0x13de227b0_142 .array/port v0x13de227b0, 142;
E_0x13de22310/35 .event anyedge, v0x13de227b0_139, v0x13de227b0_140, v0x13de227b0_141, v0x13de227b0_142;
v0x13de227b0_143 .array/port v0x13de227b0, 143;
v0x13de227b0_144 .array/port v0x13de227b0, 144;
v0x13de227b0_145 .array/port v0x13de227b0, 145;
v0x13de227b0_146 .array/port v0x13de227b0, 146;
E_0x13de22310/36 .event anyedge, v0x13de227b0_143, v0x13de227b0_144, v0x13de227b0_145, v0x13de227b0_146;
v0x13de227b0_147 .array/port v0x13de227b0, 147;
v0x13de227b0_148 .array/port v0x13de227b0, 148;
v0x13de227b0_149 .array/port v0x13de227b0, 149;
v0x13de227b0_150 .array/port v0x13de227b0, 150;
E_0x13de22310/37 .event anyedge, v0x13de227b0_147, v0x13de227b0_148, v0x13de227b0_149, v0x13de227b0_150;
v0x13de227b0_151 .array/port v0x13de227b0, 151;
v0x13de227b0_152 .array/port v0x13de227b0, 152;
v0x13de227b0_153 .array/port v0x13de227b0, 153;
v0x13de227b0_154 .array/port v0x13de227b0, 154;
E_0x13de22310/38 .event anyedge, v0x13de227b0_151, v0x13de227b0_152, v0x13de227b0_153, v0x13de227b0_154;
v0x13de227b0_155 .array/port v0x13de227b0, 155;
v0x13de227b0_156 .array/port v0x13de227b0, 156;
v0x13de227b0_157 .array/port v0x13de227b0, 157;
v0x13de227b0_158 .array/port v0x13de227b0, 158;
E_0x13de22310/39 .event anyedge, v0x13de227b0_155, v0x13de227b0_156, v0x13de227b0_157, v0x13de227b0_158;
v0x13de227b0_159 .array/port v0x13de227b0, 159;
v0x13de227b0_160 .array/port v0x13de227b0, 160;
v0x13de227b0_161 .array/port v0x13de227b0, 161;
v0x13de227b0_162 .array/port v0x13de227b0, 162;
E_0x13de22310/40 .event anyedge, v0x13de227b0_159, v0x13de227b0_160, v0x13de227b0_161, v0x13de227b0_162;
v0x13de227b0_163 .array/port v0x13de227b0, 163;
v0x13de227b0_164 .array/port v0x13de227b0, 164;
v0x13de227b0_165 .array/port v0x13de227b0, 165;
v0x13de227b0_166 .array/port v0x13de227b0, 166;
E_0x13de22310/41 .event anyedge, v0x13de227b0_163, v0x13de227b0_164, v0x13de227b0_165, v0x13de227b0_166;
v0x13de227b0_167 .array/port v0x13de227b0, 167;
v0x13de227b0_168 .array/port v0x13de227b0, 168;
v0x13de227b0_169 .array/port v0x13de227b0, 169;
v0x13de227b0_170 .array/port v0x13de227b0, 170;
E_0x13de22310/42 .event anyedge, v0x13de227b0_167, v0x13de227b0_168, v0x13de227b0_169, v0x13de227b0_170;
v0x13de227b0_171 .array/port v0x13de227b0, 171;
v0x13de227b0_172 .array/port v0x13de227b0, 172;
v0x13de227b0_173 .array/port v0x13de227b0, 173;
v0x13de227b0_174 .array/port v0x13de227b0, 174;
E_0x13de22310/43 .event anyedge, v0x13de227b0_171, v0x13de227b0_172, v0x13de227b0_173, v0x13de227b0_174;
v0x13de227b0_175 .array/port v0x13de227b0, 175;
v0x13de227b0_176 .array/port v0x13de227b0, 176;
v0x13de227b0_177 .array/port v0x13de227b0, 177;
v0x13de227b0_178 .array/port v0x13de227b0, 178;
E_0x13de22310/44 .event anyedge, v0x13de227b0_175, v0x13de227b0_176, v0x13de227b0_177, v0x13de227b0_178;
v0x13de227b0_179 .array/port v0x13de227b0, 179;
v0x13de227b0_180 .array/port v0x13de227b0, 180;
v0x13de227b0_181 .array/port v0x13de227b0, 181;
v0x13de227b0_182 .array/port v0x13de227b0, 182;
E_0x13de22310/45 .event anyedge, v0x13de227b0_179, v0x13de227b0_180, v0x13de227b0_181, v0x13de227b0_182;
v0x13de227b0_183 .array/port v0x13de227b0, 183;
v0x13de227b0_184 .array/port v0x13de227b0, 184;
v0x13de227b0_185 .array/port v0x13de227b0, 185;
v0x13de227b0_186 .array/port v0x13de227b0, 186;
E_0x13de22310/46 .event anyedge, v0x13de227b0_183, v0x13de227b0_184, v0x13de227b0_185, v0x13de227b0_186;
v0x13de227b0_187 .array/port v0x13de227b0, 187;
v0x13de227b0_188 .array/port v0x13de227b0, 188;
v0x13de227b0_189 .array/port v0x13de227b0, 189;
v0x13de227b0_190 .array/port v0x13de227b0, 190;
E_0x13de22310/47 .event anyedge, v0x13de227b0_187, v0x13de227b0_188, v0x13de227b0_189, v0x13de227b0_190;
v0x13de227b0_191 .array/port v0x13de227b0, 191;
v0x13de227b0_192 .array/port v0x13de227b0, 192;
v0x13de227b0_193 .array/port v0x13de227b0, 193;
v0x13de227b0_194 .array/port v0x13de227b0, 194;
E_0x13de22310/48 .event anyedge, v0x13de227b0_191, v0x13de227b0_192, v0x13de227b0_193, v0x13de227b0_194;
v0x13de227b0_195 .array/port v0x13de227b0, 195;
v0x13de227b0_196 .array/port v0x13de227b0, 196;
v0x13de227b0_197 .array/port v0x13de227b0, 197;
v0x13de227b0_198 .array/port v0x13de227b0, 198;
E_0x13de22310/49 .event anyedge, v0x13de227b0_195, v0x13de227b0_196, v0x13de227b0_197, v0x13de227b0_198;
v0x13de227b0_199 .array/port v0x13de227b0, 199;
v0x13de227b0_200 .array/port v0x13de227b0, 200;
v0x13de227b0_201 .array/port v0x13de227b0, 201;
v0x13de227b0_202 .array/port v0x13de227b0, 202;
E_0x13de22310/50 .event anyedge, v0x13de227b0_199, v0x13de227b0_200, v0x13de227b0_201, v0x13de227b0_202;
v0x13de227b0_203 .array/port v0x13de227b0, 203;
v0x13de227b0_204 .array/port v0x13de227b0, 204;
v0x13de227b0_205 .array/port v0x13de227b0, 205;
v0x13de227b0_206 .array/port v0x13de227b0, 206;
E_0x13de22310/51 .event anyedge, v0x13de227b0_203, v0x13de227b0_204, v0x13de227b0_205, v0x13de227b0_206;
v0x13de227b0_207 .array/port v0x13de227b0, 207;
v0x13de227b0_208 .array/port v0x13de227b0, 208;
v0x13de227b0_209 .array/port v0x13de227b0, 209;
v0x13de227b0_210 .array/port v0x13de227b0, 210;
E_0x13de22310/52 .event anyedge, v0x13de227b0_207, v0x13de227b0_208, v0x13de227b0_209, v0x13de227b0_210;
v0x13de227b0_211 .array/port v0x13de227b0, 211;
v0x13de227b0_212 .array/port v0x13de227b0, 212;
v0x13de227b0_213 .array/port v0x13de227b0, 213;
v0x13de227b0_214 .array/port v0x13de227b0, 214;
E_0x13de22310/53 .event anyedge, v0x13de227b0_211, v0x13de227b0_212, v0x13de227b0_213, v0x13de227b0_214;
v0x13de227b0_215 .array/port v0x13de227b0, 215;
v0x13de227b0_216 .array/port v0x13de227b0, 216;
v0x13de227b0_217 .array/port v0x13de227b0, 217;
v0x13de227b0_218 .array/port v0x13de227b0, 218;
E_0x13de22310/54 .event anyedge, v0x13de227b0_215, v0x13de227b0_216, v0x13de227b0_217, v0x13de227b0_218;
v0x13de227b0_219 .array/port v0x13de227b0, 219;
v0x13de227b0_220 .array/port v0x13de227b0, 220;
v0x13de227b0_221 .array/port v0x13de227b0, 221;
v0x13de227b0_222 .array/port v0x13de227b0, 222;
E_0x13de22310/55 .event anyedge, v0x13de227b0_219, v0x13de227b0_220, v0x13de227b0_221, v0x13de227b0_222;
v0x13de227b0_223 .array/port v0x13de227b0, 223;
v0x13de227b0_224 .array/port v0x13de227b0, 224;
v0x13de227b0_225 .array/port v0x13de227b0, 225;
v0x13de227b0_226 .array/port v0x13de227b0, 226;
E_0x13de22310/56 .event anyedge, v0x13de227b0_223, v0x13de227b0_224, v0x13de227b0_225, v0x13de227b0_226;
v0x13de227b0_227 .array/port v0x13de227b0, 227;
v0x13de227b0_228 .array/port v0x13de227b0, 228;
v0x13de227b0_229 .array/port v0x13de227b0, 229;
v0x13de227b0_230 .array/port v0x13de227b0, 230;
E_0x13de22310/57 .event anyedge, v0x13de227b0_227, v0x13de227b0_228, v0x13de227b0_229, v0x13de227b0_230;
v0x13de227b0_231 .array/port v0x13de227b0, 231;
v0x13de227b0_232 .array/port v0x13de227b0, 232;
v0x13de227b0_233 .array/port v0x13de227b0, 233;
v0x13de227b0_234 .array/port v0x13de227b0, 234;
E_0x13de22310/58 .event anyedge, v0x13de227b0_231, v0x13de227b0_232, v0x13de227b0_233, v0x13de227b0_234;
v0x13de227b0_235 .array/port v0x13de227b0, 235;
v0x13de227b0_236 .array/port v0x13de227b0, 236;
v0x13de227b0_237 .array/port v0x13de227b0, 237;
v0x13de227b0_238 .array/port v0x13de227b0, 238;
E_0x13de22310/59 .event anyedge, v0x13de227b0_235, v0x13de227b0_236, v0x13de227b0_237, v0x13de227b0_238;
v0x13de227b0_239 .array/port v0x13de227b0, 239;
v0x13de227b0_240 .array/port v0x13de227b0, 240;
v0x13de227b0_241 .array/port v0x13de227b0, 241;
v0x13de227b0_242 .array/port v0x13de227b0, 242;
E_0x13de22310/60 .event anyedge, v0x13de227b0_239, v0x13de227b0_240, v0x13de227b0_241, v0x13de227b0_242;
v0x13de227b0_243 .array/port v0x13de227b0, 243;
v0x13de227b0_244 .array/port v0x13de227b0, 244;
v0x13de227b0_245 .array/port v0x13de227b0, 245;
v0x13de227b0_246 .array/port v0x13de227b0, 246;
E_0x13de22310/61 .event anyedge, v0x13de227b0_243, v0x13de227b0_244, v0x13de227b0_245, v0x13de227b0_246;
v0x13de227b0_247 .array/port v0x13de227b0, 247;
v0x13de227b0_248 .array/port v0x13de227b0, 248;
v0x13de227b0_249 .array/port v0x13de227b0, 249;
v0x13de227b0_250 .array/port v0x13de227b0, 250;
E_0x13de22310/62 .event anyedge, v0x13de227b0_247, v0x13de227b0_248, v0x13de227b0_249, v0x13de227b0_250;
v0x13de227b0_251 .array/port v0x13de227b0, 251;
v0x13de227b0_252 .array/port v0x13de227b0, 252;
v0x13de227b0_253 .array/port v0x13de227b0, 253;
v0x13de227b0_254 .array/port v0x13de227b0, 254;
E_0x13de22310/63 .event anyedge, v0x13de227b0_251, v0x13de227b0_252, v0x13de227b0_253, v0x13de227b0_254;
v0x13de227b0_255 .array/port v0x13de227b0, 255;
E_0x13de22310/64 .event anyedge, v0x13de227b0_255;
E_0x13de22310 .event/or E_0x13de22310/0, E_0x13de22310/1, E_0x13de22310/2, E_0x13de22310/3, E_0x13de22310/4, E_0x13de22310/5, E_0x13de22310/6, E_0x13de22310/7, E_0x13de22310/8, E_0x13de22310/9, E_0x13de22310/10, E_0x13de22310/11, E_0x13de22310/12, E_0x13de22310/13, E_0x13de22310/14, E_0x13de22310/15, E_0x13de22310/16, E_0x13de22310/17, E_0x13de22310/18, E_0x13de22310/19, E_0x13de22310/20, E_0x13de22310/21, E_0x13de22310/22, E_0x13de22310/23, E_0x13de22310/24, E_0x13de22310/25, E_0x13de22310/26, E_0x13de22310/27, E_0x13de22310/28, E_0x13de22310/29, E_0x13de22310/30, E_0x13de22310/31, E_0x13de22310/32, E_0x13de22310/33, E_0x13de22310/34, E_0x13de22310/35, E_0x13de22310/36, E_0x13de22310/37, E_0x13de22310/38, E_0x13de22310/39, E_0x13de22310/40, E_0x13de22310/41, E_0x13de22310/42, E_0x13de22310/43, E_0x13de22310/44, E_0x13de22310/45, E_0x13de22310/46, E_0x13de22310/47, E_0x13de22310/48, E_0x13de22310/49, E_0x13de22310/50, E_0x13de22310/51, E_0x13de22310/52, E_0x13de22310/53, E_0x13de22310/54, E_0x13de22310/55, E_0x13de22310/56, E_0x13de22310/57, E_0x13de22310/58, E_0x13de22310/59, E_0x13de22310/60, E_0x13de22310/61, E_0x13de22310/62, E_0x13de22310/63, E_0x13de22310/64;
E_0x13de22360 .event negedge, v0x13de216c0_0;
S_0x13de238b0 .scope module, "muxReg" "muxReg" 8 52, 24 1 0, S_0x13de1adc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Rd";
    .port_info 1 /INPUT 5 "Rt";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "Rw";
v0x13de23b10_0 .net "Rd", 4 0, L_0x13de28f60;  alias, 1 drivers
v0x13de23ba0_0 .net "RegDst", 0 0, L_0x13de27ce0;  alias, 1 drivers
v0x13de23c80_0 .net "Rt", 4 0, L_0x13de28ec0;  alias, 1 drivers
v0x13de23d10_0 .net "Rw", 4 0, L_0x13de293a0;  alias, 1 drivers
L_0x13de293a0 .functor MUXZ 5, L_0x13de28ec0, L_0x13de28f60, L_0x13de27ce0, C4<>;
S_0x13de23e20 .scope module, "regs" "Reg" 8 58, 25 2 0, S_0x13de1adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Ra";
    .port_info 1 /INPUT 5 "Rb";
    .port_info 2 /INPUT 5 "Rw";
    .port_info 3 /INPUT 1 "RegWr";
    .port_info 4 /INPUT 32 "busW";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 32 "busA";
    .port_info 7 /OUTPUT 32 "busB";
P_0x13de23fe0 .param/l "n" 0 25 5, +C4<00000000000000000000000000100000>;
v0x13de24340_0 .net "Clock", 0 0, v0x13de26e50_0;  alias, 1 drivers
v0x13de243e0_0 .net "Ra", 4 0, L_0x13de28e20;  alias, 1 drivers
v0x13de24480_0 .net "Rb", 4 0, L_0x13de28ec0;  alias, 1 drivers
v0x13de24510_0 .net "RegWr", 0 0, L_0x13de292b0;  alias, 1 drivers
v0x13de245a0_0 .net "Rw", 4 0, L_0x13de293a0;  alias, 1 drivers
v0x13de24670_0 .var "busA", 31 0;
v0x13de24700_0 .var "busB", 31 0;
v0x13de247b0_0 .net "busW", 31 0, L_0x13de2b110;  alias, 1 drivers
v0x13de24840 .array "mem", 31 0, 31 0;
v0x13de24840_0 .array/port v0x13de24840, 0;
v0x13de24840_1 .array/port v0x13de24840, 1;
v0x13de24840_2 .array/port v0x13de24840, 2;
E_0x13de241e0/0 .event anyedge, v0x13de243e0_0, v0x13de24840_0, v0x13de24840_1, v0x13de24840_2;
v0x13de24840_3 .array/port v0x13de24840, 3;
v0x13de24840_4 .array/port v0x13de24840, 4;
v0x13de24840_5 .array/port v0x13de24840, 5;
v0x13de24840_6 .array/port v0x13de24840, 6;
E_0x13de241e0/1 .event anyedge, v0x13de24840_3, v0x13de24840_4, v0x13de24840_5, v0x13de24840_6;
v0x13de24840_7 .array/port v0x13de24840, 7;
v0x13de24840_8 .array/port v0x13de24840, 8;
v0x13de24840_9 .array/port v0x13de24840, 9;
v0x13de24840_10 .array/port v0x13de24840, 10;
E_0x13de241e0/2 .event anyedge, v0x13de24840_7, v0x13de24840_8, v0x13de24840_9, v0x13de24840_10;
v0x13de24840_11 .array/port v0x13de24840, 11;
v0x13de24840_12 .array/port v0x13de24840, 12;
v0x13de24840_13 .array/port v0x13de24840, 13;
v0x13de24840_14 .array/port v0x13de24840, 14;
E_0x13de241e0/3 .event anyedge, v0x13de24840_11, v0x13de24840_12, v0x13de24840_13, v0x13de24840_14;
v0x13de24840_15 .array/port v0x13de24840, 15;
v0x13de24840_16 .array/port v0x13de24840, 16;
v0x13de24840_17 .array/port v0x13de24840, 17;
v0x13de24840_18 .array/port v0x13de24840, 18;
E_0x13de241e0/4 .event anyedge, v0x13de24840_15, v0x13de24840_16, v0x13de24840_17, v0x13de24840_18;
v0x13de24840_19 .array/port v0x13de24840, 19;
v0x13de24840_20 .array/port v0x13de24840, 20;
v0x13de24840_21 .array/port v0x13de24840, 21;
v0x13de24840_22 .array/port v0x13de24840, 22;
E_0x13de241e0/5 .event anyedge, v0x13de24840_19, v0x13de24840_20, v0x13de24840_21, v0x13de24840_22;
v0x13de24840_23 .array/port v0x13de24840, 23;
v0x13de24840_24 .array/port v0x13de24840, 24;
v0x13de24840_25 .array/port v0x13de24840, 25;
v0x13de24840_26 .array/port v0x13de24840, 26;
E_0x13de241e0/6 .event anyedge, v0x13de24840_23, v0x13de24840_24, v0x13de24840_25, v0x13de24840_26;
v0x13de24840_27 .array/port v0x13de24840, 27;
v0x13de24840_28 .array/port v0x13de24840, 28;
v0x13de24840_29 .array/port v0x13de24840, 29;
v0x13de24840_30 .array/port v0x13de24840, 30;
E_0x13de241e0/7 .event anyedge, v0x13de24840_27, v0x13de24840_28, v0x13de24840_29, v0x13de24840_30;
v0x13de24840_31 .array/port v0x13de24840, 31;
E_0x13de241e0/8 .event anyedge, v0x13de24840_31, v0x13de23c80_0;
E_0x13de241e0 .event/or E_0x13de241e0/0, E_0x13de241e0/1, E_0x13de241e0/2, E_0x13de241e0/3, E_0x13de241e0/4, E_0x13de241e0/5, E_0x13de241e0/6, E_0x13de241e0/7, E_0x13de241e0/8;
    .scope S_0x13de075c0;
T_0 ;
    %wait E_0x13de077c0;
    %load/vec4 v0x13de178e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x13de07820_0, 0, 3;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x13de07820_0, 0, 3;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x13de07820_0, 0, 3;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13de07820_0, 0, 3;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x13de07820_0, 0, 3;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13de21430;
T_1 ;
    %wait E_0x13de21680;
    %load/vec4 v0x13de21820_0;
    %store/vec4 v0x13de21770_0, 0, 30;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13de20f90;
T_2 ;
    %vpi_call 21 10 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/data/fibInstruction.txt", v0x13de21350 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x13de20f90;
T_3 ;
    %wait E_0x13de21180;
    %load/vec4 v0x13de211e0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13de21350, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13de212a0_0, 4, 8;
    %load/vec4 v0x13de211e0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13de21350, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13de212a0_0, 4, 8;
    %load/vec4 v0x13de211e0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13de21350, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13de212a0_0, 4, 8;
    %ix/getv 4, v0x13de211e0_0;
    %load/vec4a v0x13de21350, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13de212a0_0, 4, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13de207b0;
T_4 ;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x13de21e60_0, 0, 30;
    %end;
    .thread T_4;
    .scope S_0x13de207b0;
T_5 ;
    %wait E_0x13de20a20;
    %delay 10000, 0;
    %load/vec4 v0x13de21d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x13de21b60_0;
    %parti/s 4, 26, 6;
    %load/vec4 v0x13de21ce0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13de21e60_0, 0, 30;
    %vpi_call 19 40 "$display", "[DEBUG] jump curAddr: %d, nextAddr: %d", v0x13de21b60_0, v0x13de21e60_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13de219f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x13de21ef0_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13de21b60_0;
    %addi 1, 0, 30;
    %load/vec4 v0x13de21c10_0;
    %add;
    %store/vec4 v0x13de21e60_0, 0, 30;
    %vpi_call 19 44 "$display", "[DEBUG] branch curAddr: %d, nextAddr: %d branch=%d zero=%d", v0x13de21b60_0, v0x13de21e60_0, v0x13de219f0_0, v0x13de21ef0_0 {0 0 0};
    %vpi_call 19 45 "$display", "[DEBUG] extend_imme: %d", v0x13de21c10_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x13de21b60_0;
    %addi 1, 0, 30;
    %store/vec4 v0x13de21e60_0, 0, 30;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13de23e20;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13de24840, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13de24840, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13de24840, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13de24840, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x13de23e20;
T_7 ;
    %wait E_0x13de22360;
    %load/vec4 v0x13de24510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13de247b0_0;
    %load/vec4 v0x13de245a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13de24840, 0, 4;
    %vpi_call 25 36 "$display", "[DEBUG] write %h to reg%h", v0x13de247b0_0, v0x13de245a0_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13de23e20;
T_8 ;
    %wait E_0x13de241e0;
    %load/vec4 v0x13de243e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13de24840, 4;
    %assign/vec4 v0x13de24670_0, 0;
    %load/vec4 v0x13de24480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x13de24840, 4;
    %assign/vec4 v0x13de24700_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13de1cc90;
T_9 ;
    %wait E_0x13de1cfc0;
    %load/vec4 v0x13de1d000_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x13de1d2c0_0, 0, 1;
    %load/vec4 v0x13de1d000_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0x13de1d000_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0x13de1d170_0, 0, 1;
    %load/vec4 v0x13de1d000_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x13de1d220_0, 0, 1;
    %load/vec4 v0x13de1d000_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13de1d000_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13de1d0d0_0, 4, 1;
    %load/vec4 v0x13de1d000_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x13de1d000_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x13de1d000_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13de1d0d0_0, 4, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13de1c960;
T_10 ;
    %wait E_0x13de1cad0;
    %load/vec4 v0x13de1cb10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13de1cbc0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13de1cbc0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x13de1ea40;
T_11 ;
    %wait E_0x13de1ed70;
    %load/vec4 v0x13de1edd0_0;
    %load/vec4 v0x13de1eea0_0;
    %xor;
    %store/vec4 v0x13de1ef30_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x13de1d430;
T_12 ;
    %wait E_0x13de1d650;
    %load/vec4 v0x13de1d8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x13de1d6c0_0;
    %store/vec4 v0x13de1d810_0, 0, 1;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x13de1d770_0;
    %store/vec4 v0x13de1d810_0, 0, 1;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x13de1d990;
T_13 ;
    %wait E_0x13de1dbc0;
    %load/vec4 v0x13de1dcd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13de1dc10_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13de1dc10_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x13de1dd80;
T_14 ;
    %wait E_0x13de1e090;
    %load/vec4 v0x13de1e3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x13de1e0f0_0;
    %store/vec4 v0x13de1e330_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x13de1e1c0_0;
    %store/vec4 v0x13de1e330_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x13de1e260_0;
    %store/vec4 v0x13de1e330_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x13de22050;
T_15 ;
    %vpi_call 23 23 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/MEM/user/data/fibData.txt", v0x13de227b0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x13de22050;
T_16 ;
    %wait E_0x13de22360;
    %load/vec4 v0x13de224a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x13de22650_0;
    %split/vec4 8;
    %ix/getv 4, v0x13de223b0_0;
    %store/vec4a v0x13de227b0, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x13de223b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x13de227b0, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x13de223b0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x13de227b0, 4, 0;
    %load/vec4 v0x13de223b0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x13de227b0, 4, 0;
    %load/vec4 v0x13de223b0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13de227b0, 4;
    %load/vec4 v0x13de223b0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13de227b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13de223b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13de227b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x13de223b0_0;
    %load/vec4a v0x13de227b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 23 31 "$display", "[DEBUG] write %h to memory address:%h, %h", v0x13de22650_0, v0x13de223b0_0, S<0,vec4,u32> {1 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13de22050;
T_17 ;
    %wait E_0x13de22310;
    %load/vec4 v0x13de223b0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13de227b0, 4;
    %load/vec4 v0x13de223b0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13de227b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13de223b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13de227b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x13de223b0_0;
    %load/vec4a v0x13de227b0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13de226e0_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x13de06d60;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de26e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13de26ee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13de26dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13de26d30_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x13de06d60;
T_19 ;
    %delay 100000, 0;
    %load/vec4 v0x13de26e50_0;
    %inv;
    %store/vec4 v0x13de26e50_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13de06d60;
T_20 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13de26ee0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13de06d60;
T_21 ;
    %wait E_0x13de21680;
    %load/vec4 v0x13de26ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13de26d30_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x13de26d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13de26d30_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13de06d60;
T_22 ;
    %wait E_0x13de21680;
    %load/vec4 v0x13de26ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13de26dc0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x13de26dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13de26dc0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13de06d60;
T_23 ;
    %vpi_call 2 42 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13de06d60 {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/singleCycleCpu/user/src/singleCycleCpu.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/cpuCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/aluCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/insDecoder.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/mainCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/datapath.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/ALU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/adder32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/extend32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/crtgenerator.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_1bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_32bit_01mux.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux3to1_32bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/or32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/xor32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/extendByExtop.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/IFU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/Extend16to30.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/src/InsMEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/PC.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/MEM/user/src/MEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/muxReg.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/REGS/user/src/Reg.v";
