
nemo2.space_tracker_p_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012618  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020b4  080126d8  080126d8  000226d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801478c  0801478c  000306d8  2**0
                  CONTENTS
  4 .ARM          00000008  0801478c  0801478c  0002478c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014794  08014794  000306d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08014794  08014794  00024794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801479c  0801479c  0002479c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  080147a0  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000864  200006d8  08014e78  000306d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000f3c  08014e78  00030f3c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019bcb  00000000  00000000  00030743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000039ab  00000000  00000000  0004a30e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001828  00000000  00000000  0004dcc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012e9  00000000  00000000  0004f4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000217ea  00000000  00000000  000507d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e68c  00000000  00000000  00071fbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cae43  00000000  00000000  00090647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007240  00000000  00000000  0015b48c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001626cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d8 	.word	0x200006d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080126bc 	.word	0x080126bc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006dc 	.word	0x200006dc
 8000100:	080126bc 	.word	0x080126bc

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	08014224 	.word	0x08014224
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025aa:	46ce      	mov	lr, r9
 80025ac:	4647      	mov	r7, r8
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b087      	sub	sp, #28
 80025b2:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025b4:	f001 fbec 	bl	8003d90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b8:	f000 fa6c 	bl	8002a94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025bc:	f000 fcfe 	bl	8002fbc <MX_GPIO_Init>
  MX_RTC_Init();
 80025c0:	f000 fabe 	bl	8002b40 <MX_RTC_Init>
  MX_TIM6_Init();
 80025c4:	f000 fb9e 	bl	8002d04 <MX_TIM6_Init>
  MX_SPI1_Init();
 80025c8:	f000 fb5e 	bl	8002c88 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80025cc:	f000 fbd8 	bl	8002d80 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80025d0:	f000 fc24 	bl	8002e1c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80025d4:	f000 fc70 	bl	8002eb8 <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 80025d8:	f000 fcbc 	bl	8002f54 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */

  send_debug_logs ( hello ) ;
 80025dc:	4b88      	ldr	r3, [pc, #544]	; (8002800 <main+0x258>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	0018      	movs	r0, r3
 80025e2:	f000 fdf7 	bl	80031d4 <send_debug_logs>

  my_sys_init () ;
 80025e6:	f000 fe25 	bl	8003234 <my_sys_init>
  sprintf ( dbg_payload , "System mode: %u\0" , sys_mode ) ;
 80025ea:	4b86      	ldr	r3, [pc, #536]	; (8002804 <main+0x25c>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	001a      	movs	r2, r3
 80025f0:	4985      	ldr	r1, [pc, #532]	; (8002808 <main+0x260>)
 80025f2:	4b86      	ldr	r3, [pc, #536]	; (800280c <main+0x264>)
 80025f4:	0018      	movs	r0, r3
 80025f6:	f009 fa49 	bl	800ba8c <sprintf>
  send_debug_logs ( dbg_payload ) ;
 80025fa:	4b84      	ldr	r3, [pc, #528]	; (800280c <main+0x264>)
 80025fc:	0018      	movs	r0, r3
 80025fe:	f000 fde9 	bl	80031d4 <send_debug_logs>

  my_tim_init () ;
 8002602:	f000 ffaf 	bl	8003564 <my_tim_init>
  my_ant_sw_pos ( 2 ) ;
 8002606:	2002      	movs	r0, #2
 8002608:	f000 fe9c 	bl	8003344 <my_ant_sw_pos>

  // my_gnss_verbose ( 15 ) ;

  my_gnss_sw_on () ;
 800260c:	f000 fecc 	bl	80033a8 <my_gnss_sw_on>
  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 8002610:	4b7f      	ldr	r3, [pc, #508]	; (8002810 <main+0x268>)
 8002612:	0018      	movs	r0, r3
 8002614:	f006 ffb6 	bl	8009584 <my_gnss_acq_coordinates>
 8002618:	0003      	movs	r3, r0
 800261a:	001a      	movs	r2, r3
 800261c:	4b7d      	ldr	r3, [pc, #500]	; (8002814 <main+0x26c>)
 800261e:	701a      	strb	r2, [r3, #0]
  my_gnss_sw_off () ;
 8002620:	f000 fedc 	bl	80033dc <my_gnss_sw_off>
  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002624:	4b7c      	ldr	r3, [pc, #496]	; (8002818 <main+0x270>)
 8002626:	0018      	movs	r0, r3
 8002628:	f007 f932 	bl	8009890 <my_rtc_get_dt_s>
  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu\0" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 800262c:	4b78      	ldr	r3, [pc, #480]	; (8002810 <main+0x268>)
 800262e:	7c1b      	ldrb	r3, [r3, #16]
 8002630:	001e      	movs	r6, r3
 8002632:	4b77      	ldr	r3, [pc, #476]	; (8002810 <main+0x268>)
 8002634:	689c      	ldr	r4, [r3, #8]
 8002636:	68dd      	ldr	r5, [r3, #12]
 8002638:	4b75      	ldr	r3, [pc, #468]	; (8002810 <main+0x268>)
 800263a:	8a5b      	ldrh	r3, [r3, #18]
 800263c:	4698      	mov	r8, r3
 800263e:	4b74      	ldr	r3, [pc, #464]	; (8002810 <main+0x268>)
 8002640:	695b      	ldr	r3, [r3, #20]
 8002642:	213c      	movs	r1, #60	; 0x3c
 8002644:	0018      	movs	r0, r3
 8002646:	f7fd fd79 	bl	800013c <__udivsi3>
 800264a:	0003      	movs	r3, r0
 800264c:	4a73      	ldr	r2, [pc, #460]	; (800281c <main+0x274>)
 800264e:	4974      	ldr	r1, [pc, #464]	; (8002820 <main+0x278>)
 8002650:	486e      	ldr	r0, [pc, #440]	; (800280c <main+0x264>)
 8002652:	9305      	str	r3, [sp, #20]
 8002654:	4643      	mov	r3, r8
 8002656:	9304      	str	r3, [sp, #16]
 8002658:	9402      	str	r4, [sp, #8]
 800265a:	9503      	str	r5, [sp, #12]
 800265c:	9601      	str	r6, [sp, #4]
 800265e:	4b6e      	ldr	r3, [pc, #440]	; (8002818 <main+0x270>)
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	23b2      	movs	r3, #178	; 0xb2
 8002664:	f009 fa12 	bl	800ba8c <sprintf>
  send_debug_logs ( dbg_payload ) ;
 8002668:	4b68      	ldr	r3, [pc, #416]	; (800280c <main+0x264>)
 800266a:	0018      	movs	r0, r3
 800266c:	f000 fdb2 	bl	80031d4 <send_debug_logs>
  if ( !my_gnss_3dfix_flag )
 8002670:	4b68      	ldr	r3, [pc, #416]	; (8002814 <main+0x26c>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2201      	movs	r2, #1
 8002676:	4053      	eors	r3, r2
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d027      	beq.n	80026ce <main+0x126>
  {
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 800267e:	4b69      	ldr	r3, [pc, #420]	; (8002824 <main+0x27c>)
 8002680:	881b      	ldrh	r3, [r3, #0]
 8002682:	0018      	movs	r0, r3
 8002684:	f007 f946 	bl	8009914 <my_rtc_set_alarm>
 8002688:	1e03      	subs	r3, r0, #0
 800268a:	d020      	beq.n	80026ce <main+0x126>
	  {
		  sprintf ( dbg_payload , "%s,%d,HAL_PWR_EnterSTANDBYMode\0" , __FILE__ , __LINE__ ) ;
 800268c:	4a63      	ldr	r2, [pc, #396]	; (800281c <main+0x274>)
 800268e:	4966      	ldr	r1, [pc, #408]	; (8002828 <main+0x280>)
 8002690:	485e      	ldr	r0, [pc, #376]	; (800280c <main+0x264>)
 8002692:	23b8      	movs	r3, #184	; 0xb8
 8002694:	f009 f9fa 	bl	800ba8c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002698:	4b5c      	ldr	r3, [pc, #368]	; (800280c <main+0x264>)
 800269a:	0018      	movs	r0, r3
 800269c:	f000 fd9a 	bl	80031d4 <send_debug_logs>
		  my_tim_stop () ;
 80026a0:	f000 ff7c 	bl	800359c <my_tim_stop>
		  my_rtc_alarm_flag = false ;
 80026a4:	4b61      	ldr	r3, [pc, #388]	; (800282c <main+0x284>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTANDBYMode () ;
 80026aa:	f002 f839 	bl	8004720 <HAL_PWR_EnterSTANDBYMode>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80026ae:	4b5a      	ldr	r3, [pc, #360]	; (8002818 <main+0x270>)
 80026b0:	0018      	movs	r0, r3
 80026b2:	f007 f8ed 	bl	8009890 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80026b6:	4a59      	ldr	r2, [pc, #356]	; (800281c <main+0x274>)
 80026b8:	495d      	ldr	r1, [pc, #372]	; (8002830 <main+0x288>)
 80026ba:	4854      	ldr	r0, [pc, #336]	; (800280c <main+0x264>)
 80026bc:	4b56      	ldr	r3, [pc, #344]	; (8002818 <main+0x270>)
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	23be      	movs	r3, #190	; 0xbe
 80026c2:	f009 f9e3 	bl	800ba8c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80026c6:	4b51      	ldr	r3, [pc, #324]	; (800280c <main+0x264>)
 80026c8:	0018      	movs	r0, r3
 80026ca:	f000 fd83 	bl	80031d4 <send_debug_logs>
	  }
  }

  if ( !my_astro_init () )
 80026ce:	f006 fea7 	bl	8009420 <my_astro_init>
 80026d2:	0003      	movs	r3, r0
 80026d4:	001a      	movs	r2, r3
 80026d6:	2301      	movs	r3, #1
 80026d8:	4053      	eors	r3, r2
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d01e      	beq.n	800271e <main+0x176>
  {
	  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80026e0:	4b4d      	ldr	r3, [pc, #308]	; (8002818 <main+0x270>)
 80026e2:	0018      	movs	r0, r3
 80026e4:	f007 f8d4 	bl	8009890 <my_rtc_get_dt_s>
	  sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80026e8:	4a4c      	ldr	r2, [pc, #304]	; (800281c <main+0x274>)
 80026ea:	4952      	ldr	r1, [pc, #328]	; (8002834 <main+0x28c>)
 80026ec:	4847      	ldr	r0, [pc, #284]	; (800280c <main+0x264>)
 80026ee:	4b4a      	ldr	r3, [pc, #296]	; (8002818 <main+0x270>)
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	23c6      	movs	r3, #198	; 0xc6
 80026f4:	f009 f9ca 	bl	800ba8c <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 80026f8:	4b44      	ldr	r3, [pc, #272]	; (800280c <main+0x264>)
 80026fa:	0018      	movs	r0, r3
 80026fc:	f000 fd6a 	bl	80031d4 <send_debug_logs>
	  HAL_NVIC_SystemReset () ;
 8002700:	f001 fd05 	bl	800410e <HAL_NVIC_SystemReset>
 8002704:	e0b4      	b.n	8002870 <main+0x2c8>
  }
  else
  {
	  while ( my_astro_evt_pin () )
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin\0" , __FILE__ , __LINE__ ) ;
 8002706:	4a45      	ldr	r2, [pc, #276]	; (800281c <main+0x274>)
 8002708:	494b      	ldr	r1, [pc, #300]	; (8002838 <main+0x290>)
 800270a:	4840      	ldr	r0, [pc, #256]	; (800280c <main+0x264>)
 800270c:	23ce      	movs	r3, #206	; 0xce
 800270e:	f009 f9bd 	bl	800ba8c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002712:	4b3e      	ldr	r3, [pc, #248]	; (800280c <main+0x264>)
 8002714:	0018      	movs	r0, r3
 8002716:	f000 fd5d 	bl	80031d4 <send_debug_logs>
		  my_astro_handle_evt () ;
 800271a:	f006 fee1 	bl	80094e0 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 800271e:	f000 ff0f 	bl	8003540 <my_astro_evt_pin>
 8002722:	1e03      	subs	r3, r0, #0
 8002724:	d1ef      	bne.n	8002706 <main+0x15e>
	  }
	  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%s\0" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fv ) ;
 8002726:	4b45      	ldr	r3, [pc, #276]	; (800283c <main+0x294>)
 8002728:	881b      	ldrh	r3, [r3, #0]
 800272a:	4698      	mov	r8, r3
 800272c:	4b38      	ldr	r3, [pc, #224]	; (8002810 <main+0x268>)
 800272e:	689c      	ldr	r4, [r3, #8]
 8002730:	68dd      	ldr	r5, [r3, #12]
 8002732:	4b37      	ldr	r3, [pc, #220]	; (8002810 <main+0x268>)
 8002734:	8a5b      	ldrh	r3, [r3, #18]
 8002736:	001e      	movs	r6, r3
 8002738:	4b35      	ldr	r3, [pc, #212]	; (8002810 <main+0x268>)
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	213c      	movs	r1, #60	; 0x3c
 800273e:	0018      	movs	r0, r3
 8002740:	f7fd fcfc 	bl	800013c <__udivsi3>
 8002744:	0003      	movs	r3, r0
 8002746:	001a      	movs	r2, r3
 8002748:	4b3d      	ldr	r3, [pc, #244]	; (8002840 <main+0x298>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	493d      	ldr	r1, [pc, #244]	; (8002844 <main+0x29c>)
 800274e:	483e      	ldr	r0, [pc, #248]	; (8002848 <main+0x2a0>)
 8002750:	9304      	str	r3, [sp, #16]
 8002752:	9203      	str	r2, [sp, #12]
 8002754:	9602      	str	r6, [sp, #8]
 8002756:	9400      	str	r4, [sp, #0]
 8002758:	9501      	str	r5, [sp, #4]
 800275a:	4642      	mov	r2, r8
 800275c:	f009 f996 	bl	800ba8c <sprintf>
	  sprintf ( dbg_payload , "%s,%d,payload: %s\0" , __FILE__ , __LINE__ , my_astro_payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 8002760:	4a2e      	ldr	r2, [pc, #184]	; (800281c <main+0x274>)
 8002762:	493a      	ldr	r1, [pc, #232]	; (800284c <main+0x2a4>)
 8002764:	4829      	ldr	r0, [pc, #164]	; (800280c <main+0x264>)
 8002766:	4b38      	ldr	r3, [pc, #224]	; (8002848 <main+0x2a0>)
 8002768:	9300      	str	r3, [sp, #0]
 800276a:	23d3      	movs	r3, #211	; 0xd3
 800276c:	f009 f98e 	bl	800ba8c <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 8002770:	4b26      	ldr	r3, [pc, #152]	; (800280c <main+0x264>)
 8002772:	0018      	movs	r0, r3
 8002774:	f000 fd2e 	bl	80031d4 <send_debug_logs>
	  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002778:	4b25      	ldr	r3, [pc, #148]	; (8002810 <main+0x268>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	4b24      	ldr	r3, [pc, #144]	; (8002810 <main+0x268>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	0019      	movs	r1, r3
 8002782:	0010      	movs	r0, r2
 8002784:	f006 feee 	bl	8009564 <my_astro_write_coordinates>
	  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002788:	4b2c      	ldr	r3, [pc, #176]	; (800283c <main+0x294>)
 800278a:	881b      	ldrh	r3, [r3, #0]
 800278c:	1c5a      	adds	r2, r3, #1
 800278e:	b291      	uxth	r1, r2
 8002790:	4a2a      	ldr	r2, [pc, #168]	; (800283c <main+0x294>)
 8002792:	8011      	strh	r1, [r2, #0]
 8002794:	4a2c      	ldr	r2, [pc, #176]	; (8002848 <main+0x2a0>)
 8002796:	0011      	movs	r1, r2
 8002798:	0018      	movs	r0, r3
 800279a:	f006 fe79 	bl	8009490 <my_astro_add_payload_2_queue>
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 800279e:	4b21      	ldr	r3, [pc, #132]	; (8002824 <main+0x27c>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	0018      	movs	r0, r3
 80027a4:	f007 f8b6 	bl	8009914 <my_rtc_set_alarm>
 80027a8:	1e03      	subs	r3, r0, #0
 80027aa:	d061      	beq.n	8002870 <main+0x2c8>
	  {
		  sprintf ( dbg_payload , "%s,%d,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE\0" , __FILE__ , __LINE__ ) ;
 80027ac:	4a1b      	ldr	r2, [pc, #108]	; (800281c <main+0x274>)
 80027ae:	4928      	ldr	r1, [pc, #160]	; (8002850 <main+0x2a8>)
 80027b0:	4816      	ldr	r0, [pc, #88]	; (800280c <main+0x264>)
 80027b2:	23d9      	movs	r3, #217	; 0xd9
 80027b4:	f009 f96a 	bl	800ba8c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80027b8:	4b14      	ldr	r3, [pc, #80]	; (800280c <main+0x264>)
 80027ba:	0018      	movs	r0, r3
 80027bc:	f000 fd0a 	bl	80031d4 <send_debug_logs>
		  my_tim_stop () ;
 80027c0:	f000 feec 	bl	800359c <my_tim_stop>
		  HAL_SuspendTick () ;
 80027c4:	f001 fb8e 	bl	8003ee4 <HAL_SuspendTick>
		  my_rtc_alarm_flag = false ;
 80027c8:	4b18      	ldr	r3, [pc, #96]	; (800282c <main+0x284>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 80027ce:	2380      	movs	r3, #128	; 0x80
 80027d0:	01db      	lsls	r3, r3, #7
 80027d2:	2102      	movs	r1, #2
 80027d4:	0018      	movs	r0, r3
 80027d6:	f001 ff6b 	bl	80046b0 <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick () ;
 80027da:	f001 fb91 	bl	8003f00 <HAL_ResumeTick>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80027de:	4b0e      	ldr	r3, [pc, #56]	; (8002818 <main+0x270>)
 80027e0:	0018      	movs	r0, r3
 80027e2:	f007 f855 	bl	8009890 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s, Wake-up\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80027e6:	4a0d      	ldr	r2, [pc, #52]	; (800281c <main+0x274>)
 80027e8:	491a      	ldr	r1, [pc, #104]	; (8002854 <main+0x2ac>)
 80027ea:	4808      	ldr	r0, [pc, #32]	; (800280c <main+0x264>)
 80027ec:	4b0a      	ldr	r3, [pc, #40]	; (8002818 <main+0x270>)
 80027ee:	9300      	str	r3, [sp, #0]
 80027f0:	23e1      	movs	r3, #225	; 0xe1
 80027f2:	f009 f94b 	bl	800ba8c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80027f6:	4b05      	ldr	r3, [pc, #20]	; (800280c <main+0x264>)
 80027f8:	0018      	movs	r0, r3
 80027fa:	f000 fceb 	bl	80031d4 <send_debug_logs>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( my_astro_evt_pin () )
 80027fe:	e037      	b.n	8002870 <main+0x2c8>
 8002800:	20000000 	.word	0x20000000
 8002804:	20000b1c 	.word	0x20000b1c
 8002808:	08012704 	.word	0x08012704
 800280c:	20000a20 	.word	0x20000a20
 8002810:	20000bd8 	.word	0x20000bd8
 8002814:	20000bf1 	.word	0x20000bf1
 8002818:	20000b20 	.word	0x20000b20
 800281c:	08012718 	.word	0x08012718
 8002820:	0801272c 	.word	0x0801272c
 8002824:	20000008 	.word	0x20000008
 8002828:	0801276c 	.word	0x0801276c
 800282c:	20000bf0 	.word	0x20000bf0
 8002830:	0801278c 	.word	0x0801278c
 8002834:	08012798 	.word	0x08012798
 8002838:	080127b8 	.word	0x080127b8
 800283c:	20000b34 	.word	0x20000b34
 8002840:	20000004 	.word	0x20000004
 8002844:	080127d0 	.word	0x080127d0
 8002848:	20000b38 	.word	0x20000b38
 800284c:	080127e4 	.word	0x080127e4
 8002850:	080127f8 	.word	0x080127f8
 8002854:	0801282c 	.word	0x0801282c
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin\0" , __FILE__ , __LINE__ ) ;
 8002858:	4a7b      	ldr	r2, [pc, #492]	; (8002a48 <main+0x4a0>)
 800285a:	497c      	ldr	r1, [pc, #496]	; (8002a4c <main+0x4a4>)
 800285c:	487c      	ldr	r0, [pc, #496]	; (8002a50 <main+0x4a8>)
 800285e:	23ee      	movs	r3, #238	; 0xee
 8002860:	f009 f914 	bl	800ba8c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002864:	4b7a      	ldr	r3, [pc, #488]	; (8002a50 <main+0x4a8>)
 8002866:	0018      	movs	r0, r3
 8002868:	f000 fcb4 	bl	80031d4 <send_debug_logs>
		  my_astro_handle_evt () ;
 800286c:	f006 fe38 	bl	80094e0 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 8002870:	f000 fe66 	bl	8003540 <my_astro_evt_pin>
 8002874:	1e03      	subs	r3, r0, #0
 8002876:	d1ef      	bne.n	8002858 <main+0x2b0>
	  }
	  if ( astro_rcv_cmd_flag )
 8002878:	4b76      	ldr	r3, [pc, #472]	; (8002a54 <main+0x4ac>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d01f      	beq.n	80028c0 <main+0x318>
	  {
		  astro_rcv_cmd_flag = false ;
 8002880:	4b74      	ldr	r3, [pc, #464]	; (8002a54 <main+0x4ac>)
 8002882:	2200      	movs	r2, #0
 8002884:	701a      	strb	r2, [r3, #0]
		  if ( strstr ( my_astro_rcv_cmd , (char*) SYS_RESET_CMD ) )
 8002886:	4a74      	ldr	r2, [pc, #464]	; (8002a58 <main+0x4b0>)
 8002888:	4b74      	ldr	r3, [pc, #464]	; (8002a5c <main+0x4b4>)
 800288a:	0011      	movs	r1, r2
 800288c:	0018      	movs	r0, r3
 800288e:	f009 f9c0 	bl	800bc12 <strstr>
 8002892:	1e03      	subs	r3, r0, #0
 8002894:	d011      	beq.n	80028ba <main+0x312>
		  {
			  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002896:	4b72      	ldr	r3, [pc, #456]	; (8002a60 <main+0x4b8>)
 8002898:	0018      	movs	r0, r3
 800289a:	f006 fff9 	bl	8009890 <my_rtc_get_dt_s>
			  sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800289e:	4a6a      	ldr	r2, [pc, #424]	; (8002a48 <main+0x4a0>)
 80028a0:	4970      	ldr	r1, [pc, #448]	; (8002a64 <main+0x4bc>)
 80028a2:	486b      	ldr	r0, [pc, #428]	; (8002a50 <main+0x4a8>)
 80028a4:	4b6e      	ldr	r3, [pc, #440]	; (8002a60 <main+0x4b8>)
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	23f8      	movs	r3, #248	; 0xf8
 80028aa:	f009 f8ef 	bl	800ba8c <sprintf>
			  send_debug_logs ( dbg_payload ) ;
 80028ae:	4b68      	ldr	r3, [pc, #416]	; (8002a50 <main+0x4a8>)
 80028b0:	0018      	movs	r0, r3
 80028b2:	f000 fc8f 	bl	80031d4 <send_debug_logs>
			  HAL_NVIC_SystemReset () ;
 80028b6:	f001 fc2a 	bl	800410e <HAL_NVIC_SystemReset>
		  }
		  my_astro_rcv_cmd[0] = 0 ;
 80028ba:	4b68      	ldr	r3, [pc, #416]	; (8002a5c <main+0x4b4>)
 80028bc:	2200      	movs	r2, #0
 80028be:	701a      	strb	r2, [r3, #0]
	  }
	  if ( my_rtc_alarm_flag )
 80028c0:	4b69      	ldr	r3, [pc, #420]	; (8002a68 <main+0x4c0>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d100      	bne.n	80028ca <main+0x322>
 80028c8:	e080      	b.n	80029cc <main+0x424>
	  {
		  my_rtc_alarm_flag = false ;
 80028ca:	4b67      	ldr	r3, [pc, #412]	; (8002a68 <main+0x4c0>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_on () ;
 80028d0:	f000 fd6a 	bl	80033a8 <my_gnss_sw_on>
		  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 80028d4:	4b65      	ldr	r3, [pc, #404]	; (8002a6c <main+0x4c4>)
 80028d6:	0018      	movs	r0, r3
 80028d8:	f006 fe54 	bl	8009584 <my_gnss_acq_coordinates>
 80028dc:	0003      	movs	r3, r0
 80028de:	001a      	movs	r2, r3
 80028e0:	4b63      	ldr	r3, [pc, #396]	; (8002a70 <main+0x4c8>)
 80028e2:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_off () ;
 80028e4:	f000 fd7a 	bl	80033dc <my_gnss_sw_off>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80028e8:	4b5d      	ldr	r3, [pc, #372]	; (8002a60 <main+0x4b8>)
 80028ea:	0018      	movs	r0, r3
 80028ec:	f006 ffd0 	bl	8009890 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu\0" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 80028f0:	4b5e      	ldr	r3, [pc, #376]	; (8002a6c <main+0x4c4>)
 80028f2:	7c1b      	ldrb	r3, [r3, #16]
 80028f4:	4698      	mov	r8, r3
 80028f6:	4b5d      	ldr	r3, [pc, #372]	; (8002a6c <main+0x4c4>)
 80028f8:	689c      	ldr	r4, [r3, #8]
 80028fa:	68dd      	ldr	r5, [r3, #12]
 80028fc:	4b5b      	ldr	r3, [pc, #364]	; (8002a6c <main+0x4c4>)
 80028fe:	8a5b      	ldrh	r3, [r3, #18]
 8002900:	4699      	mov	r9, r3
 8002902:	4b5a      	ldr	r3, [pc, #360]	; (8002a6c <main+0x4c4>)
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	213c      	movs	r1, #60	; 0x3c
 8002908:	0018      	movs	r0, r3
 800290a:	f7fd fc17 	bl	800013c <__udivsi3>
 800290e:	0003      	movs	r3, r0
 8002910:	469c      	mov	ip, r3
 8002912:	2306      	movs	r3, #6
 8002914:	33ff      	adds	r3, #255	; 0xff
 8002916:	001e      	movs	r6, r3
 8002918:	4a4b      	ldr	r2, [pc, #300]	; (8002a48 <main+0x4a0>)
 800291a:	4956      	ldr	r1, [pc, #344]	; (8002a74 <main+0x4cc>)
 800291c:	484c      	ldr	r0, [pc, #304]	; (8002a50 <main+0x4a8>)
 800291e:	4663      	mov	r3, ip
 8002920:	9305      	str	r3, [sp, #20]
 8002922:	464b      	mov	r3, r9
 8002924:	9304      	str	r3, [sp, #16]
 8002926:	9402      	str	r4, [sp, #8]
 8002928:	9503      	str	r5, [sp, #12]
 800292a:	4643      	mov	r3, r8
 800292c:	9301      	str	r3, [sp, #4]
 800292e:	4b4c      	ldr	r3, [pc, #304]	; (8002a60 <main+0x4b8>)
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	0033      	movs	r3, r6
 8002934:	f009 f8aa 	bl	800ba8c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002938:	4b45      	ldr	r3, [pc, #276]	; (8002a50 <main+0x4a8>)
 800293a:	0018      	movs	r0, r3
 800293c:	f000 fc4a 	bl	80031d4 <send_debug_logs>
		  if ( my_gnss_3dfix_flag )
 8002940:	4b4b      	ldr	r3, [pc, #300]	; (8002a70 <main+0x4c8>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d041      	beq.n	80029cc <main+0x424>
		  {
			  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002948:	4b48      	ldr	r3, [pc, #288]	; (8002a6c <main+0x4c4>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	4b47      	ldr	r3, [pc, #284]	; (8002a6c <main+0x4c4>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	0019      	movs	r1, r3
 8002952:	0010      	movs	r0, r2
 8002954:	f006 fe06 	bl	8009564 <my_astro_write_coordinates>
			  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%ld,%ld\0" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002958:	4b47      	ldr	r3, [pc, #284]	; (8002a78 <main+0x4d0>)
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	4698      	mov	r8, r3
 800295e:	4b43      	ldr	r3, [pc, #268]	; (8002a6c <main+0x4c4>)
 8002960:	689c      	ldr	r4, [r3, #8]
 8002962:	68dd      	ldr	r5, [r3, #12]
 8002964:	4b41      	ldr	r3, [pc, #260]	; (8002a6c <main+0x4c4>)
 8002966:	8a5b      	ldrh	r3, [r3, #18]
 8002968:	001e      	movs	r6, r3
 800296a:	4b40      	ldr	r3, [pc, #256]	; (8002a6c <main+0x4c4>)
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	213c      	movs	r1, #60	; 0x3c
 8002970:	0018      	movs	r0, r3
 8002972:	f7fd fbe3 	bl	800013c <__udivsi3>
 8002976:	0003      	movs	r3, r0
 8002978:	469c      	mov	ip, r3
 800297a:	4b3c      	ldr	r3, [pc, #240]	; (8002a6c <main+0x4c4>)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	4b3b      	ldr	r3, [pc, #236]	; (8002a6c <main+0x4c4>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	493e      	ldr	r1, [pc, #248]	; (8002a7c <main+0x4d4>)
 8002984:	483e      	ldr	r0, [pc, #248]	; (8002a80 <main+0x4d8>)
 8002986:	9305      	str	r3, [sp, #20]
 8002988:	9204      	str	r2, [sp, #16]
 800298a:	4663      	mov	r3, ip
 800298c:	9303      	str	r3, [sp, #12]
 800298e:	9602      	str	r6, [sp, #8]
 8002990:	9400      	str	r4, [sp, #0]
 8002992:	9501      	str	r5, [sp, #4]
 8002994:	4642      	mov	r2, r8
 8002996:	f009 f879 	bl	800ba8c <sprintf>
			  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 800299a:	4b37      	ldr	r3, [pc, #220]	; (8002a78 <main+0x4d0>)
 800299c:	881b      	ldrh	r3, [r3, #0]
 800299e:	1c5a      	adds	r2, r3, #1
 80029a0:	b291      	uxth	r1, r2
 80029a2:	4a35      	ldr	r2, [pc, #212]	; (8002a78 <main+0x4d0>)
 80029a4:	8011      	strh	r1, [r2, #0]
 80029a6:	4a36      	ldr	r2, [pc, #216]	; (8002a80 <main+0x4d8>)
 80029a8:	0011      	movs	r1, r2
 80029aa:	0018      	movs	r0, r3
 80029ac:	f006 fd70 	bl	8009490 <my_astro_add_payload_2_queue>
			  sprintf ( dbg_payload , "%s,%d,payload: %s\0" , __FILE__ , __LINE__ , my_astro_payload ) ;
 80029b0:	2386      	movs	r3, #134	; 0x86
 80029b2:	005c      	lsls	r4, r3, #1
 80029b4:	4a24      	ldr	r2, [pc, #144]	; (8002a48 <main+0x4a0>)
 80029b6:	4933      	ldr	r1, [pc, #204]	; (8002a84 <main+0x4dc>)
 80029b8:	4825      	ldr	r0, [pc, #148]	; (8002a50 <main+0x4a8>)
 80029ba:	4b31      	ldr	r3, [pc, #196]	; (8002a80 <main+0x4d8>)
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	0023      	movs	r3, r4
 80029c0:	f009 f864 	bl	800ba8c <sprintf>
			  send_debug_logs ( dbg_payload ) ;
 80029c4:	4b22      	ldr	r3, [pc, #136]	; (8002a50 <main+0x4a8>)
 80029c6:	0018      	movs	r0, r3
 80029c8:	f000 fc04 	bl	80031d4 <send_debug_logs>
		  }
	  }
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 80029cc:	4b2e      	ldr	r3, [pc, #184]	; (8002a88 <main+0x4e0>)
 80029ce:	881b      	ldrh	r3, [r3, #0]
 80029d0:	0018      	movs	r0, r3
 80029d2:	f006 ff9f 	bl	8009914 <my_rtc_set_alarm>
 80029d6:	1e03      	subs	r3, r0, #0
 80029d8:	d100      	bne.n	80029dc <main+0x434>
 80029da:	e749      	b.n	8002870 <main+0x2c8>
	  {
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80029dc:	4b20      	ldr	r3, [pc, #128]	; (8002a60 <main+0x4b8>)
 80029de:	0018      	movs	r0, r3
 80029e0:	f006 ff56 	bl	8009890 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80029e4:	2314      	movs	r3, #20
 80029e6:	33ff      	adds	r3, #255	; 0xff
 80029e8:	001c      	movs	r4, r3
 80029ea:	4a17      	ldr	r2, [pc, #92]	; (8002a48 <main+0x4a0>)
 80029ec:	4927      	ldr	r1, [pc, #156]	; (8002a8c <main+0x4e4>)
 80029ee:	4818      	ldr	r0, [pc, #96]	; (8002a50 <main+0x4a8>)
 80029f0:	4b1b      	ldr	r3, [pc, #108]	; (8002a60 <main+0x4b8>)
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	0023      	movs	r3, r4
 80029f6:	f009 f849 	bl	800ba8c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80029fa:	4b15      	ldr	r3, [pc, #84]	; (8002a50 <main+0x4a8>)
 80029fc:	0018      	movs	r0, r3
 80029fe:	f000 fbe9 	bl	80031d4 <send_debug_logs>
		  my_tim_stop () ;
 8002a02:	f000 fdcb 	bl	800359c <my_tim_stop>
		  HAL_SuspendTick () ;
 8002a06:	f001 fa6d 	bl	8003ee4 <HAL_SuspendTick>
		  my_rtc_alarm_flag = false ;
 8002a0a:	4b17      	ldr	r3, [pc, #92]	; (8002a68 <main+0x4c0>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8002a10:	2380      	movs	r3, #128	; 0x80
 8002a12:	01db      	lsls	r3, r3, #7
 8002a14:	2102      	movs	r1, #2
 8002a16:	0018      	movs	r0, r3
 8002a18:	f001 fe4a 	bl	80046b0 <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick () ;
 8002a1c:	f001 fa70 	bl	8003f00 <HAL_ResumeTick>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002a20:	4b0f      	ldr	r3, [pc, #60]	; (8002a60 <main+0x4b8>)
 8002a22:	0018      	movs	r0, r3
 8002a24:	f006 ff34 	bl	8009890 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8002a28:	231c      	movs	r3, #28
 8002a2a:	33ff      	adds	r3, #255	; 0xff
 8002a2c:	001c      	movs	r4, r3
 8002a2e:	4a06      	ldr	r2, [pc, #24]	; (8002a48 <main+0x4a0>)
 8002a30:	4917      	ldr	r1, [pc, #92]	; (8002a90 <main+0x4e8>)
 8002a32:	4807      	ldr	r0, [pc, #28]	; (8002a50 <main+0x4a8>)
 8002a34:	4b0a      	ldr	r3, [pc, #40]	; (8002a60 <main+0x4b8>)
 8002a36:	9300      	str	r3, [sp, #0]
 8002a38:	0023      	movs	r3, r4
 8002a3a:	f009 f827 	bl	800ba8c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002a3e:	4b04      	ldr	r3, [pc, #16]	; (8002a50 <main+0x4a8>)
 8002a40:	0018      	movs	r0, r3
 8002a42:	f000 fbc7 	bl	80031d4 <send_debug_logs>
	  while ( my_astro_evt_pin () )
 8002a46:	e713      	b.n	8002870 <main+0x2c8>
 8002a48:	08012718 	.word	0x08012718
 8002a4c:	080127b8 	.word	0x080127b8
 8002a50:	20000a20 	.word	0x20000a20
 8002a54:	20000c00 	.word	0x20000c00
 8002a58:	08012840 	.word	0x08012840
 8002a5c:	20000c04 	.word	0x20000c04
 8002a60:	20000b20 	.word	0x20000b20
 8002a64:	08012844 	.word	0x08012844
 8002a68:	20000bf0 	.word	0x20000bf0
 8002a6c:	20000bd8 	.word	0x20000bd8
 8002a70:	20000bf1 	.word	0x20000bf1
 8002a74:	0801272c 	.word	0x0801272c
 8002a78:	20000b34 	.word	0x20000b34
 8002a7c:	08012864 	.word	0x08012864
 8002a80:	20000b38 	.word	0x20000b38
 8002a84:	080127e4 	.word	0x080127e4
 8002a88:	20000008 	.word	0x20000008
 8002a8c:	0801287c 	.word	0x0801287c
 8002a90:	080128b4 	.word	0x080128b4

08002a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a94:	b590      	push	{r4, r7, lr}
 8002a96:	b095      	sub	sp, #84	; 0x54
 8002a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a9a:	2414      	movs	r4, #20
 8002a9c:	193b      	adds	r3, r7, r4
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	233c      	movs	r3, #60	; 0x3c
 8002aa2:	001a      	movs	r2, r3
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	f009 f887 	bl	800bbb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aaa:	1d3b      	adds	r3, r7, #4
 8002aac:	0018      	movs	r0, r3
 8002aae:	2310      	movs	r3, #16
 8002ab0:	001a      	movs	r2, r3
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	f009 f880 	bl	800bbb8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ab8:	2380      	movs	r3, #128	; 0x80
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	0018      	movs	r0, r3
 8002abe:	f001 fe49 	bl	8004754 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002ac2:	f001 fde7 	bl	8004694 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002ac6:	4b1d      	ldr	r3, [pc, #116]	; (8002b3c <SystemClock_Config+0xa8>)
 8002ac8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002aca:	4b1c      	ldr	r3, [pc, #112]	; (8002b3c <SystemClock_Config+0xa8>)
 8002acc:	2118      	movs	r1, #24
 8002ace:	438a      	bics	r2, r1
 8002ad0:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002ad2:	193b      	adds	r3, r7, r4
 8002ad4:	2206      	movs	r2, #6
 8002ad6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002ad8:	193b      	adds	r3, r7, r4
 8002ada:	2201      	movs	r2, #1
 8002adc:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ade:	193b      	adds	r3, r7, r4
 8002ae0:	2280      	movs	r2, #128	; 0x80
 8002ae2:	0052      	lsls	r2, r2, #1
 8002ae4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002ae6:	193b      	adds	r3, r7, r4
 8002ae8:	2200      	movs	r2, #0
 8002aea:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002aec:	193b      	adds	r3, r7, r4
 8002aee:	2240      	movs	r2, #64	; 0x40
 8002af0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002af2:	193b      	adds	r3, r7, r4
 8002af4:	2200      	movs	r2, #0
 8002af6:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002af8:	193b      	adds	r3, r7, r4
 8002afa:	0018      	movs	r0, r3
 8002afc:	f001 fe76 	bl	80047ec <HAL_RCC_OscConfig>
 8002b00:	1e03      	subs	r3, r0, #0
 8002b02:	d001      	beq.n	8002b08 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002b04:	f000 fda8 	bl	8003658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b08:	1d3b      	adds	r3, r7, #4
 8002b0a:	2207      	movs	r2, #7
 8002b0c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002b0e:	1d3b      	adds	r3, r7, #4
 8002b10:	2200      	movs	r2, #0
 8002b12:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b14:	1d3b      	adds	r3, r7, #4
 8002b16:	2200      	movs	r2, #0
 8002b18:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b1a:	1d3b      	adds	r3, r7, #4
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002b20:	1d3b      	adds	r3, r7, #4
 8002b22:	2100      	movs	r1, #0
 8002b24:	0018      	movs	r0, r3
 8002b26:	f002 f9c1 	bl	8004eac <HAL_RCC_ClockConfig>
 8002b2a:	1e03      	subs	r3, r0, #0
 8002b2c:	d001      	beq.n	8002b32 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002b2e:	f000 fd93 	bl	8003658 <Error_Handler>
  }
}
 8002b32:	46c0      	nop			; (mov r8, r8)
 8002b34:	46bd      	mov	sp, r7
 8002b36:	b015      	add	sp, #84	; 0x54
 8002b38:	bd90      	pop	{r4, r7, pc}
 8002b3a:	46c0      	nop			; (mov r8, r8)
 8002b3c:	40021000 	.word	0x40021000

08002b40 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b090      	sub	sp, #64	; 0x40
 8002b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002b46:	232c      	movs	r3, #44	; 0x2c
 8002b48:	18fb      	adds	r3, r7, r3
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	2314      	movs	r3, #20
 8002b4e:	001a      	movs	r2, r3
 8002b50:	2100      	movs	r1, #0
 8002b52:	f009 f831 	bl	800bbb8 <memset>
  RTC_DateTypeDef sDate = {0};
 8002b56:	2328      	movs	r3, #40	; 0x28
 8002b58:	18fb      	adds	r3, r7, r3
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002b5e:	003b      	movs	r3, r7
 8002b60:	0018      	movs	r0, r3
 8002b62:	2328      	movs	r3, #40	; 0x28
 8002b64:	001a      	movs	r2, r3
 8002b66:	2100      	movs	r1, #0
 8002b68:	f009 f826 	bl	800bbb8 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002b6c:	4b44      	ldr	r3, [pc, #272]	; (8002c80 <MX_RTC_Init+0x140>)
 8002b6e:	4a45      	ldr	r2, [pc, #276]	; (8002c84 <MX_RTC_Init+0x144>)
 8002b70:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002b72:	4b43      	ldr	r3, [pc, #268]	; (8002c80 <MX_RTC_Init+0x140>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002b78:	4b41      	ldr	r3, [pc, #260]	; (8002c80 <MX_RTC_Init+0x140>)
 8002b7a:	227f      	movs	r2, #127	; 0x7f
 8002b7c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002b7e:	4b40      	ldr	r3, [pc, #256]	; (8002c80 <MX_RTC_Init+0x140>)
 8002b80:	22ff      	movs	r2, #255	; 0xff
 8002b82:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002b84:	4b3e      	ldr	r3, [pc, #248]	; (8002c80 <MX_RTC_Init+0x140>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002b8a:	4b3d      	ldr	r3, [pc, #244]	; (8002c80 <MX_RTC_Init+0x140>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002b90:	4b3b      	ldr	r3, [pc, #236]	; (8002c80 <MX_RTC_Init+0x140>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002b96:	4b3a      	ldr	r3, [pc, #232]	; (8002c80 <MX_RTC_Init+0x140>)
 8002b98:	2280      	movs	r2, #128	; 0x80
 8002b9a:	05d2      	lsls	r2, r2, #23
 8002b9c:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002b9e:	4b38      	ldr	r3, [pc, #224]	; (8002c80 <MX_RTC_Init+0x140>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002ba4:	4b36      	ldr	r3, [pc, #216]	; (8002c80 <MX_RTC_Init+0x140>)
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f002 fd66 	bl	8005678 <HAL_RTC_Init>
 8002bac:	1e03      	subs	r3, r0, #0
 8002bae:	d001      	beq.n	8002bb4 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002bb0:	f000 fd52 	bl	8003658 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002bb4:	212c      	movs	r1, #44	; 0x2c
 8002bb6:	187b      	adds	r3, r7, r1
 8002bb8:	2200      	movs	r2, #0
 8002bba:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002bbc:	187b      	adds	r3, r7, r1
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002bc2:	187b      	adds	r3, r7, r1
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002bc8:	187b      	adds	r3, r7, r1
 8002bca:	2200      	movs	r2, #0
 8002bcc:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002bce:	187b      	adds	r3, r7, r1
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002bd4:	187b      	adds	r3, r7, r1
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002bda:	1879      	adds	r1, r7, r1
 8002bdc:	4b28      	ldr	r3, [pc, #160]	; (8002c80 <MX_RTC_Init+0x140>)
 8002bde:	2201      	movs	r2, #1
 8002be0:	0018      	movs	r0, r3
 8002be2:	f002 fdeb 	bl	80057bc <HAL_RTC_SetTime>
 8002be6:	1e03      	subs	r3, r0, #0
 8002be8:	d001      	beq.n	8002bee <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002bea:	f000 fd35 	bl	8003658 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002bee:	2128      	movs	r1, #40	; 0x28
 8002bf0:	187b      	adds	r3, r7, r1
 8002bf2:	2206      	movs	r2, #6
 8002bf4:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002bf6:	187b      	adds	r3, r7, r1
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002bfc:	187b      	adds	r3, r7, r1
 8002bfe:	2201      	movs	r2, #1
 8002c00:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8002c02:	187b      	adds	r3, r7, r1
 8002c04:	2200      	movs	r2, #0
 8002c06:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002c08:	1879      	adds	r1, r7, r1
 8002c0a:	4b1d      	ldr	r3, [pc, #116]	; (8002c80 <MX_RTC_Init+0x140>)
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	0018      	movs	r0, r3
 8002c10:	f002 fed8 	bl	80059c4 <HAL_RTC_SetDate>
 8002c14:	1e03      	subs	r3, r0, #0
 8002c16:	d001      	beq.n	8002c1c <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002c18:	f000 fd1e 	bl	8003658 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002c1c:	003b      	movs	r3, r7
 8002c1e:	2200      	movs	r2, #0
 8002c20:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002c22:	003b      	movs	r3, r7
 8002c24:	2200      	movs	r2, #0
 8002c26:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002c28:	003b      	movs	r3, r7
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002c2e:	003b      	movs	r3, r7
 8002c30:	2200      	movs	r2, #0
 8002c32:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002c34:	003b      	movs	r3, r7
 8002c36:	2200      	movs	r2, #0
 8002c38:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002c3a:	003b      	movs	r3, r7
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002c40:	003b      	movs	r3, r7
 8002c42:	2200      	movs	r2, #0
 8002c44:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002c46:	003b      	movs	r3, r7
 8002c48:	2200      	movs	r2, #0
 8002c4a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002c4c:	003b      	movs	r3, r7
 8002c4e:	2200      	movs	r2, #0
 8002c50:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002c52:	003b      	movs	r3, r7
 8002c54:	2220      	movs	r2, #32
 8002c56:	2101      	movs	r1, #1
 8002c58:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002c5a:	003b      	movs	r3, r7
 8002c5c:	2280      	movs	r2, #128	; 0x80
 8002c5e:	0052      	lsls	r2, r2, #1
 8002c60:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002c62:	0039      	movs	r1, r7
 8002c64:	4b06      	ldr	r3, [pc, #24]	; (8002c80 <MX_RTC_Init+0x140>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	0018      	movs	r0, r3
 8002c6a:	f002 ff8b 	bl	8005b84 <HAL_RTC_SetAlarm_IT>
 8002c6e:	1e03      	subs	r3, r0, #0
 8002c70:	d001      	beq.n	8002c76 <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002c72:	f000 fcf1 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002c76:	46c0      	nop			; (mov r8, r8)
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	b010      	add	sp, #64	; 0x40
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	200006f4 	.word	0x200006f4
 8002c84:	40002800 	.word	0x40002800

08002c88 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c8c:	4b1b      	ldr	r3, [pc, #108]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002c8e:	4a1c      	ldr	r2, [pc, #112]	; (8002d00 <MX_SPI1_Init+0x78>)
 8002c90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c92:	4b1a      	ldr	r3, [pc, #104]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002c94:	2282      	movs	r2, #130	; 0x82
 8002c96:	0052      	lsls	r2, r2, #1
 8002c98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c9a:	4b18      	ldr	r3, [pc, #96]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ca0:	4b16      	ldr	r3, [pc, #88]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002ca2:	22e0      	movs	r2, #224	; 0xe0
 8002ca4:	00d2      	lsls	r2, r2, #3
 8002ca6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ca8:	4b14      	ldr	r3, [pc, #80]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cae:	4b13      	ldr	r3, [pc, #76]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002cb4:	4b11      	ldr	r3, [pc, #68]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002cb6:	2280      	movs	r2, #128	; 0x80
 8002cb8:	0092      	lsls	r2, r2, #2
 8002cba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cbc:	4b0f      	ldr	r3, [pc, #60]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cc2:	4b0e      	ldr	r3, [pc, #56]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cc8:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cce:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002cd4:	4b09      	ldr	r3, [pc, #36]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002cd6:	2207      	movs	r2, #7
 8002cd8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002cda:	4b08      	ldr	r3, [pc, #32]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ce0:	4b06      	ldr	r3, [pc, #24]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002ce2:	2208      	movs	r2, #8
 8002ce4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ce6:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <MX_SPI1_Init+0x74>)
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f003 fa2b 	bl	8006144 <HAL_SPI_Init>
 8002cee:	1e03      	subs	r3, r0, #0
 8002cf0:	d001      	beq.n	8002cf6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002cf2:	f000 fcb1 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002cf6:	46c0      	nop			; (mov r8, r8)
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	20000720 	.word	0x20000720
 8002d00:	40013000 	.word	0x40013000

08002d04 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d0a:	1d3b      	adds	r3, r7, #4
 8002d0c:	0018      	movs	r0, r3
 8002d0e:	230c      	movs	r3, #12
 8002d10:	001a      	movs	r2, r3
 8002d12:	2100      	movs	r1, #0
 8002d14:	f008 ff50 	bl	800bbb8 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002d18:	4b15      	ldr	r3, [pc, #84]	; (8002d70 <MX_TIM6_Init+0x6c>)
 8002d1a:	4a16      	ldr	r2, [pc, #88]	; (8002d74 <MX_TIM6_Init+0x70>)
 8002d1c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002d1e:	4b14      	ldr	r3, [pc, #80]	; (8002d70 <MX_TIM6_Init+0x6c>)
 8002d20:	4a15      	ldr	r2, [pc, #84]	; (8002d78 <MX_TIM6_Init+0x74>)
 8002d22:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d24:	4b12      	ldr	r3, [pc, #72]	; (8002d70 <MX_TIM6_Init+0x6c>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002d2a:	4b11      	ldr	r3, [pc, #68]	; (8002d70 <MX_TIM6_Init+0x6c>)
 8002d2c:	4a13      	ldr	r2, [pc, #76]	; (8002d7c <MX_TIM6_Init+0x78>)
 8002d2e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d30:	4b0f      	ldr	r3, [pc, #60]	; (8002d70 <MX_TIM6_Init+0x6c>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002d36:	4b0e      	ldr	r3, [pc, #56]	; (8002d70 <MX_TIM6_Init+0x6c>)
 8002d38:	0018      	movs	r0, r3
 8002d3a:	f003 fabb 	bl	80062b4 <HAL_TIM_Base_Init>
 8002d3e:	1e03      	subs	r3, r0, #0
 8002d40:	d001      	beq.n	8002d46 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002d42:	f000 fc89 	bl	8003658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d46:	1d3b      	adds	r3, r7, #4
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d4c:	1d3b      	adds	r3, r7, #4
 8002d4e:	2200      	movs	r2, #0
 8002d50:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002d52:	1d3a      	adds	r2, r7, #4
 8002d54:	4b06      	ldr	r3, [pc, #24]	; (8002d70 <MX_TIM6_Init+0x6c>)
 8002d56:	0011      	movs	r1, r2
 8002d58:	0018      	movs	r0, r3
 8002d5a:	f003 fd53 	bl	8006804 <HAL_TIMEx_MasterConfigSynchronization>
 8002d5e:	1e03      	subs	r3, r0, #0
 8002d60:	d001      	beq.n	8002d66 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002d62:	f000 fc79 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002d66:	46c0      	nop			; (mov r8, r8)
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	b004      	add	sp, #16
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	46c0      	nop			; (mov r8, r8)
 8002d70:	20000784 	.word	0x20000784
 8002d74:	40001000 	.word	0x40001000
 8002d78:	00003e7f 	.word	0x00003e7f
 8002d7c:	000003e7 	.word	0x000003e7

08002d80 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d84:	4b23      	ldr	r3, [pc, #140]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002d86:	4a24      	ldr	r2, [pc, #144]	; (8002e18 <MX_USART1_UART_Init+0x98>)
 8002d88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d8a:	4b22      	ldr	r3, [pc, #136]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002d8c:	22e1      	movs	r2, #225	; 0xe1
 8002d8e:	0252      	lsls	r2, r2, #9
 8002d90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d92:	4b20      	ldr	r3, [pc, #128]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d98:	4b1e      	ldr	r3, [pc, #120]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d9e:	4b1d      	ldr	r3, [pc, #116]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002da4:	4b1b      	ldr	r3, [pc, #108]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002da6:	220c      	movs	r2, #12
 8002da8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002daa:	4b1a      	ldr	r3, [pc, #104]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002db0:	4b18      	ldr	r3, [pc, #96]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002db6:	4b17      	ldr	r3, [pc, #92]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002dbc:	4b15      	ldr	r3, [pc, #84]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dc2:	4b14      	ldr	r3, [pc, #80]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002dc8:	4b12      	ldr	r3, [pc, #72]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002dca:	0018      	movs	r0, r3
 8002dcc:	f003 fda8 	bl	8006920 <HAL_UART_Init>
 8002dd0:	1e03      	subs	r3, r0, #0
 8002dd2:	d001      	beq.n	8002dd8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002dd4:	f000 fc40 	bl	8003658 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dd8:	4b0e      	ldr	r3, [pc, #56]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002dda:	2100      	movs	r1, #0
 8002ddc:	0018      	movs	r0, r3
 8002dde:	f004 fd83 	bl	80078e8 <HAL_UARTEx_SetTxFifoThreshold>
 8002de2:	1e03      	subs	r3, r0, #0
 8002de4:	d001      	beq.n	8002dea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002de6:	f000 fc37 	bl	8003658 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dea:	4b0a      	ldr	r3, [pc, #40]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002dec:	2100      	movs	r1, #0
 8002dee:	0018      	movs	r0, r3
 8002df0:	f004 fdba 	bl	8007968 <HAL_UARTEx_SetRxFifoThreshold>
 8002df4:	1e03      	subs	r3, r0, #0
 8002df6:	d001      	beq.n	8002dfc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002df8:	f000 fc2e 	bl	8003658 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002dfc:	4b05      	ldr	r3, [pc, #20]	; (8002e14 <MX_USART1_UART_Init+0x94>)
 8002dfe:	0018      	movs	r0, r3
 8002e00:	f004 fd38 	bl	8007874 <HAL_UARTEx_DisableFifoMode>
 8002e04:	1e03      	subs	r3, r0, #0
 8002e06:	d001      	beq.n	8002e0c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002e08:	f000 fc26 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e0c:	46c0      	nop			; (mov r8, r8)
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	200007d0 	.word	0x200007d0
 8002e18:	40013800 	.word	0x40013800

08002e1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e20:	4b23      	ldr	r3, [pc, #140]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e22:	4a24      	ldr	r2, [pc, #144]	; (8002eb4 <MX_USART2_UART_Init+0x98>)
 8002e24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e26:	4b22      	ldr	r3, [pc, #136]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e28:	22e1      	movs	r2, #225	; 0xe1
 8002e2a:	0252      	lsls	r2, r2, #9
 8002e2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e2e:	4b20      	ldr	r3, [pc, #128]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e34:	4b1e      	ldr	r3, [pc, #120]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e3a:	4b1d      	ldr	r3, [pc, #116]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e40:	4b1b      	ldr	r3, [pc, #108]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e42:	220c      	movs	r2, #12
 8002e44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e46:	4b1a      	ldr	r3, [pc, #104]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e4c:	4b18      	ldr	r3, [pc, #96]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e52:	4b17      	ldr	r3, [pc, #92]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e58:	4b15      	ldr	r3, [pc, #84]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e5e:	4b14      	ldr	r3, [pc, #80]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e64:	4b12      	ldr	r3, [pc, #72]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e66:	0018      	movs	r0, r3
 8002e68:	f003 fd5a 	bl	8006920 <HAL_UART_Init>
 8002e6c:	1e03      	subs	r3, r0, #0
 8002e6e:	d001      	beq.n	8002e74 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002e70:	f000 fbf2 	bl	8003658 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e74:	4b0e      	ldr	r3, [pc, #56]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e76:	2100      	movs	r1, #0
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f004 fd35 	bl	80078e8 <HAL_UARTEx_SetTxFifoThreshold>
 8002e7e:	1e03      	subs	r3, r0, #0
 8002e80:	d001      	beq.n	8002e86 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002e82:	f000 fbe9 	bl	8003658 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e86:	4b0a      	ldr	r3, [pc, #40]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e88:	2100      	movs	r1, #0
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	f004 fd6c 	bl	8007968 <HAL_UARTEx_SetRxFifoThreshold>
 8002e90:	1e03      	subs	r3, r0, #0
 8002e92:	d001      	beq.n	8002e98 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002e94:	f000 fbe0 	bl	8003658 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <MX_USART2_UART_Init+0x94>)
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f004 fcea 	bl	8007874 <HAL_UARTEx_DisableFifoMode>
 8002ea0:	1e03      	subs	r3, r0, #0
 8002ea2:	d001      	beq.n	8002ea8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002ea4:	f000 fbd8 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ea8:	46c0      	nop			; (mov r8, r8)
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	20000864 	.word	0x20000864
 8002eb4:	40004400 	.word	0x40004400

08002eb8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002ebc:	4b23      	ldr	r3, [pc, #140]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002ebe:	4a24      	ldr	r2, [pc, #144]	; (8002f50 <MX_USART3_UART_Init+0x98>)
 8002ec0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002ec2:	4b22      	ldr	r3, [pc, #136]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002ec4:	2296      	movs	r2, #150	; 0x96
 8002ec6:	0192      	lsls	r2, r2, #6
 8002ec8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002eca:	4b20      	ldr	r3, [pc, #128]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ed0:	4b1e      	ldr	r3, [pc, #120]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ed6:	4b1d      	ldr	r3, [pc, #116]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002edc:	4b1b      	ldr	r3, [pc, #108]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002ede:	220c      	movs	r2, #12
 8002ee0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ee2:	4b1a      	ldr	r3, [pc, #104]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ee8:	4b18      	ldr	r3, [pc, #96]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002eee:	4b17      	ldr	r3, [pc, #92]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002ef4:	4b15      	ldr	r3, [pc, #84]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002efa:	4b14      	ldr	r3, [pc, #80]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f00:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002f02:	0018      	movs	r0, r3
 8002f04:	f003 fd0c 	bl	8006920 <HAL_UART_Init>
 8002f08:	1e03      	subs	r3, r0, #0
 8002f0a:	d001      	beq.n	8002f10 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002f0c:	f000 fba4 	bl	8003658 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f10:	4b0e      	ldr	r3, [pc, #56]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002f12:	2100      	movs	r1, #0
 8002f14:	0018      	movs	r0, r3
 8002f16:	f004 fce7 	bl	80078e8 <HAL_UARTEx_SetTxFifoThreshold>
 8002f1a:	1e03      	subs	r3, r0, #0
 8002f1c:	d001      	beq.n	8002f22 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002f1e:	f000 fb9b 	bl	8003658 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f22:	4b0a      	ldr	r3, [pc, #40]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002f24:	2100      	movs	r1, #0
 8002f26:	0018      	movs	r0, r3
 8002f28:	f004 fd1e 	bl	8007968 <HAL_UARTEx_SetRxFifoThreshold>
 8002f2c:	1e03      	subs	r3, r0, #0
 8002f2e:	d001      	beq.n	8002f34 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002f30:	f000 fb92 	bl	8003658 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002f34:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <MX_USART3_UART_Init+0x94>)
 8002f36:	0018      	movs	r0, r3
 8002f38:	f004 fc9c 	bl	8007874 <HAL_UARTEx_DisableFifoMode>
 8002f3c:	1e03      	subs	r3, r0, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002f40:	f000 fb8a 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002f44:	46c0      	nop			; (mov r8, r8)
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	200008f8 	.word	0x200008f8
 8002f50:	40004800 	.word	0x40004800

08002f54 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8002f58:	4b16      	ldr	r3, [pc, #88]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f5a:	4a17      	ldr	r2, [pc, #92]	; (8002fb8 <MX_USART5_UART_Init+0x64>)
 8002f5c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8002f5e:	4b15      	ldr	r3, [pc, #84]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f60:	2296      	movs	r2, #150	; 0x96
 8002f62:	0192      	lsls	r2, r2, #6
 8002f64:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002f66:	4b13      	ldr	r3, [pc, #76]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002f6c:	4b11      	ldr	r3, [pc, #68]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002f72:	4b10      	ldr	r3, [pc, #64]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002f78:	4b0e      	ldr	r3, [pc, #56]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f7a:	220c      	movs	r2, #12
 8002f7c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f7e:	4b0d      	ldr	r3, [pc, #52]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f84:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f8a:	4b0a      	ldr	r3, [pc, #40]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f90:	4b08      	ldr	r3, [pc, #32]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f96:	4b07      	ldr	r3, [pc, #28]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002f9c:	4b05      	ldr	r3, [pc, #20]	; (8002fb4 <MX_USART5_UART_Init+0x60>)
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	f003 fcbe 	bl	8006920 <HAL_UART_Init>
 8002fa4:	1e03      	subs	r3, r0, #0
 8002fa6:	d001      	beq.n	8002fac <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8002fa8:	f000 fb56 	bl	8003658 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8002fac:	46c0      	nop			; (mov r8, r8)
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	46c0      	nop			; (mov r8, r8)
 8002fb4:	2000098c 	.word	0x2000098c
 8002fb8:	40005000 	.word	0x40005000

08002fbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fbc:	b590      	push	{r4, r7, lr}
 8002fbe:	b08b      	sub	sp, #44	; 0x2c
 8002fc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc2:	2414      	movs	r4, #20
 8002fc4:	193b      	adds	r3, r7, r4
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	2314      	movs	r3, #20
 8002fca:	001a      	movs	r2, r3
 8002fcc:	2100      	movs	r1, #0
 8002fce:	f008 fdf3 	bl	800bbb8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fd2:	4b7a      	ldr	r3, [pc, #488]	; (80031bc <MX_GPIO_Init+0x200>)
 8002fd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fd6:	4b79      	ldr	r3, [pc, #484]	; (80031bc <MX_GPIO_Init+0x200>)
 8002fd8:	2104      	movs	r1, #4
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	635a      	str	r2, [r3, #52]	; 0x34
 8002fde:	4b77      	ldr	r3, [pc, #476]	; (80031bc <MX_GPIO_Init+0x200>)
 8002fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fe2:	2204      	movs	r2, #4
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	613b      	str	r3, [r7, #16]
 8002fe8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fea:	4b74      	ldr	r3, [pc, #464]	; (80031bc <MX_GPIO_Init+0x200>)
 8002fec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fee:	4b73      	ldr	r3, [pc, #460]	; (80031bc <MX_GPIO_Init+0x200>)
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	635a      	str	r2, [r3, #52]	; 0x34
 8002ff6:	4b71      	ldr	r3, [pc, #452]	; (80031bc <MX_GPIO_Init+0x200>)
 8002ff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003002:	4b6e      	ldr	r3, [pc, #440]	; (80031bc <MX_GPIO_Init+0x200>)
 8003004:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003006:	4b6d      	ldr	r3, [pc, #436]	; (80031bc <MX_GPIO_Init+0x200>)
 8003008:	2102      	movs	r1, #2
 800300a:	430a      	orrs	r2, r1
 800300c:	635a      	str	r2, [r3, #52]	; 0x34
 800300e:	4b6b      	ldr	r3, [pc, #428]	; (80031bc <MX_GPIO_Init+0x200>)
 8003010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003012:	2202      	movs	r2, #2
 8003014:	4013      	ands	r3, r2
 8003016:	60bb      	str	r3, [r7, #8]
 8003018:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800301a:	4b68      	ldr	r3, [pc, #416]	; (80031bc <MX_GPIO_Init+0x200>)
 800301c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800301e:	4b67      	ldr	r3, [pc, #412]	; (80031bc <MX_GPIO_Init+0x200>)
 8003020:	2108      	movs	r1, #8
 8003022:	430a      	orrs	r2, r1
 8003024:	635a      	str	r2, [r3, #52]	; 0x34
 8003026:	4b65      	ldr	r3, [pc, #404]	; (80031bc <MX_GPIO_Init+0x200>)
 8003028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800302a:	2208      	movs	r2, #8
 800302c:	4013      	ands	r3, r2
 800302e:	607b      	str	r3, [r7, #4]
 8003030:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_SPI1_CS_GPIO_Port, ACC_SPI1_CS_Pin, GPIO_PIN_RESET);
 8003032:	23a0      	movs	r3, #160	; 0xa0
 8003034:	05db      	lsls	r3, r3, #23
 8003036:	2200      	movs	r2, #0
 8003038:	2110      	movs	r1, #16
 800303a:	0018      	movs	r0, r3
 800303c:	f001 fad9 	bl	80045f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|GNSS_RST_Pin
 8003040:	495f      	ldr	r1, [pc, #380]	; (80031c0 <MX_GPIO_Init+0x204>)
 8003042:	4b60      	ldr	r3, [pc, #384]	; (80031c4 <MX_GPIO_Init+0x208>)
 8003044:	2200      	movs	r2, #0
 8003046:	0018      	movs	r0, r3
 8003048:	f001 fad3 	bl	80045f2 <HAL_GPIO_WritePin>
                          |GNSS_PWR_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_SET);
 800304c:	2380      	movs	r3, #128	; 0x80
 800304e:	011b      	lsls	r3, r3, #4
 8003050:	485c      	ldr	r0, [pc, #368]	; (80031c4 <MX_GPIO_Init+0x208>)
 8003052:	2201      	movs	r2, #1
 8003054:	0019      	movs	r1, r3
 8003056:	f001 facc 	bl	80045f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LDG_Pin|LDB_Pin, GPIO_PIN_RESET);
 800305a:	4b5b      	ldr	r3, [pc, #364]	; (80031c8 <MX_GPIO_Init+0x20c>)
 800305c:	2200      	movs	r2, #0
 800305e:	2103      	movs	r1, #3
 8003060:	0018      	movs	r0, r3
 8003062:	f001 fac6 	bl	80045f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACC_INT1_IT0_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_IT0_Pin;
 8003066:	193b      	adds	r3, r7, r4
 8003068:	2201      	movs	r2, #1
 800306a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800306c:	193b      	adds	r3, r7, r4
 800306e:	2288      	movs	r2, #136	; 0x88
 8003070:	0352      	lsls	r2, r2, #13
 8003072:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003074:	193b      	adds	r3, r7, r4
 8003076:	2200      	movs	r2, #0
 8003078:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT1_IT0_GPIO_Port, &GPIO_InitStruct);
 800307a:	193a      	adds	r2, r7, r4
 800307c:	23a0      	movs	r3, #160	; 0xa0
 800307e:	05db      	lsls	r3, r3, #23
 8003080:	0011      	movs	r1, r2
 8003082:	0018      	movs	r0, r3
 8003084:	f001 f854 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin;
 8003088:	193b      	adds	r3, r7, r4
 800308a:	2202      	movs	r2, #2
 800308c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800308e:	193b      	adds	r3, r7, r4
 8003090:	2200      	movs	r2, #0
 8003092:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003094:	193b      	adds	r3, r7, r4
 8003096:	2200      	movs	r2, #0
 8003098:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT2_GPIO_Port, &GPIO_InitStruct);
 800309a:	193a      	adds	r2, r7, r4
 800309c:	23a0      	movs	r3, #160	; 0xa0
 800309e:	05db      	lsls	r3, r3, #23
 80030a0:	0011      	movs	r1, r2
 80030a2:	0018      	movs	r0, r3
 80030a4:	f001 f844 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = ACC_SPI1_CS_Pin;
 80030a8:	193b      	adds	r3, r7, r4
 80030aa:	2210      	movs	r2, #16
 80030ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030ae:	193b      	adds	r3, r7, r4
 80030b0:	2201      	movs	r2, #1
 80030b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b4:	193b      	adds	r3, r7, r4
 80030b6:	2200      	movs	r2, #0
 80030b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ba:	193b      	adds	r3, r7, r4
 80030bc:	2200      	movs	r2, #0
 80030be:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80030c0:	193a      	adds	r2, r7, r4
 80030c2:	23a0      	movs	r3, #160	; 0xa0
 80030c4:	05db      	lsls	r3, r3, #23
 80030c6:	0011      	movs	r1, r2
 80030c8:	0018      	movs	r0, r3
 80030ca:	f001 f831 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin RF_SW_CTL2_Pin RF_SW_CTL1_Pin
                           GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|RF_SW_CTL1_Pin
 80030ce:	193b      	adds	r3, r7, r4
 80030d0:	4a3e      	ldr	r2, [pc, #248]	; (80031cc <MX_GPIO_Init+0x210>)
 80030d2:	601a      	str	r2, [r3, #0]
                          |GNSS_PWR_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030d4:	193b      	adds	r3, r7, r4
 80030d6:	2201      	movs	r2, #1
 80030d8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030da:	193b      	adds	r3, r7, r4
 80030dc:	2200      	movs	r2, #0
 80030de:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e0:	193b      	adds	r3, r7, r4
 80030e2:	2200      	movs	r2, #0
 80030e4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e6:	193b      	adds	r3, r7, r4
 80030e8:	4a36      	ldr	r2, [pc, #216]	; (80031c4 <MX_GPIO_Init+0x208>)
 80030ea:	0019      	movs	r1, r3
 80030ec:	0010      	movs	r0, r2
 80030ee:	f001 f81f 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_IT5_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_IT5_Pin;
 80030f2:	0021      	movs	r1, r4
 80030f4:	187b      	adds	r3, r7, r1
 80030f6:	2224      	movs	r2, #36	; 0x24
 80030f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030fa:	187b      	adds	r3, r7, r1
 80030fc:	2288      	movs	r2, #136	; 0x88
 80030fe:	0352      	lsls	r2, r2, #13
 8003100:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003102:	187b      	adds	r3, r7, r1
 8003104:	2200      	movs	r2, #0
 8003106:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003108:	000c      	movs	r4, r1
 800310a:	187b      	adds	r3, r7, r1
 800310c:	4a2d      	ldr	r2, [pc, #180]	; (80031c4 <MX_GPIO_Init+0x208>)
 800310e:	0019      	movs	r1, r3
 8003110:	0010      	movs	r0, r2
 8003112:	f001 f80d 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 8003116:	0021      	movs	r1, r4
 8003118:	187b      	adds	r3, r7, r1
 800311a:	2280      	movs	r2, #128	; 0x80
 800311c:	0192      	lsls	r2, r2, #6
 800311e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003120:	000c      	movs	r4, r1
 8003122:	193b      	adds	r3, r7, r4
 8003124:	2211      	movs	r2, #17
 8003126:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003128:	193b      	adds	r3, r7, r4
 800312a:	2200      	movs	r2, #0
 800312c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800312e:	193b      	adds	r3, r7, r4
 8003130:	2200      	movs	r2, #0
 8003132:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 8003134:	193b      	adds	r3, r7, r4
 8003136:	4a23      	ldr	r2, [pc, #140]	; (80031c4 <MX_GPIO_Init+0x208>)
 8003138:	0019      	movs	r1, r3
 800313a:	0010      	movs	r0, r2
 800313c:	f000 fff8 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_ANT_USE_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_ANT_USE_Pin|GNSS_JAM_Pin;
 8003140:	193b      	adds	r3, r7, r4
 8003142:	4a23      	ldr	r2, [pc, #140]	; (80031d0 <MX_GPIO_Init+0x214>)
 8003144:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003146:	193b      	adds	r3, r7, r4
 8003148:	2200      	movs	r2, #0
 800314a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	193b      	adds	r3, r7, r4
 800314e:	2200      	movs	r2, #0
 8003150:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003152:	193b      	adds	r3, r7, r4
 8003154:	4a1b      	ldr	r2, [pc, #108]	; (80031c4 <MX_GPIO_Init+0x208>)
 8003156:	0019      	movs	r1, r3
 8003158:	0010      	movs	r0, r2
 800315a:	f000 ffe9 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin LDB_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|LDB_Pin;
 800315e:	193b      	adds	r3, r7, r4
 8003160:	2203      	movs	r2, #3
 8003162:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003164:	193b      	adds	r3, r7, r4
 8003166:	2201      	movs	r2, #1
 8003168:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316a:	193b      	adds	r3, r7, r4
 800316c:	2200      	movs	r2, #0
 800316e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003170:	193b      	adds	r3, r7, r4
 8003172:	2200      	movs	r2, #0
 8003174:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003176:	193b      	adds	r3, r7, r4
 8003178:	4a13      	ldr	r2, [pc, #76]	; (80031c8 <MX_GPIO_Init+0x20c>)
 800317a:	0019      	movs	r1, r3
 800317c:	0010      	movs	r0, r2
 800317e:	f000 ffd7 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8003182:	0021      	movs	r1, r4
 8003184:	187b      	adds	r3, r7, r1
 8003186:	220c      	movs	r2, #12
 8003188:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800318a:	187b      	adds	r3, r7, r1
 800318c:	2200      	movs	r2, #0
 800318e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003190:	187b      	adds	r3, r7, r1
 8003192:	2201      	movs	r2, #1
 8003194:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003196:	187b      	adds	r3, r7, r1
 8003198:	4a0b      	ldr	r2, [pc, #44]	; (80031c8 <MX_GPIO_Init+0x20c>)
 800319a:	0019      	movs	r1, r3
 800319c:	0010      	movs	r0, r2
 800319e:	f000 ffc7 	bl	8004130 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80031a2:	2200      	movs	r2, #0
 80031a4:	2100      	movs	r1, #0
 80031a6:	2006      	movs	r0, #6
 80031a8:	f000 ff8c 	bl	80040c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80031ac:	2006      	movs	r0, #6
 80031ae:	f000 ff9e 	bl	80040ee <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	46bd      	mov	sp, r7
 80031b6:	b00b      	add	sp, #44	; 0x2c
 80031b8:	bd90      	pop	{r4, r7, pc}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	40021000 	.word	0x40021000
 80031c0:	0000a403 	.word	0x0000a403
 80031c4:	50000400 	.word	0x50000400
 80031c8:	50000c00 	.word	0x50000c00
 80031cc:	00008c03 	.word	0x00008c03
 80031d0:	00004040 	.word	0x00004040

080031d4 <send_debug_logs>:

// *** HARDWARE OPERATIONS

// ** SYSTEM OPERATION
void send_debug_logs ( char* p_tx_buffer )
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	0018      	movs	r0, r3
 80031e0:	f7fc ff90 	bl	8000104 <strlen>
 80031e4:	0003      	movs	r3, r0
 80031e6:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2bfa      	cmp	r3, #250	; 0xfa
 80031ec:	d908      	bls.n	8003200 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 80031ee:	23fa      	movs	r3, #250	; 0xfa
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	490d      	ldr	r1, [pc, #52]	; (8003228 <send_debug_logs+0x54>)
 80031f4:	480d      	ldr	r0, [pc, #52]	; (800322c <send_debug_logs+0x58>)
 80031f6:	222a      	movs	r2, #42	; 0x2a
 80031f8:	f003 fc28 	bl	8006a4c <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 80031fc:	23fa      	movs	r3, #250	; 0xfa
 80031fe:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	b29a      	uxth	r2, r3
 8003204:	23fa      	movs	r3, #250	; 0xfa
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	4808      	ldr	r0, [pc, #32]	; (800322c <send_debug_logs+0x58>)
 800320c:	f003 fc1e 	bl	8006a4c <HAL_UART_Transmit>
    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8003210:	23fa      	movs	r3, #250	; 0xfa
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4906      	ldr	r1, [pc, #24]	; (8003230 <send_debug_logs+0x5c>)
 8003216:	4805      	ldr	r0, [pc, #20]	; (800322c <send_debug_logs+0x58>)
 8003218:	2201      	movs	r2, #1
 800321a:	f003 fc17 	bl	8006a4c <HAL_UART_Transmit>
}
 800321e:	46c0      	nop			; (mov r8, r8)
 8003220:	46bd      	mov	sp, r7
 8003222:	b004      	add	sp, #16
 8003224:	bd80      	pop	{r7, pc}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	080128c0 	.word	0x080128c0
 800322c:	20000864 	.word	0x20000864
 8003230:	080128ec 	.word	0x080128ec

08003234 <my_sys_init>:
// System functions
void my_sys_init ( void )
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
	fix3d.acq_time = 0 ;
 8003238:	4b3a      	ldr	r3, [pc, #232]	; (8003324 <my_sys_init+0xf0>)
 800323a:	2200      	movs	r2, #0
 800323c:	825a      	strh	r2, [r3, #18]
	fix3d.acq_total_time = 0 ;
 800323e:	4b39      	ldr	r3, [pc, #228]	; (8003324 <my_sys_init+0xf0>)
 8003240:	2200      	movs	r2, #0
 8003242:	615a      	str	r2, [r3, #20]
	sw1 = HAL_GPIO_ReadPin ( SW1_GPIO_Port , SW1_Pin ) ;
 8003244:	4b38      	ldr	r3, [pc, #224]	; (8003328 <my_sys_init+0xf4>)
 8003246:	2104      	movs	r1, #4
 8003248:	0018      	movs	r0, r3
 800324a:	f001 f9b5 	bl	80045b8 <HAL_GPIO_ReadPin>
 800324e:	0003      	movs	r3, r0
 8003250:	1e5a      	subs	r2, r3, #1
 8003252:	4193      	sbcs	r3, r2
 8003254:	b2da      	uxtb	r2, r3
 8003256:	4b35      	ldr	r3, [pc, #212]	; (800332c <my_sys_init+0xf8>)
 8003258:	701a      	strb	r2, [r3, #0]
	sw2 = HAL_GPIO_ReadPin ( SW2_GPIO_Port , SW2_Pin ) ;
 800325a:	4b33      	ldr	r3, [pc, #204]	; (8003328 <my_sys_init+0xf4>)
 800325c:	2108      	movs	r1, #8
 800325e:	0018      	movs	r0, r3
 8003260:	f001 f9aa 	bl	80045b8 <HAL_GPIO_ReadPin>
 8003264:	0003      	movs	r3, r0
 8003266:	1e5a      	subs	r2, r3, #1
 8003268:	4193      	sbcs	r3, r2
 800326a:	b2da      	uxtb	r2, r3
 800326c:	4b30      	ldr	r3, [pc, #192]	; (8003330 <my_sys_init+0xfc>)
 800326e:	701a      	strb	r2, [r3, #0]
	if ( !sw1 && !sw2 )
 8003270:	4b2e      	ldr	r3, [pc, #184]	; (800332c <my_sys_init+0xf8>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	2201      	movs	r2, #1
 8003276:	4053      	eors	r3, r2
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d013      	beq.n	80032a6 <my_sys_init+0x72>
 800327e:	4b2c      	ldr	r3, [pc, #176]	; (8003330 <my_sys_init+0xfc>)
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	2201      	movs	r2, #1
 8003284:	4053      	eors	r3, r2
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00c      	beq.n	80032a6 <my_sys_init+0x72>
	{
		sys_mode = 0 ;
 800328c:	4b29      	ldr	r3, [pc, #164]	; (8003334 <my_sys_init+0x100>)
 800328e:	2200      	movs	r2, #0
 8003290:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_1_H ;
 8003292:	4b29      	ldr	r3, [pc, #164]	; (8003338 <my_sys_init+0x104>)
 8003294:	22e1      	movs	r2, #225	; 0xe1
 8003296:	0112      	lsls	r2, r2, #4
 8003298:	801a      	strh	r2, [r3, #0]
		fix_acq_ths = TIME_THS_2_MIN ;
 800329a:	4b28      	ldr	r3, [pc, #160]	; (800333c <my_sys_init+0x108>)
 800329c:	2278      	movs	r2, #120	; 0x78
 800329e:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_30_SEC ;
 80032a0:	4b27      	ldr	r3, [pc, #156]	; (8003340 <my_sys_init+0x10c>)
 80032a2:	221e      	movs	r2, #30
 80032a4:	801a      	strh	r2, [r3, #0]
	}
	if ( sw1 && !sw2 )
 80032a6:	4b21      	ldr	r3, [pc, #132]	; (800332c <my_sys_init+0xf8>)
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d013      	beq.n	80032d6 <my_sys_init+0xa2>
 80032ae:	4b20      	ldr	r3, [pc, #128]	; (8003330 <my_sys_init+0xfc>)
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	2201      	movs	r2, #1
 80032b4:	4053      	eors	r3, r2
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00c      	beq.n	80032d6 <my_sys_init+0xa2>
	{
		sys_mode = 1 ;
 80032bc:	4b1d      	ldr	r3, [pc, #116]	; (8003334 <my_sys_init+0x100>)
 80032be:	2201      	movs	r2, #1
 80032c0:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_1_H ;
 80032c2:	4b1d      	ldr	r3, [pc, #116]	; (8003338 <my_sys_init+0x104>)
 80032c4:	22e1      	movs	r2, #225	; 0xe1
 80032c6:	0112      	lsls	r2, r2, #4
 80032c8:	801a      	strh	r2, [r3, #0]
		fix_acq_ths = TIME_THS_2_MIN ;
 80032ca:	4b1c      	ldr	r3, [pc, #112]	; (800333c <my_sys_init+0x108>)
 80032cc:	2278      	movs	r2, #120	; 0x78
 80032ce:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_30_SEC ;
 80032d0:	4b1b      	ldr	r3, [pc, #108]	; (8003340 <my_sys_init+0x10c>)
 80032d2:	221e      	movs	r2, #30
 80032d4:	801a      	strh	r2, [r3, #0]
	}
	if ( !sw1 && sw2 )
 80032d6:	4b15      	ldr	r3, [pc, #84]	; (800332c <my_sys_init+0xf8>)
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	2201      	movs	r2, #1
 80032dc:	4053      	eors	r3, r2
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d011      	beq.n	8003308 <my_sys_init+0xd4>
 80032e4:	4b12      	ldr	r3, [pc, #72]	; (8003330 <my_sys_init+0xfc>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00d      	beq.n	8003308 <my_sys_init+0xd4>
	{
		sys_mode = 2 ;
 80032ec:	4b11      	ldr	r3, [pc, #68]	; (8003334 <my_sys_init+0x100>)
 80032ee:	2202      	movs	r2, #2
 80032f0:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_5_MIN ;
 80032f2:	4b11      	ldr	r3, [pc, #68]	; (8003338 <my_sys_init+0x104>)
 80032f4:	2296      	movs	r2, #150	; 0x96
 80032f6:	0052      	lsls	r2, r2, #1
 80032f8:	801a      	strh	r2, [r3, #0]
		fix_acq_ths = TIME_THS_10_MIN ;
 80032fa:	4b10      	ldr	r3, [pc, #64]	; (800333c <my_sys_init+0x108>)
 80032fc:	2296      	movs	r2, #150	; 0x96
 80032fe:	0092      	lsls	r2, r2, #2
 8003300:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_1_MIN ;
 8003302:	4b0f      	ldr	r3, [pc, #60]	; (8003340 <my_sys_init+0x10c>)
 8003304:	223c      	movs	r2, #60	; 0x3c
 8003306:	801a      	strh	r2, [r3, #0]
	}
	if ( sw1 && sw2 )
 8003308:	4b08      	ldr	r3, [pc, #32]	; (800332c <my_sys_init+0xf8>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d006      	beq.n	800331e <my_sys_init+0xea>
 8003310:	4b07      	ldr	r3, [pc, #28]	; (8003330 <my_sys_init+0xfc>)
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d002      	beq.n	800331e <my_sys_init+0xea>
	{
		sys_mode = 3 ;
 8003318:	4b06      	ldr	r3, [pc, #24]	; (8003334 <my_sys_init+0x100>)
 800331a:	2203      	movs	r2, #3
 800331c:	701a      	strb	r2, [r3, #0]
	}
}
 800331e:	46c0      	nop			; (mov r8, r8)
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	20000bd8 	.word	0x20000bd8
 8003328:	50000c00 	.word	0x50000c00
 800332c:	20000b1a 	.word	0x20000b1a
 8003330:	20000b1b 	.word	0x20000b1b
 8003334:	20000b1c 	.word	0x20000b1c
 8003338:	20000008 	.word	0x20000008
 800333c:	20000016 	.word	0x20000016
 8003340:	20000018 	.word	0x20000018

08003344 <my_ant_sw_pos>:
	}
}

// ** ANT SW Operations
void my_ant_sw_pos ( uint8_t pos )
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	0002      	movs	r2, r0
 800334c:	1dfb      	adds	r3, r7, #7
 800334e:	701a      	strb	r2, [r3, #0]
	if ( pos == 1 ) // Włączenie GNSS czyli ustawienie RF_SW_CTL1 = LOW i RF_SW_CTL2 = HIGH
 8003350:	1dfb      	adds	r3, r7, #7
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d10e      	bne.n	8003376 <my_ant_sw_pos+0x32>
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_RESET ) ;
 8003358:	2380      	movs	r3, #128	; 0x80
 800335a:	011b      	lsls	r3, r3, #4
 800335c:	4811      	ldr	r0, [pc, #68]	; (80033a4 <my_ant_sw_pos+0x60>)
 800335e:	2200      	movs	r2, #0
 8003360:	0019      	movs	r1, r3
 8003362:	f001 f946 	bl	80045f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_SET ) ;
 8003366:	2380      	movs	r3, #128	; 0x80
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	480e      	ldr	r0, [pc, #56]	; (80033a4 <my_ant_sw_pos+0x60>)
 800336c:	2201      	movs	r2, #1
 800336e:	0019      	movs	r1, r3
 8003370:	f001 f93f 	bl	80045f2 <HAL_GPIO_WritePin>
	else if ( pos == 2 )
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
	}
}
 8003374:	e011      	b.n	800339a <my_ant_sw_pos+0x56>
	else if ( pos == 2 )
 8003376:	1dfb      	adds	r3, r7, #7
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	2b02      	cmp	r3, #2
 800337c:	d10d      	bne.n	800339a <my_ant_sw_pos+0x56>
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
 800337e:	2380      	movs	r3, #128	; 0x80
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	4808      	ldr	r0, [pc, #32]	; (80033a4 <my_ant_sw_pos+0x60>)
 8003384:	2201      	movs	r2, #1
 8003386:	0019      	movs	r1, r3
 8003388:	f001 f933 	bl	80045f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
 800338c:	2380      	movs	r3, #128	; 0x80
 800338e:	00db      	lsls	r3, r3, #3
 8003390:	4804      	ldr	r0, [pc, #16]	; (80033a4 <my_ant_sw_pos+0x60>)
 8003392:	2200      	movs	r2, #0
 8003394:	0019      	movs	r1, r3
 8003396:	f001 f92c 	bl	80045f2 <HAL_GPIO_WritePin>
}
 800339a:	46c0      	nop			; (mov r8, r8)
 800339c:	46bd      	mov	sp, r7
 800339e:	b002      	add	sp, #8
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	46c0      	nop			; (mov r8, r8)
 80033a4:	50000400 	.word	0x50000400

080033a8 <my_gnss_sw_on>:


// ** GNSS Operations
void my_gnss_sw_on ( void )
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 1 ) ;
 80033ac:	2001      	movs	r0, #1
 80033ae:	f7ff ffc9 	bl	8003344 <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 80033b2:	2380      	movs	r3, #128	; 0x80
 80033b4:	021b      	lsls	r3, r3, #8
 80033b6:	4808      	ldr	r0, [pc, #32]	; (80033d8 <my_gnss_sw_on+0x30>)
 80033b8:	2201      	movs	r2, #1
 80033ba:	0019      	movs	r1, r3
 80033bc:	f001 f919 	bl	80045f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 80033c0:	2380      	movs	r3, #128	; 0x80
 80033c2:	019b      	lsls	r3, r3, #6
 80033c4:	4804      	ldr	r0, [pc, #16]	; (80033d8 <my_gnss_sw_on+0x30>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	0019      	movs	r1, r3
 80033ca:	f001 f912 	bl	80045f2 <HAL_GPIO_WritePin>
	MX_USART5_UART_Init () ;
 80033ce:	f7ff fdc1 	bl	8002f54 <MX_USART5_UART_Init>
}
 80033d2:	46c0      	nop			; (mov r8, r8)
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	50000400 	.word	0x50000400

080033dc <my_gnss_sw_off>:
void my_gnss_sw_off ( void )
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 2 ) ;
 80033e0:	2002      	movs	r0, #2
 80033e2:	f7ff ffaf 	bl	8003344 <my_ant_sw_pos>
	if ( sys_mode < 2 )
 80033e6:	4b0c      	ldr	r3, [pc, #48]	; (8003418 <my_gnss_sw_off+0x3c>)
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d811      	bhi.n	8003412 <my_gnss_sw_off+0x36>
	{
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 80033ee:	2380      	movs	r3, #128	; 0x80
 80033f0:	021b      	lsls	r3, r3, #8
 80033f2:	480a      	ldr	r0, [pc, #40]	; (800341c <my_gnss_sw_off+0x40>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	0019      	movs	r1, r3
 80033f8:	f001 f8fb 	bl	80045f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 80033fc:	2380      	movs	r3, #128	; 0x80
 80033fe:	019b      	lsls	r3, r3, #6
 8003400:	4806      	ldr	r0, [pc, #24]	; (800341c <my_gnss_sw_off+0x40>)
 8003402:	2200      	movs	r2, #0
 8003404:	0019      	movs	r1, r3
 8003406:	f001 f8f4 	bl	80045f2 <HAL_GPIO_WritePin>
		HAL_UART_DeInit ( &HUART_GNSS ) ;
 800340a:	4b05      	ldr	r3, [pc, #20]	; (8003420 <my_gnss_sw_off+0x44>)
 800340c:	0018      	movs	r0, r3
 800340e:	f003 fadd 	bl	80069cc <HAL_UART_DeInit>
	}
}
 8003412:	46c0      	nop			; (mov r8, r8)
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	20000b1c 	.word	0x20000b1c
 800341c:	50000400 	.word	0x50000400
 8003420:	2000098c 	.word	0x2000098c

08003424 <my_gnss_receive_byte>:
void my_gnss_receive_byte ( uint8_t* rx_byte , bool verbose )
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	000a      	movs	r2, r1
 800342e:	1cfb      	adds	r3, r7, #3
 8003430:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive ( &HUART_GNSS , rx_byte , 1 , UART_TIMEOUT ) ;
 8003432:	23fa      	movs	r3, #250	; 0xfa
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	6879      	ldr	r1, [r7, #4]
 8003438:	4809      	ldr	r0, [pc, #36]	; (8003460 <my_gnss_receive_byte+0x3c>)
 800343a:	2201      	movs	r2, #1
 800343c:	f003 fbaa 	bl	8006b94 <HAL_UART_Receive>
	if ( sys_mode > 0 )
 8003440:	4b08      	ldr	r3, [pc, #32]	; (8003464 <my_gnss_receive_byte+0x40>)
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d006      	beq.n	8003456 <my_gnss_receive_byte+0x32>
		HAL_UART_Transmit ( &HUART_DBG , rx_byte , 1 , UART_TIMEOUT ) ;
 8003448:	23fa      	movs	r3, #250	; 0xfa
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	6879      	ldr	r1, [r7, #4]
 800344e:	4806      	ldr	r0, [pc, #24]	; (8003468 <my_gnss_receive_byte+0x44>)
 8003450:	2201      	movs	r2, #1
 8003452:	f003 fafb 	bl	8006a4c <HAL_UART_Transmit>
}
 8003456:	46c0      	nop			; (mov r8, r8)
 8003458:	46bd      	mov	sp, r7
 800345a:	b002      	add	sp, #8
 800345c:	bd80      	pop	{r7, pc}
 800345e:	46c0      	nop			; (mov r8, r8)
 8003460:	2000098c 	.word	0x2000098c
 8003464:	20000b1c 	.word	0x20000b1c
 8003468:	20000864 	.word	0x20000864

0800346c <my_astronode_reset>:
}


// ** ASTRO Operations
void my_astronode_reset ( void )
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 8003470:	4b0a      	ldr	r3, [pc, #40]	; (800349c <my_astronode_reset+0x30>)
 8003472:	2201      	movs	r2, #1
 8003474:	2102      	movs	r1, #2
 8003476:	0018      	movs	r0, r3
 8003478:	f001 f8bb 	bl	80045f2 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 800347c:	2001      	movs	r0, #1
 800347e:	f000 fd0d 	bl	8003e9c <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8003482:	4b06      	ldr	r3, [pc, #24]	; (800349c <my_astronode_reset+0x30>)
 8003484:	2200      	movs	r2, #0
 8003486:	2102      	movs	r1, #2
 8003488:	0018      	movs	r0, r3
 800348a:	f001 f8b2 	bl	80045f2 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 800348e:	20fa      	movs	r0, #250	; 0xfa
 8003490:	f000 fd04 	bl	8003e9c <HAL_Delay>
}
 8003494:	46c0      	nop			; (mov r8, r8)
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	46c0      	nop			; (mov r8, r8)
 800349c:	50000400 	.word	0x50000400

080034a0 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 80034aa:	4b0a      	ldr	r3, [pc, #40]	; (80034d4 <send_astronode_request+0x34>)
 80034ac:	0018      	movs	r0, r3
 80034ae:	f7ff fe91 	bl	80031d4 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	0018      	movs	r0, r3
 80034b6:	f7ff fe8d 	bl	80031d4 <send_debug_logs>
    HAL_UART_Transmit ( &HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	b29a      	uxth	r2, r3
 80034be:	23fa      	movs	r3, #250	; 0xfa
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	4804      	ldr	r0, [pc, #16]	; (80034d8 <send_astronode_request+0x38>)
 80034c6:	f003 fac1 	bl	8006a4c <HAL_UART_Transmit>
}
 80034ca:	46c0      	nop			; (mov r8, r8)
 80034cc:	46bd      	mov	sp, r7
 80034ce:	b002      	add	sp, #8
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	46c0      	nop			; (mov r8, r8)
 80034d4:	080128f8 	.word	0x080128f8
 80034d8:	200008f8 	.word	0x200008f8

080034dc <get_systick>:
uint32_t get_systick ( void )
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 80034e0:	f000 fcd2 	bl	8003e88 <HAL_GetTick>
 80034e4:	0003      	movs	r3, r0
}
 80034e6:	0018      	movs	r0, r3
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	000a      	movs	r2, r1
 80034f6:	1cbb      	adds	r3, r7, #2
 80034f8:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 80034fa:	f7ff ffef 	bl	80034dc <get_systick>
 80034fe:	0002      	movs	r2, r0
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	1cba      	adds	r2, r7, #2
 8003506:	8812      	ldrh	r2, [r2, #0]
 8003508:	429a      	cmp	r2, r3
 800350a:	419b      	sbcs	r3, r3
 800350c:	425b      	negs	r3, r3
 800350e:	b2db      	uxtb	r3, r3
}
 8003510:	0018      	movs	r0, r3
 8003512:	46bd      	mov	sp, r7
 8003514:	b002      	add	sp, #8
 8003516:	bd80      	pop	{r7, pc}

08003518 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( &HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 8003520:	6879      	ldr	r1, [r7, #4]
 8003522:	4806      	ldr	r0, [pc, #24]	; (800353c <is_astronode_character_received+0x24>)
 8003524:	2364      	movs	r3, #100	; 0x64
 8003526:	2201      	movs	r2, #1
 8003528:	f003 fb34 	bl	8006b94 <HAL_UART_Receive>
 800352c:	0003      	movs	r3, r0
 800352e:	425a      	negs	r2, r3
 8003530:	4153      	adcs	r3, r2
 8003532:	b2db      	uxtb	r3, r3
}
 8003534:	0018      	movs	r0, r3
 8003536:	46bd      	mov	sp, r7
 8003538:	b002      	add	sp, #8
 800353a:	bd80      	pop	{r7, pc}
 800353c:	200008f8 	.word	0x200008f8

08003540 <my_astro_evt_pin>:
bool my_astro_evt_pin ()
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( ASTRO_EVT_GPIO_Port , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 8003544:	4b06      	ldr	r3, [pc, #24]	; (8003560 <my_astro_evt_pin+0x20>)
 8003546:	2104      	movs	r1, #4
 8003548:	0018      	movs	r0, r3
 800354a:	f001 f835 	bl	80045b8 <HAL_GPIO_ReadPin>
 800354e:	0003      	movs	r3, r0
 8003550:	3b01      	subs	r3, #1
 8003552:	425a      	negs	r2, r3
 8003554:	4153      	adcs	r3, r2
 8003556:	b2db      	uxtb	r3, r3
}
 8003558:	0018      	movs	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	46c0      	nop			; (mov r8, r8)
 8003560:	50000400 	.word	0x50000400

08003564 <my_tim_init>:

// TIM operations
void my_tim_init ()
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( &TIM , TIM_IT_UPDATE ) ;
 8003568:	4b03      	ldr	r3, [pc, #12]	; (8003578 <my_tim_init+0x14>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2202      	movs	r2, #2
 800356e:	4252      	negs	r2, r2
 8003570:	611a      	str	r2, [r3, #16]
}
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	20000784 	.word	0x20000784

0800357c <my_tim_start>:

void my_tim_start ()
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 8003580:	4b04      	ldr	r3, [pc, #16]	; (8003594 <my_tim_start+0x18>)
 8003582:	2200      	movs	r2, #0
 8003584:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &TIM ) ;
 8003586:	4b04      	ldr	r3, [pc, #16]	; (8003598 <my_tim_start+0x1c>)
 8003588:	0018      	movs	r0, r3
 800358a:	f002 feeb 	bl	8006364 <HAL_TIM_Base_Start_IT>
}
 800358e:	46c0      	nop			; (mov r8, r8)
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	20000c2c 	.word	0x20000c2c
 8003598:	20000784 	.word	0x20000784

0800359c <my_tim_stop>:

void my_tim_stop ()
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT ( &TIM ) ;
 80035a0:	4b03      	ldr	r3, [pc, #12]	; (80035b0 <my_tim_stop+0x14>)
 80035a2:	0018      	movs	r0, r3
 80035a4:	f002 ff40 	bl	8006428 <HAL_TIM_Base_Stop_IT>
}
 80035a8:	46c0      	nop			; (mov r8, r8)
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	46c0      	nop			; (mov r8, r8)
 80035b0:	20000784 	.word	0x20000784

080035b4 <HAL_TIM_PeriodElapsedCallback>:

// *** CALBACKS

// TIM Callback
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 80035b4:	b590      	push	{r4, r7, lr}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af02      	add	r7, sp, #8
 80035ba:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a13      	ldr	r2, [pc, #76]	; (8003610 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d11f      	bne.n	8003606 <HAL_TIM_PeriodElapsedCallback+0x52>
	{
		tim_seconds++ ;
 80035c6:	4b13      	ldr	r3, [pc, #76]	; (8003614 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	3301      	adds	r3, #1
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	4b11      	ldr	r3, [pc, #68]	; (8003614 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80035d0:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIME_THS_15_MIN )
 80035d2:	4b10      	ldr	r3, [pc, #64]	; (8003614 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80035d4:	881a      	ldrh	r2, [r3, #0]
 80035d6:	23e1      	movs	r3, #225	; 0xe1
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	429a      	cmp	r2, r3
 80035dc:	d913      	bls.n	8003606 <HAL_TIM_PeriodElapsedCallback+0x52>
		{
			my_rtc_get_dt_s ( rtc_dt_s ) ;
 80035de:	4b0e      	ldr	r3, [pc, #56]	; (8003618 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80035e0:	0018      	movs	r0, r3
 80035e2:	f006 f955 	bl	8009890 <my_rtc_get_dt_s>
			sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80035e6:	23fa      	movs	r3, #250	; 0xfa
 80035e8:	009c      	lsls	r4, r3, #2
 80035ea:	4a0c      	ldr	r2, [pc, #48]	; (800361c <HAL_TIM_PeriodElapsedCallback+0x68>)
 80035ec:	490c      	ldr	r1, [pc, #48]	; (8003620 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80035ee:	480d      	ldr	r0, [pc, #52]	; (8003624 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80035f0:	4b09      	ldr	r3, [pc, #36]	; (8003618 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	0023      	movs	r3, r4
 80035f6:	f008 fa49 	bl	800ba8c <sprintf>
			send_debug_logs ( dbg_payload ) ;
 80035fa:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80035fc:	0018      	movs	r0, r3
 80035fe:	f7ff fde9 	bl	80031d4 <send_debug_logs>
			HAL_NVIC_SystemReset () ;
 8003602:	f000 fd84 	bl	800410e <HAL_NVIC_SystemReset>
		}
	}
}
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	46bd      	mov	sp, r7
 800360a:	b003      	add	sp, #12
 800360c:	bd90      	pop	{r4, r7, pc}
 800360e:	46c0      	nop			; (mov r8, r8)
 8003610:	40001000 	.word	0x40001000
 8003614:	20000c2c 	.word	0x20000c2c
 8003618:	20000b20 	.word	0x20000b20
 800361c:	08012718 	.word	0x08012718
 8003620:	08012844 	.word	0x08012844
 8003624:	20000a20 	.word	0x20000a20

08003628 <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczyść flagę alarmu
	my_rtc_alarm_flag = true ;
 8003630:	4b03      	ldr	r3, [pc, #12]	; (8003640 <HAL_RTC_AlarmAEventCallback+0x18>)
 8003632:	2201      	movs	r2, #1
 8003634:	701a      	strb	r2, [r3, #0]
}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	46bd      	mov	sp, r7
 800363a:	b002      	add	sp, #8
 800363c:	bd80      	pop	{r7, pc}
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	20000bf0 	.word	0x20000bf0

08003644 <HAL_GPIO_EXTI_Rising_Callback>:

// ASTRO EVT Callbacks
void HAL_GPIO_EXTI_Rising_Callback ( uint16_t GPIO_Pin )
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	0002      	movs	r2, r0
 800364c:	1dbb      	adds	r3, r7, #6
 800364e:	801a      	strh	r2, [r3, #0]

}
 8003650:	46c0      	nop			; (mov r8, r8)
 8003652:	46bd      	mov	sp, r7
 8003654:	b002      	add	sp, #8
 8003656:	bd80      	pop	{r7, pc}

08003658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800365c:	b672      	cpsid	i
}
 800365e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003660:	e7fe      	b.n	8003660 <Error_Handler+0x8>
	...

08003664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800366a:	4b11      	ldr	r3, [pc, #68]	; (80036b0 <HAL_MspInit+0x4c>)
 800366c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800366e:	4b10      	ldr	r3, [pc, #64]	; (80036b0 <HAL_MspInit+0x4c>)
 8003670:	2101      	movs	r1, #1
 8003672:	430a      	orrs	r2, r1
 8003674:	641a      	str	r2, [r3, #64]	; 0x40
 8003676:	4b0e      	ldr	r3, [pc, #56]	; (80036b0 <HAL_MspInit+0x4c>)
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	2201      	movs	r2, #1
 800367c:	4013      	ands	r3, r2
 800367e:	607b      	str	r3, [r7, #4]
 8003680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003682:	4b0b      	ldr	r3, [pc, #44]	; (80036b0 <HAL_MspInit+0x4c>)
 8003684:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003686:	4b0a      	ldr	r3, [pc, #40]	; (80036b0 <HAL_MspInit+0x4c>)
 8003688:	2180      	movs	r1, #128	; 0x80
 800368a:	0549      	lsls	r1, r1, #21
 800368c:	430a      	orrs	r2, r1
 800368e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003690:	4b07      	ldr	r3, [pc, #28]	; (80036b0 <HAL_MspInit+0x4c>)
 8003692:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003694:	2380      	movs	r3, #128	; 0x80
 8003696:	055b      	lsls	r3, r3, #21
 8003698:	4013      	ands	r3, r2
 800369a:	603b      	str	r3, [r7, #0]
 800369c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800369e:	23c0      	movs	r3, #192	; 0xc0
 80036a0:	00db      	lsls	r3, r3, #3
 80036a2:	0018      	movs	r0, r3
 80036a4:	f000 fc3a 	bl	8003f1c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036a8:	46c0      	nop			; (mov r8, r8)
 80036aa:	46bd      	mov	sp, r7
 80036ac:	b002      	add	sp, #8
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40021000 	.word	0x40021000

080036b4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80036b4:	b590      	push	{r4, r7, lr}
 80036b6:	b097      	sub	sp, #92	; 0x5c
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80036bc:	240c      	movs	r4, #12
 80036be:	193b      	adds	r3, r7, r4
 80036c0:	0018      	movs	r0, r3
 80036c2:	234c      	movs	r3, #76	; 0x4c
 80036c4:	001a      	movs	r2, r3
 80036c6:	2100      	movs	r1, #0
 80036c8:	f008 fa76 	bl	800bbb8 <memset>
  if(hrtc->Instance==RTC)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a19      	ldr	r2, [pc, #100]	; (8003738 <HAL_RTC_MspInit+0x84>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d12c      	bne.n	8003730 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80036d6:	193b      	adds	r3, r7, r4
 80036d8:	2280      	movs	r2, #128	; 0x80
 80036da:	0292      	lsls	r2, r2, #10
 80036dc:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80036de:	193b      	adds	r3, r7, r4
 80036e0:	2280      	movs	r2, #128	; 0x80
 80036e2:	0052      	lsls	r2, r2, #1
 80036e4:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036e6:	193b      	adds	r3, r7, r4
 80036e8:	0018      	movs	r0, r3
 80036ea:	f001 fd89 	bl	8005200 <HAL_RCCEx_PeriphCLKConfig>
 80036ee:	1e03      	subs	r3, r0, #0
 80036f0:	d001      	beq.n	80036f6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80036f2:	f7ff ffb1 	bl	8003658 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80036f6:	4b11      	ldr	r3, [pc, #68]	; (800373c <HAL_RTC_MspInit+0x88>)
 80036f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80036fa:	4b10      	ldr	r3, [pc, #64]	; (800373c <HAL_RTC_MspInit+0x88>)
 80036fc:	2180      	movs	r1, #128	; 0x80
 80036fe:	0209      	lsls	r1, r1, #8
 8003700:	430a      	orrs	r2, r1
 8003702:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003704:	4b0d      	ldr	r3, [pc, #52]	; (800373c <HAL_RTC_MspInit+0x88>)
 8003706:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003708:	4b0c      	ldr	r3, [pc, #48]	; (800373c <HAL_RTC_MspInit+0x88>)
 800370a:	2180      	movs	r1, #128	; 0x80
 800370c:	00c9      	lsls	r1, r1, #3
 800370e:	430a      	orrs	r2, r1
 8003710:	63da      	str	r2, [r3, #60]	; 0x3c
 8003712:	4b0a      	ldr	r3, [pc, #40]	; (800373c <HAL_RTC_MspInit+0x88>)
 8003714:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003716:	2380      	movs	r3, #128	; 0x80
 8003718:	00db      	lsls	r3, r3, #3
 800371a:	4013      	ands	r3, r2
 800371c:	60bb      	str	r3, [r7, #8]
 800371e:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 8003720:	2200      	movs	r2, #0
 8003722:	2103      	movs	r1, #3
 8003724:	2002      	movs	r0, #2
 8003726:	f000 fccd 	bl	80040c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800372a:	2002      	movs	r0, #2
 800372c:	f000 fcdf 	bl	80040ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003730:	46c0      	nop			; (mov r8, r8)
 8003732:	46bd      	mov	sp, r7
 8003734:	b017      	add	sp, #92	; 0x5c
 8003736:	bd90      	pop	{r4, r7, pc}
 8003738:	40002800 	.word	0x40002800
 800373c:	40021000 	.word	0x40021000

08003740 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003740:	b590      	push	{r4, r7, lr}
 8003742:	b08b      	sub	sp, #44	; 0x2c
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003748:	2414      	movs	r4, #20
 800374a:	193b      	adds	r3, r7, r4
 800374c:	0018      	movs	r0, r3
 800374e:	2314      	movs	r3, #20
 8003750:	001a      	movs	r2, r3
 8003752:	2100      	movs	r1, #0
 8003754:	f008 fa30 	bl	800bbb8 <memset>
  if(hspi->Instance==SPI1)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a1b      	ldr	r2, [pc, #108]	; (80037cc <HAL_SPI_MspInit+0x8c>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d130      	bne.n	80037c4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003762:	4b1b      	ldr	r3, [pc, #108]	; (80037d0 <HAL_SPI_MspInit+0x90>)
 8003764:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003766:	4b1a      	ldr	r3, [pc, #104]	; (80037d0 <HAL_SPI_MspInit+0x90>)
 8003768:	2180      	movs	r1, #128	; 0x80
 800376a:	0149      	lsls	r1, r1, #5
 800376c:	430a      	orrs	r2, r1
 800376e:	641a      	str	r2, [r3, #64]	; 0x40
 8003770:	4b17      	ldr	r3, [pc, #92]	; (80037d0 <HAL_SPI_MspInit+0x90>)
 8003772:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003774:	2380      	movs	r3, #128	; 0x80
 8003776:	015b      	lsls	r3, r3, #5
 8003778:	4013      	ands	r3, r2
 800377a:	613b      	str	r3, [r7, #16]
 800377c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800377e:	4b14      	ldr	r3, [pc, #80]	; (80037d0 <HAL_SPI_MspInit+0x90>)
 8003780:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003782:	4b13      	ldr	r3, [pc, #76]	; (80037d0 <HAL_SPI_MspInit+0x90>)
 8003784:	2101      	movs	r1, #1
 8003786:	430a      	orrs	r2, r1
 8003788:	635a      	str	r2, [r3, #52]	; 0x34
 800378a:	4b11      	ldr	r3, [pc, #68]	; (80037d0 <HAL_SPI_MspInit+0x90>)
 800378c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800378e:	2201      	movs	r2, #1
 8003790:	4013      	ands	r3, r2
 8003792:	60fb      	str	r3, [r7, #12]
 8003794:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SPI1_SCK_Pin|ACC_SPI1_MISO_Pin|ACC_SPI1_MOSI_Pin;
 8003796:	0021      	movs	r1, r4
 8003798:	187b      	adds	r3, r7, r1
 800379a:	22e0      	movs	r2, #224	; 0xe0
 800379c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800379e:	187b      	adds	r3, r7, r1
 80037a0:	2202      	movs	r2, #2
 80037a2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a4:	187b      	adds	r3, r7, r1
 80037a6:	2200      	movs	r2, #0
 80037a8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037aa:	187b      	adds	r3, r7, r1
 80037ac:	2200      	movs	r2, #0
 80037ae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80037b0:	187b      	adds	r3, r7, r1
 80037b2:	2200      	movs	r2, #0
 80037b4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037b6:	187a      	adds	r2, r7, r1
 80037b8:	23a0      	movs	r3, #160	; 0xa0
 80037ba:	05db      	lsls	r3, r3, #23
 80037bc:	0011      	movs	r1, r2
 80037be:	0018      	movs	r0, r3
 80037c0:	f000 fcb6 	bl	8004130 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80037c4:	46c0      	nop			; (mov r8, r8)
 80037c6:	46bd      	mov	sp, r7
 80037c8:	b00b      	add	sp, #44	; 0x2c
 80037ca:	bd90      	pop	{r4, r7, pc}
 80037cc:	40013000 	.word	0x40013000
 80037d0:	40021000 	.word	0x40021000

080037d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a0d      	ldr	r2, [pc, #52]	; (8003818 <HAL_TIM_Base_MspInit+0x44>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d113      	bne.n	800380e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80037e6:	4b0d      	ldr	r3, [pc, #52]	; (800381c <HAL_TIM_Base_MspInit+0x48>)
 80037e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037ea:	4b0c      	ldr	r3, [pc, #48]	; (800381c <HAL_TIM_Base_MspInit+0x48>)
 80037ec:	2110      	movs	r1, #16
 80037ee:	430a      	orrs	r2, r1
 80037f0:	63da      	str	r2, [r3, #60]	; 0x3c
 80037f2:	4b0a      	ldr	r3, [pc, #40]	; (800381c <HAL_TIM_Base_MspInit+0x48>)
 80037f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037f6:	2210      	movs	r2, #16
 80037f8:	4013      	ands	r3, r2
 80037fa:	60fb      	str	r3, [r7, #12]
 80037fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 80037fe:	2200      	movs	r2, #0
 8003800:	2102      	movs	r1, #2
 8003802:	2011      	movs	r0, #17
 8003804:	f000 fc5e 	bl	80040c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003808:	2011      	movs	r0, #17
 800380a:	f000 fc70 	bl	80040ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800380e:	46c0      	nop			; (mov r8, r8)
 8003810:	46bd      	mov	sp, r7
 8003812:	b004      	add	sp, #16
 8003814:	bd80      	pop	{r7, pc}
 8003816:	46c0      	nop			; (mov r8, r8)
 8003818:	40001000 	.word	0x40001000
 800381c:	40021000 	.word	0x40021000

08003820 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003820:	b590      	push	{r4, r7, lr}
 8003822:	b0a3      	sub	sp, #140	; 0x8c
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003828:	2374      	movs	r3, #116	; 0x74
 800382a:	18fb      	adds	r3, r7, r3
 800382c:	0018      	movs	r0, r3
 800382e:	2314      	movs	r3, #20
 8003830:	001a      	movs	r2, r3
 8003832:	2100      	movs	r1, #0
 8003834:	f008 f9c0 	bl	800bbb8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003838:	2428      	movs	r4, #40	; 0x28
 800383a:	193b      	adds	r3, r7, r4
 800383c:	0018      	movs	r0, r3
 800383e:	234c      	movs	r3, #76	; 0x4c
 8003840:	001a      	movs	r2, r3
 8003842:	2100      	movs	r1, #0
 8003844:	f008 f9b8 	bl	800bbb8 <memset>
  if(huart->Instance==USART1)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a84      	ldr	r2, [pc, #528]	; (8003a60 <HAL_UART_MspInit+0x240>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d140      	bne.n	80038d4 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003852:	193b      	adds	r3, r7, r4
 8003854:	2201      	movs	r2, #1
 8003856:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003858:	193b      	adds	r3, r7, r4
 800385a:	2200      	movs	r2, #0
 800385c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800385e:	193b      	adds	r3, r7, r4
 8003860:	0018      	movs	r0, r3
 8003862:	f001 fccd 	bl	8005200 <HAL_RCCEx_PeriphCLKConfig>
 8003866:	1e03      	subs	r3, r0, #0
 8003868:	d001      	beq.n	800386e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800386a:	f7ff fef5 	bl	8003658 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800386e:	4b7d      	ldr	r3, [pc, #500]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003870:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003872:	4b7c      	ldr	r3, [pc, #496]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003874:	2180      	movs	r1, #128	; 0x80
 8003876:	01c9      	lsls	r1, r1, #7
 8003878:	430a      	orrs	r2, r1
 800387a:	641a      	str	r2, [r3, #64]	; 0x40
 800387c:	4b79      	ldr	r3, [pc, #484]	; (8003a64 <HAL_UART_MspInit+0x244>)
 800387e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003880:	2380      	movs	r3, #128	; 0x80
 8003882:	01db      	lsls	r3, r3, #7
 8003884:	4013      	ands	r3, r2
 8003886:	627b      	str	r3, [r7, #36]	; 0x24
 8003888:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800388a:	4b76      	ldr	r3, [pc, #472]	; (8003a64 <HAL_UART_MspInit+0x244>)
 800388c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800388e:	4b75      	ldr	r3, [pc, #468]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003890:	2101      	movs	r1, #1
 8003892:	430a      	orrs	r2, r1
 8003894:	635a      	str	r2, [r3, #52]	; 0x34
 8003896:	4b73      	ldr	r3, [pc, #460]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800389a:	2201      	movs	r2, #1
 800389c:	4013      	ands	r3, r2
 800389e:	623b      	str	r3, [r7, #32]
 80038a0:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DBG2_TX_Pin|DBG2_RX_Pin;
 80038a2:	2174      	movs	r1, #116	; 0x74
 80038a4:	187b      	adds	r3, r7, r1
 80038a6:	22c0      	movs	r2, #192	; 0xc0
 80038a8:	00d2      	lsls	r2, r2, #3
 80038aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ac:	187b      	adds	r3, r7, r1
 80038ae:	2202      	movs	r2, #2
 80038b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b2:	187b      	adds	r3, r7, r1
 80038b4:	2200      	movs	r2, #0
 80038b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038b8:	187b      	adds	r3, r7, r1
 80038ba:	2200      	movs	r2, #0
 80038bc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80038be:	187b      	adds	r3, r7, r1
 80038c0:	2201      	movs	r2, #1
 80038c2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c4:	187a      	adds	r2, r7, r1
 80038c6:	23a0      	movs	r3, #160	; 0xa0
 80038c8:	05db      	lsls	r3, r3, #23
 80038ca:	0011      	movs	r1, r2
 80038cc:	0018      	movs	r0, r3
 80038ce:	f000 fc2f 	bl	8004130 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 80038d2:	e0c0      	b.n	8003a56 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART2)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a63      	ldr	r2, [pc, #396]	; (8003a68 <HAL_UART_MspInit+0x248>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d140      	bne.n	8003960 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80038de:	2128      	movs	r1, #40	; 0x28
 80038e0:	187b      	adds	r3, r7, r1
 80038e2:	2202      	movs	r2, #2
 80038e4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80038e6:	187b      	adds	r3, r7, r1
 80038e8:	2200      	movs	r2, #0
 80038ea:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038ec:	187b      	adds	r3, r7, r1
 80038ee:	0018      	movs	r0, r3
 80038f0:	f001 fc86 	bl	8005200 <HAL_RCCEx_PeriphCLKConfig>
 80038f4:	1e03      	subs	r3, r0, #0
 80038f6:	d001      	beq.n	80038fc <HAL_UART_MspInit+0xdc>
      Error_Handler();
 80038f8:	f7ff feae 	bl	8003658 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80038fc:	4b59      	ldr	r3, [pc, #356]	; (8003a64 <HAL_UART_MspInit+0x244>)
 80038fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003900:	4b58      	ldr	r3, [pc, #352]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003902:	2180      	movs	r1, #128	; 0x80
 8003904:	0289      	lsls	r1, r1, #10
 8003906:	430a      	orrs	r2, r1
 8003908:	63da      	str	r2, [r3, #60]	; 0x3c
 800390a:	4b56      	ldr	r3, [pc, #344]	; (8003a64 <HAL_UART_MspInit+0x244>)
 800390c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800390e:	2380      	movs	r3, #128	; 0x80
 8003910:	029b      	lsls	r3, r3, #10
 8003912:	4013      	ands	r3, r2
 8003914:	61fb      	str	r3, [r7, #28]
 8003916:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003918:	4b52      	ldr	r3, [pc, #328]	; (8003a64 <HAL_UART_MspInit+0x244>)
 800391a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800391c:	4b51      	ldr	r3, [pc, #324]	; (8003a64 <HAL_UART_MspInit+0x244>)
 800391e:	2101      	movs	r1, #1
 8003920:	430a      	orrs	r2, r1
 8003922:	635a      	str	r2, [r3, #52]	; 0x34
 8003924:	4b4f      	ldr	r3, [pc, #316]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003928:	2201      	movs	r2, #1
 800392a:	4013      	ands	r3, r2
 800392c:	61bb      	str	r3, [r7, #24]
 800392e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 8003930:	2174      	movs	r1, #116	; 0x74
 8003932:	187b      	adds	r3, r7, r1
 8003934:	220c      	movs	r2, #12
 8003936:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003938:	187b      	adds	r3, r7, r1
 800393a:	2202      	movs	r2, #2
 800393c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393e:	187b      	adds	r3, r7, r1
 8003940:	2200      	movs	r2, #0
 8003942:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003944:	187b      	adds	r3, r7, r1
 8003946:	2200      	movs	r2, #0
 8003948:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800394a:	187b      	adds	r3, r7, r1
 800394c:	2201      	movs	r2, #1
 800394e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003950:	187a      	adds	r2, r7, r1
 8003952:	23a0      	movs	r3, #160	; 0xa0
 8003954:	05db      	lsls	r3, r3, #23
 8003956:	0011      	movs	r1, r2
 8003958:	0018      	movs	r0, r3
 800395a:	f000 fbe9 	bl	8004130 <HAL_GPIO_Init>
}
 800395e:	e07a      	b.n	8003a56 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART3)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a41      	ldr	r2, [pc, #260]	; (8003a6c <HAL_UART_MspInit+0x24c>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d140      	bne.n	80039ec <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800396a:	2128      	movs	r1, #40	; 0x28
 800396c:	187b      	adds	r3, r7, r1
 800396e:	2204      	movs	r2, #4
 8003970:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003972:	187b      	adds	r3, r7, r1
 8003974:	2200      	movs	r2, #0
 8003976:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003978:	187b      	adds	r3, r7, r1
 800397a:	0018      	movs	r0, r3
 800397c:	f001 fc40 	bl	8005200 <HAL_RCCEx_PeriphCLKConfig>
 8003980:	1e03      	subs	r3, r0, #0
 8003982:	d001      	beq.n	8003988 <HAL_UART_MspInit+0x168>
      Error_Handler();
 8003984:	f7ff fe68 	bl	8003658 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003988:	4b36      	ldr	r3, [pc, #216]	; (8003a64 <HAL_UART_MspInit+0x244>)
 800398a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800398c:	4b35      	ldr	r3, [pc, #212]	; (8003a64 <HAL_UART_MspInit+0x244>)
 800398e:	2180      	movs	r1, #128	; 0x80
 8003990:	02c9      	lsls	r1, r1, #11
 8003992:	430a      	orrs	r2, r1
 8003994:	63da      	str	r2, [r3, #60]	; 0x3c
 8003996:	4b33      	ldr	r3, [pc, #204]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003998:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800399a:	2380      	movs	r3, #128	; 0x80
 800399c:	02db      	lsls	r3, r3, #11
 800399e:	4013      	ands	r3, r2
 80039a0:	617b      	str	r3, [r7, #20]
 80039a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039a4:	4b2f      	ldr	r3, [pc, #188]	; (8003a64 <HAL_UART_MspInit+0x244>)
 80039a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039a8:	4b2e      	ldr	r3, [pc, #184]	; (8003a64 <HAL_UART_MspInit+0x244>)
 80039aa:	2102      	movs	r1, #2
 80039ac:	430a      	orrs	r2, r1
 80039ae:	635a      	str	r2, [r3, #52]	; 0x34
 80039b0:	4b2c      	ldr	r3, [pc, #176]	; (8003a64 <HAL_UART_MspInit+0x244>)
 80039b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b4:	2202      	movs	r2, #2
 80039b6:	4013      	ands	r3, r2
 80039b8:	613b      	str	r3, [r7, #16]
 80039ba:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 80039bc:	2174      	movs	r1, #116	; 0x74
 80039be:	187b      	adds	r3, r7, r1
 80039c0:	22c0      	movs	r2, #192	; 0xc0
 80039c2:	0092      	lsls	r2, r2, #2
 80039c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039c6:	187b      	adds	r3, r7, r1
 80039c8:	2202      	movs	r2, #2
 80039ca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039cc:	187b      	adds	r3, r7, r1
 80039ce:	2200      	movs	r2, #0
 80039d0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d2:	187b      	adds	r3, r7, r1
 80039d4:	2200      	movs	r2, #0
 80039d6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 80039d8:	187b      	adds	r3, r7, r1
 80039da:	2204      	movs	r2, #4
 80039dc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039de:	187b      	adds	r3, r7, r1
 80039e0:	4a23      	ldr	r2, [pc, #140]	; (8003a70 <HAL_UART_MspInit+0x250>)
 80039e2:	0019      	movs	r1, r3
 80039e4:	0010      	movs	r0, r2
 80039e6:	f000 fba3 	bl	8004130 <HAL_GPIO_Init>
}
 80039ea:	e034      	b.n	8003a56 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART5)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a20      	ldr	r2, [pc, #128]	; (8003a74 <HAL_UART_MspInit+0x254>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d12f      	bne.n	8003a56 <HAL_UART_MspInit+0x236>
    __HAL_RCC_USART5_CLK_ENABLE();
 80039f6:	4b1b      	ldr	r3, [pc, #108]	; (8003a64 <HAL_UART_MspInit+0x244>)
 80039f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039fa:	4b1a      	ldr	r3, [pc, #104]	; (8003a64 <HAL_UART_MspInit+0x244>)
 80039fc:	2180      	movs	r1, #128	; 0x80
 80039fe:	0049      	lsls	r1, r1, #1
 8003a00:	430a      	orrs	r2, r1
 8003a02:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a04:	4b17      	ldr	r3, [pc, #92]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003a06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a08:	2380      	movs	r3, #128	; 0x80
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	60fb      	str	r3, [r7, #12]
 8003a10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a12:	4b14      	ldr	r3, [pc, #80]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003a14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a16:	4b13      	ldr	r3, [pc, #76]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003a18:	2102      	movs	r1, #2
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	635a      	str	r2, [r3, #52]	; 0x34
 8003a1e:	4b11      	ldr	r3, [pc, #68]	; (8003a64 <HAL_UART_MspInit+0x244>)
 8003a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a22:	2202      	movs	r2, #2
 8003a24:	4013      	ands	r3, r2
 8003a26:	60bb      	str	r3, [r7, #8]
 8003a28:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 8003a2a:	2174      	movs	r1, #116	; 0x74
 8003a2c:	187b      	adds	r3, r7, r1
 8003a2e:	2218      	movs	r2, #24
 8003a30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a32:	187b      	adds	r3, r7, r1
 8003a34:	2202      	movs	r2, #2
 8003a36:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a38:	187b      	adds	r3, r7, r1
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a3e:	187b      	adds	r3, r7, r1
 8003a40:	2200      	movs	r2, #0
 8003a42:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 8003a44:	187b      	adds	r3, r7, r1
 8003a46:	2203      	movs	r2, #3
 8003a48:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a4a:	187b      	adds	r3, r7, r1
 8003a4c:	4a08      	ldr	r2, [pc, #32]	; (8003a70 <HAL_UART_MspInit+0x250>)
 8003a4e:	0019      	movs	r1, r3
 8003a50:	0010      	movs	r0, r2
 8003a52:	f000 fb6d 	bl	8004130 <HAL_GPIO_Init>
}
 8003a56:	46c0      	nop			; (mov r8, r8)
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	b023      	add	sp, #140	; 0x8c
 8003a5c:	bd90      	pop	{r4, r7, pc}
 8003a5e:	46c0      	nop			; (mov r8, r8)
 8003a60:	40013800 	.word	0x40013800
 8003a64:	40021000 	.word	0x40021000
 8003a68:	40004400 	.word	0x40004400
 8003a6c:	40004800 	.word	0x40004800
 8003a70:	50000400 	.word	0x50000400
 8003a74:	40005000 	.word	0x40005000

08003a78 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a25      	ldr	r2, [pc, #148]	; (8003b1c <HAL_UART_MspDeInit+0xa4>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d10e      	bne.n	8003aa8 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8003a8a:	4b25      	ldr	r3, [pc, #148]	; (8003b20 <HAL_UART_MspDeInit+0xa8>)
 8003a8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a8e:	4b24      	ldr	r3, [pc, #144]	; (8003b20 <HAL_UART_MspDeInit+0xa8>)
 8003a90:	4924      	ldr	r1, [pc, #144]	; (8003b24 <HAL_UART_MspDeInit+0xac>)
 8003a92:	400a      	ands	r2, r1
 8003a94:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, DBG2_TX_Pin|DBG2_RX_Pin);
 8003a96:	23c0      	movs	r3, #192	; 0xc0
 8003a98:	00da      	lsls	r2, r3, #3
 8003a9a:	23a0      	movs	r3, #160	; 0xa0
 8003a9c:	05db      	lsls	r3, r3, #23
 8003a9e:	0011      	movs	r1, r2
 8003aa0:	0018      	movs	r0, r3
 8003aa2:	f000 fcb1 	bl	8004408 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART5_MspDeInit 1 */

  /* USER CODE END USART5_MspDeInit 1 */
  }

}
 8003aa6:	e034      	b.n	8003b12 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART2)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a1e      	ldr	r2, [pc, #120]	; (8003b28 <HAL_UART_MspDeInit+0xb0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d10c      	bne.n	8003acc <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003ab2:	4b1b      	ldr	r3, [pc, #108]	; (8003b20 <HAL_UART_MspDeInit+0xa8>)
 8003ab4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ab6:	4b1a      	ldr	r3, [pc, #104]	; (8003b20 <HAL_UART_MspDeInit+0xa8>)
 8003ab8:	491c      	ldr	r1, [pc, #112]	; (8003b2c <HAL_UART_MspDeInit+0xb4>)
 8003aba:	400a      	ands	r2, r1
 8003abc:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TX_Pin|DBG_RX_Pin);
 8003abe:	23a0      	movs	r3, #160	; 0xa0
 8003ac0:	05db      	lsls	r3, r3, #23
 8003ac2:	210c      	movs	r1, #12
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f000 fc9f 	bl	8004408 <HAL_GPIO_DeInit>
}
 8003aca:	e022      	b.n	8003b12 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART3)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a17      	ldr	r2, [pc, #92]	; (8003b30 <HAL_UART_MspDeInit+0xb8>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d10d      	bne.n	8003af2 <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART3_CLK_DISABLE();
 8003ad6:	4b12      	ldr	r3, [pc, #72]	; (8003b20 <HAL_UART_MspDeInit+0xa8>)
 8003ad8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ada:	4b11      	ldr	r3, [pc, #68]	; (8003b20 <HAL_UART_MspDeInit+0xa8>)
 8003adc:	4915      	ldr	r1, [pc, #84]	; (8003b34 <HAL_UART_MspDeInit+0xbc>)
 8003ade:	400a      	ands	r2, r1
 8003ae0:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, ASTRO_TX_Pin|ASTRO_RX_Pin);
 8003ae2:	23c0      	movs	r3, #192	; 0xc0
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	4a14      	ldr	r2, [pc, #80]	; (8003b38 <HAL_UART_MspDeInit+0xc0>)
 8003ae8:	0019      	movs	r1, r3
 8003aea:	0010      	movs	r0, r2
 8003aec:	f000 fc8c 	bl	8004408 <HAL_GPIO_DeInit>
}
 8003af0:	e00f      	b.n	8003b12 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART5)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a11      	ldr	r2, [pc, #68]	; (8003b3c <HAL_UART_MspDeInit+0xc4>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d10a      	bne.n	8003b12 <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART5_CLK_DISABLE();
 8003afc:	4b08      	ldr	r3, [pc, #32]	; (8003b20 <HAL_UART_MspDeInit+0xa8>)
 8003afe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b00:	4b07      	ldr	r3, [pc, #28]	; (8003b20 <HAL_UART_MspDeInit+0xa8>)
 8003b02:	490f      	ldr	r1, [pc, #60]	; (8003b40 <HAL_UART_MspDeInit+0xc8>)
 8003b04:	400a      	ands	r2, r1
 8003b06:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, GNSS_TX_Pin|GNSS_RX_Pin);
 8003b08:	4b0b      	ldr	r3, [pc, #44]	; (8003b38 <HAL_UART_MspDeInit+0xc0>)
 8003b0a:	2118      	movs	r1, #24
 8003b0c:	0018      	movs	r0, r3
 8003b0e:	f000 fc7b 	bl	8004408 <HAL_GPIO_DeInit>
}
 8003b12:	46c0      	nop			; (mov r8, r8)
 8003b14:	46bd      	mov	sp, r7
 8003b16:	b002      	add	sp, #8
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	46c0      	nop			; (mov r8, r8)
 8003b1c:	40013800 	.word	0x40013800
 8003b20:	40021000 	.word	0x40021000
 8003b24:	ffffbfff 	.word	0xffffbfff
 8003b28:	40004400 	.word	0x40004400
 8003b2c:	fffdffff 	.word	0xfffdffff
 8003b30:	40004800 	.word	0x40004800
 8003b34:	fffbffff 	.word	0xfffbffff
 8003b38:	50000400 	.word	0x50000400
 8003b3c:	40005000 	.word	0x40005000
 8003b40:	fffffeff 	.word	0xfffffeff

08003b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003b48:	e7fe      	b.n	8003b48 <NMI_Handler+0x4>

08003b4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b4e:	e7fe      	b.n	8003b4e <HardFault_Handler+0x4>

08003b50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003b54:	46c0      	nop			; (mov r8, r8)
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b5e:	46c0      	nop			; (mov r8, r8)
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b68:	f000 f97c 	bl	8003e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b6c:	46c0      	nop			; (mov r8, r8)
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
	...

08003b74 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003b78:	4b03      	ldr	r3, [pc, #12]	; (8003b88 <RTC_TAMP_IRQHandler+0x14>)
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	f002 f942 	bl	8005e04 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003b80:	46c0      	nop			; (mov r8, r8)
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	46c0      	nop			; (mov r8, r8)
 8003b88:	200006f4 	.word	0x200006f4

08003b8c <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ASTRO_EVT_Pin);
 8003b90:	2004      	movs	r0, #4
 8003b92:	f000 fd4b 	bl	800462c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003b96:	46c0      	nop			; (mov r8, r8)
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003ba0:	4b03      	ldr	r3, [pc, #12]	; (8003bb0 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003ba2:	0018      	movs	r0, r3
 8003ba4:	f002 fc6e 	bl	8006484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003ba8:	46c0      	nop			; (mov r8, r8)
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	46c0      	nop			; (mov r8, r8)
 8003bb0:	20000784 	.word	0x20000784

08003bb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
  return 1;
 8003bb8:	2301      	movs	r3, #1
}
 8003bba:	0018      	movs	r0, r3
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <_kill>:

int _kill(int pid, int sig)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003bca:	f008 f8a1 	bl	800bd10 <__errno>
 8003bce:	0003      	movs	r3, r0
 8003bd0:	2216      	movs	r2, #22
 8003bd2:	601a      	str	r2, [r3, #0]
  return -1;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	425b      	negs	r3, r3
}
 8003bd8:	0018      	movs	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	b002      	add	sp, #8
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <_exit>:

void _exit (int status)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003be8:	2301      	movs	r3, #1
 8003bea:	425a      	negs	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	0011      	movs	r1, r2
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f7ff ffe5 	bl	8003bc0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003bf6:	e7fe      	b.n	8003bf6 <_exit+0x16>

08003bf8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b086      	sub	sp, #24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c04:	2300      	movs	r3, #0
 8003c06:	617b      	str	r3, [r7, #20]
 8003c08:	e00a      	b.n	8003c20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003c0a:	e000      	b.n	8003c0e <_read+0x16>
 8003c0c:	bf00      	nop
 8003c0e:	0001      	movs	r1, r0
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	60ba      	str	r2, [r7, #8]
 8003c16:	b2ca      	uxtb	r2, r1
 8003c18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	697a      	ldr	r2, [r7, #20]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	dbf0      	blt.n	8003c0a <_read+0x12>
  }

  return len;
 8003c28:	687b      	ldr	r3, [r7, #4]
}
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	b006      	add	sp, #24
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c32:	b580      	push	{r7, lr}
 8003c34:	b086      	sub	sp, #24
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	60f8      	str	r0, [r7, #12]
 8003c3a:	60b9      	str	r1, [r7, #8]
 8003c3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c3e:	2300      	movs	r3, #0
 8003c40:	617b      	str	r3, [r7, #20]
 8003c42:	e009      	b.n	8003c58 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	1c5a      	adds	r2, r3, #1
 8003c48:	60ba      	str	r2, [r7, #8]
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	e000      	b.n	8003c52 <_write+0x20>
 8003c50:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	3301      	adds	r3, #1
 8003c56:	617b      	str	r3, [r7, #20]
 8003c58:	697a      	ldr	r2, [r7, #20]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	dbf1      	blt.n	8003c44 <_write+0x12>
  }
  return len;
 8003c60:	687b      	ldr	r3, [r7, #4]
}
 8003c62:	0018      	movs	r0, r3
 8003c64:	46bd      	mov	sp, r7
 8003c66:	b006      	add	sp, #24
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <_close>:

int _close(int file)
{
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b082      	sub	sp, #8
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003c72:	2301      	movs	r3, #1
 8003c74:	425b      	negs	r3, r3
}
 8003c76:	0018      	movs	r0, r3
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	b002      	add	sp, #8
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b082      	sub	sp, #8
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
 8003c86:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	2280      	movs	r2, #128	; 0x80
 8003c8c:	0192      	lsls	r2, r2, #6
 8003c8e:	605a      	str	r2, [r3, #4]
  return 0;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	0018      	movs	r0, r3
 8003c94:	46bd      	mov	sp, r7
 8003c96:	b002      	add	sp, #8
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <_isatty>:

int _isatty(int file)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b082      	sub	sp, #8
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003ca2:	2301      	movs	r3, #1
}
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b002      	add	sp, #8
 8003caa:	bd80      	pop	{r7, pc}

08003cac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	0018      	movs	r0, r3
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	b004      	add	sp, #16
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ccc:	4a14      	ldr	r2, [pc, #80]	; (8003d20 <_sbrk+0x5c>)
 8003cce:	4b15      	ldr	r3, [pc, #84]	; (8003d24 <_sbrk+0x60>)
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003cd8:	4b13      	ldr	r3, [pc, #76]	; (8003d28 <_sbrk+0x64>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d102      	bne.n	8003ce6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ce0:	4b11      	ldr	r3, [pc, #68]	; (8003d28 <_sbrk+0x64>)
 8003ce2:	4a12      	ldr	r2, [pc, #72]	; (8003d2c <_sbrk+0x68>)
 8003ce4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ce6:	4b10      	ldr	r3, [pc, #64]	; (8003d28 <_sbrk+0x64>)
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	18d3      	adds	r3, r2, r3
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d207      	bcs.n	8003d04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003cf4:	f008 f80c 	bl	800bd10 <__errno>
 8003cf8:	0003      	movs	r3, r0
 8003cfa:	220c      	movs	r2, #12
 8003cfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	425b      	negs	r3, r3
 8003d02:	e009      	b.n	8003d18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d04:	4b08      	ldr	r3, [pc, #32]	; (8003d28 <_sbrk+0x64>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d0a:	4b07      	ldr	r3, [pc, #28]	; (8003d28 <_sbrk+0x64>)
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	18d2      	adds	r2, r2, r3
 8003d12:	4b05      	ldr	r3, [pc, #20]	; (8003d28 <_sbrk+0x64>)
 8003d14:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003d16:	68fb      	ldr	r3, [r7, #12]
}
 8003d18:	0018      	movs	r0, r3
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	b006      	add	sp, #24
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	20024000 	.word	0x20024000
 8003d24:	00000400 	.word	0x00000400
 8003d28:	20000bf4 	.word	0x20000bf4
 8003d2c:	20000f40 	.word	0x20000f40

08003d30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d34:	46c0      	nop			; (mov r8, r8)
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
	...

08003d3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003d3c:	480d      	ldr	r0, [pc, #52]	; (8003d74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003d3e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003d40:	f7ff fff6 	bl	8003d30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003d44:	480c      	ldr	r0, [pc, #48]	; (8003d78 <LoopForever+0x6>)
  ldr r1, =_edata
 8003d46:	490d      	ldr	r1, [pc, #52]	; (8003d7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003d48:	4a0d      	ldr	r2, [pc, #52]	; (8003d80 <LoopForever+0xe>)
  movs r3, #0
 8003d4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d4c:	e002      	b.n	8003d54 <LoopCopyDataInit>

08003d4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d52:	3304      	adds	r3, #4

08003d54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d58:	d3f9      	bcc.n	8003d4e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d5a:	4a0a      	ldr	r2, [pc, #40]	; (8003d84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003d5c:	4c0a      	ldr	r4, [pc, #40]	; (8003d88 <LoopForever+0x16>)
  movs r3, #0
 8003d5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d60:	e001      	b.n	8003d66 <LoopFillZerobss>

08003d62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d64:	3204      	adds	r2, #4

08003d66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d68:	d3fb      	bcc.n	8003d62 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003d6a:	f007 ffd7 	bl	800bd1c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003d6e:	f7fe fc1b 	bl	80025a8 <main>

08003d72 <LoopForever>:

LoopForever:
  b LoopForever
 8003d72:	e7fe      	b.n	8003d72 <LoopForever>
  ldr   r0, =_estack
 8003d74:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8003d78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d7c:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 8003d80:	080147a0 	.word	0x080147a0
  ldr r2, =_sbss
 8003d84:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 8003d88:	20000f3c 	.word	0x20000f3c

08003d8c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003d8c:	e7fe      	b.n	8003d8c <ADC1_COMP_IRQHandler>
	...

08003d90 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d96:	1dfb      	adds	r3, r7, #7
 8003d98:	2200      	movs	r2, #0
 8003d9a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d9c:	4b0b      	ldr	r3, [pc, #44]	; (8003dcc <HAL_Init+0x3c>)
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	4b0a      	ldr	r3, [pc, #40]	; (8003dcc <HAL_Init+0x3c>)
 8003da2:	2180      	movs	r1, #128	; 0x80
 8003da4:	0049      	lsls	r1, r1, #1
 8003da6:	430a      	orrs	r2, r1
 8003da8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003daa:	2003      	movs	r0, #3
 8003dac:	f000 f810 	bl	8003dd0 <HAL_InitTick>
 8003db0:	1e03      	subs	r3, r0, #0
 8003db2:	d003      	beq.n	8003dbc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003db4:	1dfb      	adds	r3, r7, #7
 8003db6:	2201      	movs	r2, #1
 8003db8:	701a      	strb	r2, [r3, #0]
 8003dba:	e001      	b.n	8003dc0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003dbc:	f7ff fc52 	bl	8003664 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003dc0:	1dfb      	adds	r3, r7, #7
 8003dc2:	781b      	ldrb	r3, [r3, #0]
}
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	b002      	add	sp, #8
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	40022000 	.word	0x40022000

08003dd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003dd0:	b590      	push	{r4, r7, lr}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003dd8:	230f      	movs	r3, #15
 8003dda:	18fb      	adds	r3, r7, r3
 8003ddc:	2200      	movs	r2, #0
 8003dde:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003de0:	4b1d      	ldr	r3, [pc, #116]	; (8003e58 <HAL_InitTick+0x88>)
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d02b      	beq.n	8003e40 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003de8:	4b1c      	ldr	r3, [pc, #112]	; (8003e5c <HAL_InitTick+0x8c>)
 8003dea:	681c      	ldr	r4, [r3, #0]
 8003dec:	4b1a      	ldr	r3, [pc, #104]	; (8003e58 <HAL_InitTick+0x88>)
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	0019      	movs	r1, r3
 8003df2:	23fa      	movs	r3, #250	; 0xfa
 8003df4:	0098      	lsls	r0, r3, #2
 8003df6:	f7fc f9a1 	bl	800013c <__udivsi3>
 8003dfa:	0003      	movs	r3, r0
 8003dfc:	0019      	movs	r1, r3
 8003dfe:	0020      	movs	r0, r4
 8003e00:	f7fc f99c 	bl	800013c <__udivsi3>
 8003e04:	0003      	movs	r3, r0
 8003e06:	0018      	movs	r0, r3
 8003e08:	f000 f985 	bl	8004116 <HAL_SYSTICK_Config>
 8003e0c:	1e03      	subs	r3, r0, #0
 8003e0e:	d112      	bne.n	8003e36 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2b03      	cmp	r3, #3
 8003e14:	d80a      	bhi.n	8003e2c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	2301      	movs	r3, #1
 8003e1a:	425b      	negs	r3, r3
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	0018      	movs	r0, r3
 8003e20:	f000 f950 	bl	80040c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003e24:	4b0e      	ldr	r3, [pc, #56]	; (8003e60 <HAL_InitTick+0x90>)
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	e00d      	b.n	8003e48 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003e2c:	230f      	movs	r3, #15
 8003e2e:	18fb      	adds	r3, r7, r3
 8003e30:	2201      	movs	r2, #1
 8003e32:	701a      	strb	r2, [r3, #0]
 8003e34:	e008      	b.n	8003e48 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003e36:	230f      	movs	r3, #15
 8003e38:	18fb      	adds	r3, r7, r3
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	701a      	strb	r2, [r3, #0]
 8003e3e:	e003      	b.n	8003e48 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003e40:	230f      	movs	r3, #15
 8003e42:	18fb      	adds	r3, r7, r3
 8003e44:	2201      	movs	r2, #1
 8003e46:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003e48:	230f      	movs	r3, #15
 8003e4a:	18fb      	adds	r3, r7, r3
 8003e4c:	781b      	ldrb	r3, [r3, #0]
}
 8003e4e:	0018      	movs	r0, r3
 8003e50:	46bd      	mov	sp, r7
 8003e52:	b005      	add	sp, #20
 8003e54:	bd90      	pop	{r4, r7, pc}
 8003e56:	46c0      	nop			; (mov r8, r8)
 8003e58:	20000014 	.word	0x20000014
 8003e5c:	2000000c 	.word	0x2000000c
 8003e60:	20000010 	.word	0x20000010

08003e64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003e68:	4b05      	ldr	r3, [pc, #20]	; (8003e80 <HAL_IncTick+0x1c>)
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	001a      	movs	r2, r3
 8003e6e:	4b05      	ldr	r3, [pc, #20]	; (8003e84 <HAL_IncTick+0x20>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	18d2      	adds	r2, r2, r3
 8003e74:	4b03      	ldr	r3, [pc, #12]	; (8003e84 <HAL_IncTick+0x20>)
 8003e76:	601a      	str	r2, [r3, #0]
}
 8003e78:	46c0      	nop			; (mov r8, r8)
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	46c0      	nop			; (mov r8, r8)
 8003e80:	20000014 	.word	0x20000014
 8003e84:	20000bf8 	.word	0x20000bf8

08003e88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8003e8c:	4b02      	ldr	r3, [pc, #8]	; (8003e98 <HAL_GetTick+0x10>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
}
 8003e90:	0018      	movs	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	46c0      	nop			; (mov r8, r8)
 8003e98:	20000bf8 	.word	0x20000bf8

08003e9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ea4:	f7ff fff0 	bl	8003e88 <HAL_GetTick>
 8003ea8:	0003      	movs	r3, r0
 8003eaa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	d005      	beq.n	8003ec2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003eb6:	4b0a      	ldr	r3, [pc, #40]	; (8003ee0 <HAL_Delay+0x44>)
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	001a      	movs	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	189b      	adds	r3, r3, r2
 8003ec0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ec2:	46c0      	nop			; (mov r8, r8)
 8003ec4:	f7ff ffe0 	bl	8003e88 <HAL_GetTick>
 8003ec8:	0002      	movs	r2, r0
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d8f7      	bhi.n	8003ec4 <HAL_Delay+0x28>
  {
  }
}
 8003ed4:	46c0      	nop			; (mov r8, r8)
 8003ed6:	46c0      	nop			; (mov r8, r8)
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	b004      	add	sp, #16
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	46c0      	nop			; (mov r8, r8)
 8003ee0:	20000014 	.word	0x20000014

08003ee4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8003ee8:	4b04      	ldr	r3, [pc, #16]	; (8003efc <HAL_SuspendTick+0x18>)
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	4b03      	ldr	r3, [pc, #12]	; (8003efc <HAL_SuspendTick+0x18>)
 8003eee:	2102      	movs	r1, #2
 8003ef0:	438a      	bics	r2, r1
 8003ef2:	601a      	str	r2, [r3, #0]
}
 8003ef4:	46c0      	nop			; (mov r8, r8)
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	46c0      	nop			; (mov r8, r8)
 8003efc:	e000e010 	.word	0xe000e010

08003f00 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003f04:	4b04      	ldr	r3, [pc, #16]	; (8003f18 <HAL_ResumeTick+0x18>)
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	4b03      	ldr	r3, [pc, #12]	; (8003f18 <HAL_ResumeTick+0x18>)
 8003f0a:	2102      	movs	r1, #2
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	601a      	str	r2, [r3, #0]
}
 8003f10:	46c0      	nop			; (mov r8, r8)
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	46c0      	nop			; (mov r8, r8)
 8003f18:	e000e010 	.word	0xe000e010

08003f1c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003f24:	4b06      	ldr	r3, [pc, #24]	; (8003f40 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a06      	ldr	r2, [pc, #24]	; (8003f44 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	0019      	movs	r1, r3
 8003f2e:	4b04      	ldr	r3, [pc, #16]	; (8003f40 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	430a      	orrs	r2, r1
 8003f34:	601a      	str	r2, [r3, #0]
}
 8003f36:	46c0      	nop			; (mov r8, r8)
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	b002      	add	sp, #8
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	46c0      	nop			; (mov r8, r8)
 8003f40:	40010000 	.word	0x40010000
 8003f44:	fffff9ff 	.word	0xfffff9ff

08003f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	0002      	movs	r2, r0
 8003f50:	1dfb      	adds	r3, r7, #7
 8003f52:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003f54:	1dfb      	adds	r3, r7, #7
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	2b7f      	cmp	r3, #127	; 0x7f
 8003f5a:	d809      	bhi.n	8003f70 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f5c:	1dfb      	adds	r3, r7, #7
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	001a      	movs	r2, r3
 8003f62:	231f      	movs	r3, #31
 8003f64:	401a      	ands	r2, r3
 8003f66:	4b04      	ldr	r3, [pc, #16]	; (8003f78 <__NVIC_EnableIRQ+0x30>)
 8003f68:	2101      	movs	r1, #1
 8003f6a:	4091      	lsls	r1, r2
 8003f6c:	000a      	movs	r2, r1
 8003f6e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003f70:	46c0      	nop			; (mov r8, r8)
 8003f72:	46bd      	mov	sp, r7
 8003f74:	b002      	add	sp, #8
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	e000e100 	.word	0xe000e100

08003f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f7c:	b590      	push	{r4, r7, lr}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	0002      	movs	r2, r0
 8003f84:	6039      	str	r1, [r7, #0]
 8003f86:	1dfb      	adds	r3, r7, #7
 8003f88:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003f8a:	1dfb      	adds	r3, r7, #7
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	2b7f      	cmp	r3, #127	; 0x7f
 8003f90:	d828      	bhi.n	8003fe4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f92:	4a2f      	ldr	r2, [pc, #188]	; (8004050 <__NVIC_SetPriority+0xd4>)
 8003f94:	1dfb      	adds	r3, r7, #7
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	b25b      	sxtb	r3, r3
 8003f9a:	089b      	lsrs	r3, r3, #2
 8003f9c:	33c0      	adds	r3, #192	; 0xc0
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	589b      	ldr	r3, [r3, r2]
 8003fa2:	1dfa      	adds	r2, r7, #7
 8003fa4:	7812      	ldrb	r2, [r2, #0]
 8003fa6:	0011      	movs	r1, r2
 8003fa8:	2203      	movs	r2, #3
 8003faa:	400a      	ands	r2, r1
 8003fac:	00d2      	lsls	r2, r2, #3
 8003fae:	21ff      	movs	r1, #255	; 0xff
 8003fb0:	4091      	lsls	r1, r2
 8003fb2:	000a      	movs	r2, r1
 8003fb4:	43d2      	mvns	r2, r2
 8003fb6:	401a      	ands	r2, r3
 8003fb8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	019b      	lsls	r3, r3, #6
 8003fbe:	22ff      	movs	r2, #255	; 0xff
 8003fc0:	401a      	ands	r2, r3
 8003fc2:	1dfb      	adds	r3, r7, #7
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	2303      	movs	r3, #3
 8003fca:	4003      	ands	r3, r0
 8003fcc:	00db      	lsls	r3, r3, #3
 8003fce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fd0:	481f      	ldr	r0, [pc, #124]	; (8004050 <__NVIC_SetPriority+0xd4>)
 8003fd2:	1dfb      	adds	r3, r7, #7
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	b25b      	sxtb	r3, r3
 8003fd8:	089b      	lsrs	r3, r3, #2
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	33c0      	adds	r3, #192	; 0xc0
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003fe2:	e031      	b.n	8004048 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fe4:	4a1b      	ldr	r2, [pc, #108]	; (8004054 <__NVIC_SetPriority+0xd8>)
 8003fe6:	1dfb      	adds	r3, r7, #7
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	0019      	movs	r1, r3
 8003fec:	230f      	movs	r3, #15
 8003fee:	400b      	ands	r3, r1
 8003ff0:	3b08      	subs	r3, #8
 8003ff2:	089b      	lsrs	r3, r3, #2
 8003ff4:	3306      	adds	r3, #6
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	18d3      	adds	r3, r2, r3
 8003ffa:	3304      	adds	r3, #4
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	1dfa      	adds	r2, r7, #7
 8004000:	7812      	ldrb	r2, [r2, #0]
 8004002:	0011      	movs	r1, r2
 8004004:	2203      	movs	r2, #3
 8004006:	400a      	ands	r2, r1
 8004008:	00d2      	lsls	r2, r2, #3
 800400a:	21ff      	movs	r1, #255	; 0xff
 800400c:	4091      	lsls	r1, r2
 800400e:	000a      	movs	r2, r1
 8004010:	43d2      	mvns	r2, r2
 8004012:	401a      	ands	r2, r3
 8004014:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	019b      	lsls	r3, r3, #6
 800401a:	22ff      	movs	r2, #255	; 0xff
 800401c:	401a      	ands	r2, r3
 800401e:	1dfb      	adds	r3, r7, #7
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	0018      	movs	r0, r3
 8004024:	2303      	movs	r3, #3
 8004026:	4003      	ands	r3, r0
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800402c:	4809      	ldr	r0, [pc, #36]	; (8004054 <__NVIC_SetPriority+0xd8>)
 800402e:	1dfb      	adds	r3, r7, #7
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	001c      	movs	r4, r3
 8004034:	230f      	movs	r3, #15
 8004036:	4023      	ands	r3, r4
 8004038:	3b08      	subs	r3, #8
 800403a:	089b      	lsrs	r3, r3, #2
 800403c:	430a      	orrs	r2, r1
 800403e:	3306      	adds	r3, #6
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	18c3      	adds	r3, r0, r3
 8004044:	3304      	adds	r3, #4
 8004046:	601a      	str	r2, [r3, #0]
}
 8004048:	46c0      	nop			; (mov r8, r8)
 800404a:	46bd      	mov	sp, r7
 800404c:	b003      	add	sp, #12
 800404e:	bd90      	pop	{r4, r7, pc}
 8004050:	e000e100 	.word	0xe000e100
 8004054:	e000ed00 	.word	0xe000ed00

08004058 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800405c:	f3bf 8f4f 	dsb	sy
}
 8004060:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004062:	4b04      	ldr	r3, [pc, #16]	; (8004074 <__NVIC_SystemReset+0x1c>)
 8004064:	4a04      	ldr	r2, [pc, #16]	; (8004078 <__NVIC_SystemReset+0x20>)
 8004066:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004068:	f3bf 8f4f 	dsb	sy
}
 800406c:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800406e:	46c0      	nop			; (mov r8, r8)
 8004070:	e7fd      	b.n	800406e <__NVIC_SystemReset+0x16>
 8004072:	46c0      	nop			; (mov r8, r8)
 8004074:	e000ed00 	.word	0xe000ed00
 8004078:	05fa0004 	.word	0x05fa0004

0800407c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	1e5a      	subs	r2, r3, #1
 8004088:	2380      	movs	r3, #128	; 0x80
 800408a:	045b      	lsls	r3, r3, #17
 800408c:	429a      	cmp	r2, r3
 800408e:	d301      	bcc.n	8004094 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004090:	2301      	movs	r3, #1
 8004092:	e010      	b.n	80040b6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004094:	4b0a      	ldr	r3, [pc, #40]	; (80040c0 <SysTick_Config+0x44>)
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	3a01      	subs	r2, #1
 800409a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800409c:	2301      	movs	r3, #1
 800409e:	425b      	negs	r3, r3
 80040a0:	2103      	movs	r1, #3
 80040a2:	0018      	movs	r0, r3
 80040a4:	f7ff ff6a 	bl	8003f7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040a8:	4b05      	ldr	r3, [pc, #20]	; (80040c0 <SysTick_Config+0x44>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040ae:	4b04      	ldr	r3, [pc, #16]	; (80040c0 <SysTick_Config+0x44>)
 80040b0:	2207      	movs	r2, #7
 80040b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	0018      	movs	r0, r3
 80040b8:	46bd      	mov	sp, r7
 80040ba:	b002      	add	sp, #8
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	46c0      	nop			; (mov r8, r8)
 80040c0:	e000e010 	.word	0xe000e010

080040c4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60b9      	str	r1, [r7, #8]
 80040cc:	607a      	str	r2, [r7, #4]
 80040ce:	210f      	movs	r1, #15
 80040d0:	187b      	adds	r3, r7, r1
 80040d2:	1c02      	adds	r2, r0, #0
 80040d4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	187b      	adds	r3, r7, r1
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	b25b      	sxtb	r3, r3
 80040de:	0011      	movs	r1, r2
 80040e0:	0018      	movs	r0, r3
 80040e2:	f7ff ff4b 	bl	8003f7c <__NVIC_SetPriority>
}
 80040e6:	46c0      	nop			; (mov r8, r8)
 80040e8:	46bd      	mov	sp, r7
 80040ea:	b004      	add	sp, #16
 80040ec:	bd80      	pop	{r7, pc}

080040ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040ee:	b580      	push	{r7, lr}
 80040f0:	b082      	sub	sp, #8
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	0002      	movs	r2, r0
 80040f6:	1dfb      	adds	r3, r7, #7
 80040f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040fa:	1dfb      	adds	r3, r7, #7
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	b25b      	sxtb	r3, r3
 8004100:	0018      	movs	r0, r3
 8004102:	f7ff ff21 	bl	8003f48 <__NVIC_EnableIRQ>
}
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	46bd      	mov	sp, r7
 800410a:	b002      	add	sp, #8
 800410c:	bd80      	pop	{r7, pc}

0800410e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8004112:	f7ff ffa1 	bl	8004058 <__NVIC_SystemReset>

08004116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b082      	sub	sp, #8
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	0018      	movs	r0, r3
 8004122:	f7ff ffab 	bl	800407c <SysTick_Config>
 8004126:	0003      	movs	r3, r0
}
 8004128:	0018      	movs	r0, r3
 800412a:	46bd      	mov	sp, r7
 800412c:	b002      	add	sp, #8
 800412e:	bd80      	pop	{r7, pc}

08004130 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b086      	sub	sp, #24
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800413a:	2300      	movs	r3, #0
 800413c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800413e:	e14d      	b.n	80043dc <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2101      	movs	r1, #1
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	4091      	lsls	r1, r2
 800414a:	000a      	movs	r2, r1
 800414c:	4013      	ands	r3, r2
 800414e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d100      	bne.n	8004158 <HAL_GPIO_Init+0x28>
 8004156:	e13e      	b.n	80043d6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	2203      	movs	r2, #3
 800415e:	4013      	ands	r3, r2
 8004160:	2b01      	cmp	r3, #1
 8004162:	d005      	beq.n	8004170 <HAL_GPIO_Init+0x40>
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	2203      	movs	r2, #3
 800416a:	4013      	ands	r3, r2
 800416c:	2b02      	cmp	r3, #2
 800416e:	d130      	bne.n	80041d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	2203      	movs	r2, #3
 800417c:	409a      	lsls	r2, r3
 800417e:	0013      	movs	r3, r2
 8004180:	43da      	mvns	r2, r3
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	4013      	ands	r3, r2
 8004186:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	68da      	ldr	r2, [r3, #12]
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	409a      	lsls	r2, r3
 8004192:	0013      	movs	r3, r2
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	4313      	orrs	r3, r2
 8004198:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80041a6:	2201      	movs	r2, #1
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	409a      	lsls	r2, r3
 80041ac:	0013      	movs	r3, r2
 80041ae:	43da      	mvns	r2, r3
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	4013      	ands	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	091b      	lsrs	r3, r3, #4
 80041bc:	2201      	movs	r2, #1
 80041be:	401a      	ands	r2, r3
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	409a      	lsls	r2, r3
 80041c4:	0013      	movs	r3, r2
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	693a      	ldr	r2, [r7, #16]
 80041d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	2203      	movs	r2, #3
 80041d8:	4013      	ands	r3, r2
 80041da:	2b03      	cmp	r3, #3
 80041dc:	d017      	beq.n	800420e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	2203      	movs	r2, #3
 80041ea:	409a      	lsls	r2, r3
 80041ec:	0013      	movs	r3, r2
 80041ee:	43da      	mvns	r2, r3
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	4013      	ands	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	689a      	ldr	r2, [r3, #8]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	409a      	lsls	r2, r3
 8004200:	0013      	movs	r3, r2
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	4313      	orrs	r3, r2
 8004206:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2203      	movs	r2, #3
 8004214:	4013      	ands	r3, r2
 8004216:	2b02      	cmp	r3, #2
 8004218:	d123      	bne.n	8004262 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	08da      	lsrs	r2, r3, #3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	3208      	adds	r2, #8
 8004222:	0092      	lsls	r2, r2, #2
 8004224:	58d3      	ldr	r3, [r2, r3]
 8004226:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	2207      	movs	r2, #7
 800422c:	4013      	ands	r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	220f      	movs	r2, #15
 8004232:	409a      	lsls	r2, r3
 8004234:	0013      	movs	r3, r2
 8004236:	43da      	mvns	r2, r3
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4013      	ands	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	691a      	ldr	r2, [r3, #16]
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	2107      	movs	r1, #7
 8004246:	400b      	ands	r3, r1
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	409a      	lsls	r2, r3
 800424c:	0013      	movs	r3, r2
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	4313      	orrs	r3, r2
 8004252:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	08da      	lsrs	r2, r3, #3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	3208      	adds	r2, #8
 800425c:	0092      	lsls	r2, r2, #2
 800425e:	6939      	ldr	r1, [r7, #16]
 8004260:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	2203      	movs	r2, #3
 800426e:	409a      	lsls	r2, r3
 8004270:	0013      	movs	r3, r2
 8004272:	43da      	mvns	r2, r3
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	4013      	ands	r3, r2
 8004278:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	2203      	movs	r2, #3
 8004280:	401a      	ands	r2, r3
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	409a      	lsls	r2, r3
 8004288:	0013      	movs	r3, r2
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	685a      	ldr	r2, [r3, #4]
 800429a:	23c0      	movs	r3, #192	; 0xc0
 800429c:	029b      	lsls	r3, r3, #10
 800429e:	4013      	ands	r3, r2
 80042a0:	d100      	bne.n	80042a4 <HAL_GPIO_Init+0x174>
 80042a2:	e098      	b.n	80043d6 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80042a4:	4a53      	ldr	r2, [pc, #332]	; (80043f4 <HAL_GPIO_Init+0x2c4>)
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	089b      	lsrs	r3, r3, #2
 80042aa:	3318      	adds	r3, #24
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	589b      	ldr	r3, [r3, r2]
 80042b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2203      	movs	r2, #3
 80042b6:	4013      	ands	r3, r2
 80042b8:	00db      	lsls	r3, r3, #3
 80042ba:	220f      	movs	r2, #15
 80042bc:	409a      	lsls	r2, r3
 80042be:	0013      	movs	r3, r2
 80042c0:	43da      	mvns	r2, r3
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	4013      	ands	r3, r2
 80042c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80042c8:	687a      	ldr	r2, [r7, #4]
 80042ca:	23a0      	movs	r3, #160	; 0xa0
 80042cc:	05db      	lsls	r3, r3, #23
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d019      	beq.n	8004306 <HAL_GPIO_Init+0x1d6>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a48      	ldr	r2, [pc, #288]	; (80043f8 <HAL_GPIO_Init+0x2c8>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d013      	beq.n	8004302 <HAL_GPIO_Init+0x1d2>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a47      	ldr	r2, [pc, #284]	; (80043fc <HAL_GPIO_Init+0x2cc>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d00d      	beq.n	80042fe <HAL_GPIO_Init+0x1ce>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a46      	ldr	r2, [pc, #280]	; (8004400 <HAL_GPIO_Init+0x2d0>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d007      	beq.n	80042fa <HAL_GPIO_Init+0x1ca>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a45      	ldr	r2, [pc, #276]	; (8004404 <HAL_GPIO_Init+0x2d4>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d101      	bne.n	80042f6 <HAL_GPIO_Init+0x1c6>
 80042f2:	2304      	movs	r3, #4
 80042f4:	e008      	b.n	8004308 <HAL_GPIO_Init+0x1d8>
 80042f6:	2305      	movs	r3, #5
 80042f8:	e006      	b.n	8004308 <HAL_GPIO_Init+0x1d8>
 80042fa:	2303      	movs	r3, #3
 80042fc:	e004      	b.n	8004308 <HAL_GPIO_Init+0x1d8>
 80042fe:	2302      	movs	r3, #2
 8004300:	e002      	b.n	8004308 <HAL_GPIO_Init+0x1d8>
 8004302:	2301      	movs	r3, #1
 8004304:	e000      	b.n	8004308 <HAL_GPIO_Init+0x1d8>
 8004306:	2300      	movs	r3, #0
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	2103      	movs	r1, #3
 800430c:	400a      	ands	r2, r1
 800430e:	00d2      	lsls	r2, r2, #3
 8004310:	4093      	lsls	r3, r2
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	4313      	orrs	r3, r2
 8004316:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004318:	4936      	ldr	r1, [pc, #216]	; (80043f4 <HAL_GPIO_Init+0x2c4>)
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	089b      	lsrs	r3, r3, #2
 800431e:	3318      	adds	r3, #24
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	693a      	ldr	r2, [r7, #16]
 8004324:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004326:	4b33      	ldr	r3, [pc, #204]	; (80043f4 <HAL_GPIO_Init+0x2c4>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	43da      	mvns	r2, r3
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	4013      	ands	r3, r2
 8004334:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	685a      	ldr	r2, [r3, #4]
 800433a:	2380      	movs	r3, #128	; 0x80
 800433c:	035b      	lsls	r3, r3, #13
 800433e:	4013      	ands	r3, r2
 8004340:	d003      	beq.n	800434a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4313      	orrs	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800434a:	4b2a      	ldr	r3, [pc, #168]	; (80043f4 <HAL_GPIO_Init+0x2c4>)
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004350:	4b28      	ldr	r3, [pc, #160]	; (80043f4 <HAL_GPIO_Init+0x2c4>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	43da      	mvns	r2, r3
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	4013      	ands	r3, r2
 800435e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685a      	ldr	r2, [r3, #4]
 8004364:	2380      	movs	r3, #128	; 0x80
 8004366:	039b      	lsls	r3, r3, #14
 8004368:	4013      	ands	r3, r2
 800436a:	d003      	beq.n	8004374 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	4313      	orrs	r3, r2
 8004372:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004374:	4b1f      	ldr	r3, [pc, #124]	; (80043f4 <HAL_GPIO_Init+0x2c4>)
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800437a:	4a1e      	ldr	r2, [pc, #120]	; (80043f4 <HAL_GPIO_Init+0x2c4>)
 800437c:	2384      	movs	r3, #132	; 0x84
 800437e:	58d3      	ldr	r3, [r2, r3]
 8004380:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	43da      	mvns	r2, r3
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	4013      	ands	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	2380      	movs	r3, #128	; 0x80
 8004392:	029b      	lsls	r3, r3, #10
 8004394:	4013      	ands	r3, r2
 8004396:	d003      	beq.n	80043a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	4313      	orrs	r3, r2
 800439e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80043a0:	4914      	ldr	r1, [pc, #80]	; (80043f4 <HAL_GPIO_Init+0x2c4>)
 80043a2:	2284      	movs	r2, #132	; 0x84
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80043a8:	4a12      	ldr	r2, [pc, #72]	; (80043f4 <HAL_GPIO_Init+0x2c4>)
 80043aa:	2380      	movs	r3, #128	; 0x80
 80043ac:	58d3      	ldr	r3, [r2, r3]
 80043ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	43da      	mvns	r2, r3
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	4013      	ands	r3, r2
 80043b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685a      	ldr	r2, [r3, #4]
 80043be:	2380      	movs	r3, #128	; 0x80
 80043c0:	025b      	lsls	r3, r3, #9
 80043c2:	4013      	ands	r3, r2
 80043c4:	d003      	beq.n	80043ce <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80043ce:	4909      	ldr	r1, [pc, #36]	; (80043f4 <HAL_GPIO_Init+0x2c4>)
 80043d0:	2280      	movs	r2, #128	; 0x80
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	3301      	adds	r3, #1
 80043da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	40da      	lsrs	r2, r3
 80043e4:	1e13      	subs	r3, r2, #0
 80043e6:	d000      	beq.n	80043ea <HAL_GPIO_Init+0x2ba>
 80043e8:	e6aa      	b.n	8004140 <HAL_GPIO_Init+0x10>
  }
}
 80043ea:	46c0      	nop			; (mov r8, r8)
 80043ec:	46c0      	nop			; (mov r8, r8)
 80043ee:	46bd      	mov	sp, r7
 80043f0:	b006      	add	sp, #24
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40021800 	.word	0x40021800
 80043f8:	50000400 	.word	0x50000400
 80043fc:	50000800 	.word	0x50000800
 8004400:	50000c00 	.word	0x50000c00
 8004404:	50001000 	.word	0x50001000

08004408 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004416:	e0ba      	b.n	800458e <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004418:	2201      	movs	r2, #1
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	409a      	lsls	r2, r3
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	4013      	ands	r3, r2
 8004422:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d100      	bne.n	800442c <HAL_GPIO_DeInit+0x24>
 800442a:	e0ad      	b.n	8004588 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 800442c:	4a5d      	ldr	r2, [pc, #372]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	089b      	lsrs	r3, r3, #2
 8004432:	3318      	adds	r3, #24
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	589b      	ldr	r3, [r3, r2]
 8004438:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2203      	movs	r2, #3
 800443e:	4013      	ands	r3, r2
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	220f      	movs	r2, #15
 8004444:	409a      	lsls	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	4013      	ands	r3, r2
 800444a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	23a0      	movs	r3, #160	; 0xa0
 8004450:	05db      	lsls	r3, r3, #23
 8004452:	429a      	cmp	r2, r3
 8004454:	d019      	beq.n	800448a <HAL_GPIO_DeInit+0x82>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a53      	ldr	r2, [pc, #332]	; (80045a8 <HAL_GPIO_DeInit+0x1a0>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d013      	beq.n	8004486 <HAL_GPIO_DeInit+0x7e>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a52      	ldr	r2, [pc, #328]	; (80045ac <HAL_GPIO_DeInit+0x1a4>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d00d      	beq.n	8004482 <HAL_GPIO_DeInit+0x7a>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a51      	ldr	r2, [pc, #324]	; (80045b0 <HAL_GPIO_DeInit+0x1a8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d007      	beq.n	800447e <HAL_GPIO_DeInit+0x76>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a50      	ldr	r2, [pc, #320]	; (80045b4 <HAL_GPIO_DeInit+0x1ac>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d101      	bne.n	800447a <HAL_GPIO_DeInit+0x72>
 8004476:	2304      	movs	r3, #4
 8004478:	e008      	b.n	800448c <HAL_GPIO_DeInit+0x84>
 800447a:	2305      	movs	r3, #5
 800447c:	e006      	b.n	800448c <HAL_GPIO_DeInit+0x84>
 800447e:	2303      	movs	r3, #3
 8004480:	e004      	b.n	800448c <HAL_GPIO_DeInit+0x84>
 8004482:	2302      	movs	r3, #2
 8004484:	e002      	b.n	800448c <HAL_GPIO_DeInit+0x84>
 8004486:	2301      	movs	r3, #1
 8004488:	e000      	b.n	800448c <HAL_GPIO_DeInit+0x84>
 800448a:	2300      	movs	r3, #0
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	2103      	movs	r1, #3
 8004490:	400a      	ands	r2, r1
 8004492:	00d2      	lsls	r2, r2, #3
 8004494:	4093      	lsls	r3, r2
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	429a      	cmp	r2, r3
 800449a:	d136      	bne.n	800450a <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800449c:	4a41      	ldr	r2, [pc, #260]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 800449e:	2380      	movs	r3, #128	; 0x80
 80044a0:	58d3      	ldr	r3, [r2, r3]
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	43d2      	mvns	r2, r2
 80044a6:	493f      	ldr	r1, [pc, #252]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	2280      	movs	r2, #128	; 0x80
 80044ac:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 80044ae:	4a3d      	ldr	r2, [pc, #244]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 80044b0:	2384      	movs	r3, #132	; 0x84
 80044b2:	58d3      	ldr	r3, [r2, r3]
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	43d2      	mvns	r2, r2
 80044b8:	493a      	ldr	r1, [pc, #232]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 80044ba:	4013      	ands	r3, r2
 80044bc:	2284      	movs	r2, #132	; 0x84
 80044be:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80044c0:	4b38      	ldr	r3, [pc, #224]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 80044c2:	685a      	ldr	r2, [r3, #4]
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	43d9      	mvns	r1, r3
 80044c8:	4b36      	ldr	r3, [pc, #216]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 80044ca:	400a      	ands	r2, r1
 80044cc:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 80044ce:	4b35      	ldr	r3, [pc, #212]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	43d9      	mvns	r1, r3
 80044d6:	4b33      	ldr	r3, [pc, #204]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 80044d8:	400a      	ands	r2, r1
 80044da:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	2203      	movs	r2, #3
 80044e0:	4013      	ands	r3, r2
 80044e2:	00db      	lsls	r3, r3, #3
 80044e4:	220f      	movs	r2, #15
 80044e6:	409a      	lsls	r2, r3
 80044e8:	0013      	movs	r3, r2
 80044ea:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 80044ec:	4a2d      	ldr	r2, [pc, #180]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	089b      	lsrs	r3, r3, #2
 80044f2:	3318      	adds	r3, #24
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	589a      	ldr	r2, [r3, r2]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	43d9      	mvns	r1, r3
 80044fc:	4829      	ldr	r0, [pc, #164]	; (80045a4 <HAL_GPIO_DeInit+0x19c>)
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	089b      	lsrs	r3, r3, #2
 8004502:	400a      	ands	r2, r1
 8004504:	3318      	adds	r3, #24
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	005b      	lsls	r3, r3, #1
 8004512:	2103      	movs	r1, #3
 8004514:	4099      	lsls	r1, r3
 8004516:	000b      	movs	r3, r1
 8004518:	431a      	orrs	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	08da      	lsrs	r2, r3, #3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	3208      	adds	r2, #8
 8004526:	0092      	lsls	r2, r2, #2
 8004528:	58d3      	ldr	r3, [r2, r3]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	2107      	movs	r1, #7
 800452e:	400a      	ands	r2, r1
 8004530:	0092      	lsls	r2, r2, #2
 8004532:	210f      	movs	r1, #15
 8004534:	4091      	lsls	r1, r2
 8004536:	000a      	movs	r2, r1
 8004538:	43d1      	mvns	r1, r2
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	08d2      	lsrs	r2, r2, #3
 800453e:	4019      	ands	r1, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	3208      	adds	r2, #8
 8004544:	0092      	lsls	r2, r2, #2
 8004546:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	0052      	lsls	r2, r2, #1
 8004550:	2103      	movs	r1, #3
 8004552:	4091      	lsls	r1, r2
 8004554:	000a      	movs	r2, r1
 8004556:	43d2      	mvns	r2, r2
 8004558:	401a      	ands	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	2101      	movs	r1, #1
 8004564:	697a      	ldr	r2, [r7, #20]
 8004566:	4091      	lsls	r1, r2
 8004568:	000a      	movs	r2, r1
 800456a:	43d2      	mvns	r2, r2
 800456c:	401a      	ands	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	697a      	ldr	r2, [r7, #20]
 8004578:	0052      	lsls	r2, r2, #1
 800457a:	2103      	movs	r1, #3
 800457c:	4091      	lsls	r1, r2
 800457e:	000a      	movs	r2, r1
 8004580:	43d2      	mvns	r2, r2
 8004582:	401a      	ands	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	3301      	adds	r3, #1
 800458c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800458e:	683a      	ldr	r2, [r7, #0]
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	40da      	lsrs	r2, r3
 8004594:	1e13      	subs	r3, r2, #0
 8004596:	d000      	beq.n	800459a <HAL_GPIO_DeInit+0x192>
 8004598:	e73e      	b.n	8004418 <HAL_GPIO_DeInit+0x10>
  }
}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	46c0      	nop			; (mov r8, r8)
 800459e:	46bd      	mov	sp, r7
 80045a0:	b006      	add	sp, #24
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	40021800 	.word	0x40021800
 80045a8:	50000400 	.word	0x50000400
 80045ac:	50000800 	.word	0x50000800
 80045b0:	50000c00 	.word	0x50000c00
 80045b4:	50001000 	.word	0x50001000

080045b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	000a      	movs	r2, r1
 80045c2:	1cbb      	adds	r3, r7, #2
 80045c4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	1cba      	adds	r2, r7, #2
 80045cc:	8812      	ldrh	r2, [r2, #0]
 80045ce:	4013      	ands	r3, r2
 80045d0:	d004      	beq.n	80045dc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80045d2:	230f      	movs	r3, #15
 80045d4:	18fb      	adds	r3, r7, r3
 80045d6:	2201      	movs	r2, #1
 80045d8:	701a      	strb	r2, [r3, #0]
 80045da:	e003      	b.n	80045e4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045dc:	230f      	movs	r3, #15
 80045de:	18fb      	adds	r3, r7, r3
 80045e0:	2200      	movs	r2, #0
 80045e2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80045e4:	230f      	movs	r3, #15
 80045e6:	18fb      	adds	r3, r7, r3
 80045e8:	781b      	ldrb	r3, [r3, #0]
}
 80045ea:	0018      	movs	r0, r3
 80045ec:	46bd      	mov	sp, r7
 80045ee:	b004      	add	sp, #16
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b082      	sub	sp, #8
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
 80045fa:	0008      	movs	r0, r1
 80045fc:	0011      	movs	r1, r2
 80045fe:	1cbb      	adds	r3, r7, #2
 8004600:	1c02      	adds	r2, r0, #0
 8004602:	801a      	strh	r2, [r3, #0]
 8004604:	1c7b      	adds	r3, r7, #1
 8004606:	1c0a      	adds	r2, r1, #0
 8004608:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800460a:	1c7b      	adds	r3, r7, #1
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d004      	beq.n	800461c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004612:	1cbb      	adds	r3, r7, #2
 8004614:	881a      	ldrh	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800461a:	e003      	b.n	8004624 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800461c:	1cbb      	adds	r3, r7, #2
 800461e:	881a      	ldrh	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004624:	46c0      	nop			; (mov r8, r8)
 8004626:	46bd      	mov	sp, r7
 8004628:	b002      	add	sp, #8
 800462a:	bd80      	pop	{r7, pc}

0800462c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	0002      	movs	r2, r0
 8004634:	1dbb      	adds	r3, r7, #6
 8004636:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004638:	4b10      	ldr	r3, [pc, #64]	; (800467c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	1dba      	adds	r2, r7, #6
 800463e:	8812      	ldrh	r2, [r2, #0]
 8004640:	4013      	ands	r3, r2
 8004642:	d008      	beq.n	8004656 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004644:	4b0d      	ldr	r3, [pc, #52]	; (800467c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004646:	1dba      	adds	r2, r7, #6
 8004648:	8812      	ldrh	r2, [r2, #0]
 800464a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800464c:	1dbb      	adds	r3, r7, #6
 800464e:	881b      	ldrh	r3, [r3, #0]
 8004650:	0018      	movs	r0, r3
 8004652:	f7fe fff7 	bl	8003644 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004656:	4b09      	ldr	r3, [pc, #36]	; (800467c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	1dba      	adds	r2, r7, #6
 800465c:	8812      	ldrh	r2, [r2, #0]
 800465e:	4013      	ands	r3, r2
 8004660:	d008      	beq.n	8004674 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004662:	4b06      	ldr	r3, [pc, #24]	; (800467c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004664:	1dba      	adds	r2, r7, #6
 8004666:	8812      	ldrh	r2, [r2, #0]
 8004668:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800466a:	1dbb      	adds	r3, r7, #6
 800466c:	881b      	ldrh	r3, [r3, #0]
 800466e:	0018      	movs	r0, r3
 8004670:	f000 f806 	bl	8004680 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004674:	46c0      	nop			; (mov r8, r8)
 8004676:	46bd      	mov	sp, r7
 8004678:	b002      	add	sp, #8
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40021800 	.word	0x40021800

08004680 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	0002      	movs	r2, r0
 8004688:	1dbb      	adds	r3, r7, #6
 800468a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800468c:	46c0      	nop			; (mov r8, r8)
 800468e:	46bd      	mov	sp, r7
 8004690:	b002      	add	sp, #8
 8004692:	bd80      	pop	{r7, pc}

08004694 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004698:	4b04      	ldr	r3, [pc, #16]	; (80046ac <HAL_PWR_EnableBkUpAccess+0x18>)
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	4b03      	ldr	r3, [pc, #12]	; (80046ac <HAL_PWR_EnableBkUpAccess+0x18>)
 800469e:	2180      	movs	r1, #128	; 0x80
 80046a0:	0049      	lsls	r1, r1, #1
 80046a2:	430a      	orrs	r2, r1
 80046a4:	601a      	str	r2, [r3, #0]
}
 80046a6:	46c0      	nop			; (mov r8, r8)
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	40007000 	.word	0x40007000

080046b0 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	000a      	movs	r2, r1
 80046ba:	1cfb      	adds	r3, r7, #3
 80046bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d009      	beq.n	80046d8 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 80046c4:	4b14      	ldr	r3, [pc, #80]	; (8004718 <HAL_PWR_EnterSTOPMode+0x68>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2207      	movs	r2, #7
 80046ca:	4393      	bics	r3, r2
 80046cc:	001a      	movs	r2, r3
 80046ce:	4b12      	ldr	r3, [pc, #72]	; (8004718 <HAL_PWR_EnterSTOPMode+0x68>)
 80046d0:	2101      	movs	r1, #1
 80046d2:	430a      	orrs	r2, r1
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	e005      	b.n	80046e4 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 80046d8:	4b0f      	ldr	r3, [pc, #60]	; (8004718 <HAL_PWR_EnterSTOPMode+0x68>)
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	4b0e      	ldr	r3, [pc, #56]	; (8004718 <HAL_PWR_EnterSTOPMode+0x68>)
 80046de:	2107      	movs	r1, #7
 80046e0:	438a      	bics	r2, r1
 80046e2:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80046e4:	4b0d      	ldr	r3, [pc, #52]	; (800471c <HAL_PWR_EnterSTOPMode+0x6c>)
 80046e6:	691a      	ldr	r2, [r3, #16]
 80046e8:	4b0c      	ldr	r3, [pc, #48]	; (800471c <HAL_PWR_EnterSTOPMode+0x6c>)
 80046ea:	2104      	movs	r1, #4
 80046ec:	430a      	orrs	r2, r1
 80046ee:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80046f0:	1cfb      	adds	r3, r7, #3
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d101      	bne.n	80046fc <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80046f8:	bf30      	wfi
 80046fa:	e002      	b.n	8004702 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80046fc:	bf40      	sev
    __WFE();
 80046fe:	bf20      	wfe
    __WFE();
 8004700:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004702:	4b06      	ldr	r3, [pc, #24]	; (800471c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004704:	691a      	ldr	r2, [r3, #16]
 8004706:	4b05      	ldr	r3, [pc, #20]	; (800471c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004708:	2104      	movs	r1, #4
 800470a:	438a      	bics	r2, r1
 800470c:	611a      	str	r2, [r3, #16]
}
 800470e:	46c0      	nop			; (mov r8, r8)
 8004710:	46bd      	mov	sp, r7
 8004712:	b002      	add	sp, #8
 8004714:	bd80      	pop	{r7, pc}
 8004716:	46c0      	nop			; (mov r8, r8)
 8004718:	40007000 	.word	0x40007000
 800471c:	e000ed00 	.word	0xe000ed00

08004720 <HAL_PWR_EnterSTANDBYMode>:
  *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @note   Sram content can be kept setting RRS through HAL_PWREx_EnableSRAMRetention()
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
 8004724:	4b09      	ldr	r3, [pc, #36]	; (800474c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2207      	movs	r2, #7
 800472a:	4393      	bics	r3, r2
 800472c:	001a      	movs	r2, r3
 800472e:	4b07      	ldr	r3, [pc, #28]	; (800474c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004730:	2103      	movs	r1, #3
 8004732:	430a      	orrs	r2, r1
 8004734:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004736:	4b06      	ldr	r3, [pc, #24]	; (8004750 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004738:	691a      	ldr	r2, [r3, #16]
 800473a:	4b05      	ldr	r3, [pc, #20]	; (8004750 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800473c:	2104      	movs	r1, #4
 800473e:	430a      	orrs	r2, r1
 8004740:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8004742:	bf30      	wfi
}
 8004744:	46c0      	nop			; (mov r8, r8)
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	46c0      	nop			; (mov r8, r8)
 800474c:	40007000 	.word	0x40007000
 8004750:	e000ed00 	.word	0xe000ed00

08004754 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800475c:	4b19      	ldr	r3, [pc, #100]	; (80047c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a19      	ldr	r2, [pc, #100]	; (80047c8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004762:	4013      	ands	r3, r2
 8004764:	0019      	movs	r1, r3
 8004766:	4b17      	ldr	r3, [pc, #92]	; (80047c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	430a      	orrs	r2, r1
 800476c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	2380      	movs	r3, #128	; 0x80
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	429a      	cmp	r2, r3
 8004776:	d11f      	bne.n	80047b8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004778:	4b14      	ldr	r3, [pc, #80]	; (80047cc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	0013      	movs	r3, r2
 800477e:	005b      	lsls	r3, r3, #1
 8004780:	189b      	adds	r3, r3, r2
 8004782:	005b      	lsls	r3, r3, #1
 8004784:	4912      	ldr	r1, [pc, #72]	; (80047d0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004786:	0018      	movs	r0, r3
 8004788:	f7fb fcd8 	bl	800013c <__udivsi3>
 800478c:	0003      	movs	r3, r0
 800478e:	3301      	adds	r3, #1
 8004790:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004792:	e008      	b.n	80047a6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d003      	beq.n	80047a2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	3b01      	subs	r3, #1
 800479e:	60fb      	str	r3, [r7, #12]
 80047a0:	e001      	b.n	80047a6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e009      	b.n	80047ba <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80047a6:	4b07      	ldr	r3, [pc, #28]	; (80047c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80047a8:	695a      	ldr	r2, [r3, #20]
 80047aa:	2380      	movs	r3, #128	; 0x80
 80047ac:	00db      	lsls	r3, r3, #3
 80047ae:	401a      	ands	r2, r3
 80047b0:	2380      	movs	r3, #128	; 0x80
 80047b2:	00db      	lsls	r3, r3, #3
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d0ed      	beq.n	8004794 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	0018      	movs	r0, r3
 80047bc:	46bd      	mov	sp, r7
 80047be:	b004      	add	sp, #16
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	40007000 	.word	0x40007000
 80047c8:	fffff9ff 	.word	0xfffff9ff
 80047cc:	2000000c 	.word	0x2000000c
 80047d0:	000f4240 	.word	0x000f4240

080047d4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80047d8:	4b03      	ldr	r3, [pc, #12]	; (80047e8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80047da:	689a      	ldr	r2, [r3, #8]
 80047dc:	23e0      	movs	r3, #224	; 0xe0
 80047de:	01db      	lsls	r3, r3, #7
 80047e0:	4013      	ands	r3, r2
}
 80047e2:	0018      	movs	r0, r3
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	40021000 	.word	0x40021000

080047ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b088      	sub	sp, #32
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d102      	bne.n	8004800 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	f000 fb50 	bl	8004ea0 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2201      	movs	r2, #1
 8004806:	4013      	ands	r3, r2
 8004808:	d100      	bne.n	800480c <HAL_RCC_OscConfig+0x20>
 800480a:	e07c      	b.n	8004906 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800480c:	4bc3      	ldr	r3, [pc, #780]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	2238      	movs	r2, #56	; 0x38
 8004812:	4013      	ands	r3, r2
 8004814:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004816:	4bc1      	ldr	r3, [pc, #772]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	2203      	movs	r2, #3
 800481c:	4013      	ands	r3, r2
 800481e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	2b10      	cmp	r3, #16
 8004824:	d102      	bne.n	800482c <HAL_RCC_OscConfig+0x40>
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	2b03      	cmp	r3, #3
 800482a:	d002      	beq.n	8004832 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	2b08      	cmp	r3, #8
 8004830:	d10b      	bne.n	800484a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004832:	4bba      	ldr	r3, [pc, #744]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	2380      	movs	r3, #128	; 0x80
 8004838:	029b      	lsls	r3, r3, #10
 800483a:	4013      	ands	r3, r2
 800483c:	d062      	beq.n	8004904 <HAL_RCC_OscConfig+0x118>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d15e      	bne.n	8004904 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e32a      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685a      	ldr	r2, [r3, #4]
 800484e:	2380      	movs	r3, #128	; 0x80
 8004850:	025b      	lsls	r3, r3, #9
 8004852:	429a      	cmp	r2, r3
 8004854:	d107      	bne.n	8004866 <HAL_RCC_OscConfig+0x7a>
 8004856:	4bb1      	ldr	r3, [pc, #708]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	4bb0      	ldr	r3, [pc, #704]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 800485c:	2180      	movs	r1, #128	; 0x80
 800485e:	0249      	lsls	r1, r1, #9
 8004860:	430a      	orrs	r2, r1
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	e020      	b.n	80048a8 <HAL_RCC_OscConfig+0xbc>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	23a0      	movs	r3, #160	; 0xa0
 800486c:	02db      	lsls	r3, r3, #11
 800486e:	429a      	cmp	r2, r3
 8004870:	d10e      	bne.n	8004890 <HAL_RCC_OscConfig+0xa4>
 8004872:	4baa      	ldr	r3, [pc, #680]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	4ba9      	ldr	r3, [pc, #676]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004878:	2180      	movs	r1, #128	; 0x80
 800487a:	02c9      	lsls	r1, r1, #11
 800487c:	430a      	orrs	r2, r1
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	4ba6      	ldr	r3, [pc, #664]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	4ba5      	ldr	r3, [pc, #660]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004886:	2180      	movs	r1, #128	; 0x80
 8004888:	0249      	lsls	r1, r1, #9
 800488a:	430a      	orrs	r2, r1
 800488c:	601a      	str	r2, [r3, #0]
 800488e:	e00b      	b.n	80048a8 <HAL_RCC_OscConfig+0xbc>
 8004890:	4ba2      	ldr	r3, [pc, #648]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	4ba1      	ldr	r3, [pc, #644]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004896:	49a2      	ldr	r1, [pc, #648]	; (8004b20 <HAL_RCC_OscConfig+0x334>)
 8004898:	400a      	ands	r2, r1
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	4b9f      	ldr	r3, [pc, #636]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	4b9e      	ldr	r3, [pc, #632]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 80048a2:	49a0      	ldr	r1, [pc, #640]	; (8004b24 <HAL_RCC_OscConfig+0x338>)
 80048a4:	400a      	ands	r2, r1
 80048a6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d014      	beq.n	80048da <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b0:	f7ff faea 	bl	8003e88 <HAL_GetTick>
 80048b4:	0003      	movs	r3, r0
 80048b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048b8:	e008      	b.n	80048cc <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048ba:	f7ff fae5 	bl	8003e88 <HAL_GetTick>
 80048be:	0002      	movs	r2, r0
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	2b64      	cmp	r3, #100	; 0x64
 80048c6:	d901      	bls.n	80048cc <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e2e9      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048cc:	4b93      	ldr	r3, [pc, #588]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	2380      	movs	r3, #128	; 0x80
 80048d2:	029b      	lsls	r3, r3, #10
 80048d4:	4013      	ands	r3, r2
 80048d6:	d0f0      	beq.n	80048ba <HAL_RCC_OscConfig+0xce>
 80048d8:	e015      	b.n	8004906 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048da:	f7ff fad5 	bl	8003e88 <HAL_GetTick>
 80048de:	0003      	movs	r3, r0
 80048e0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048e2:	e008      	b.n	80048f6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048e4:	f7ff fad0 	bl	8003e88 <HAL_GetTick>
 80048e8:	0002      	movs	r2, r0
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b64      	cmp	r3, #100	; 0x64
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e2d4      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048f6:	4b89      	ldr	r3, [pc, #548]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	2380      	movs	r3, #128	; 0x80
 80048fc:	029b      	lsls	r3, r3, #10
 80048fe:	4013      	ands	r3, r2
 8004900:	d1f0      	bne.n	80048e4 <HAL_RCC_OscConfig+0xf8>
 8004902:	e000      	b.n	8004906 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004904:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	2202      	movs	r2, #2
 800490c:	4013      	ands	r3, r2
 800490e:	d100      	bne.n	8004912 <HAL_RCC_OscConfig+0x126>
 8004910:	e099      	b.n	8004a46 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004912:	4b82      	ldr	r3, [pc, #520]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2238      	movs	r2, #56	; 0x38
 8004918:	4013      	ands	r3, r2
 800491a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800491c:	4b7f      	ldr	r3, [pc, #508]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	2203      	movs	r2, #3
 8004922:	4013      	ands	r3, r2
 8004924:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	2b10      	cmp	r3, #16
 800492a:	d102      	bne.n	8004932 <HAL_RCC_OscConfig+0x146>
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	2b02      	cmp	r3, #2
 8004930:	d002      	beq.n	8004938 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d135      	bne.n	80049a4 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004938:	4b78      	ldr	r3, [pc, #480]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	2380      	movs	r3, #128	; 0x80
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	4013      	ands	r3, r2
 8004942:	d005      	beq.n	8004950 <HAL_RCC_OscConfig+0x164>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e2a7      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004950:	4b72      	ldr	r3, [pc, #456]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	4a74      	ldr	r2, [pc, #464]	; (8004b28 <HAL_RCC_OscConfig+0x33c>)
 8004956:	4013      	ands	r3, r2
 8004958:	0019      	movs	r1, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	021a      	lsls	r2, r3, #8
 8004960:	4b6e      	ldr	r3, [pc, #440]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004962:	430a      	orrs	r2, r1
 8004964:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d112      	bne.n	8004992 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800496c:	4b6b      	ldr	r3, [pc, #428]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a6e      	ldr	r2, [pc, #440]	; (8004b2c <HAL_RCC_OscConfig+0x340>)
 8004972:	4013      	ands	r3, r2
 8004974:	0019      	movs	r1, r3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	691a      	ldr	r2, [r3, #16]
 800497a:	4b68      	ldr	r3, [pc, #416]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 800497c:	430a      	orrs	r2, r1
 800497e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004980:	4b66      	ldr	r3, [pc, #408]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	0adb      	lsrs	r3, r3, #11
 8004986:	2207      	movs	r2, #7
 8004988:	4013      	ands	r3, r2
 800498a:	4a69      	ldr	r2, [pc, #420]	; (8004b30 <HAL_RCC_OscConfig+0x344>)
 800498c:	40da      	lsrs	r2, r3
 800498e:	4b69      	ldr	r3, [pc, #420]	; (8004b34 <HAL_RCC_OscConfig+0x348>)
 8004990:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004992:	4b69      	ldr	r3, [pc, #420]	; (8004b38 <HAL_RCC_OscConfig+0x34c>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	0018      	movs	r0, r3
 8004998:	f7ff fa1a 	bl	8003dd0 <HAL_InitTick>
 800499c:	1e03      	subs	r3, r0, #0
 800499e:	d051      	beq.n	8004a44 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e27d      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d030      	beq.n	8004a0e <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80049ac:	4b5b      	ldr	r3, [pc, #364]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a5e      	ldr	r2, [pc, #376]	; (8004b2c <HAL_RCC_OscConfig+0x340>)
 80049b2:	4013      	ands	r3, r2
 80049b4:	0019      	movs	r1, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	691a      	ldr	r2, [r3, #16]
 80049ba:	4b58      	ldr	r3, [pc, #352]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 80049bc:	430a      	orrs	r2, r1
 80049be:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80049c0:	4b56      	ldr	r3, [pc, #344]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	4b55      	ldr	r3, [pc, #340]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 80049c6:	2180      	movs	r1, #128	; 0x80
 80049c8:	0049      	lsls	r1, r1, #1
 80049ca:	430a      	orrs	r2, r1
 80049cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ce:	f7ff fa5b 	bl	8003e88 <HAL_GetTick>
 80049d2:	0003      	movs	r3, r0
 80049d4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049d6:	e008      	b.n	80049ea <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049d8:	f7ff fa56 	bl	8003e88 <HAL_GetTick>
 80049dc:	0002      	movs	r2, r0
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d901      	bls.n	80049ea <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e25a      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ea:	4b4c      	ldr	r3, [pc, #304]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	2380      	movs	r3, #128	; 0x80
 80049f0:	00db      	lsls	r3, r3, #3
 80049f2:	4013      	ands	r3, r2
 80049f4:	d0f0      	beq.n	80049d8 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049f6:	4b49      	ldr	r3, [pc, #292]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	4a4b      	ldr	r2, [pc, #300]	; (8004b28 <HAL_RCC_OscConfig+0x33c>)
 80049fc:	4013      	ands	r3, r2
 80049fe:	0019      	movs	r1, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	695b      	ldr	r3, [r3, #20]
 8004a04:	021a      	lsls	r2, r3, #8
 8004a06:	4b45      	ldr	r3, [pc, #276]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	605a      	str	r2, [r3, #4]
 8004a0c:	e01b      	b.n	8004a46 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004a0e:	4b43      	ldr	r3, [pc, #268]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	4b42      	ldr	r3, [pc, #264]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004a14:	4949      	ldr	r1, [pc, #292]	; (8004b3c <HAL_RCC_OscConfig+0x350>)
 8004a16:	400a      	ands	r2, r1
 8004a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a1a:	f7ff fa35 	bl	8003e88 <HAL_GetTick>
 8004a1e:	0003      	movs	r3, r0
 8004a20:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a22:	e008      	b.n	8004a36 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a24:	f7ff fa30 	bl	8003e88 <HAL_GetTick>
 8004a28:	0002      	movs	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e234      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a36:	4b39      	ldr	r3, [pc, #228]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	2380      	movs	r3, #128	; 0x80
 8004a3c:	00db      	lsls	r3, r3, #3
 8004a3e:	4013      	ands	r3, r2
 8004a40:	d1f0      	bne.n	8004a24 <HAL_RCC_OscConfig+0x238>
 8004a42:	e000      	b.n	8004a46 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a44:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2208      	movs	r2, #8
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	d047      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004a50:	4b32      	ldr	r3, [pc, #200]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	2238      	movs	r2, #56	; 0x38
 8004a56:	4013      	ands	r3, r2
 8004a58:	2b18      	cmp	r3, #24
 8004a5a:	d10a      	bne.n	8004a72 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004a5c:	4b2f      	ldr	r3, [pc, #188]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004a5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a60:	2202      	movs	r2, #2
 8004a62:	4013      	ands	r3, r2
 8004a64:	d03c      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x2f4>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d138      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e216      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d019      	beq.n	8004aae <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004a7a:	4b28      	ldr	r3, [pc, #160]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004a7c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004a7e:	4b27      	ldr	r3, [pc, #156]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004a80:	2101      	movs	r1, #1
 8004a82:	430a      	orrs	r2, r1
 8004a84:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a86:	f7ff f9ff 	bl	8003e88 <HAL_GetTick>
 8004a8a:	0003      	movs	r3, r0
 8004a8c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a8e:	e008      	b.n	8004aa2 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a90:	f7ff f9fa 	bl	8003e88 <HAL_GetTick>
 8004a94:	0002      	movs	r2, r0
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e1fe      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004aa2:	4b1e      	ldr	r3, [pc, #120]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004aa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aa6:	2202      	movs	r2, #2
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	d0f1      	beq.n	8004a90 <HAL_RCC_OscConfig+0x2a4>
 8004aac:	e018      	b.n	8004ae0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004aae:	4b1b      	ldr	r3, [pc, #108]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004ab0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ab2:	4b1a      	ldr	r3, [pc, #104]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004ab4:	2101      	movs	r1, #1
 8004ab6:	438a      	bics	r2, r1
 8004ab8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aba:	f7ff f9e5 	bl	8003e88 <HAL_GetTick>
 8004abe:	0003      	movs	r3, r0
 8004ac0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ac4:	f7ff f9e0 	bl	8003e88 <HAL_GetTick>
 8004ac8:	0002      	movs	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e1e4      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ad6:	4b11      	ldr	r3, [pc, #68]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ada:	2202      	movs	r2, #2
 8004adc:	4013      	ands	r3, r2
 8004ade:	d1f1      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2204      	movs	r2, #4
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	d100      	bne.n	8004aec <HAL_RCC_OscConfig+0x300>
 8004aea:	e0c7      	b.n	8004c7c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aec:	231f      	movs	r3, #31
 8004aee:	18fb      	adds	r3, r7, r3
 8004af0:	2200      	movs	r2, #0
 8004af2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004af4:	4b09      	ldr	r3, [pc, #36]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	2238      	movs	r2, #56	; 0x38
 8004afa:	4013      	ands	r3, r2
 8004afc:	2b20      	cmp	r3, #32
 8004afe:	d11f      	bne.n	8004b40 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004b00:	4b06      	ldr	r3, [pc, #24]	; (8004b1c <HAL_RCC_OscConfig+0x330>)
 8004b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b04:	2202      	movs	r2, #2
 8004b06:	4013      	ands	r3, r2
 8004b08:	d100      	bne.n	8004b0c <HAL_RCC_OscConfig+0x320>
 8004b0a:	e0b7      	b.n	8004c7c <HAL_RCC_OscConfig+0x490>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d000      	beq.n	8004b16 <HAL_RCC_OscConfig+0x32a>
 8004b14:	e0b2      	b.n	8004c7c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e1c2      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
 8004b1a:	46c0      	nop			; (mov r8, r8)
 8004b1c:	40021000 	.word	0x40021000
 8004b20:	fffeffff 	.word	0xfffeffff
 8004b24:	fffbffff 	.word	0xfffbffff
 8004b28:	ffff80ff 	.word	0xffff80ff
 8004b2c:	ffffc7ff 	.word	0xffffc7ff
 8004b30:	00f42400 	.word	0x00f42400
 8004b34:	2000000c 	.word	0x2000000c
 8004b38:	20000010 	.word	0x20000010
 8004b3c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b40:	4bb5      	ldr	r3, [pc, #724]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004b42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b44:	2380      	movs	r3, #128	; 0x80
 8004b46:	055b      	lsls	r3, r3, #21
 8004b48:	4013      	ands	r3, r2
 8004b4a:	d101      	bne.n	8004b50 <HAL_RCC_OscConfig+0x364>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e000      	b.n	8004b52 <HAL_RCC_OscConfig+0x366>
 8004b50:	2300      	movs	r3, #0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d011      	beq.n	8004b7a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004b56:	4bb0      	ldr	r3, [pc, #704]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004b58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b5a:	4baf      	ldr	r3, [pc, #700]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004b5c:	2180      	movs	r1, #128	; 0x80
 8004b5e:	0549      	lsls	r1, r1, #21
 8004b60:	430a      	orrs	r2, r1
 8004b62:	63da      	str	r2, [r3, #60]	; 0x3c
 8004b64:	4bac      	ldr	r3, [pc, #688]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004b66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b68:	2380      	movs	r3, #128	; 0x80
 8004b6a:	055b      	lsls	r3, r3, #21
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004b72:	231f      	movs	r3, #31
 8004b74:	18fb      	adds	r3, r7, r3
 8004b76:	2201      	movs	r2, #1
 8004b78:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b7a:	4ba8      	ldr	r3, [pc, #672]	; (8004e1c <HAL_RCC_OscConfig+0x630>)
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	2380      	movs	r3, #128	; 0x80
 8004b80:	005b      	lsls	r3, r3, #1
 8004b82:	4013      	ands	r3, r2
 8004b84:	d11a      	bne.n	8004bbc <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b86:	4ba5      	ldr	r3, [pc, #660]	; (8004e1c <HAL_RCC_OscConfig+0x630>)
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	4ba4      	ldr	r3, [pc, #656]	; (8004e1c <HAL_RCC_OscConfig+0x630>)
 8004b8c:	2180      	movs	r1, #128	; 0x80
 8004b8e:	0049      	lsls	r1, r1, #1
 8004b90:	430a      	orrs	r2, r1
 8004b92:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004b94:	f7ff f978 	bl	8003e88 <HAL_GetTick>
 8004b98:	0003      	movs	r3, r0
 8004b9a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b9c:	e008      	b.n	8004bb0 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b9e:	f7ff f973 	bl	8003e88 <HAL_GetTick>
 8004ba2:	0002      	movs	r2, r0
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d901      	bls.n	8004bb0 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e177      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bb0:	4b9a      	ldr	r3, [pc, #616]	; (8004e1c <HAL_RCC_OscConfig+0x630>)
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	2380      	movs	r3, #128	; 0x80
 8004bb6:	005b      	lsls	r3, r3, #1
 8004bb8:	4013      	ands	r3, r2
 8004bba:	d0f0      	beq.n	8004b9e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d106      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x3e6>
 8004bc4:	4b94      	ldr	r3, [pc, #592]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004bc6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004bc8:	4b93      	ldr	r3, [pc, #588]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004bca:	2101      	movs	r1, #1
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	65da      	str	r2, [r3, #92]	; 0x5c
 8004bd0:	e01c      	b.n	8004c0c <HAL_RCC_OscConfig+0x420>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	2b05      	cmp	r3, #5
 8004bd8:	d10c      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x408>
 8004bda:	4b8f      	ldr	r3, [pc, #572]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004bdc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004bde:	4b8e      	ldr	r3, [pc, #568]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004be0:	2104      	movs	r1, #4
 8004be2:	430a      	orrs	r2, r1
 8004be4:	65da      	str	r2, [r3, #92]	; 0x5c
 8004be6:	4b8c      	ldr	r3, [pc, #560]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004be8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004bea:	4b8b      	ldr	r3, [pc, #556]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004bec:	2101      	movs	r1, #1
 8004bee:	430a      	orrs	r2, r1
 8004bf0:	65da      	str	r2, [r3, #92]	; 0x5c
 8004bf2:	e00b      	b.n	8004c0c <HAL_RCC_OscConfig+0x420>
 8004bf4:	4b88      	ldr	r3, [pc, #544]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004bf6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004bf8:	4b87      	ldr	r3, [pc, #540]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004bfa:	2101      	movs	r1, #1
 8004bfc:	438a      	bics	r2, r1
 8004bfe:	65da      	str	r2, [r3, #92]	; 0x5c
 8004c00:	4b85      	ldr	r3, [pc, #532]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004c02:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c04:	4b84      	ldr	r3, [pc, #528]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004c06:	2104      	movs	r1, #4
 8004c08:	438a      	bics	r2, r1
 8004c0a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d014      	beq.n	8004c3e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c14:	f7ff f938 	bl	8003e88 <HAL_GetTick>
 8004c18:	0003      	movs	r3, r0
 8004c1a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c1c:	e009      	b.n	8004c32 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c1e:	f7ff f933 	bl	8003e88 <HAL_GetTick>
 8004c22:	0002      	movs	r2, r0
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	4a7d      	ldr	r2, [pc, #500]	; (8004e20 <HAL_RCC_OscConfig+0x634>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d901      	bls.n	8004c32 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e136      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c32:	4b79      	ldr	r3, [pc, #484]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004c34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c36:	2202      	movs	r2, #2
 8004c38:	4013      	ands	r3, r2
 8004c3a:	d0f0      	beq.n	8004c1e <HAL_RCC_OscConfig+0x432>
 8004c3c:	e013      	b.n	8004c66 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c3e:	f7ff f923 	bl	8003e88 <HAL_GetTick>
 8004c42:	0003      	movs	r3, r0
 8004c44:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c46:	e009      	b.n	8004c5c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c48:	f7ff f91e 	bl	8003e88 <HAL_GetTick>
 8004c4c:	0002      	movs	r2, r0
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	4a73      	ldr	r2, [pc, #460]	; (8004e20 <HAL_RCC_OscConfig+0x634>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d901      	bls.n	8004c5c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e121      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c5c:	4b6e      	ldr	r3, [pc, #440]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004c5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c60:	2202      	movs	r2, #2
 8004c62:	4013      	ands	r3, r2
 8004c64:	d1f0      	bne.n	8004c48 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004c66:	231f      	movs	r3, #31
 8004c68:	18fb      	adds	r3, r7, r3
 8004c6a:	781b      	ldrb	r3, [r3, #0]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d105      	bne.n	8004c7c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004c70:	4b69      	ldr	r3, [pc, #420]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004c72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c74:	4b68      	ldr	r3, [pc, #416]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004c76:	496b      	ldr	r1, [pc, #428]	; (8004e24 <HAL_RCC_OscConfig+0x638>)
 8004c78:	400a      	ands	r2, r1
 8004c7a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2220      	movs	r2, #32
 8004c82:	4013      	ands	r3, r2
 8004c84:	d039      	beq.n	8004cfa <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	69db      	ldr	r3, [r3, #28]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d01b      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c8e:	4b62      	ldr	r3, [pc, #392]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	4b61      	ldr	r3, [pc, #388]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004c94:	2180      	movs	r1, #128	; 0x80
 8004c96:	03c9      	lsls	r1, r1, #15
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c9c:	f7ff f8f4 	bl	8003e88 <HAL_GetTick>
 8004ca0:	0003      	movs	r3, r0
 8004ca2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004ca4:	e008      	b.n	8004cb8 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ca6:	f7ff f8ef 	bl	8003e88 <HAL_GetTick>
 8004caa:	0002      	movs	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d901      	bls.n	8004cb8 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e0f3      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004cb8:	4b57      	ldr	r3, [pc, #348]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	2380      	movs	r3, #128	; 0x80
 8004cbe:	041b      	lsls	r3, r3, #16
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	d0f0      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x4ba>
 8004cc4:	e019      	b.n	8004cfa <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004cc6:	4b54      	ldr	r3, [pc, #336]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	4b53      	ldr	r3, [pc, #332]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004ccc:	4956      	ldr	r1, [pc, #344]	; (8004e28 <HAL_RCC_OscConfig+0x63c>)
 8004cce:	400a      	ands	r2, r1
 8004cd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cd2:	f7ff f8d9 	bl	8003e88 <HAL_GetTick>
 8004cd6:	0003      	movs	r3, r0
 8004cd8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cdc:	f7ff f8d4 	bl	8003e88 <HAL_GetTick>
 8004ce0:	0002      	movs	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e0d8      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004cee:	4b4a      	ldr	r3, [pc, #296]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	2380      	movs	r3, #128	; 0x80
 8004cf4:	041b      	lsls	r3, r3, #16
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	d1f0      	bne.n	8004cdc <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a1b      	ldr	r3, [r3, #32]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d100      	bne.n	8004d04 <HAL_RCC_OscConfig+0x518>
 8004d02:	e0cc      	b.n	8004e9e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d04:	4b44      	ldr	r3, [pc, #272]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	2238      	movs	r2, #56	; 0x38
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	2b10      	cmp	r3, #16
 8004d0e:	d100      	bne.n	8004d12 <HAL_RCC_OscConfig+0x526>
 8004d10:	e07b      	b.n	8004e0a <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d156      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d1a:	4b3f      	ldr	r3, [pc, #252]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	4b3e      	ldr	r3, [pc, #248]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004d20:	4942      	ldr	r1, [pc, #264]	; (8004e2c <HAL_RCC_OscConfig+0x640>)
 8004d22:	400a      	ands	r2, r1
 8004d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d26:	f7ff f8af 	bl	8003e88 <HAL_GetTick>
 8004d2a:	0003      	movs	r3, r0
 8004d2c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d2e:	e008      	b.n	8004d42 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d30:	f7ff f8aa 	bl	8003e88 <HAL_GetTick>
 8004d34:	0002      	movs	r2, r0
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d901      	bls.n	8004d42 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e0ae      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d42:	4b35      	ldr	r3, [pc, #212]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	2380      	movs	r3, #128	; 0x80
 8004d48:	049b      	lsls	r3, r3, #18
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	d1f0      	bne.n	8004d30 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d4e:	4b32      	ldr	r3, [pc, #200]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	4a37      	ldr	r2, [pc, #220]	; (8004e30 <HAL_RCC_OscConfig+0x644>)
 8004d54:	4013      	ands	r3, r2
 8004d56:	0019      	movs	r1, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d60:	431a      	orrs	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d66:	021b      	lsls	r3, r3, #8
 8004d68:	431a      	orrs	r2, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d74:	431a      	orrs	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d7a:	431a      	orrs	r2, r3
 8004d7c:	4b26      	ldr	r3, [pc, #152]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d82:	4b25      	ldr	r3, [pc, #148]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	4b24      	ldr	r3, [pc, #144]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004d88:	2180      	movs	r1, #128	; 0x80
 8004d8a:	0449      	lsls	r1, r1, #17
 8004d8c:	430a      	orrs	r2, r1
 8004d8e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004d90:	4b21      	ldr	r3, [pc, #132]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004d92:	68da      	ldr	r2, [r3, #12]
 8004d94:	4b20      	ldr	r3, [pc, #128]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004d96:	2180      	movs	r1, #128	; 0x80
 8004d98:	0549      	lsls	r1, r1, #21
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9e:	f7ff f873 	bl	8003e88 <HAL_GetTick>
 8004da2:	0003      	movs	r3, r0
 8004da4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004da6:	e008      	b.n	8004dba <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004da8:	f7ff f86e 	bl	8003e88 <HAL_GetTick>
 8004dac:	0002      	movs	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e072      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dba:	4b17      	ldr	r3, [pc, #92]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	2380      	movs	r3, #128	; 0x80
 8004dc0:	049b      	lsls	r3, r3, #18
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	d0f0      	beq.n	8004da8 <HAL_RCC_OscConfig+0x5bc>
 8004dc6:	e06a      	b.n	8004e9e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dc8:	4b13      	ldr	r3, [pc, #76]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	4b12      	ldr	r3, [pc, #72]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004dce:	4917      	ldr	r1, [pc, #92]	; (8004e2c <HAL_RCC_OscConfig+0x640>)
 8004dd0:	400a      	ands	r2, r1
 8004dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd4:	f7ff f858 	bl	8003e88 <HAL_GetTick>
 8004dd8:	0003      	movs	r3, r0
 8004dda:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ddc:	e008      	b.n	8004df0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dde:	f7ff f853 	bl	8003e88 <HAL_GetTick>
 8004de2:	0002      	movs	r2, r0
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d901      	bls.n	8004df0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e057      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004df0:	4b09      	ldr	r3, [pc, #36]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	2380      	movs	r3, #128	; 0x80
 8004df6:	049b      	lsls	r3, r3, #18
 8004df8:	4013      	ands	r3, r2
 8004dfa:	d1f0      	bne.n	8004dde <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004dfc:	4b06      	ldr	r3, [pc, #24]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004dfe:	68da      	ldr	r2, [r3, #12]
 8004e00:	4b05      	ldr	r3, [pc, #20]	; (8004e18 <HAL_RCC_OscConfig+0x62c>)
 8004e02:	490c      	ldr	r1, [pc, #48]	; (8004e34 <HAL_RCC_OscConfig+0x648>)
 8004e04:	400a      	ands	r2, r1
 8004e06:	60da      	str	r2, [r3, #12]
 8004e08:	e049      	b.n	8004e9e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d112      	bne.n	8004e38 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e044      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
 8004e16:	46c0      	nop			; (mov r8, r8)
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	40007000 	.word	0x40007000
 8004e20:	00001388 	.word	0x00001388
 8004e24:	efffffff 	.word	0xefffffff
 8004e28:	ffbfffff 	.word	0xffbfffff
 8004e2c:	feffffff 	.word	0xfeffffff
 8004e30:	11c1808c 	.word	0x11c1808c
 8004e34:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004e38:	4b1b      	ldr	r3, [pc, #108]	; (8004ea8 <HAL_RCC_OscConfig+0x6bc>)
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	2203      	movs	r2, #3
 8004e42:	401a      	ands	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d126      	bne.n	8004e9a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	2270      	movs	r2, #112	; 0x70
 8004e50:	401a      	ands	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d11f      	bne.n	8004e9a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	23fe      	movs	r3, #254	; 0xfe
 8004e5e:	01db      	lsls	r3, r3, #7
 8004e60:	401a      	ands	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e66:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d116      	bne.n	8004e9a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	23f8      	movs	r3, #248	; 0xf8
 8004e70:	039b      	lsls	r3, r3, #14
 8004e72:	401a      	ands	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d10e      	bne.n	8004e9a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004e7c:	697a      	ldr	r2, [r7, #20]
 8004e7e:	23e0      	movs	r3, #224	; 0xe0
 8004e80:	051b      	lsls	r3, r3, #20
 8004e82:	401a      	ands	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d106      	bne.n	8004e9a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	0f5b      	lsrs	r3, r3, #29
 8004e90:	075a      	lsls	r2, r3, #29
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d001      	beq.n	8004e9e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e000      	b.n	8004ea0 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	0018      	movs	r0, r3
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	b008      	add	sp, #32
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	40021000 	.word	0x40021000

08004eac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d101      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e0e9      	b.n	8005094 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ec0:	4b76      	ldr	r3, [pc, #472]	; (800509c <HAL_RCC_ClockConfig+0x1f0>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2207      	movs	r2, #7
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d91e      	bls.n	8004f0c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ece:	4b73      	ldr	r3, [pc, #460]	; (800509c <HAL_RCC_ClockConfig+0x1f0>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2207      	movs	r2, #7
 8004ed4:	4393      	bics	r3, r2
 8004ed6:	0019      	movs	r1, r3
 8004ed8:	4b70      	ldr	r3, [pc, #448]	; (800509c <HAL_RCC_ClockConfig+0x1f0>)
 8004eda:	683a      	ldr	r2, [r7, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ee0:	f7fe ffd2 	bl	8003e88 <HAL_GetTick>
 8004ee4:	0003      	movs	r3, r0
 8004ee6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ee8:	e009      	b.n	8004efe <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eea:	f7fe ffcd 	bl	8003e88 <HAL_GetTick>
 8004eee:	0002      	movs	r2, r0
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	4a6a      	ldr	r2, [pc, #424]	; (80050a0 <HAL_RCC_ClockConfig+0x1f4>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d901      	bls.n	8004efe <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e0ca      	b.n	8005094 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004efe:	4b67      	ldr	r3, [pc, #412]	; (800509c <HAL_RCC_ClockConfig+0x1f0>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2207      	movs	r2, #7
 8004f04:	4013      	ands	r3, r2
 8004f06:	683a      	ldr	r2, [r7, #0]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d1ee      	bne.n	8004eea <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2202      	movs	r2, #2
 8004f12:	4013      	ands	r3, r2
 8004f14:	d015      	beq.n	8004f42 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2204      	movs	r2, #4
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	d006      	beq.n	8004f2e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004f20:	4b60      	ldr	r3, [pc, #384]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004f22:	689a      	ldr	r2, [r3, #8]
 8004f24:	4b5f      	ldr	r3, [pc, #380]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004f26:	21e0      	movs	r1, #224	; 0xe0
 8004f28:	01c9      	lsls	r1, r1, #7
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f2e:	4b5d      	ldr	r3, [pc, #372]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	4a5d      	ldr	r2, [pc, #372]	; (80050a8 <HAL_RCC_ClockConfig+0x1fc>)
 8004f34:	4013      	ands	r3, r2
 8004f36:	0019      	movs	r1, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	689a      	ldr	r2, [r3, #8]
 8004f3c:	4b59      	ldr	r3, [pc, #356]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2201      	movs	r2, #1
 8004f48:	4013      	ands	r3, r2
 8004f4a:	d057      	beq.n	8004ffc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d107      	bne.n	8004f64 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f54:	4b53      	ldr	r3, [pc, #332]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	2380      	movs	r3, #128	; 0x80
 8004f5a:	029b      	lsls	r3, r3, #10
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	d12b      	bne.n	8004fb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e097      	b.n	8005094 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d107      	bne.n	8004f7c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f6c:	4b4d      	ldr	r3, [pc, #308]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	2380      	movs	r3, #128	; 0x80
 8004f72:	049b      	lsls	r3, r3, #18
 8004f74:	4013      	ands	r3, r2
 8004f76:	d11f      	bne.n	8004fb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e08b      	b.n	8005094 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d107      	bne.n	8004f94 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f84:	4b47      	ldr	r3, [pc, #284]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	2380      	movs	r3, #128	; 0x80
 8004f8a:	00db      	lsls	r3, r3, #3
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	d113      	bne.n	8004fb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e07f      	b.n	8005094 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	2b03      	cmp	r3, #3
 8004f9a:	d106      	bne.n	8004faa <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f9c:	4b41      	ldr	r3, [pc, #260]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004f9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fa0:	2202      	movs	r2, #2
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	d108      	bne.n	8004fb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e074      	b.n	8005094 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004faa:	4b3e      	ldr	r3, [pc, #248]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fae:	2202      	movs	r2, #2
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	d101      	bne.n	8004fb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e06d      	b.n	8005094 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fb8:	4b3a      	ldr	r3, [pc, #232]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	2207      	movs	r2, #7
 8004fbe:	4393      	bics	r3, r2
 8004fc0:	0019      	movs	r1, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685a      	ldr	r2, [r3, #4]
 8004fc6:	4b37      	ldr	r3, [pc, #220]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fcc:	f7fe ff5c 	bl	8003e88 <HAL_GetTick>
 8004fd0:	0003      	movs	r3, r0
 8004fd2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd4:	e009      	b.n	8004fea <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fd6:	f7fe ff57 	bl	8003e88 <HAL_GetTick>
 8004fda:	0002      	movs	r2, r0
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	4a2f      	ldr	r2, [pc, #188]	; (80050a0 <HAL_RCC_ClockConfig+0x1f4>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e054      	b.n	8005094 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fea:	4b2e      	ldr	r3, [pc, #184]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	2238      	movs	r2, #56	; 0x38
 8004ff0:	401a      	ands	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	00db      	lsls	r3, r3, #3
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d1ec      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ffc:	4b27      	ldr	r3, [pc, #156]	; (800509c <HAL_RCC_ClockConfig+0x1f0>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2207      	movs	r2, #7
 8005002:	4013      	ands	r3, r2
 8005004:	683a      	ldr	r2, [r7, #0]
 8005006:	429a      	cmp	r2, r3
 8005008:	d21e      	bcs.n	8005048 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800500a:	4b24      	ldr	r3, [pc, #144]	; (800509c <HAL_RCC_ClockConfig+0x1f0>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2207      	movs	r2, #7
 8005010:	4393      	bics	r3, r2
 8005012:	0019      	movs	r1, r3
 8005014:	4b21      	ldr	r3, [pc, #132]	; (800509c <HAL_RCC_ClockConfig+0x1f0>)
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	430a      	orrs	r2, r1
 800501a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800501c:	f7fe ff34 	bl	8003e88 <HAL_GetTick>
 8005020:	0003      	movs	r3, r0
 8005022:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005024:	e009      	b.n	800503a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005026:	f7fe ff2f 	bl	8003e88 <HAL_GetTick>
 800502a:	0002      	movs	r2, r0
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	4a1b      	ldr	r2, [pc, #108]	; (80050a0 <HAL_RCC_ClockConfig+0x1f4>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d901      	bls.n	800503a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e02c      	b.n	8005094 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800503a:	4b18      	ldr	r3, [pc, #96]	; (800509c <HAL_RCC_ClockConfig+0x1f0>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2207      	movs	r2, #7
 8005040:	4013      	ands	r3, r2
 8005042:	683a      	ldr	r2, [r7, #0]
 8005044:	429a      	cmp	r2, r3
 8005046:	d1ee      	bne.n	8005026 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	2204      	movs	r2, #4
 800504e:	4013      	ands	r3, r2
 8005050:	d009      	beq.n	8005066 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005052:	4b14      	ldr	r3, [pc, #80]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	4a15      	ldr	r2, [pc, #84]	; (80050ac <HAL_RCC_ClockConfig+0x200>)
 8005058:	4013      	ands	r3, r2
 800505a:	0019      	movs	r1, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	4b10      	ldr	r3, [pc, #64]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 8005062:	430a      	orrs	r2, r1
 8005064:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005066:	f000 f829 	bl	80050bc <HAL_RCC_GetSysClockFreq>
 800506a:	0001      	movs	r1, r0
 800506c:	4b0d      	ldr	r3, [pc, #52]	; (80050a4 <HAL_RCC_ClockConfig+0x1f8>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	0a1b      	lsrs	r3, r3, #8
 8005072:	220f      	movs	r2, #15
 8005074:	401a      	ands	r2, r3
 8005076:	4b0e      	ldr	r3, [pc, #56]	; (80050b0 <HAL_RCC_ClockConfig+0x204>)
 8005078:	0092      	lsls	r2, r2, #2
 800507a:	58d3      	ldr	r3, [r2, r3]
 800507c:	221f      	movs	r2, #31
 800507e:	4013      	ands	r3, r2
 8005080:	000a      	movs	r2, r1
 8005082:	40da      	lsrs	r2, r3
 8005084:	4b0b      	ldr	r3, [pc, #44]	; (80050b4 <HAL_RCC_ClockConfig+0x208>)
 8005086:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005088:	4b0b      	ldr	r3, [pc, #44]	; (80050b8 <HAL_RCC_ClockConfig+0x20c>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	0018      	movs	r0, r3
 800508e:	f7fe fe9f 	bl	8003dd0 <HAL_InitTick>
 8005092:	0003      	movs	r3, r0
}
 8005094:	0018      	movs	r0, r3
 8005096:	46bd      	mov	sp, r7
 8005098:	b004      	add	sp, #16
 800509a:	bd80      	pop	{r7, pc}
 800509c:	40022000 	.word	0x40022000
 80050a0:	00001388 	.word	0x00001388
 80050a4:	40021000 	.word	0x40021000
 80050a8:	fffff0ff 	.word	0xfffff0ff
 80050ac:	ffff8fff 	.word	0xffff8fff
 80050b0:	08014264 	.word	0x08014264
 80050b4:	2000000c 	.word	0x2000000c
 80050b8:	20000010 	.word	0x20000010

080050bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b086      	sub	sp, #24
 80050c0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80050c2:	4b3c      	ldr	r3, [pc, #240]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	2238      	movs	r2, #56	; 0x38
 80050c8:	4013      	ands	r3, r2
 80050ca:	d10f      	bne.n	80050ec <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80050cc:	4b39      	ldr	r3, [pc, #228]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	0adb      	lsrs	r3, r3, #11
 80050d2:	2207      	movs	r2, #7
 80050d4:	4013      	ands	r3, r2
 80050d6:	2201      	movs	r2, #1
 80050d8:	409a      	lsls	r2, r3
 80050da:	0013      	movs	r3, r2
 80050dc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80050de:	6839      	ldr	r1, [r7, #0]
 80050e0:	4835      	ldr	r0, [pc, #212]	; (80051b8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80050e2:	f7fb f82b 	bl	800013c <__udivsi3>
 80050e6:	0003      	movs	r3, r0
 80050e8:	613b      	str	r3, [r7, #16]
 80050ea:	e05d      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80050ec:	4b31      	ldr	r3, [pc, #196]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	2238      	movs	r2, #56	; 0x38
 80050f2:	4013      	ands	r3, r2
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d102      	bne.n	80050fe <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80050f8:	4b30      	ldr	r3, [pc, #192]	; (80051bc <HAL_RCC_GetSysClockFreq+0x100>)
 80050fa:	613b      	str	r3, [r7, #16]
 80050fc:	e054      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050fe:	4b2d      	ldr	r3, [pc, #180]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	2238      	movs	r2, #56	; 0x38
 8005104:	4013      	ands	r3, r2
 8005106:	2b10      	cmp	r3, #16
 8005108:	d138      	bne.n	800517c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800510a:	4b2a      	ldr	r3, [pc, #168]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	2203      	movs	r2, #3
 8005110:	4013      	ands	r3, r2
 8005112:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005114:	4b27      	ldr	r3, [pc, #156]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	091b      	lsrs	r3, r3, #4
 800511a:	2207      	movs	r2, #7
 800511c:	4013      	ands	r3, r2
 800511e:	3301      	adds	r3, #1
 8005120:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2b03      	cmp	r3, #3
 8005126:	d10d      	bne.n	8005144 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005128:	68b9      	ldr	r1, [r7, #8]
 800512a:	4824      	ldr	r0, [pc, #144]	; (80051bc <HAL_RCC_GetSysClockFreq+0x100>)
 800512c:	f7fb f806 	bl	800013c <__udivsi3>
 8005130:	0003      	movs	r3, r0
 8005132:	0019      	movs	r1, r3
 8005134:	4b1f      	ldr	r3, [pc, #124]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	0a1b      	lsrs	r3, r3, #8
 800513a:	227f      	movs	r2, #127	; 0x7f
 800513c:	4013      	ands	r3, r2
 800513e:	434b      	muls	r3, r1
 8005140:	617b      	str	r3, [r7, #20]
        break;
 8005142:	e00d      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005144:	68b9      	ldr	r1, [r7, #8]
 8005146:	481c      	ldr	r0, [pc, #112]	; (80051b8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005148:	f7fa fff8 	bl	800013c <__udivsi3>
 800514c:	0003      	movs	r3, r0
 800514e:	0019      	movs	r1, r3
 8005150:	4b18      	ldr	r3, [pc, #96]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	0a1b      	lsrs	r3, r3, #8
 8005156:	227f      	movs	r2, #127	; 0x7f
 8005158:	4013      	ands	r3, r2
 800515a:	434b      	muls	r3, r1
 800515c:	617b      	str	r3, [r7, #20]
        break;
 800515e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005160:	4b14      	ldr	r3, [pc, #80]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	0f5b      	lsrs	r3, r3, #29
 8005166:	2207      	movs	r2, #7
 8005168:	4013      	ands	r3, r2
 800516a:	3301      	adds	r3, #1
 800516c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800516e:	6879      	ldr	r1, [r7, #4]
 8005170:	6978      	ldr	r0, [r7, #20]
 8005172:	f7fa ffe3 	bl	800013c <__udivsi3>
 8005176:	0003      	movs	r3, r0
 8005178:	613b      	str	r3, [r7, #16]
 800517a:	e015      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800517c:	4b0d      	ldr	r3, [pc, #52]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	2238      	movs	r2, #56	; 0x38
 8005182:	4013      	ands	r3, r2
 8005184:	2b20      	cmp	r3, #32
 8005186:	d103      	bne.n	8005190 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005188:	2380      	movs	r3, #128	; 0x80
 800518a:	021b      	lsls	r3, r3, #8
 800518c:	613b      	str	r3, [r7, #16]
 800518e:	e00b      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005190:	4b08      	ldr	r3, [pc, #32]	; (80051b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	2238      	movs	r2, #56	; 0x38
 8005196:	4013      	ands	r3, r2
 8005198:	2b18      	cmp	r3, #24
 800519a:	d103      	bne.n	80051a4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800519c:	23fa      	movs	r3, #250	; 0xfa
 800519e:	01db      	lsls	r3, r3, #7
 80051a0:	613b      	str	r3, [r7, #16]
 80051a2:	e001      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80051a4:	2300      	movs	r3, #0
 80051a6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80051a8:	693b      	ldr	r3, [r7, #16]
}
 80051aa:	0018      	movs	r0, r3
 80051ac:	46bd      	mov	sp, r7
 80051ae:	b006      	add	sp, #24
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	46c0      	nop			; (mov r8, r8)
 80051b4:	40021000 	.word	0x40021000
 80051b8:	00f42400 	.word	0x00f42400
 80051bc:	007a1200 	.word	0x007a1200

080051c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051c4:	4b02      	ldr	r3, [pc, #8]	; (80051d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80051c6:	681b      	ldr	r3, [r3, #0]
}
 80051c8:	0018      	movs	r0, r3
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	46c0      	nop			; (mov r8, r8)
 80051d0:	2000000c 	.word	0x2000000c

080051d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051d4:	b5b0      	push	{r4, r5, r7, lr}
 80051d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80051d8:	f7ff fff2 	bl	80051c0 <HAL_RCC_GetHCLKFreq>
 80051dc:	0004      	movs	r4, r0
 80051de:	f7ff faf9 	bl	80047d4 <LL_RCC_GetAPB1Prescaler>
 80051e2:	0003      	movs	r3, r0
 80051e4:	0b1a      	lsrs	r2, r3, #12
 80051e6:	4b05      	ldr	r3, [pc, #20]	; (80051fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80051e8:	0092      	lsls	r2, r2, #2
 80051ea:	58d3      	ldr	r3, [r2, r3]
 80051ec:	221f      	movs	r2, #31
 80051ee:	4013      	ands	r3, r2
 80051f0:	40dc      	lsrs	r4, r3
 80051f2:	0023      	movs	r3, r4
}
 80051f4:	0018      	movs	r0, r3
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bdb0      	pop	{r4, r5, r7, pc}
 80051fa:	46c0      	nop			; (mov r8, r8)
 80051fc:	080142a4 	.word	0x080142a4

08005200 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005208:	2313      	movs	r3, #19
 800520a:	18fb      	adds	r3, r7, r3
 800520c:	2200      	movs	r2, #0
 800520e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005210:	2312      	movs	r3, #18
 8005212:	18fb      	adds	r3, r7, r3
 8005214:	2200      	movs	r2, #0
 8005216:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	2380      	movs	r3, #128	; 0x80
 800521e:	029b      	lsls	r3, r3, #10
 8005220:	4013      	ands	r3, r2
 8005222:	d100      	bne.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005224:	e0ad      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005226:	2011      	movs	r0, #17
 8005228:	183b      	adds	r3, r7, r0
 800522a:	2200      	movs	r2, #0
 800522c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800522e:	4b47      	ldr	r3, [pc, #284]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005230:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005232:	2380      	movs	r3, #128	; 0x80
 8005234:	055b      	lsls	r3, r3, #21
 8005236:	4013      	ands	r3, r2
 8005238:	d110      	bne.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800523a:	4b44      	ldr	r3, [pc, #272]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800523c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800523e:	4b43      	ldr	r3, [pc, #268]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005240:	2180      	movs	r1, #128	; 0x80
 8005242:	0549      	lsls	r1, r1, #21
 8005244:	430a      	orrs	r2, r1
 8005246:	63da      	str	r2, [r3, #60]	; 0x3c
 8005248:	4b40      	ldr	r3, [pc, #256]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800524a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800524c:	2380      	movs	r3, #128	; 0x80
 800524e:	055b      	lsls	r3, r3, #21
 8005250:	4013      	ands	r3, r2
 8005252:	60bb      	str	r3, [r7, #8]
 8005254:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005256:	183b      	adds	r3, r7, r0
 8005258:	2201      	movs	r2, #1
 800525a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800525c:	4b3c      	ldr	r3, [pc, #240]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	4b3b      	ldr	r3, [pc, #236]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005262:	2180      	movs	r1, #128	; 0x80
 8005264:	0049      	lsls	r1, r1, #1
 8005266:	430a      	orrs	r2, r1
 8005268:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800526a:	f7fe fe0d 	bl	8003e88 <HAL_GetTick>
 800526e:	0003      	movs	r3, r0
 8005270:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005272:	e00b      	b.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005274:	f7fe fe08 	bl	8003e88 <HAL_GetTick>
 8005278:	0002      	movs	r2, r0
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	2b02      	cmp	r3, #2
 8005280:	d904      	bls.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005282:	2313      	movs	r3, #19
 8005284:	18fb      	adds	r3, r7, r3
 8005286:	2203      	movs	r2, #3
 8005288:	701a      	strb	r2, [r3, #0]
        break;
 800528a:	e005      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800528c:	4b30      	ldr	r3, [pc, #192]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	2380      	movs	r3, #128	; 0x80
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	4013      	ands	r3, r2
 8005296:	d0ed      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005298:	2313      	movs	r3, #19
 800529a:	18fb      	adds	r3, r7, r3
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d15e      	bne.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052a2:	4b2a      	ldr	r3, [pc, #168]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052a6:	23c0      	movs	r3, #192	; 0xc0
 80052a8:	009b      	lsls	r3, r3, #2
 80052aa:	4013      	ands	r3, r2
 80052ac:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d019      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b8:	697a      	ldr	r2, [r7, #20]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d014      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052be:	4b23      	ldr	r3, [pc, #140]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052c2:	4a24      	ldr	r2, [pc, #144]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80052c4:	4013      	ands	r3, r2
 80052c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052c8:	4b20      	ldr	r3, [pc, #128]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052ca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052cc:	4b1f      	ldr	r3, [pc, #124]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052ce:	2180      	movs	r1, #128	; 0x80
 80052d0:	0249      	lsls	r1, r1, #9
 80052d2:	430a      	orrs	r2, r1
 80052d4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052d6:	4b1d      	ldr	r3, [pc, #116]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052d8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052da:	4b1c      	ldr	r3, [pc, #112]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052dc:	491e      	ldr	r1, [pc, #120]	; (8005358 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80052de:	400a      	ands	r2, r1
 80052e0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052e2:	4b1a      	ldr	r3, [pc, #104]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	2201      	movs	r2, #1
 80052ec:	4013      	ands	r3, r2
 80052ee:	d016      	beq.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052f0:	f7fe fdca 	bl	8003e88 <HAL_GetTick>
 80052f4:	0003      	movs	r3, r0
 80052f6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052f8:	e00c      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052fa:	f7fe fdc5 	bl	8003e88 <HAL_GetTick>
 80052fe:	0002      	movs	r2, r0
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	4a15      	ldr	r2, [pc, #84]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d904      	bls.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800530a:	2313      	movs	r3, #19
 800530c:	18fb      	adds	r3, r7, r3
 800530e:	2203      	movs	r2, #3
 8005310:	701a      	strb	r2, [r3, #0]
            break;
 8005312:	e004      	b.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005314:	4b0d      	ldr	r3, [pc, #52]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005318:	2202      	movs	r2, #2
 800531a:	4013      	ands	r3, r2
 800531c:	d0ed      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800531e:	2313      	movs	r3, #19
 8005320:	18fb      	adds	r3, r7, r3
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10a      	bne.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005328:	4b08      	ldr	r3, [pc, #32]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800532a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800532c:	4a09      	ldr	r2, [pc, #36]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800532e:	4013      	ands	r3, r2
 8005330:	0019      	movs	r1, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005336:	4b05      	ldr	r3, [pc, #20]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005338:	430a      	orrs	r2, r1
 800533a:	65da      	str	r2, [r3, #92]	; 0x5c
 800533c:	e016      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800533e:	2312      	movs	r3, #18
 8005340:	18fb      	adds	r3, r7, r3
 8005342:	2213      	movs	r2, #19
 8005344:	18ba      	adds	r2, r7, r2
 8005346:	7812      	ldrb	r2, [r2, #0]
 8005348:	701a      	strb	r2, [r3, #0]
 800534a:	e00f      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800534c:	40021000 	.word	0x40021000
 8005350:	40007000 	.word	0x40007000
 8005354:	fffffcff 	.word	0xfffffcff
 8005358:	fffeffff 	.word	0xfffeffff
 800535c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005360:	2312      	movs	r3, #18
 8005362:	18fb      	adds	r3, r7, r3
 8005364:	2213      	movs	r2, #19
 8005366:	18ba      	adds	r2, r7, r2
 8005368:	7812      	ldrb	r2, [r2, #0]
 800536a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800536c:	2311      	movs	r3, #17
 800536e:	18fb      	adds	r3, r7, r3
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	2b01      	cmp	r3, #1
 8005374:	d105      	bne.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005376:	4bb6      	ldr	r3, [pc, #728]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005378:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800537a:	4bb5      	ldr	r3, [pc, #724]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800537c:	49b5      	ldr	r1, [pc, #724]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800537e:	400a      	ands	r2, r1
 8005380:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2201      	movs	r2, #1
 8005388:	4013      	ands	r3, r2
 800538a:	d009      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800538c:	4bb0      	ldr	r3, [pc, #704]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800538e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005390:	2203      	movs	r2, #3
 8005392:	4393      	bics	r3, r2
 8005394:	0019      	movs	r1, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	4bad      	ldr	r3, [pc, #692]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800539c:	430a      	orrs	r2, r1
 800539e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2202      	movs	r2, #2
 80053a6:	4013      	ands	r3, r2
 80053a8:	d009      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053aa:	4ba9      	ldr	r3, [pc, #676]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ae:	220c      	movs	r2, #12
 80053b0:	4393      	bics	r3, r2
 80053b2:	0019      	movs	r1, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	689a      	ldr	r2, [r3, #8]
 80053b8:	4ba5      	ldr	r3, [pc, #660]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053ba:	430a      	orrs	r2, r1
 80053bc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2204      	movs	r2, #4
 80053c4:	4013      	ands	r3, r2
 80053c6:	d009      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053c8:	4ba1      	ldr	r3, [pc, #644]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053cc:	2230      	movs	r2, #48	; 0x30
 80053ce:	4393      	bics	r3, r2
 80053d0:	0019      	movs	r1, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	68da      	ldr	r2, [r3, #12]
 80053d6:	4b9e      	ldr	r3, [pc, #632]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053d8:	430a      	orrs	r2, r1
 80053da:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2210      	movs	r2, #16
 80053e2:	4013      	ands	r3, r2
 80053e4:	d009      	beq.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053e6:	4b9a      	ldr	r3, [pc, #616]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ea:	4a9b      	ldr	r2, [pc, #620]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80053ec:	4013      	ands	r3, r2
 80053ee:	0019      	movs	r1, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	691a      	ldr	r2, [r3, #16]
 80053f4:	4b96      	ldr	r3, [pc, #600]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053f6:	430a      	orrs	r2, r1
 80053f8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	2380      	movs	r3, #128	; 0x80
 8005400:	015b      	lsls	r3, r3, #5
 8005402:	4013      	ands	r3, r2
 8005404:	d009      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8005406:	4b92      	ldr	r3, [pc, #584]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800540a:	4a94      	ldr	r2, [pc, #592]	; (800565c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800540c:	4013      	ands	r3, r2
 800540e:	0019      	movs	r1, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	695a      	ldr	r2, [r3, #20]
 8005414:	4b8e      	ldr	r3, [pc, #568]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005416:	430a      	orrs	r2, r1
 8005418:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	2380      	movs	r3, #128	; 0x80
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	4013      	ands	r3, r2
 8005424:	d009      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005426:	4b8a      	ldr	r3, [pc, #552]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800542a:	4a8d      	ldr	r2, [pc, #564]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800542c:	4013      	ands	r3, r2
 800542e:	0019      	movs	r1, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005434:	4b86      	ldr	r3, [pc, #536]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005436:	430a      	orrs	r2, r1
 8005438:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	2380      	movs	r3, #128	; 0x80
 8005440:	00db      	lsls	r3, r3, #3
 8005442:	4013      	ands	r3, r2
 8005444:	d009      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005446:	4b82      	ldr	r3, [pc, #520]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800544a:	4a86      	ldr	r2, [pc, #536]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800544c:	4013      	ands	r3, r2
 800544e:	0019      	movs	r1, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005454:	4b7e      	ldr	r3, [pc, #504]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005456:	430a      	orrs	r2, r1
 8005458:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	2220      	movs	r2, #32
 8005460:	4013      	ands	r3, r2
 8005462:	d009      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005464:	4b7a      	ldr	r3, [pc, #488]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005468:	4a7f      	ldr	r2, [pc, #508]	; (8005668 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800546a:	4013      	ands	r3, r2
 800546c:	0019      	movs	r1, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	699a      	ldr	r2, [r3, #24]
 8005472:	4b77      	ldr	r3, [pc, #476]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005474:	430a      	orrs	r2, r1
 8005476:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2240      	movs	r2, #64	; 0x40
 800547e:	4013      	ands	r3, r2
 8005480:	d009      	beq.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005482:	4b73      	ldr	r3, [pc, #460]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005486:	4a79      	ldr	r2, [pc, #484]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005488:	4013      	ands	r3, r2
 800548a:	0019      	movs	r1, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	69da      	ldr	r2, [r3, #28]
 8005490:	4b6f      	ldr	r3, [pc, #444]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005492:	430a      	orrs	r2, r1
 8005494:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	2380      	movs	r3, #128	; 0x80
 800549c:	01db      	lsls	r3, r3, #7
 800549e:	4013      	ands	r3, r2
 80054a0:	d015      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054a2:	4b6b      	ldr	r3, [pc, #428]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	0899      	lsrs	r1, r3, #2
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054ae:	4b68      	ldr	r3, [pc, #416]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054b0:	430a      	orrs	r2, r1
 80054b2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054b8:	2380      	movs	r3, #128	; 0x80
 80054ba:	05db      	lsls	r3, r3, #23
 80054bc:	429a      	cmp	r2, r3
 80054be:	d106      	bne.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80054c0:	4b63      	ldr	r3, [pc, #396]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054c2:	68da      	ldr	r2, [r3, #12]
 80054c4:	4b62      	ldr	r3, [pc, #392]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054c6:	2180      	movs	r1, #128	; 0x80
 80054c8:	0249      	lsls	r1, r1, #9
 80054ca:	430a      	orrs	r2, r1
 80054cc:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	2380      	movs	r3, #128	; 0x80
 80054d4:	031b      	lsls	r3, r3, #12
 80054d6:	4013      	ands	r3, r2
 80054d8:	d009      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80054da:	4b5d      	ldr	r3, [pc, #372]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054de:	2240      	movs	r2, #64	; 0x40
 80054e0:	4393      	bics	r3, r2
 80054e2:	0019      	movs	r1, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054e8:	4b59      	ldr	r3, [pc, #356]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ea:	430a      	orrs	r2, r1
 80054ec:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	2380      	movs	r3, #128	; 0x80
 80054f4:	039b      	lsls	r3, r3, #14
 80054f6:	4013      	ands	r3, r2
 80054f8:	d016      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80054fa:	4b55      	ldr	r3, [pc, #340]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054fe:	4a5c      	ldr	r2, [pc, #368]	; (8005670 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005500:	4013      	ands	r3, r2
 8005502:	0019      	movs	r1, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005508:	4b51      	ldr	r3, [pc, #324]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800550a:	430a      	orrs	r2, r1
 800550c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005512:	2380      	movs	r3, #128	; 0x80
 8005514:	03db      	lsls	r3, r3, #15
 8005516:	429a      	cmp	r2, r3
 8005518:	d106      	bne.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800551a:	4b4d      	ldr	r3, [pc, #308]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800551c:	68da      	ldr	r2, [r3, #12]
 800551e:	4b4c      	ldr	r3, [pc, #304]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005520:	2180      	movs	r1, #128	; 0x80
 8005522:	0449      	lsls	r1, r1, #17
 8005524:	430a      	orrs	r2, r1
 8005526:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	2380      	movs	r3, #128	; 0x80
 800552e:	03db      	lsls	r3, r3, #15
 8005530:	4013      	ands	r3, r2
 8005532:	d016      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005534:	4b46      	ldr	r3, [pc, #280]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005536:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005538:	4a4e      	ldr	r2, [pc, #312]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800553a:	4013      	ands	r3, r2
 800553c:	0019      	movs	r1, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005542:	4b43      	ldr	r3, [pc, #268]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005544:	430a      	orrs	r2, r1
 8005546:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800554c:	2380      	movs	r3, #128	; 0x80
 800554e:	045b      	lsls	r3, r3, #17
 8005550:	429a      	cmp	r2, r3
 8005552:	d106      	bne.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005554:	4b3e      	ldr	r3, [pc, #248]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005556:	68da      	ldr	r2, [r3, #12]
 8005558:	4b3d      	ldr	r3, [pc, #244]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800555a:	2180      	movs	r1, #128	; 0x80
 800555c:	0449      	lsls	r1, r1, #17
 800555e:	430a      	orrs	r2, r1
 8005560:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	2380      	movs	r3, #128	; 0x80
 8005568:	011b      	lsls	r3, r3, #4
 800556a:	4013      	ands	r3, r2
 800556c:	d014      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800556e:	4b38      	ldr	r3, [pc, #224]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005572:	2203      	movs	r2, #3
 8005574:	4393      	bics	r3, r2
 8005576:	0019      	movs	r1, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a1a      	ldr	r2, [r3, #32]
 800557c:	4b34      	ldr	r3, [pc, #208]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800557e:	430a      	orrs	r2, r1
 8005580:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	2b01      	cmp	r3, #1
 8005588:	d106      	bne.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800558a:	4b31      	ldr	r3, [pc, #196]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800558c:	68da      	ldr	r2, [r3, #12]
 800558e:	4b30      	ldr	r3, [pc, #192]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005590:	2180      	movs	r1, #128	; 0x80
 8005592:	0249      	lsls	r1, r1, #9
 8005594:	430a      	orrs	r2, r1
 8005596:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	2380      	movs	r3, #128	; 0x80
 800559e:	019b      	lsls	r3, r3, #6
 80055a0:	4013      	ands	r3, r2
 80055a2:	d014      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80055a4:	4b2a      	ldr	r3, [pc, #168]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055a8:	220c      	movs	r2, #12
 80055aa:	4393      	bics	r3, r2
 80055ac:	0019      	movs	r1, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055b2:	4b27      	ldr	r3, [pc, #156]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055b4:	430a      	orrs	r2, r1
 80055b6:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055bc:	2b04      	cmp	r3, #4
 80055be:	d106      	bne.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80055c0:	4b23      	ldr	r3, [pc, #140]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055c2:	68da      	ldr	r2, [r3, #12]
 80055c4:	4b22      	ldr	r3, [pc, #136]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055c6:	2180      	movs	r1, #128	; 0x80
 80055c8:	0249      	lsls	r1, r1, #9
 80055ca:	430a      	orrs	r2, r1
 80055cc:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	2380      	movs	r3, #128	; 0x80
 80055d4:	045b      	lsls	r3, r3, #17
 80055d6:	4013      	ands	r3, r2
 80055d8:	d016      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055da:	4b1d      	ldr	r3, [pc, #116]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055de:	4a22      	ldr	r2, [pc, #136]	; (8005668 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80055e0:	4013      	ands	r3, r2
 80055e2:	0019      	movs	r1, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055e8:	4b19      	ldr	r3, [pc, #100]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055ea:	430a      	orrs	r2, r1
 80055ec:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055f2:	2380      	movs	r3, #128	; 0x80
 80055f4:	019b      	lsls	r3, r3, #6
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d106      	bne.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80055fa:	4b15      	ldr	r3, [pc, #84]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055fc:	68da      	ldr	r2, [r3, #12]
 80055fe:	4b14      	ldr	r3, [pc, #80]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005600:	2180      	movs	r1, #128	; 0x80
 8005602:	0449      	lsls	r1, r1, #17
 8005604:	430a      	orrs	r2, r1
 8005606:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	2380      	movs	r3, #128	; 0x80
 800560e:	049b      	lsls	r3, r3, #18
 8005610:	4013      	ands	r3, r2
 8005612:	d016      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005614:	4b0e      	ldr	r3, [pc, #56]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005618:	4a10      	ldr	r2, [pc, #64]	; (800565c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800561a:	4013      	ands	r3, r2
 800561c:	0019      	movs	r1, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005622:	4b0b      	ldr	r3, [pc, #44]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005624:	430a      	orrs	r2, r1
 8005626:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800562c:	2380      	movs	r3, #128	; 0x80
 800562e:	005b      	lsls	r3, r3, #1
 8005630:	429a      	cmp	r2, r3
 8005632:	d106      	bne.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005634:	4b06      	ldr	r3, [pc, #24]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005636:	68da      	ldr	r2, [r3, #12]
 8005638:	4b05      	ldr	r3, [pc, #20]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800563a:	2180      	movs	r1, #128	; 0x80
 800563c:	0449      	lsls	r1, r1, #17
 800563e:	430a      	orrs	r2, r1
 8005640:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005642:	2312      	movs	r3, #18
 8005644:	18fb      	adds	r3, r7, r3
 8005646:	781b      	ldrb	r3, [r3, #0]
}
 8005648:	0018      	movs	r0, r3
 800564a:	46bd      	mov	sp, r7
 800564c:	b006      	add	sp, #24
 800564e:	bd80      	pop	{r7, pc}
 8005650:	40021000 	.word	0x40021000
 8005654:	efffffff 	.word	0xefffffff
 8005658:	fffff3ff 	.word	0xfffff3ff
 800565c:	fffffcff 	.word	0xfffffcff
 8005660:	fff3ffff 	.word	0xfff3ffff
 8005664:	ffcfffff 	.word	0xffcfffff
 8005668:	ffffcfff 	.word	0xffffcfff
 800566c:	ffff3fff 	.word	0xffff3fff
 8005670:	ffbfffff 	.word	0xffbfffff
 8005674:	feffffff 	.word	0xfeffffff

08005678 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005678:	b5b0      	push	{r4, r5, r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005680:	230f      	movs	r3, #15
 8005682:	18fb      	adds	r3, r7, r3
 8005684:	2201      	movs	r2, #1
 8005686:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d100      	bne.n	8005690 <HAL_RTC_Init+0x18>
 800568e:	e08c      	b.n	80057aa <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2229      	movs	r2, #41	; 0x29
 8005694:	5c9b      	ldrb	r3, [r3, r2]
 8005696:	b2db      	uxtb	r3, r3
 8005698:	2b00      	cmp	r3, #0
 800569a:	d10b      	bne.n	80056b4 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2228      	movs	r2, #40	; 0x28
 80056a0:	2100      	movs	r1, #0
 80056a2:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2288      	movs	r2, #136	; 0x88
 80056a8:	0212      	lsls	r2, r2, #8
 80056aa:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	0018      	movs	r0, r3
 80056b0:	f7fe f800 	bl	80036b4 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2229      	movs	r2, #41	; 0x29
 80056b8:	2102      	movs	r1, #2
 80056ba:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	2210      	movs	r2, #16
 80056c4:	4013      	ands	r3, r2
 80056c6:	2b10      	cmp	r3, #16
 80056c8:	d062      	beq.n	8005790 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	22ca      	movs	r2, #202	; 0xca
 80056d0:	625a      	str	r2, [r3, #36]	; 0x24
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2253      	movs	r2, #83	; 0x53
 80056d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80056da:	250f      	movs	r5, #15
 80056dc:	197c      	adds	r4, r7, r5
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	0018      	movs	r0, r3
 80056e2:	f000 fbf3 	bl	8005ecc <RTC_EnterInitMode>
 80056e6:	0003      	movs	r3, r0
 80056e8:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80056ea:	0028      	movs	r0, r5
 80056ec:	183b      	adds	r3, r7, r0
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d12c      	bne.n	800574e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	699a      	ldr	r2, [r3, #24]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	492e      	ldr	r1, [pc, #184]	; (80057b8 <HAL_RTC_Init+0x140>)
 8005700:	400a      	ands	r2, r1
 8005702:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	6999      	ldr	r1, [r3, #24]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	689a      	ldr	r2, [r3, #8]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	431a      	orrs	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	69db      	ldr	r3, [r3, #28]
 8005718:	431a      	orrs	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	430a      	orrs	r2, r1
 8005720:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	6912      	ldr	r2, [r2, #16]
 800572a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	6919      	ldr	r1, [r3, #16]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	041a      	lsls	r2, r3, #16
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	430a      	orrs	r2, r1
 800573e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005740:	183c      	adds	r4, r7, r0
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	0018      	movs	r0, r3
 8005746:	f000 fc03 	bl	8005f50 <RTC_ExitInitMode>
 800574a:	0003      	movs	r3, r0
 800574c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800574e:	230f      	movs	r3, #15
 8005750:	18fb      	adds	r3, r7, r3
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d116      	bne.n	8005786 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	699a      	ldr	r2, [r3, #24]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	00d2      	lsls	r2, r2, #3
 8005764:	08d2      	lsrs	r2, r2, #3
 8005766:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6999      	ldr	r1, [r3, #24]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a1b      	ldr	r3, [r3, #32]
 8005776:	431a      	orrs	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	431a      	orrs	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	430a      	orrs	r2, r1
 8005784:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	22ff      	movs	r2, #255	; 0xff
 800578c:	625a      	str	r2, [r3, #36]	; 0x24
 800578e:	e003      	b.n	8005798 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005790:	230f      	movs	r3, #15
 8005792:	18fb      	adds	r3, r7, r3
 8005794:	2200      	movs	r2, #0
 8005796:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8005798:	230f      	movs	r3, #15
 800579a:	18fb      	adds	r3, r7, r3
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d103      	bne.n	80057aa <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2229      	movs	r2, #41	; 0x29
 80057a6:	2101      	movs	r1, #1
 80057a8:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80057aa:	230f      	movs	r3, #15
 80057ac:	18fb      	adds	r3, r7, r3
 80057ae:	781b      	ldrb	r3, [r3, #0]
}
 80057b0:	0018      	movs	r0, r3
 80057b2:	46bd      	mov	sp, r7
 80057b4:	b004      	add	sp, #16
 80057b6:	bdb0      	pop	{r4, r5, r7, pc}
 80057b8:	fb8fffbf 	.word	0xfb8fffbf

080057bc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80057bc:	b5b0      	push	{r4, r5, r7, lr}
 80057be:	b086      	sub	sp, #24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2228      	movs	r2, #40	; 0x28
 80057cc:	5c9b      	ldrb	r3, [r3, r2]
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d101      	bne.n	80057d6 <HAL_RTC_SetTime+0x1a>
 80057d2:	2302      	movs	r3, #2
 80057d4:	e092      	b.n	80058fc <HAL_RTC_SetTime+0x140>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2228      	movs	r2, #40	; 0x28
 80057da:	2101      	movs	r1, #1
 80057dc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2229      	movs	r2, #41	; 0x29
 80057e2:	2102      	movs	r1, #2
 80057e4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	22ca      	movs	r2, #202	; 0xca
 80057ec:	625a      	str	r2, [r3, #36]	; 0x24
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2253      	movs	r2, #83	; 0x53
 80057f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80057f6:	2513      	movs	r5, #19
 80057f8:	197c      	adds	r4, r7, r5
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	0018      	movs	r0, r3
 80057fe:	f000 fb65 	bl	8005ecc <RTC_EnterInitMode>
 8005802:	0003      	movs	r3, r0
 8005804:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005806:	197b      	adds	r3, r7, r5
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d162      	bne.n	80058d4 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d125      	bne.n	8005860 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	699b      	ldr	r3, [r3, #24]
 800581a:	2240      	movs	r2, #64	; 0x40
 800581c:	4013      	ands	r3, r2
 800581e:	d102      	bne.n	8005826 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2200      	movs	r2, #0
 8005824:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	781b      	ldrb	r3, [r3, #0]
 800582a:	0018      	movs	r0, r3
 800582c:	f000 fbd4 	bl	8005fd8 <RTC_ByteToBcd2>
 8005830:	0003      	movs	r3, r0
 8005832:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	785b      	ldrb	r3, [r3, #1]
 8005838:	0018      	movs	r0, r3
 800583a:	f000 fbcd 	bl	8005fd8 <RTC_ByteToBcd2>
 800583e:	0003      	movs	r3, r0
 8005840:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005842:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	789b      	ldrb	r3, [r3, #2]
 8005848:	0018      	movs	r0, r3
 800584a:	f000 fbc5 	bl	8005fd8 <RTC_ByteToBcd2>
 800584e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005850:	0022      	movs	r2, r4
 8005852:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	78db      	ldrb	r3, [r3, #3]
 8005858:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800585a:	4313      	orrs	r3, r2
 800585c:	617b      	str	r3, [r7, #20]
 800585e:	e017      	b.n	8005890 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	699b      	ldr	r3, [r3, #24]
 8005866:	2240      	movs	r2, #64	; 0x40
 8005868:	4013      	ands	r3, r2
 800586a:	d102      	bne.n	8005872 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	2200      	movs	r2, #0
 8005870:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	785b      	ldrb	r3, [r3, #1]
 800587c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800587e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005884:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	78db      	ldrb	r3, [r3, #3]
 800588a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800588c:	4313      	orrs	r3, r2
 800588e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	697a      	ldr	r2, [r7, #20]
 8005896:	491b      	ldr	r1, [pc, #108]	; (8005904 <HAL_RTC_SetTime+0x148>)
 8005898:	400a      	ands	r2, r1
 800589a:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	699a      	ldr	r2, [r3, #24]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4918      	ldr	r1, [pc, #96]	; (8005908 <HAL_RTC_SetTime+0x14c>)
 80058a8:	400a      	ands	r2, r1
 80058aa:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	6999      	ldr	r1, [r3, #24]
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	68da      	ldr	r2, [r3, #12]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	431a      	orrs	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	430a      	orrs	r2, r1
 80058c2:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80058c4:	2313      	movs	r3, #19
 80058c6:	18fc      	adds	r4, r7, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	0018      	movs	r0, r3
 80058cc:	f000 fb40 	bl	8005f50 <RTC_ExitInitMode>
 80058d0:	0003      	movs	r3, r0
 80058d2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	22ff      	movs	r2, #255	; 0xff
 80058da:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 80058dc:	2313      	movs	r3, #19
 80058de:	18fb      	adds	r3, r7, r3
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d103      	bne.n	80058ee <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2229      	movs	r2, #41	; 0x29
 80058ea:	2101      	movs	r1, #1
 80058ec:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2228      	movs	r2, #40	; 0x28
 80058f2:	2100      	movs	r1, #0
 80058f4:	5499      	strb	r1, [r3, r2]

  return status;
 80058f6:	2313      	movs	r3, #19
 80058f8:	18fb      	adds	r3, r7, r3
 80058fa:	781b      	ldrb	r3, [r3, #0]
}
 80058fc:	0018      	movs	r0, r3
 80058fe:	46bd      	mov	sp, r7
 8005900:	b006      	add	sp, #24
 8005902:	bdb0      	pop	{r4, r5, r7, pc}
 8005904:	007f7f7f 	.word	0x007f7f7f
 8005908:	fffbffff 	.word	0xfffbffff

0800590c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	689a      	ldr	r2, [r3, #8]
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	691b      	ldr	r3, [r3, #16]
 8005928:	045b      	lsls	r3, r3, #17
 800592a:	0c5a      	lsrs	r2, r3, #17
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a22      	ldr	r2, [pc, #136]	; (80059c0 <HAL_RTC_GetTime+0xb4>)
 8005938:	4013      	ands	r3, r2
 800593a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	0c1b      	lsrs	r3, r3, #16
 8005940:	b2db      	uxtb	r3, r3
 8005942:	223f      	movs	r2, #63	; 0x3f
 8005944:	4013      	ands	r3, r2
 8005946:	b2da      	uxtb	r2, r3
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	0a1b      	lsrs	r3, r3, #8
 8005950:	b2db      	uxtb	r3, r3
 8005952:	227f      	movs	r2, #127	; 0x7f
 8005954:	4013      	ands	r3, r2
 8005956:	b2da      	uxtb	r2, r3
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	b2db      	uxtb	r3, r3
 8005960:	227f      	movs	r2, #127	; 0x7f
 8005962:	4013      	ands	r3, r2
 8005964:	b2da      	uxtb	r2, r3
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	0d9b      	lsrs	r3, r3, #22
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2201      	movs	r2, #1
 8005972:	4013      	ands	r3, r2
 8005974:	b2da      	uxtb	r2, r3
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d11a      	bne.n	80059b6 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	0018      	movs	r0, r3
 8005986:	f000 fb4f 	bl	8006028 <RTC_Bcd2ToByte>
 800598a:	0003      	movs	r3, r0
 800598c:	001a      	movs	r2, r3
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	785b      	ldrb	r3, [r3, #1]
 8005996:	0018      	movs	r0, r3
 8005998:	f000 fb46 	bl	8006028 <RTC_Bcd2ToByte>
 800599c:	0003      	movs	r3, r0
 800599e:	001a      	movs	r2, r3
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	789b      	ldrb	r3, [r3, #2]
 80059a8:	0018      	movs	r0, r3
 80059aa:	f000 fb3d 	bl	8006028 <RTC_Bcd2ToByte>
 80059ae:	0003      	movs	r3, r0
 80059b0:	001a      	movs	r2, r3
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80059b6:	2300      	movs	r3, #0
}
 80059b8:	0018      	movs	r0, r3
 80059ba:	46bd      	mov	sp, r7
 80059bc:	b006      	add	sp, #24
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	007f7f7f 	.word	0x007f7f7f

080059c4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80059c4:	b5b0      	push	{r4, r5, r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2228      	movs	r2, #40	; 0x28
 80059d4:	5c9b      	ldrb	r3, [r3, r2]
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d101      	bne.n	80059de <HAL_RTC_SetDate+0x1a>
 80059da:	2302      	movs	r3, #2
 80059dc:	e07e      	b.n	8005adc <HAL_RTC_SetDate+0x118>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2228      	movs	r2, #40	; 0x28
 80059e2:	2101      	movs	r1, #1
 80059e4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2229      	movs	r2, #41	; 0x29
 80059ea:	2102      	movs	r1, #2
 80059ec:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10e      	bne.n	8005a12 <HAL_RTC_SetDate+0x4e>
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	785b      	ldrb	r3, [r3, #1]
 80059f8:	001a      	movs	r2, r3
 80059fa:	2310      	movs	r3, #16
 80059fc:	4013      	ands	r3, r2
 80059fe:	d008      	beq.n	8005a12 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	785b      	ldrb	r3, [r3, #1]
 8005a04:	2210      	movs	r2, #16
 8005a06:	4393      	bics	r3, r2
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	330a      	adds	r3, #10
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d11c      	bne.n	8005a52 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	78db      	ldrb	r3, [r3, #3]
 8005a1c:	0018      	movs	r0, r3
 8005a1e:	f000 fadb 	bl	8005fd8 <RTC_ByteToBcd2>
 8005a22:	0003      	movs	r3, r0
 8005a24:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	785b      	ldrb	r3, [r3, #1]
 8005a2a:	0018      	movs	r0, r3
 8005a2c:	f000 fad4 	bl	8005fd8 <RTC_ByteToBcd2>
 8005a30:	0003      	movs	r3, r0
 8005a32:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005a34:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	789b      	ldrb	r3, [r3, #2]
 8005a3a:	0018      	movs	r0, r3
 8005a3c:	f000 facc 	bl	8005fd8 <RTC_ByteToBcd2>
 8005a40:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005a42:	0022      	movs	r2, r4
 8005a44:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	617b      	str	r3, [r7, #20]
 8005a50:	e00e      	b.n	8005a70 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	78db      	ldrb	r3, [r3, #3]
 8005a56:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	785b      	ldrb	r3, [r3, #1]
 8005a5c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005a5e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005a60:	68ba      	ldr	r2, [r7, #8]
 8005a62:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005a64:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	22ca      	movs	r2, #202	; 0xca
 8005a76:	625a      	str	r2, [r3, #36]	; 0x24
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2253      	movs	r2, #83	; 0x53
 8005a7e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005a80:	2513      	movs	r5, #19
 8005a82:	197c      	adds	r4, r7, r5
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	0018      	movs	r0, r3
 8005a88:	f000 fa20 	bl	8005ecc <RTC_EnterInitMode>
 8005a8c:	0003      	movs	r3, r0
 8005a8e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005a90:	0028      	movs	r0, r5
 8005a92:	183b      	adds	r3, r7, r0
 8005a94:	781b      	ldrb	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10c      	bne.n	8005ab4 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	697a      	ldr	r2, [r7, #20]
 8005aa0:	4910      	ldr	r1, [pc, #64]	; (8005ae4 <HAL_RTC_SetDate+0x120>)
 8005aa2:	400a      	ands	r2, r1
 8005aa4:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005aa6:	183c      	adds	r4, r7, r0
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	0018      	movs	r0, r3
 8005aac:	f000 fa50 	bl	8005f50 <RTC_ExitInitMode>
 8005ab0:	0003      	movs	r3, r0
 8005ab2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	22ff      	movs	r2, #255	; 0xff
 8005aba:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005abc:	2313      	movs	r3, #19
 8005abe:	18fb      	adds	r3, r7, r3
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d103      	bne.n	8005ace <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2229      	movs	r2, #41	; 0x29
 8005aca:	2101      	movs	r1, #1
 8005acc:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2228      	movs	r2, #40	; 0x28
 8005ad2:	2100      	movs	r1, #0
 8005ad4:	5499      	strb	r1, [r3, r2]

  return status;
 8005ad6:	2313      	movs	r3, #19
 8005ad8:	18fb      	adds	r3, r7, r3
 8005ada:	781b      	ldrb	r3, [r3, #0]
}
 8005adc:	0018      	movs	r0, r3
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	b006      	add	sp, #24
 8005ae2:	bdb0      	pop	{r4, r5, r7, pc}
 8005ae4:	00ffff3f 	.word	0x00ffff3f

08005ae8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	4a21      	ldr	r2, [pc, #132]	; (8005b80 <HAL_RTC_GetDate+0x98>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	0c1b      	lsrs	r3, r3, #16
 8005b04:	b2da      	uxtb	r2, r3
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	0a1b      	lsrs	r3, r3, #8
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	221f      	movs	r2, #31
 8005b12:	4013      	ands	r3, r2
 8005b14:	b2da      	uxtb	r2, r3
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	223f      	movs	r2, #63	; 0x3f
 8005b20:	4013      	ands	r3, r2
 8005b22:	b2da      	uxtb	r2, r3
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	0b5b      	lsrs	r3, r3, #13
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2207      	movs	r2, #7
 8005b30:	4013      	ands	r3, r2
 8005b32:	b2da      	uxtb	r2, r3
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d11a      	bne.n	8005b74 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	78db      	ldrb	r3, [r3, #3]
 8005b42:	0018      	movs	r0, r3
 8005b44:	f000 fa70 	bl	8006028 <RTC_Bcd2ToByte>
 8005b48:	0003      	movs	r3, r0
 8005b4a:	001a      	movs	r2, r3
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	785b      	ldrb	r3, [r3, #1]
 8005b54:	0018      	movs	r0, r3
 8005b56:	f000 fa67 	bl	8006028 <RTC_Bcd2ToByte>
 8005b5a:	0003      	movs	r3, r0
 8005b5c:	001a      	movs	r2, r3
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	789b      	ldrb	r3, [r3, #2]
 8005b66:	0018      	movs	r0, r3
 8005b68:	f000 fa5e 	bl	8006028 <RTC_Bcd2ToByte>
 8005b6c:	0003      	movs	r3, r0
 8005b6e:	001a      	movs	r2, r3
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	0018      	movs	r0, r3
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	b006      	add	sp, #24
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	46c0      	nop			; (mov r8, r8)
 8005b80:	00ffff3f 	.word	0x00ffff3f

08005b84 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005b84:	b590      	push	{r4, r7, lr}
 8005b86:	b089      	sub	sp, #36	; 0x24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2228      	movs	r2, #40	; 0x28
 8005b94:	5c9b      	ldrb	r3, [r3, r2]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d101      	bne.n	8005b9e <HAL_RTC_SetAlarm_IT+0x1a>
 8005b9a:	2302      	movs	r3, #2
 8005b9c:	e127      	b.n	8005dee <HAL_RTC_SetAlarm_IT+0x26a>
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2228      	movs	r2, #40	; 0x28
 8005ba2:	2101      	movs	r1, #1
 8005ba4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2229      	movs	r2, #41	; 0x29
 8005baa:	2102      	movs	r1, #2
 8005bac:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d136      	bne.n	8005c22 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	2240      	movs	r2, #64	; 0x40
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	d102      	bne.n	8005bc6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	0018      	movs	r0, r3
 8005bcc:	f000 fa04 	bl	8005fd8 <RTC_ByteToBcd2>
 8005bd0:	0003      	movs	r3, r0
 8005bd2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	785b      	ldrb	r3, [r3, #1]
 8005bd8:	0018      	movs	r0, r3
 8005bda:	f000 f9fd 	bl	8005fd8 <RTC_ByteToBcd2>
 8005bde:	0003      	movs	r3, r0
 8005be0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005be2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	789b      	ldrb	r3, [r3, #2]
 8005be8:	0018      	movs	r0, r3
 8005bea:	f000 f9f5 	bl	8005fd8 <RTC_ByteToBcd2>
 8005bee:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005bf0:	0022      	movs	r2, r4
 8005bf2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	78db      	ldrb	r3, [r3, #3]
 8005bf8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005bfa:	431a      	orrs	r2, r3
 8005bfc:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	2220      	movs	r2, #32
 8005c02:	5c9b      	ldrb	r3, [r3, r2]
 8005c04:	0018      	movs	r0, r3
 8005c06:	f000 f9e7 	bl	8005fd8 <RTC_ByteToBcd2>
 8005c0a:	0003      	movs	r3, r0
 8005c0c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005c0e:	0022      	movs	r2, r4
 8005c10:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005c16:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	61fb      	str	r3, [r7, #28]
 8005c20:	e022      	b.n	8005c68 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	2240      	movs	r2, #64	; 0x40
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d102      	bne.n	8005c34 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	2200      	movs	r2, #0
 8005c32:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	785b      	ldrb	r3, [r3, #1]
 8005c3e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005c40:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005c46:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	78db      	ldrb	r3, [r3, #3]
 8005c4c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005c4e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	2120      	movs	r1, #32
 8005c54:	5c5b      	ldrb	r3, [r3, r1]
 8005c56:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005c58:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005c5e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005c64:	4313      	orrs	r3, r2
 8005c66:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	685a      	ldr	r2, [r3, #4]
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	699b      	ldr	r3, [r3, #24]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	22ca      	movs	r2, #202	; 0xca
 8005c7a:	625a      	str	r2, [r3, #36]	; 0x24
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2253      	movs	r2, #83	; 0x53
 8005c82:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c88:	2380      	movs	r3, #128	; 0x80
 8005c8a:	005b      	lsls	r3, r3, #1
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d14c      	bne.n	8005d2a <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	699a      	ldr	r2, [r3, #24]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4957      	ldr	r1, [pc, #348]	; (8005df8 <HAL_RTC_SetAlarm_IT+0x274>)
 8005c9c:	400a      	ands	r2, r1
 8005c9e:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2101      	movs	r1, #1
 8005cac:	430a      	orrs	r2, r1
 8005cae:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8005cb0:	f7fe f8ea 	bl	8003e88 <HAL_GetTick>
 8005cb4:	0003      	movs	r3, r0
 8005cb6:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005cb8:	e016      	b.n	8005ce8 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005cba:	f7fe f8e5 	bl	8003e88 <HAL_GetTick>
 8005cbe:	0002      	movs	r2, r0
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	1ad2      	subs	r2, r2, r3
 8005cc4:	23fa      	movs	r3, #250	; 0xfa
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d90d      	bls.n	8005ce8 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	22ff      	movs	r2, #255	; 0xff
 8005cd2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2229      	movs	r2, #41	; 0x29
 8005cd8:	2103      	movs	r1, #3
 8005cda:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2228      	movs	r2, #40	; 0x28
 8005ce0:	2100      	movs	r1, #0
 8005ce2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	e082      	b.n	8005dee <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	d0e2      	beq.n	8005cba <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	69fa      	ldr	r2, [r7, #28]
 8005cfa:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	69ba      	ldr	r2, [r7, #24]
 8005d02:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	699a      	ldr	r2, [r3, #24]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2180      	movs	r1, #128	; 0x80
 8005d10:	0049      	lsls	r1, r1, #1
 8005d12:	430a      	orrs	r2, r1
 8005d14:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	699a      	ldr	r2, [r3, #24]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2180      	movs	r1, #128	; 0x80
 8005d22:	0149      	lsls	r1, r1, #5
 8005d24:	430a      	orrs	r2, r1
 8005d26:	619a      	str	r2, [r3, #24]
 8005d28:	e04b      	b.n	8005dc2 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	699a      	ldr	r2, [r3, #24]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4931      	ldr	r1, [pc, #196]	; (8005dfc <HAL_RTC_SetAlarm_IT+0x278>)
 8005d36:	400a      	ands	r2, r1
 8005d38:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	2102      	movs	r1, #2
 8005d46:	430a      	orrs	r2, r1
 8005d48:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8005d4a:	f7fe f89d 	bl	8003e88 <HAL_GetTick>
 8005d4e:	0003      	movs	r3, r0
 8005d50:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005d52:	e016      	b.n	8005d82 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005d54:	f7fe f898 	bl	8003e88 <HAL_GetTick>
 8005d58:	0002      	movs	r2, r0
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	1ad2      	subs	r2, r2, r3
 8005d5e:	23fa      	movs	r3, #250	; 0xfa
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d90d      	bls.n	8005d82 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	22ff      	movs	r2, #255	; 0xff
 8005d6c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2229      	movs	r2, #41	; 0x29
 8005d72:	2103      	movs	r1, #3
 8005d74:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2228      	movs	r2, #40	; 0x28
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e035      	b.n	8005dee <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	2202      	movs	r2, #2
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	d0e2      	beq.n	8005d54 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	69fa      	ldr	r2, [r7, #28]
 8005d94:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	69ba      	ldr	r2, [r7, #24]
 8005d9c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	699a      	ldr	r2, [r3, #24]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2180      	movs	r1, #128	; 0x80
 8005daa:	0089      	lsls	r1, r1, #2
 8005dac:	430a      	orrs	r2, r1
 8005dae:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	699a      	ldr	r2, [r3, #24]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2180      	movs	r1, #128	; 0x80
 8005dbc:	0189      	lsls	r1, r1, #6
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005dc2:	4a0f      	ldr	r2, [pc, #60]	; (8005e00 <HAL_RTC_SetAlarm_IT+0x27c>)
 8005dc4:	2380      	movs	r3, #128	; 0x80
 8005dc6:	58d3      	ldr	r3, [r2, r3]
 8005dc8:	490d      	ldr	r1, [pc, #52]	; (8005e00 <HAL_RTC_SetAlarm_IT+0x27c>)
 8005dca:	2280      	movs	r2, #128	; 0x80
 8005dcc:	0312      	lsls	r2, r2, #12
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	2280      	movs	r2, #128	; 0x80
 8005dd2:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	22ff      	movs	r2, #255	; 0xff
 8005dda:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2229      	movs	r2, #41	; 0x29
 8005de0:	2101      	movs	r1, #1
 8005de2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2228      	movs	r2, #40	; 0x28
 8005de8:	2100      	movs	r1, #0
 8005dea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005dec:	2300      	movs	r3, #0
}
 8005dee:	0018      	movs	r0, r3
 8005df0:	46bd      	mov	sp, r7
 8005df2:	b009      	add	sp, #36	; 0x24
 8005df4:	bd90      	pop	{r4, r7, pc}
 8005df6:	46c0      	nop			; (mov r8, r8)
 8005df8:	fffffeff 	.word	0xfffffeff
 8005dfc:	fffffdff 	.word	0xfffffdff
 8005e00:	40021800 	.word	0x40021800

08005e04 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b082      	sub	sp, #8
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	699a      	ldr	r2, [r3, #24]
 8005e12:	2380      	movs	r3, #128	; 0x80
 8005e14:	015b      	lsls	r3, r3, #5
 8005e16:	4013      	ands	r3, r2
 8005e18:	d011      	beq.n	8005e3e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e20:	2201      	movs	r2, #1
 8005e22:	4013      	ands	r3, r2
 8005e24:	d00b      	beq.n	8005e3e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2101      	movs	r1, #1
 8005e32:	430a      	orrs	r2, r1
 8005e34:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	0018      	movs	r0, r3
 8005e3a:	f7fd fbf5 	bl	8003628 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	699a      	ldr	r2, [r3, #24]
 8005e44:	2380      	movs	r3, #128	; 0x80
 8005e46:	019b      	lsls	r3, r3, #6
 8005e48:	4013      	ands	r3, r2
 8005e4a:	d011      	beq.n	8005e70 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e52:	2202      	movs	r2, #2
 8005e54:	4013      	ands	r3, r2
 8005e56:	d00b      	beq.n	8005e70 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2102      	movs	r1, #2
 8005e64:	430a      	orrs	r2, r1
 8005e66:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	0018      	movs	r0, r3
 8005e6c:	f000 f961 	bl	8006132 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2229      	movs	r2, #41	; 0x29
 8005e74:	2101      	movs	r1, #1
 8005e76:	5499      	strb	r1, [r3, r2]
}
 8005e78:	46c0      	nop			; (mov r8, r8)
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	b002      	add	sp, #8
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a0e      	ldr	r2, [pc, #56]	; (8005ec8 <HAL_RTC_WaitForSynchro+0x48>)
 8005e8e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005e90:	f7fd fffa 	bl	8003e88 <HAL_GetTick>
 8005e94:	0003      	movs	r3, r0
 8005e96:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005e98:	e00a      	b.n	8005eb0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005e9a:	f7fd fff5 	bl	8003e88 <HAL_GetTick>
 8005e9e:	0002      	movs	r2, r0
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	1ad2      	subs	r2, r2, r3
 8005ea4:	23fa      	movs	r3, #250	; 0xfa
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d901      	bls.n	8005eb0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005eac:	2303      	movs	r3, #3
 8005eae:	e006      	b.n	8005ebe <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	2220      	movs	r2, #32
 8005eb8:	4013      	ands	r3, r2
 8005eba:	d0ee      	beq.n	8005e9a <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	0018      	movs	r0, r3
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	b004      	add	sp, #16
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	46c0      	nop			; (mov r8, r8)
 8005ec8:	0001005f 	.word	0x0001005f

08005ecc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8005ed4:	230f      	movs	r3, #15
 8005ed6:	18fb      	adds	r3, r7, r3
 8005ed8:	2200      	movs	r2, #0
 8005eda:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	2240      	movs	r2, #64	; 0x40
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	d12c      	bne.n	8005f42 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68da      	ldr	r2, [r3, #12]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2180      	movs	r1, #128	; 0x80
 8005ef4:	430a      	orrs	r2, r1
 8005ef6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005ef8:	f7fd ffc6 	bl	8003e88 <HAL_GetTick>
 8005efc:	0003      	movs	r3, r0
 8005efe:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005f00:	e014      	b.n	8005f2c <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8005f02:	f7fd ffc1 	bl	8003e88 <HAL_GetTick>
 8005f06:	0002      	movs	r2, r0
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	1ad2      	subs	r2, r2, r3
 8005f0c:	200f      	movs	r0, #15
 8005f0e:	183b      	adds	r3, r7, r0
 8005f10:	1839      	adds	r1, r7, r0
 8005f12:	7809      	ldrb	r1, [r1, #0]
 8005f14:	7019      	strb	r1, [r3, #0]
 8005f16:	23fa      	movs	r3, #250	; 0xfa
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d906      	bls.n	8005f2c <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8005f1e:	183b      	adds	r3, r7, r0
 8005f20:	2203      	movs	r2, #3
 8005f22:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2229      	movs	r2, #41	; 0x29
 8005f28:	2103      	movs	r1, #3
 8005f2a:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	2240      	movs	r2, #64	; 0x40
 8005f34:	4013      	ands	r3, r2
 8005f36:	d104      	bne.n	8005f42 <RTC_EnterInitMode+0x76>
 8005f38:	230f      	movs	r3, #15
 8005f3a:	18fb      	adds	r3, r7, r3
 8005f3c:	781b      	ldrb	r3, [r3, #0]
 8005f3e:	2b03      	cmp	r3, #3
 8005f40:	d1df      	bne.n	8005f02 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005f42:	230f      	movs	r3, #15
 8005f44:	18fb      	adds	r3, r7, r3
 8005f46:	781b      	ldrb	r3, [r3, #0]
}
 8005f48:	0018      	movs	r0, r3
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	b004      	add	sp, #16
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005f50:	b590      	push	{r4, r7, lr}
 8005f52:	b085      	sub	sp, #20
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f58:	240f      	movs	r4, #15
 8005f5a:	193b      	adds	r3, r7, r4
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005f60:	4b1c      	ldr	r3, [pc, #112]	; (8005fd4 <RTC_ExitInitMode+0x84>)
 8005f62:	68da      	ldr	r2, [r3, #12]
 8005f64:	4b1b      	ldr	r3, [pc, #108]	; (8005fd4 <RTC_ExitInitMode+0x84>)
 8005f66:	2180      	movs	r1, #128	; 0x80
 8005f68:	438a      	bics	r2, r1
 8005f6a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005f6c:	4b19      	ldr	r3, [pc, #100]	; (8005fd4 <RTC_ExitInitMode+0x84>)
 8005f6e:	699b      	ldr	r3, [r3, #24]
 8005f70:	2220      	movs	r2, #32
 8005f72:	4013      	ands	r3, r2
 8005f74:	d10d      	bne.n	8005f92 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	0018      	movs	r0, r3
 8005f7a:	f7ff ff81 	bl	8005e80 <HAL_RTC_WaitForSynchro>
 8005f7e:	1e03      	subs	r3, r0, #0
 8005f80:	d021      	beq.n	8005fc6 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2229      	movs	r2, #41	; 0x29
 8005f86:	2103      	movs	r1, #3
 8005f88:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005f8a:	193b      	adds	r3, r7, r4
 8005f8c:	2203      	movs	r2, #3
 8005f8e:	701a      	strb	r2, [r3, #0]
 8005f90:	e019      	b.n	8005fc6 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005f92:	4b10      	ldr	r3, [pc, #64]	; (8005fd4 <RTC_ExitInitMode+0x84>)
 8005f94:	699a      	ldr	r2, [r3, #24]
 8005f96:	4b0f      	ldr	r3, [pc, #60]	; (8005fd4 <RTC_ExitInitMode+0x84>)
 8005f98:	2120      	movs	r1, #32
 8005f9a:	438a      	bics	r2, r1
 8005f9c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	0018      	movs	r0, r3
 8005fa2:	f7ff ff6d 	bl	8005e80 <HAL_RTC_WaitForSynchro>
 8005fa6:	1e03      	subs	r3, r0, #0
 8005fa8:	d007      	beq.n	8005fba <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2229      	movs	r2, #41	; 0x29
 8005fae:	2103      	movs	r1, #3
 8005fb0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005fb2:	230f      	movs	r3, #15
 8005fb4:	18fb      	adds	r3, r7, r3
 8005fb6:	2203      	movs	r2, #3
 8005fb8:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005fba:	4b06      	ldr	r3, [pc, #24]	; (8005fd4 <RTC_ExitInitMode+0x84>)
 8005fbc:	699a      	ldr	r2, [r3, #24]
 8005fbe:	4b05      	ldr	r3, [pc, #20]	; (8005fd4 <RTC_ExitInitMode+0x84>)
 8005fc0:	2120      	movs	r1, #32
 8005fc2:	430a      	orrs	r2, r1
 8005fc4:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005fc6:	230f      	movs	r3, #15
 8005fc8:	18fb      	adds	r3, r7, r3
 8005fca:	781b      	ldrb	r3, [r3, #0]
}
 8005fcc:	0018      	movs	r0, r3
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	b005      	add	sp, #20
 8005fd2:	bd90      	pop	{r4, r7, pc}
 8005fd4:	40002800 	.word	0x40002800

08005fd8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	0002      	movs	r2, r0
 8005fe0:	1dfb      	adds	r3, r7, #7
 8005fe2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005fe8:	230b      	movs	r3, #11
 8005fea:	18fb      	adds	r3, r7, r3
 8005fec:	1dfa      	adds	r2, r7, #7
 8005fee:	7812      	ldrb	r2, [r2, #0]
 8005ff0:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8005ff2:	e008      	b.n	8006006 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005ffa:	220b      	movs	r2, #11
 8005ffc:	18bb      	adds	r3, r7, r2
 8005ffe:	18ba      	adds	r2, r7, r2
 8006000:	7812      	ldrb	r2, [r2, #0]
 8006002:	3a0a      	subs	r2, #10
 8006004:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8006006:	210b      	movs	r1, #11
 8006008:	187b      	adds	r3, r7, r1
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	2b09      	cmp	r3, #9
 800600e:	d8f1      	bhi.n	8005ff4 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	b2db      	uxtb	r3, r3
 8006014:	011b      	lsls	r3, r3, #4
 8006016:	b2da      	uxtb	r2, r3
 8006018:	187b      	adds	r3, r7, r1
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	4313      	orrs	r3, r2
 800601e:	b2db      	uxtb	r3, r3
}
 8006020:	0018      	movs	r0, r3
 8006022:	46bd      	mov	sp, r7
 8006024:	b004      	add	sp, #16
 8006026:	bd80      	pop	{r7, pc}

08006028 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	0002      	movs	r2, r0
 8006030:	1dfb      	adds	r3, r7, #7
 8006032:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8006034:	1dfb      	adds	r3, r7, #7
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	091b      	lsrs	r3, r3, #4
 800603a:	b2db      	uxtb	r3, r3
 800603c:	001a      	movs	r2, r3
 800603e:	0013      	movs	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	189b      	adds	r3, r3, r2
 8006044:	005b      	lsls	r3, r3, #1
 8006046:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	b2da      	uxtb	r2, r3
 800604c:	1dfb      	adds	r3, r7, #7
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	210f      	movs	r1, #15
 8006052:	400b      	ands	r3, r1
 8006054:	b2db      	uxtb	r3, r3
 8006056:	18d3      	adds	r3, r2, r3
 8006058:	b2db      	uxtb	r3, r3
}
 800605a:	0018      	movs	r0, r3
 800605c:	46bd      	mov	sp, r7
 800605e:	b004      	add	sp, #16
 8006060:	bd80      	pop	{r7, pc}

08006062 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8006062:	b580      	push	{r7, lr}
 8006064:	b082      	sub	sp, #8
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2228      	movs	r2, #40	; 0x28
 800606e:	5c9b      	ldrb	r3, [r3, r2]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d101      	bne.n	8006078 <HAL_RTCEx_EnableBypassShadow+0x16>
 8006074:	2302      	movs	r3, #2
 8006076:	e024      	b.n	80060c2 <HAL_RTCEx_EnableBypassShadow+0x60>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2228      	movs	r2, #40	; 0x28
 800607c:	2101      	movs	r1, #1
 800607e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2229      	movs	r2, #41	; 0x29
 8006084:	2102      	movs	r1, #2
 8006086:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	22ca      	movs	r2, #202	; 0xca
 800608e:	625a      	str	r2, [r3, #36]	; 0x24
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2253      	movs	r2, #83	; 0x53
 8006096:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	699a      	ldr	r2, [r3, #24]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2120      	movs	r1, #32
 80060a4:	430a      	orrs	r2, r1
 80060a6:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	22ff      	movs	r2, #255	; 0xff
 80060ae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2229      	movs	r2, #41	; 0x29
 80060b4:	2101      	movs	r1, #1
 80060b6:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2228      	movs	r2, #40	; 0x28
 80060bc:	2100      	movs	r1, #0
 80060be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	0018      	movs	r0, r3
 80060c4:	46bd      	mov	sp, r7
 80060c6:	b002      	add	sp, #8
 80060c8:	bd80      	pop	{r7, pc}

080060ca <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80060ca:	b580      	push	{r7, lr}
 80060cc:	b082      	sub	sp, #8
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2228      	movs	r2, #40	; 0x28
 80060d6:	5c9b      	ldrb	r3, [r3, r2]
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d101      	bne.n	80060e0 <HAL_RTCEx_DisableBypassShadow+0x16>
 80060dc:	2302      	movs	r3, #2
 80060de:	e024      	b.n	800612a <HAL_RTCEx_DisableBypassShadow+0x60>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2228      	movs	r2, #40	; 0x28
 80060e4:	2101      	movs	r1, #1
 80060e6:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2229      	movs	r2, #41	; 0x29
 80060ec:	2102      	movs	r1, #2
 80060ee:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	22ca      	movs	r2, #202	; 0xca
 80060f6:	625a      	str	r2, [r3, #36]	; 0x24
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2253      	movs	r2, #83	; 0x53
 80060fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	699a      	ldr	r2, [r3, #24]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	21df      	movs	r1, #223	; 0xdf
 800610c:	400a      	ands	r2, r1
 800610e:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	22ff      	movs	r2, #255	; 0xff
 8006116:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2229      	movs	r2, #41	; 0x29
 800611c:	2101      	movs	r1, #1
 800611e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2228      	movs	r2, #40	; 0x28
 8006124:	2100      	movs	r1, #0
 8006126:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	0018      	movs	r0, r3
 800612c:	46bd      	mov	sp, r7
 800612e:	b002      	add	sp, #8
 8006130:	bd80      	pop	{r7, pc}

08006132 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006132:	b580      	push	{r7, lr}
 8006134:	b082      	sub	sp, #8
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800613a:	46c0      	nop			; (mov r8, r8)
 800613c:	46bd      	mov	sp, r7
 800613e:	b002      	add	sp, #8
 8006140:	bd80      	pop	{r7, pc}
	...

08006144 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d101      	bne.n	8006156 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e0a8      	b.n	80062a8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615a:	2b00      	cmp	r3, #0
 800615c:	d109      	bne.n	8006172 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685a      	ldr	r2, [r3, #4]
 8006162:	2382      	movs	r3, #130	; 0x82
 8006164:	005b      	lsls	r3, r3, #1
 8006166:	429a      	cmp	r2, r3
 8006168:	d009      	beq.n	800617e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	61da      	str	r2, [r3, #28]
 8006170:	e005      	b.n	800617e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	225d      	movs	r2, #93	; 0x5d
 8006188:	5c9b      	ldrb	r3, [r3, r2]
 800618a:	b2db      	uxtb	r3, r3
 800618c:	2b00      	cmp	r3, #0
 800618e:	d107      	bne.n	80061a0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	225c      	movs	r2, #92	; 0x5c
 8006194:	2100      	movs	r1, #0
 8006196:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	0018      	movs	r0, r3
 800619c:	f7fd fad0 	bl	8003740 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	225d      	movs	r2, #93	; 0x5d
 80061a4:	2102      	movs	r1, #2
 80061a6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2140      	movs	r1, #64	; 0x40
 80061b4:	438a      	bics	r2, r1
 80061b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	68da      	ldr	r2, [r3, #12]
 80061bc:	23e0      	movs	r3, #224	; 0xe0
 80061be:	00db      	lsls	r3, r3, #3
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d902      	bls.n	80061ca <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80061c4:	2300      	movs	r3, #0
 80061c6:	60fb      	str	r3, [r7, #12]
 80061c8:	e002      	b.n	80061d0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80061ca:	2380      	movs	r3, #128	; 0x80
 80061cc:	015b      	lsls	r3, r3, #5
 80061ce:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	68da      	ldr	r2, [r3, #12]
 80061d4:	23f0      	movs	r3, #240	; 0xf0
 80061d6:	011b      	lsls	r3, r3, #4
 80061d8:	429a      	cmp	r2, r3
 80061da:	d008      	beq.n	80061ee <HAL_SPI_Init+0xaa>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	68da      	ldr	r2, [r3, #12]
 80061e0:	23e0      	movs	r3, #224	; 0xe0
 80061e2:	00db      	lsls	r3, r3, #3
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d002      	beq.n	80061ee <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	685a      	ldr	r2, [r3, #4]
 80061f2:	2382      	movs	r3, #130	; 0x82
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	401a      	ands	r2, r3
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6899      	ldr	r1, [r3, #8]
 80061fc:	2384      	movs	r3, #132	; 0x84
 80061fe:	021b      	lsls	r3, r3, #8
 8006200:	400b      	ands	r3, r1
 8006202:	431a      	orrs	r2, r3
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	691b      	ldr	r3, [r3, #16]
 8006208:	2102      	movs	r1, #2
 800620a:	400b      	ands	r3, r1
 800620c:	431a      	orrs	r2, r3
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	2101      	movs	r1, #1
 8006214:	400b      	ands	r3, r1
 8006216:	431a      	orrs	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6999      	ldr	r1, [r3, #24]
 800621c:	2380      	movs	r3, #128	; 0x80
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	400b      	ands	r3, r1
 8006222:	431a      	orrs	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	69db      	ldr	r3, [r3, #28]
 8006228:	2138      	movs	r1, #56	; 0x38
 800622a:	400b      	ands	r3, r1
 800622c:	431a      	orrs	r2, r3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	2180      	movs	r1, #128	; 0x80
 8006234:	400b      	ands	r3, r1
 8006236:	431a      	orrs	r2, r3
 8006238:	0011      	movs	r1, r2
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800623e:	2380      	movs	r3, #128	; 0x80
 8006240:	019b      	lsls	r3, r3, #6
 8006242:	401a      	ands	r2, r3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	430a      	orrs	r2, r1
 800624a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	699b      	ldr	r3, [r3, #24]
 8006250:	0c1b      	lsrs	r3, r3, #16
 8006252:	2204      	movs	r2, #4
 8006254:	401a      	ands	r2, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625a:	2110      	movs	r1, #16
 800625c:	400b      	ands	r3, r1
 800625e:	431a      	orrs	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006264:	2108      	movs	r1, #8
 8006266:	400b      	ands	r3, r1
 8006268:	431a      	orrs	r2, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	68d9      	ldr	r1, [r3, #12]
 800626e:	23f0      	movs	r3, #240	; 0xf0
 8006270:	011b      	lsls	r3, r3, #4
 8006272:	400b      	ands	r3, r1
 8006274:	431a      	orrs	r2, r3
 8006276:	0011      	movs	r1, r2
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	2380      	movs	r3, #128	; 0x80
 800627c:	015b      	lsls	r3, r3, #5
 800627e:	401a      	ands	r2, r3
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	430a      	orrs	r2, r1
 8006286:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	69da      	ldr	r2, [r3, #28]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4907      	ldr	r1, [pc, #28]	; (80062b0 <HAL_SPI_Init+0x16c>)
 8006294:	400a      	ands	r2, r1
 8006296:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	225d      	movs	r2, #93	; 0x5d
 80062a2:	2101      	movs	r1, #1
 80062a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80062a6:	2300      	movs	r3, #0
}
 80062a8:	0018      	movs	r0, r3
 80062aa:	46bd      	mov	sp, r7
 80062ac:	b004      	add	sp, #16
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	fffff7ff 	.word	0xfffff7ff

080062b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d101      	bne.n	80062c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e04a      	b.n	800635c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	223d      	movs	r2, #61	; 0x3d
 80062ca:	5c9b      	ldrb	r3, [r3, r2]
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d107      	bne.n	80062e2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	223c      	movs	r2, #60	; 0x3c
 80062d6:	2100      	movs	r1, #0
 80062d8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	0018      	movs	r0, r3
 80062de:	f7fd fa79 	bl	80037d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	223d      	movs	r2, #61	; 0x3d
 80062e6:	2102      	movs	r1, #2
 80062e8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	3304      	adds	r3, #4
 80062f2:	0019      	movs	r1, r3
 80062f4:	0010      	movs	r0, r2
 80062f6:	f000 f9ed 	bl	80066d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2248      	movs	r2, #72	; 0x48
 80062fe:	2101      	movs	r1, #1
 8006300:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	223e      	movs	r2, #62	; 0x3e
 8006306:	2101      	movs	r1, #1
 8006308:	5499      	strb	r1, [r3, r2]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	223f      	movs	r2, #63	; 0x3f
 800630e:	2101      	movs	r1, #1
 8006310:	5499      	strb	r1, [r3, r2]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2240      	movs	r2, #64	; 0x40
 8006316:	2101      	movs	r1, #1
 8006318:	5499      	strb	r1, [r3, r2]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2241      	movs	r2, #65	; 0x41
 800631e:	2101      	movs	r1, #1
 8006320:	5499      	strb	r1, [r3, r2]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2242      	movs	r2, #66	; 0x42
 8006326:	2101      	movs	r1, #1
 8006328:	5499      	strb	r1, [r3, r2]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2243      	movs	r2, #67	; 0x43
 800632e:	2101      	movs	r1, #1
 8006330:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2244      	movs	r2, #68	; 0x44
 8006336:	2101      	movs	r1, #1
 8006338:	5499      	strb	r1, [r3, r2]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2245      	movs	r2, #69	; 0x45
 800633e:	2101      	movs	r1, #1
 8006340:	5499      	strb	r1, [r3, r2]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2246      	movs	r2, #70	; 0x46
 8006346:	2101      	movs	r1, #1
 8006348:	5499      	strb	r1, [r3, r2]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2247      	movs	r2, #71	; 0x47
 800634e:	2101      	movs	r1, #1
 8006350:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	223d      	movs	r2, #61	; 0x3d
 8006356:	2101      	movs	r1, #1
 8006358:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800635a:	2300      	movs	r3, #0
}
 800635c:	0018      	movs	r0, r3
 800635e:	46bd      	mov	sp, r7
 8006360:	b002      	add	sp, #8
 8006362:	bd80      	pop	{r7, pc}

08006364 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b084      	sub	sp, #16
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	223d      	movs	r2, #61	; 0x3d
 8006370:	5c9b      	ldrb	r3, [r3, r2]
 8006372:	b2db      	uxtb	r3, r3
 8006374:	2b01      	cmp	r3, #1
 8006376:	d001      	beq.n	800637c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e047      	b.n	800640c <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	223d      	movs	r2, #61	; 0x3d
 8006380:	2102      	movs	r1, #2
 8006382:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	68da      	ldr	r2, [r3, #12]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	2101      	movs	r1, #1
 8006390:	430a      	orrs	r2, r1
 8006392:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a1e      	ldr	r2, [pc, #120]	; (8006414 <HAL_TIM_Base_Start_IT+0xb0>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d014      	beq.n	80063c8 <HAL_TIM_Base_Start_IT+0x64>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	2380      	movs	r3, #128	; 0x80
 80063a4:	05db      	lsls	r3, r3, #23
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d00e      	beq.n	80063c8 <HAL_TIM_Base_Start_IT+0x64>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a1a      	ldr	r2, [pc, #104]	; (8006418 <HAL_TIM_Base_Start_IT+0xb4>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d009      	beq.n	80063c8 <HAL_TIM_Base_Start_IT+0x64>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a18      	ldr	r2, [pc, #96]	; (800641c <HAL_TIM_Base_Start_IT+0xb8>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d004      	beq.n	80063c8 <HAL_TIM_Base_Start_IT+0x64>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a17      	ldr	r2, [pc, #92]	; (8006420 <HAL_TIM_Base_Start_IT+0xbc>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d116      	bne.n	80063f6 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	4a15      	ldr	r2, [pc, #84]	; (8006424 <HAL_TIM_Base_Start_IT+0xc0>)
 80063d0:	4013      	ands	r3, r2
 80063d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2b06      	cmp	r3, #6
 80063d8:	d016      	beq.n	8006408 <HAL_TIM_Base_Start_IT+0xa4>
 80063da:	68fa      	ldr	r2, [r7, #12]
 80063dc:	2380      	movs	r3, #128	; 0x80
 80063de:	025b      	lsls	r3, r3, #9
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d011      	beq.n	8006408 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2101      	movs	r1, #1
 80063f0:	430a      	orrs	r2, r1
 80063f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063f4:	e008      	b.n	8006408 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2101      	movs	r1, #1
 8006402:	430a      	orrs	r2, r1
 8006404:	601a      	str	r2, [r3, #0]
 8006406:	e000      	b.n	800640a <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006408:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800640a:	2300      	movs	r3, #0
}
 800640c:	0018      	movs	r0, r3
 800640e:	46bd      	mov	sp, r7
 8006410:	b004      	add	sp, #16
 8006412:	bd80      	pop	{r7, pc}
 8006414:	40012c00 	.word	0x40012c00
 8006418:	40000400 	.word	0x40000400
 800641c:	40000800 	.word	0x40000800
 8006420:	40014000 	.word	0x40014000
 8006424:	00010007 	.word	0x00010007

08006428 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b082      	sub	sp, #8
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68da      	ldr	r2, [r3, #12]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2101      	movs	r1, #1
 800643c:	438a      	bics	r2, r1
 800643e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	4a0d      	ldr	r2, [pc, #52]	; (800647c <HAL_TIM_Base_Stop_IT+0x54>)
 8006448:	4013      	ands	r3, r2
 800644a:	d10d      	bne.n	8006468 <HAL_TIM_Base_Stop_IT+0x40>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	4a0b      	ldr	r2, [pc, #44]	; (8006480 <HAL_TIM_Base_Stop_IT+0x58>)
 8006454:	4013      	ands	r3, r2
 8006456:	d107      	bne.n	8006468 <HAL_TIM_Base_Stop_IT+0x40>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2101      	movs	r1, #1
 8006464:	438a      	bics	r2, r1
 8006466:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	223d      	movs	r2, #61	; 0x3d
 800646c:	2101      	movs	r1, #1
 800646e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	0018      	movs	r0, r3
 8006474:	46bd      	mov	sp, r7
 8006476:	b002      	add	sp, #8
 8006478:	bd80      	pop	{r7, pc}
 800647a:	46c0      	nop			; (mov r8, r8)
 800647c:	00001111 	.word	0x00001111
 8006480:	00000444 	.word	0x00000444

08006484 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	2202      	movs	r2, #2
 80064a0:	4013      	ands	r3, r2
 80064a2:	d021      	beq.n	80064e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2202      	movs	r2, #2
 80064a8:	4013      	ands	r3, r2
 80064aa:	d01d      	beq.n	80064e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2203      	movs	r2, #3
 80064b2:	4252      	negs	r2, r2
 80064b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2201      	movs	r2, #1
 80064ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	699b      	ldr	r3, [r3, #24]
 80064c2:	2203      	movs	r2, #3
 80064c4:	4013      	ands	r3, r2
 80064c6:	d004      	beq.n	80064d2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	0018      	movs	r0, r3
 80064cc:	f000 f8ea 	bl	80066a4 <HAL_TIM_IC_CaptureCallback>
 80064d0:	e007      	b.n	80064e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	0018      	movs	r0, r3
 80064d6:	f000 f8dd 	bl	8006694 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	0018      	movs	r0, r3
 80064de:	f000 f8e9 	bl	80066b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	2204      	movs	r2, #4
 80064ec:	4013      	ands	r3, r2
 80064ee:	d022      	beq.n	8006536 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2204      	movs	r2, #4
 80064f4:	4013      	ands	r3, r2
 80064f6:	d01e      	beq.n	8006536 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2205      	movs	r2, #5
 80064fe:	4252      	negs	r2, r2
 8006500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2202      	movs	r2, #2
 8006506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	699a      	ldr	r2, [r3, #24]
 800650e:	23c0      	movs	r3, #192	; 0xc0
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	4013      	ands	r3, r2
 8006514:	d004      	beq.n	8006520 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	0018      	movs	r0, r3
 800651a:	f000 f8c3 	bl	80066a4 <HAL_TIM_IC_CaptureCallback>
 800651e:	e007      	b.n	8006530 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	0018      	movs	r0, r3
 8006524:	f000 f8b6 	bl	8006694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	0018      	movs	r0, r3
 800652c:	f000 f8c2 	bl	80066b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	2208      	movs	r2, #8
 800653a:	4013      	ands	r3, r2
 800653c:	d021      	beq.n	8006582 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2208      	movs	r2, #8
 8006542:	4013      	ands	r3, r2
 8006544:	d01d      	beq.n	8006582 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2209      	movs	r2, #9
 800654c:	4252      	negs	r2, r2
 800654e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2204      	movs	r2, #4
 8006554:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	69db      	ldr	r3, [r3, #28]
 800655c:	2203      	movs	r2, #3
 800655e:	4013      	ands	r3, r2
 8006560:	d004      	beq.n	800656c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	0018      	movs	r0, r3
 8006566:	f000 f89d 	bl	80066a4 <HAL_TIM_IC_CaptureCallback>
 800656a:	e007      	b.n	800657c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	0018      	movs	r0, r3
 8006570:	f000 f890 	bl	8006694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	0018      	movs	r0, r3
 8006578:	f000 f89c 	bl	80066b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2210      	movs	r2, #16
 8006586:	4013      	ands	r3, r2
 8006588:	d022      	beq.n	80065d0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2210      	movs	r2, #16
 800658e:	4013      	ands	r3, r2
 8006590:	d01e      	beq.n	80065d0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2211      	movs	r2, #17
 8006598:	4252      	negs	r2, r2
 800659a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2208      	movs	r2, #8
 80065a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	69da      	ldr	r2, [r3, #28]
 80065a8:	23c0      	movs	r3, #192	; 0xc0
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	4013      	ands	r3, r2
 80065ae:	d004      	beq.n	80065ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	0018      	movs	r0, r3
 80065b4:	f000 f876 	bl	80066a4 <HAL_TIM_IC_CaptureCallback>
 80065b8:	e007      	b.n	80065ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	0018      	movs	r0, r3
 80065be:	f000 f869 	bl	8006694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	0018      	movs	r0, r3
 80065c6:	f000 f875 	bl	80066b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	2201      	movs	r2, #1
 80065d4:	4013      	ands	r3, r2
 80065d6:	d00c      	beq.n	80065f2 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2201      	movs	r2, #1
 80065dc:	4013      	ands	r3, r2
 80065de:	d008      	beq.n	80065f2 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2202      	movs	r2, #2
 80065e6:	4252      	negs	r2, r2
 80065e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	0018      	movs	r0, r3
 80065ee:	f7fc ffe1 	bl	80035b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	2280      	movs	r2, #128	; 0x80
 80065f6:	4013      	ands	r3, r2
 80065f8:	d104      	bne.n	8006604 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80065fa:	68ba      	ldr	r2, [r7, #8]
 80065fc:	2380      	movs	r3, #128	; 0x80
 80065fe:	019b      	lsls	r3, r3, #6
 8006600:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006602:	d00b      	beq.n	800661c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2280      	movs	r2, #128	; 0x80
 8006608:	4013      	ands	r3, r2
 800660a:	d007      	beq.n	800661c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a1e      	ldr	r2, [pc, #120]	; (800668c <HAL_TIM_IRQHandler+0x208>)
 8006612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	0018      	movs	r0, r3
 8006618:	f000 f972 	bl	8006900 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800661c:	68ba      	ldr	r2, [r7, #8]
 800661e:	2380      	movs	r3, #128	; 0x80
 8006620:	005b      	lsls	r3, r3, #1
 8006622:	4013      	ands	r3, r2
 8006624:	d00b      	beq.n	800663e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2280      	movs	r2, #128	; 0x80
 800662a:	4013      	ands	r3, r2
 800662c:	d007      	beq.n	800663e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a17      	ldr	r2, [pc, #92]	; (8006690 <HAL_TIM_IRQHandler+0x20c>)
 8006634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	0018      	movs	r0, r3
 800663a:	f000 f969 	bl	8006910 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	2240      	movs	r2, #64	; 0x40
 8006642:	4013      	ands	r3, r2
 8006644:	d00c      	beq.n	8006660 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2240      	movs	r2, #64	; 0x40
 800664a:	4013      	ands	r3, r2
 800664c:	d008      	beq.n	8006660 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2241      	movs	r2, #65	; 0x41
 8006654:	4252      	negs	r2, r2
 8006656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	0018      	movs	r0, r3
 800665c:	f000 f832 	bl	80066c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	2220      	movs	r2, #32
 8006664:	4013      	ands	r3, r2
 8006666:	d00c      	beq.n	8006682 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2220      	movs	r2, #32
 800666c:	4013      	ands	r3, r2
 800666e:	d008      	beq.n	8006682 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2221      	movs	r2, #33	; 0x21
 8006676:	4252      	negs	r2, r2
 8006678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	0018      	movs	r0, r3
 800667e:	f000 f937 	bl	80068f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006682:	46c0      	nop			; (mov r8, r8)
 8006684:	46bd      	mov	sp, r7
 8006686:	b004      	add	sp, #16
 8006688:	bd80      	pop	{r7, pc}
 800668a:	46c0      	nop			; (mov r8, r8)
 800668c:	ffffdf7f 	.word	0xffffdf7f
 8006690:	fffffeff 	.word	0xfffffeff

08006694 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b082      	sub	sp, #8
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800669c:	46c0      	nop			; (mov r8, r8)
 800669e:	46bd      	mov	sp, r7
 80066a0:	b002      	add	sp, #8
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b082      	sub	sp, #8
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066ac:	46c0      	nop			; (mov r8, r8)
 80066ae:	46bd      	mov	sp, r7
 80066b0:	b002      	add	sp, #8
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066bc:	46c0      	nop			; (mov r8, r8)
 80066be:	46bd      	mov	sp, r7
 80066c0:	b002      	add	sp, #8
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066cc:	46c0      	nop			; (mov r8, r8)
 80066ce:	46bd      	mov	sp, r7
 80066d0:	b002      	add	sp, #8
 80066d2:	bd80      	pop	{r7, pc}

080066d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a3f      	ldr	r2, [pc, #252]	; (80067e4 <TIM_Base_SetConfig+0x110>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d00c      	beq.n	8006706 <TIM_Base_SetConfig+0x32>
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	2380      	movs	r3, #128	; 0x80
 80066f0:	05db      	lsls	r3, r3, #23
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d007      	beq.n	8006706 <TIM_Base_SetConfig+0x32>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a3b      	ldr	r2, [pc, #236]	; (80067e8 <TIM_Base_SetConfig+0x114>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d003      	beq.n	8006706 <TIM_Base_SetConfig+0x32>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a3a      	ldr	r2, [pc, #232]	; (80067ec <TIM_Base_SetConfig+0x118>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d108      	bne.n	8006718 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2270      	movs	r2, #112	; 0x70
 800670a:	4393      	bics	r3, r2
 800670c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	4313      	orrs	r3, r2
 8006716:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a32      	ldr	r2, [pc, #200]	; (80067e4 <TIM_Base_SetConfig+0x110>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d01c      	beq.n	800675a <TIM_Base_SetConfig+0x86>
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	2380      	movs	r3, #128	; 0x80
 8006724:	05db      	lsls	r3, r3, #23
 8006726:	429a      	cmp	r2, r3
 8006728:	d017      	beq.n	800675a <TIM_Base_SetConfig+0x86>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a2e      	ldr	r2, [pc, #184]	; (80067e8 <TIM_Base_SetConfig+0x114>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d013      	beq.n	800675a <TIM_Base_SetConfig+0x86>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a2d      	ldr	r2, [pc, #180]	; (80067ec <TIM_Base_SetConfig+0x118>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d00f      	beq.n	800675a <TIM_Base_SetConfig+0x86>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a2c      	ldr	r2, [pc, #176]	; (80067f0 <TIM_Base_SetConfig+0x11c>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d00b      	beq.n	800675a <TIM_Base_SetConfig+0x86>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a2b      	ldr	r2, [pc, #172]	; (80067f4 <TIM_Base_SetConfig+0x120>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d007      	beq.n	800675a <TIM_Base_SetConfig+0x86>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a2a      	ldr	r2, [pc, #168]	; (80067f8 <TIM_Base_SetConfig+0x124>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d003      	beq.n	800675a <TIM_Base_SetConfig+0x86>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a29      	ldr	r2, [pc, #164]	; (80067fc <TIM_Base_SetConfig+0x128>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d108      	bne.n	800676c <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	4a28      	ldr	r2, [pc, #160]	; (8006800 <TIM_Base_SetConfig+0x12c>)
 800675e:	4013      	ands	r3, r2
 8006760:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	4313      	orrs	r3, r2
 800676a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2280      	movs	r2, #128	; 0x80
 8006770:	4393      	bics	r3, r2
 8006772:	001a      	movs	r2, r3
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	695b      	ldr	r3, [r3, #20]
 8006778:	4313      	orrs	r3, r2
 800677a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	68fa      	ldr	r2, [r7, #12]
 8006780:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	689a      	ldr	r2, [r3, #8]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a13      	ldr	r2, [pc, #76]	; (80067e4 <TIM_Base_SetConfig+0x110>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d00b      	beq.n	80067b2 <TIM_Base_SetConfig+0xde>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a15      	ldr	r2, [pc, #84]	; (80067f4 <TIM_Base_SetConfig+0x120>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d007      	beq.n	80067b2 <TIM_Base_SetConfig+0xde>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a14      	ldr	r2, [pc, #80]	; (80067f8 <TIM_Base_SetConfig+0x124>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d003      	beq.n	80067b2 <TIM_Base_SetConfig+0xde>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a13      	ldr	r2, [pc, #76]	; (80067fc <TIM_Base_SetConfig+0x128>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d103      	bne.n	80067ba <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	691a      	ldr	r2, [r3, #16]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2201      	movs	r2, #1
 80067be:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	691b      	ldr	r3, [r3, #16]
 80067c4:	2201      	movs	r2, #1
 80067c6:	4013      	ands	r3, r2
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d106      	bne.n	80067da <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	2201      	movs	r2, #1
 80067d2:	4393      	bics	r3, r2
 80067d4:	001a      	movs	r2, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	611a      	str	r2, [r3, #16]
  }
}
 80067da:	46c0      	nop			; (mov r8, r8)
 80067dc:	46bd      	mov	sp, r7
 80067de:	b004      	add	sp, #16
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	46c0      	nop			; (mov r8, r8)
 80067e4:	40012c00 	.word	0x40012c00
 80067e8:	40000400 	.word	0x40000400
 80067ec:	40000800 	.word	0x40000800
 80067f0:	40002000 	.word	0x40002000
 80067f4:	40014000 	.word	0x40014000
 80067f8:	40014400 	.word	0x40014400
 80067fc:	40014800 	.word	0x40014800
 8006800:	fffffcff 	.word	0xfffffcff

08006804 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	223c      	movs	r2, #60	; 0x3c
 8006812:	5c9b      	ldrb	r3, [r3, r2]
 8006814:	2b01      	cmp	r3, #1
 8006816:	d101      	bne.n	800681c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006818:	2302      	movs	r3, #2
 800681a:	e05a      	b.n	80068d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	223c      	movs	r2, #60	; 0x3c
 8006820:	2101      	movs	r1, #1
 8006822:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	223d      	movs	r2, #61	; 0x3d
 8006828:	2102      	movs	r1, #2
 800682a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a26      	ldr	r2, [pc, #152]	; (80068dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d108      	bne.n	8006858 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	4a25      	ldr	r2, [pc, #148]	; (80068e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800684a:	4013      	ands	r3, r2
 800684c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	4313      	orrs	r3, r2
 8006856:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2270      	movs	r2, #112	; 0x70
 800685c:	4393      	bics	r3, r2
 800685e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	4313      	orrs	r3, r2
 8006868:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a19      	ldr	r2, [pc, #100]	; (80068dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d014      	beq.n	80068a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	2380      	movs	r3, #128	; 0x80
 8006882:	05db      	lsls	r3, r3, #23
 8006884:	429a      	cmp	r2, r3
 8006886:	d00e      	beq.n	80068a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a15      	ldr	r2, [pc, #84]	; (80068e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d009      	beq.n	80068a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a14      	ldr	r2, [pc, #80]	; (80068e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d004      	beq.n	80068a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a12      	ldr	r2, [pc, #72]	; (80068ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d10c      	bne.n	80068c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	2280      	movs	r2, #128	; 0x80
 80068aa:	4393      	bics	r3, r2
 80068ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	68ba      	ldr	r2, [r7, #8]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	223d      	movs	r2, #61	; 0x3d
 80068c4:	2101      	movs	r1, #1
 80068c6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	223c      	movs	r2, #60	; 0x3c
 80068cc:	2100      	movs	r1, #0
 80068ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	0018      	movs	r0, r3
 80068d4:	46bd      	mov	sp, r7
 80068d6:	b004      	add	sp, #16
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	46c0      	nop			; (mov r8, r8)
 80068dc:	40012c00 	.word	0x40012c00
 80068e0:	ff0fffff 	.word	0xff0fffff
 80068e4:	40000400 	.word	0x40000400
 80068e8:	40000800 	.word	0x40000800
 80068ec:	40014000 	.word	0x40014000

080068f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b082      	sub	sp, #8
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80068f8:	46c0      	nop			; (mov r8, r8)
 80068fa:	46bd      	mov	sp, r7
 80068fc:	b002      	add	sp, #8
 80068fe:	bd80      	pop	{r7, pc}

08006900 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b082      	sub	sp, #8
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006908:	46c0      	nop			; (mov r8, r8)
 800690a:	46bd      	mov	sp, r7
 800690c:	b002      	add	sp, #8
 800690e:	bd80      	pop	{r7, pc}

08006910 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b082      	sub	sp, #8
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006918:	46c0      	nop			; (mov r8, r8)
 800691a:	46bd      	mov	sp, r7
 800691c:	b002      	add	sp, #8
 800691e:	bd80      	pop	{r7, pc}

08006920 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b082      	sub	sp, #8
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d101      	bne.n	8006932 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e046      	b.n	80069c0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2288      	movs	r2, #136	; 0x88
 8006936:	589b      	ldr	r3, [r3, r2]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d107      	bne.n	800694c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2284      	movs	r2, #132	; 0x84
 8006940:	2100      	movs	r1, #0
 8006942:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	0018      	movs	r0, r3
 8006948:	f7fc ff6a 	bl	8003820 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2288      	movs	r2, #136	; 0x88
 8006950:	2124      	movs	r1, #36	; 0x24
 8006952:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2101      	movs	r1, #1
 8006960:	438a      	bics	r2, r1
 8006962:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006968:	2b00      	cmp	r3, #0
 800696a:	d003      	beq.n	8006974 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	0018      	movs	r0, r3
 8006970:	f000 fd4c 	bl	800740c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	0018      	movs	r0, r3
 8006978:	f000 f9f2 	bl	8006d60 <UART_SetConfig>
 800697c:	0003      	movs	r3, r0
 800697e:	2b01      	cmp	r3, #1
 8006980:	d101      	bne.n	8006986 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e01c      	b.n	80069c0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	490d      	ldr	r1, [pc, #52]	; (80069c8 <HAL_UART_Init+0xa8>)
 8006992:	400a      	ands	r2, r1
 8006994:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	689a      	ldr	r2, [r3, #8]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	212a      	movs	r1, #42	; 0x2a
 80069a2:	438a      	bics	r2, r1
 80069a4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	2101      	movs	r1, #1
 80069b2:	430a      	orrs	r2, r1
 80069b4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	0018      	movs	r0, r3
 80069ba:	f000 fddb 	bl	8007574 <UART_CheckIdleState>
 80069be:	0003      	movs	r3, r0
}
 80069c0:	0018      	movs	r0, r3
 80069c2:	46bd      	mov	sp, r7
 80069c4:	b002      	add	sp, #8
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	ffffb7ff 	.word	0xffffb7ff

080069cc <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d101      	bne.n	80069de <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e032      	b.n	8006a44 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2288      	movs	r2, #136	; 0x88
 80069e2:	2124      	movs	r1, #36	; 0x24
 80069e4:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2101      	movs	r1, #1
 80069f2:	438a      	bics	r2, r1
 80069f4:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	2200      	movs	r2, #0
 80069fc:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2200      	movs	r2, #0
 8006a04:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	0018      	movs	r0, r3
 8006a12:	f7fd f831 	bl	8003a78 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2290      	movs	r2, #144	; 0x90
 8006a1a:	2100      	movs	r1, #0
 8006a1c:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2288      	movs	r2, #136	; 0x88
 8006a22:	2100      	movs	r1, #0
 8006a24:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	228c      	movs	r2, #140	; 0x8c
 8006a2a:	2100      	movs	r1, #0
 8006a2c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2284      	movs	r2, #132	; 0x84
 8006a3e:	2100      	movs	r1, #0
 8006a40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006a42:	2300      	movs	r3, #0
}
 8006a44:	0018      	movs	r0, r3
 8006a46:	46bd      	mov	sp, r7
 8006a48:	b002      	add	sp, #8
 8006a4a:	bd80      	pop	{r7, pc}

08006a4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b08a      	sub	sp, #40	; 0x28
 8006a50:	af02      	add	r7, sp, #8
 8006a52:	60f8      	str	r0, [r7, #12]
 8006a54:	60b9      	str	r1, [r7, #8]
 8006a56:	603b      	str	r3, [r7, #0]
 8006a58:	1dbb      	adds	r3, r7, #6
 8006a5a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2288      	movs	r2, #136	; 0x88
 8006a60:	589b      	ldr	r3, [r3, r2]
 8006a62:	2b20      	cmp	r3, #32
 8006a64:	d000      	beq.n	8006a68 <HAL_UART_Transmit+0x1c>
 8006a66:	e090      	b.n	8006b8a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d003      	beq.n	8006a76 <HAL_UART_Transmit+0x2a>
 8006a6e:	1dbb      	adds	r3, r7, #6
 8006a70:	881b      	ldrh	r3, [r3, #0]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d101      	bne.n	8006a7a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e088      	b.n	8006b8c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	689a      	ldr	r2, [r3, #8]
 8006a7e:	2380      	movs	r3, #128	; 0x80
 8006a80:	015b      	lsls	r3, r3, #5
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d109      	bne.n	8006a9a <HAL_UART_Transmit+0x4e>
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d105      	bne.n	8006a9a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	2201      	movs	r2, #1
 8006a92:	4013      	ands	r3, r2
 8006a94:	d001      	beq.n	8006a9a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e078      	b.n	8006b8c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2290      	movs	r2, #144	; 0x90
 8006a9e:	2100      	movs	r1, #0
 8006aa0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2288      	movs	r2, #136	; 0x88
 8006aa6:	2121      	movs	r1, #33	; 0x21
 8006aa8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006aaa:	f7fd f9ed 	bl	8003e88 <HAL_GetTick>
 8006aae:	0003      	movs	r3, r0
 8006ab0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	1dba      	adds	r2, r7, #6
 8006ab6:	2154      	movs	r1, #84	; 0x54
 8006ab8:	8812      	ldrh	r2, [r2, #0]
 8006aba:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	1dba      	adds	r2, r7, #6
 8006ac0:	2156      	movs	r1, #86	; 0x56
 8006ac2:	8812      	ldrh	r2, [r2, #0]
 8006ac4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	689a      	ldr	r2, [r3, #8]
 8006aca:	2380      	movs	r3, #128	; 0x80
 8006acc:	015b      	lsls	r3, r3, #5
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d108      	bne.n	8006ae4 <HAL_UART_Transmit+0x98>
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d104      	bne.n	8006ae4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006ada:	2300      	movs	r3, #0
 8006adc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	61bb      	str	r3, [r7, #24]
 8006ae2:	e003      	b.n	8006aec <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006aec:	e030      	b.n	8006b50 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006aee:	697a      	ldr	r2, [r7, #20]
 8006af0:	68f8      	ldr	r0, [r7, #12]
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	0013      	movs	r3, r2
 8006af8:	2200      	movs	r2, #0
 8006afa:	2180      	movs	r1, #128	; 0x80
 8006afc:	f000 fde4 	bl	80076c8 <UART_WaitOnFlagUntilTimeout>
 8006b00:	1e03      	subs	r3, r0, #0
 8006b02:	d005      	beq.n	8006b10 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2288      	movs	r2, #136	; 0x88
 8006b08:	2120      	movs	r1, #32
 8006b0a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	e03d      	b.n	8006b8c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10b      	bne.n	8006b2e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	881b      	ldrh	r3, [r3, #0]
 8006b1a:	001a      	movs	r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	05d2      	lsls	r2, r2, #23
 8006b22:	0dd2      	lsrs	r2, r2, #23
 8006b24:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	3302      	adds	r3, #2
 8006b2a:	61bb      	str	r3, [r7, #24]
 8006b2c:	e007      	b.n	8006b3e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b2e:	69fb      	ldr	r3, [r7, #28]
 8006b30:	781a      	ldrb	r2, [r3, #0]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2256      	movs	r2, #86	; 0x56
 8006b42:	5a9b      	ldrh	r3, [r3, r2]
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	3b01      	subs	r3, #1
 8006b48:	b299      	uxth	r1, r3
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2256      	movs	r2, #86	; 0x56
 8006b4e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2256      	movs	r2, #86	; 0x56
 8006b54:	5a9b      	ldrh	r3, [r3, r2]
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d1c8      	bne.n	8006aee <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b5c:	697a      	ldr	r2, [r7, #20]
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	9300      	str	r3, [sp, #0]
 8006b64:	0013      	movs	r3, r2
 8006b66:	2200      	movs	r2, #0
 8006b68:	2140      	movs	r1, #64	; 0x40
 8006b6a:	f000 fdad 	bl	80076c8 <UART_WaitOnFlagUntilTimeout>
 8006b6e:	1e03      	subs	r3, r0, #0
 8006b70:	d005      	beq.n	8006b7e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2288      	movs	r2, #136	; 0x88
 8006b76:	2120      	movs	r1, #32
 8006b78:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8006b7a:	2303      	movs	r3, #3
 8006b7c:	e006      	b.n	8006b8c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2288      	movs	r2, #136	; 0x88
 8006b82:	2120      	movs	r1, #32
 8006b84:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006b86:	2300      	movs	r3, #0
 8006b88:	e000      	b.n	8006b8c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8006b8a:	2302      	movs	r3, #2
  }
}
 8006b8c:	0018      	movs	r0, r3
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	b008      	add	sp, #32
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b08a      	sub	sp, #40	; 0x28
 8006b98:	af02      	add	r7, sp, #8
 8006b9a:	60f8      	str	r0, [r7, #12]
 8006b9c:	60b9      	str	r1, [r7, #8]
 8006b9e:	603b      	str	r3, [r7, #0]
 8006ba0:	1dbb      	adds	r3, r7, #6
 8006ba2:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	228c      	movs	r2, #140	; 0x8c
 8006ba8:	589b      	ldr	r3, [r3, r2]
 8006baa:	2b20      	cmp	r3, #32
 8006bac:	d000      	beq.n	8006bb0 <HAL_UART_Receive+0x1c>
 8006bae:	e0d0      	b.n	8006d52 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d003      	beq.n	8006bbe <HAL_UART_Receive+0x2a>
 8006bb6:	1dbb      	adds	r3, r7, #6
 8006bb8:	881b      	ldrh	r3, [r3, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d101      	bne.n	8006bc2 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e0c8      	b.n	8006d54 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	689a      	ldr	r2, [r3, #8]
 8006bc6:	2380      	movs	r3, #128	; 0x80
 8006bc8:	015b      	lsls	r3, r3, #5
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d109      	bne.n	8006be2 <HAL_UART_Receive+0x4e>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d105      	bne.n	8006be2 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	4013      	ands	r3, r2
 8006bdc:	d001      	beq.n	8006be2 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e0b8      	b.n	8006d54 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2290      	movs	r2, #144	; 0x90
 8006be6:	2100      	movs	r1, #0
 8006be8:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	228c      	movs	r2, #140	; 0x8c
 8006bee:	2122      	movs	r1, #34	; 0x22
 8006bf0:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006bf8:	f7fd f946 	bl	8003e88 <HAL_GetTick>
 8006bfc:	0003      	movs	r3, r0
 8006bfe:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	1dba      	adds	r2, r7, #6
 8006c04:	215c      	movs	r1, #92	; 0x5c
 8006c06:	8812      	ldrh	r2, [r2, #0]
 8006c08:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	1dba      	adds	r2, r7, #6
 8006c0e:	215e      	movs	r1, #94	; 0x5e
 8006c10:	8812      	ldrh	r2, [r2, #0]
 8006c12:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	689a      	ldr	r2, [r3, #8]
 8006c18:	2380      	movs	r3, #128	; 0x80
 8006c1a:	015b      	lsls	r3, r3, #5
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d10d      	bne.n	8006c3c <HAL_UART_Receive+0xa8>
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	691b      	ldr	r3, [r3, #16]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d104      	bne.n	8006c32 <HAL_UART_Receive+0x9e>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2260      	movs	r2, #96	; 0x60
 8006c2c:	494b      	ldr	r1, [pc, #300]	; (8006d5c <HAL_UART_Receive+0x1c8>)
 8006c2e:	5299      	strh	r1, [r3, r2]
 8006c30:	e02e      	b.n	8006c90 <HAL_UART_Receive+0xfc>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2260      	movs	r2, #96	; 0x60
 8006c36:	21ff      	movs	r1, #255	; 0xff
 8006c38:	5299      	strh	r1, [r3, r2]
 8006c3a:	e029      	b.n	8006c90 <HAL_UART_Receive+0xfc>
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d10d      	bne.n	8006c60 <HAL_UART_Receive+0xcc>
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d104      	bne.n	8006c56 <HAL_UART_Receive+0xc2>
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2260      	movs	r2, #96	; 0x60
 8006c50:	21ff      	movs	r1, #255	; 0xff
 8006c52:	5299      	strh	r1, [r3, r2]
 8006c54:	e01c      	b.n	8006c90 <HAL_UART_Receive+0xfc>
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2260      	movs	r2, #96	; 0x60
 8006c5a:	217f      	movs	r1, #127	; 0x7f
 8006c5c:	5299      	strh	r1, [r3, r2]
 8006c5e:	e017      	b.n	8006c90 <HAL_UART_Receive+0xfc>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	689a      	ldr	r2, [r3, #8]
 8006c64:	2380      	movs	r3, #128	; 0x80
 8006c66:	055b      	lsls	r3, r3, #21
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d10d      	bne.n	8006c88 <HAL_UART_Receive+0xf4>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d104      	bne.n	8006c7e <HAL_UART_Receive+0xea>
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2260      	movs	r2, #96	; 0x60
 8006c78:	217f      	movs	r1, #127	; 0x7f
 8006c7a:	5299      	strh	r1, [r3, r2]
 8006c7c:	e008      	b.n	8006c90 <HAL_UART_Receive+0xfc>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2260      	movs	r2, #96	; 0x60
 8006c82:	213f      	movs	r1, #63	; 0x3f
 8006c84:	5299      	strh	r1, [r3, r2]
 8006c86:	e003      	b.n	8006c90 <HAL_UART_Receive+0xfc>
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2260      	movs	r2, #96	; 0x60
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8006c90:	2312      	movs	r3, #18
 8006c92:	18fb      	adds	r3, r7, r3
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	2160      	movs	r1, #96	; 0x60
 8006c98:	5a52      	ldrh	r2, [r2, r1]
 8006c9a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	689a      	ldr	r2, [r3, #8]
 8006ca0:	2380      	movs	r3, #128	; 0x80
 8006ca2:	015b      	lsls	r3, r3, #5
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d108      	bne.n	8006cba <HAL_UART_Receive+0x126>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	691b      	ldr	r3, [r3, #16]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d104      	bne.n	8006cba <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	61bb      	str	r3, [r7, #24]
 8006cb8:	e003      	b.n	8006cc2 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006cc2:	e03a      	b.n	8006d3a <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006cc4:	697a      	ldr	r2, [r7, #20]
 8006cc6:	68f8      	ldr	r0, [r7, #12]
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	9300      	str	r3, [sp, #0]
 8006ccc:	0013      	movs	r3, r2
 8006cce:	2200      	movs	r2, #0
 8006cd0:	2120      	movs	r1, #32
 8006cd2:	f000 fcf9 	bl	80076c8 <UART_WaitOnFlagUntilTimeout>
 8006cd6:	1e03      	subs	r3, r0, #0
 8006cd8:	d005      	beq.n	8006ce6 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	228c      	movs	r2, #140	; 0x8c
 8006cde:	2120      	movs	r1, #32
 8006ce0:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e036      	b.n	8006d54 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d10e      	bne.n	8006d0a <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	2212      	movs	r2, #18
 8006cf6:	18ba      	adds	r2, r7, r2
 8006cf8:	8812      	ldrh	r2, [r2, #0]
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	b29a      	uxth	r2, r3
 8006cfe:	69bb      	ldr	r3, [r7, #24]
 8006d00:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	3302      	adds	r3, #2
 8006d06:	61bb      	str	r3, [r7, #24]
 8006d08:	e00e      	b.n	8006d28 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d10:	b2db      	uxtb	r3, r3
 8006d12:	2212      	movs	r2, #18
 8006d14:	18ba      	adds	r2, r7, r2
 8006d16:	8812      	ldrh	r2, [r2, #0]
 8006d18:	b2d2      	uxtb	r2, r2
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	b2da      	uxtb	r2, r3
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	3301      	adds	r3, #1
 8006d26:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	225e      	movs	r2, #94	; 0x5e
 8006d2c:	5a9b      	ldrh	r3, [r3, r2]
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	3b01      	subs	r3, #1
 8006d32:	b299      	uxth	r1, r3
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	225e      	movs	r2, #94	; 0x5e
 8006d38:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	225e      	movs	r2, #94	; 0x5e
 8006d3e:	5a9b      	ldrh	r3, [r3, r2]
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1be      	bne.n	8006cc4 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	228c      	movs	r2, #140	; 0x8c
 8006d4a:	2120      	movs	r1, #32
 8006d4c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	e000      	b.n	8006d54 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8006d52:	2302      	movs	r3, #2
  }
}
 8006d54:	0018      	movs	r0, r3
 8006d56:	46bd      	mov	sp, r7
 8006d58:	b008      	add	sp, #32
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	000001ff 	.word	0x000001ff

08006d60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d60:	b5b0      	push	{r4, r5, r7, lr}
 8006d62:	b090      	sub	sp, #64	; 0x40
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d68:	231a      	movs	r3, #26
 8006d6a:	2220      	movs	r2, #32
 8006d6c:	189b      	adds	r3, r3, r2
 8006d6e:	19db      	adds	r3, r3, r7
 8006d70:	2200      	movs	r2, #0
 8006d72:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d76:	689a      	ldr	r2, [r3, #8]
 8006d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d7a:	691b      	ldr	r3, [r3, #16]
 8006d7c:	431a      	orrs	r2, r3
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d80:	695b      	ldr	r3, [r3, #20]
 8006d82:	431a      	orrs	r2, r3
 8006d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d86:	69db      	ldr	r3, [r3, #28]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4ac1      	ldr	r2, [pc, #772]	; (8007098 <UART_SetConfig+0x338>)
 8006d94:	4013      	ands	r3, r2
 8006d96:	0019      	movs	r1, r3
 8006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d9e:	430b      	orrs	r3, r1
 8006da0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	4abc      	ldr	r2, [pc, #752]	; (800709c <UART_SetConfig+0x33c>)
 8006daa:	4013      	ands	r3, r2
 8006dac:	0018      	movs	r0, r3
 8006dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db0:	68d9      	ldr	r1, [r3, #12]
 8006db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	0003      	movs	r3, r0
 8006db8:	430b      	orrs	r3, r1
 8006dba:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbe:	699b      	ldr	r3, [r3, #24]
 8006dc0:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4ab6      	ldr	r2, [pc, #728]	; (80070a0 <UART_SetConfig+0x340>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d009      	beq.n	8006de0 <UART_SetConfig+0x80>
 8006dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4ab4      	ldr	r2, [pc, #720]	; (80070a4 <UART_SetConfig+0x344>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d004      	beq.n	8006de0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd8:	6a1b      	ldr	r3, [r3, #32]
 8006dda:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	4ab0      	ldr	r2, [pc, #704]	; (80070a8 <UART_SetConfig+0x348>)
 8006de8:	4013      	ands	r3, r2
 8006dea:	0019      	movs	r1, r3
 8006dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006df2:	430b      	orrs	r3, r1
 8006df4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dfc:	220f      	movs	r2, #15
 8006dfe:	4393      	bics	r3, r2
 8006e00:	0018      	movs	r0, r3
 8006e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e04:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	0003      	movs	r3, r0
 8006e0c:	430b      	orrs	r3, r1
 8006e0e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4aa5      	ldr	r2, [pc, #660]	; (80070ac <UART_SetConfig+0x34c>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d131      	bne.n	8006e7e <UART_SetConfig+0x11e>
 8006e1a:	4ba5      	ldr	r3, [pc, #660]	; (80070b0 <UART_SetConfig+0x350>)
 8006e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e1e:	2203      	movs	r2, #3
 8006e20:	4013      	ands	r3, r2
 8006e22:	2b03      	cmp	r3, #3
 8006e24:	d01d      	beq.n	8006e62 <UART_SetConfig+0x102>
 8006e26:	d823      	bhi.n	8006e70 <UART_SetConfig+0x110>
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d00c      	beq.n	8006e46 <UART_SetConfig+0xe6>
 8006e2c:	d820      	bhi.n	8006e70 <UART_SetConfig+0x110>
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d002      	beq.n	8006e38 <UART_SetConfig+0xd8>
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d00e      	beq.n	8006e54 <UART_SetConfig+0xf4>
 8006e36:	e01b      	b.n	8006e70 <UART_SetConfig+0x110>
 8006e38:	231b      	movs	r3, #27
 8006e3a:	2220      	movs	r2, #32
 8006e3c:	189b      	adds	r3, r3, r2
 8006e3e:	19db      	adds	r3, r3, r7
 8006e40:	2200      	movs	r2, #0
 8006e42:	701a      	strb	r2, [r3, #0]
 8006e44:	e154      	b.n	80070f0 <UART_SetConfig+0x390>
 8006e46:	231b      	movs	r3, #27
 8006e48:	2220      	movs	r2, #32
 8006e4a:	189b      	adds	r3, r3, r2
 8006e4c:	19db      	adds	r3, r3, r7
 8006e4e:	2202      	movs	r2, #2
 8006e50:	701a      	strb	r2, [r3, #0]
 8006e52:	e14d      	b.n	80070f0 <UART_SetConfig+0x390>
 8006e54:	231b      	movs	r3, #27
 8006e56:	2220      	movs	r2, #32
 8006e58:	189b      	adds	r3, r3, r2
 8006e5a:	19db      	adds	r3, r3, r7
 8006e5c:	2204      	movs	r2, #4
 8006e5e:	701a      	strb	r2, [r3, #0]
 8006e60:	e146      	b.n	80070f0 <UART_SetConfig+0x390>
 8006e62:	231b      	movs	r3, #27
 8006e64:	2220      	movs	r2, #32
 8006e66:	189b      	adds	r3, r3, r2
 8006e68:	19db      	adds	r3, r3, r7
 8006e6a:	2208      	movs	r2, #8
 8006e6c:	701a      	strb	r2, [r3, #0]
 8006e6e:	e13f      	b.n	80070f0 <UART_SetConfig+0x390>
 8006e70:	231b      	movs	r3, #27
 8006e72:	2220      	movs	r2, #32
 8006e74:	189b      	adds	r3, r3, r2
 8006e76:	19db      	adds	r3, r3, r7
 8006e78:	2210      	movs	r2, #16
 8006e7a:	701a      	strb	r2, [r3, #0]
 8006e7c:	e138      	b.n	80070f0 <UART_SetConfig+0x390>
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a8c      	ldr	r2, [pc, #560]	; (80070b4 <UART_SetConfig+0x354>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d131      	bne.n	8006eec <UART_SetConfig+0x18c>
 8006e88:	4b89      	ldr	r3, [pc, #548]	; (80070b0 <UART_SetConfig+0x350>)
 8006e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e8c:	220c      	movs	r2, #12
 8006e8e:	4013      	ands	r3, r2
 8006e90:	2b0c      	cmp	r3, #12
 8006e92:	d01d      	beq.n	8006ed0 <UART_SetConfig+0x170>
 8006e94:	d823      	bhi.n	8006ede <UART_SetConfig+0x17e>
 8006e96:	2b08      	cmp	r3, #8
 8006e98:	d00c      	beq.n	8006eb4 <UART_SetConfig+0x154>
 8006e9a:	d820      	bhi.n	8006ede <UART_SetConfig+0x17e>
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d002      	beq.n	8006ea6 <UART_SetConfig+0x146>
 8006ea0:	2b04      	cmp	r3, #4
 8006ea2:	d00e      	beq.n	8006ec2 <UART_SetConfig+0x162>
 8006ea4:	e01b      	b.n	8006ede <UART_SetConfig+0x17e>
 8006ea6:	231b      	movs	r3, #27
 8006ea8:	2220      	movs	r2, #32
 8006eaa:	189b      	adds	r3, r3, r2
 8006eac:	19db      	adds	r3, r3, r7
 8006eae:	2200      	movs	r2, #0
 8006eb0:	701a      	strb	r2, [r3, #0]
 8006eb2:	e11d      	b.n	80070f0 <UART_SetConfig+0x390>
 8006eb4:	231b      	movs	r3, #27
 8006eb6:	2220      	movs	r2, #32
 8006eb8:	189b      	adds	r3, r3, r2
 8006eba:	19db      	adds	r3, r3, r7
 8006ebc:	2202      	movs	r2, #2
 8006ebe:	701a      	strb	r2, [r3, #0]
 8006ec0:	e116      	b.n	80070f0 <UART_SetConfig+0x390>
 8006ec2:	231b      	movs	r3, #27
 8006ec4:	2220      	movs	r2, #32
 8006ec6:	189b      	adds	r3, r3, r2
 8006ec8:	19db      	adds	r3, r3, r7
 8006eca:	2204      	movs	r2, #4
 8006ecc:	701a      	strb	r2, [r3, #0]
 8006ece:	e10f      	b.n	80070f0 <UART_SetConfig+0x390>
 8006ed0:	231b      	movs	r3, #27
 8006ed2:	2220      	movs	r2, #32
 8006ed4:	189b      	adds	r3, r3, r2
 8006ed6:	19db      	adds	r3, r3, r7
 8006ed8:	2208      	movs	r2, #8
 8006eda:	701a      	strb	r2, [r3, #0]
 8006edc:	e108      	b.n	80070f0 <UART_SetConfig+0x390>
 8006ede:	231b      	movs	r3, #27
 8006ee0:	2220      	movs	r2, #32
 8006ee2:	189b      	adds	r3, r3, r2
 8006ee4:	19db      	adds	r3, r3, r7
 8006ee6:	2210      	movs	r2, #16
 8006ee8:	701a      	strb	r2, [r3, #0]
 8006eea:	e101      	b.n	80070f0 <UART_SetConfig+0x390>
 8006eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a71      	ldr	r2, [pc, #452]	; (80070b8 <UART_SetConfig+0x358>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d131      	bne.n	8006f5a <UART_SetConfig+0x1fa>
 8006ef6:	4b6e      	ldr	r3, [pc, #440]	; (80070b0 <UART_SetConfig+0x350>)
 8006ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006efa:	2230      	movs	r2, #48	; 0x30
 8006efc:	4013      	ands	r3, r2
 8006efe:	2b30      	cmp	r3, #48	; 0x30
 8006f00:	d01d      	beq.n	8006f3e <UART_SetConfig+0x1de>
 8006f02:	d823      	bhi.n	8006f4c <UART_SetConfig+0x1ec>
 8006f04:	2b20      	cmp	r3, #32
 8006f06:	d00c      	beq.n	8006f22 <UART_SetConfig+0x1c2>
 8006f08:	d820      	bhi.n	8006f4c <UART_SetConfig+0x1ec>
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d002      	beq.n	8006f14 <UART_SetConfig+0x1b4>
 8006f0e:	2b10      	cmp	r3, #16
 8006f10:	d00e      	beq.n	8006f30 <UART_SetConfig+0x1d0>
 8006f12:	e01b      	b.n	8006f4c <UART_SetConfig+0x1ec>
 8006f14:	231b      	movs	r3, #27
 8006f16:	2220      	movs	r2, #32
 8006f18:	189b      	adds	r3, r3, r2
 8006f1a:	19db      	adds	r3, r3, r7
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	701a      	strb	r2, [r3, #0]
 8006f20:	e0e6      	b.n	80070f0 <UART_SetConfig+0x390>
 8006f22:	231b      	movs	r3, #27
 8006f24:	2220      	movs	r2, #32
 8006f26:	189b      	adds	r3, r3, r2
 8006f28:	19db      	adds	r3, r3, r7
 8006f2a:	2202      	movs	r2, #2
 8006f2c:	701a      	strb	r2, [r3, #0]
 8006f2e:	e0df      	b.n	80070f0 <UART_SetConfig+0x390>
 8006f30:	231b      	movs	r3, #27
 8006f32:	2220      	movs	r2, #32
 8006f34:	189b      	adds	r3, r3, r2
 8006f36:	19db      	adds	r3, r3, r7
 8006f38:	2204      	movs	r2, #4
 8006f3a:	701a      	strb	r2, [r3, #0]
 8006f3c:	e0d8      	b.n	80070f0 <UART_SetConfig+0x390>
 8006f3e:	231b      	movs	r3, #27
 8006f40:	2220      	movs	r2, #32
 8006f42:	189b      	adds	r3, r3, r2
 8006f44:	19db      	adds	r3, r3, r7
 8006f46:	2208      	movs	r2, #8
 8006f48:	701a      	strb	r2, [r3, #0]
 8006f4a:	e0d1      	b.n	80070f0 <UART_SetConfig+0x390>
 8006f4c:	231b      	movs	r3, #27
 8006f4e:	2220      	movs	r2, #32
 8006f50:	189b      	adds	r3, r3, r2
 8006f52:	19db      	adds	r3, r3, r7
 8006f54:	2210      	movs	r2, #16
 8006f56:	701a      	strb	r2, [r3, #0]
 8006f58:	e0ca      	b.n	80070f0 <UART_SetConfig+0x390>
 8006f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a57      	ldr	r2, [pc, #348]	; (80070bc <UART_SetConfig+0x35c>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d106      	bne.n	8006f72 <UART_SetConfig+0x212>
 8006f64:	231b      	movs	r3, #27
 8006f66:	2220      	movs	r2, #32
 8006f68:	189b      	adds	r3, r3, r2
 8006f6a:	19db      	adds	r3, r3, r7
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	701a      	strb	r2, [r3, #0]
 8006f70:	e0be      	b.n	80070f0 <UART_SetConfig+0x390>
 8006f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a52      	ldr	r2, [pc, #328]	; (80070c0 <UART_SetConfig+0x360>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d106      	bne.n	8006f8a <UART_SetConfig+0x22a>
 8006f7c:	231b      	movs	r3, #27
 8006f7e:	2220      	movs	r2, #32
 8006f80:	189b      	adds	r3, r3, r2
 8006f82:	19db      	adds	r3, r3, r7
 8006f84:	2200      	movs	r2, #0
 8006f86:	701a      	strb	r2, [r3, #0]
 8006f88:	e0b2      	b.n	80070f0 <UART_SetConfig+0x390>
 8006f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a4d      	ldr	r2, [pc, #308]	; (80070c4 <UART_SetConfig+0x364>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d106      	bne.n	8006fa2 <UART_SetConfig+0x242>
 8006f94:	231b      	movs	r3, #27
 8006f96:	2220      	movs	r2, #32
 8006f98:	189b      	adds	r3, r3, r2
 8006f9a:	19db      	adds	r3, r3, r7
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	701a      	strb	r2, [r3, #0]
 8006fa0:	e0a6      	b.n	80070f0 <UART_SetConfig+0x390>
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a3e      	ldr	r2, [pc, #248]	; (80070a0 <UART_SetConfig+0x340>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d13e      	bne.n	800702a <UART_SetConfig+0x2ca>
 8006fac:	4b40      	ldr	r3, [pc, #256]	; (80070b0 <UART_SetConfig+0x350>)
 8006fae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006fb0:	23c0      	movs	r3, #192	; 0xc0
 8006fb2:	011b      	lsls	r3, r3, #4
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	22c0      	movs	r2, #192	; 0xc0
 8006fb8:	0112      	lsls	r2, r2, #4
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d027      	beq.n	800700e <UART_SetConfig+0x2ae>
 8006fbe:	22c0      	movs	r2, #192	; 0xc0
 8006fc0:	0112      	lsls	r2, r2, #4
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d82a      	bhi.n	800701c <UART_SetConfig+0x2bc>
 8006fc6:	2280      	movs	r2, #128	; 0x80
 8006fc8:	0112      	lsls	r2, r2, #4
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d011      	beq.n	8006ff2 <UART_SetConfig+0x292>
 8006fce:	2280      	movs	r2, #128	; 0x80
 8006fd0:	0112      	lsls	r2, r2, #4
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d822      	bhi.n	800701c <UART_SetConfig+0x2bc>
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d004      	beq.n	8006fe4 <UART_SetConfig+0x284>
 8006fda:	2280      	movs	r2, #128	; 0x80
 8006fdc:	00d2      	lsls	r2, r2, #3
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d00e      	beq.n	8007000 <UART_SetConfig+0x2a0>
 8006fe2:	e01b      	b.n	800701c <UART_SetConfig+0x2bc>
 8006fe4:	231b      	movs	r3, #27
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	189b      	adds	r3, r3, r2
 8006fea:	19db      	adds	r3, r3, r7
 8006fec:	2200      	movs	r2, #0
 8006fee:	701a      	strb	r2, [r3, #0]
 8006ff0:	e07e      	b.n	80070f0 <UART_SetConfig+0x390>
 8006ff2:	231b      	movs	r3, #27
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	189b      	adds	r3, r3, r2
 8006ff8:	19db      	adds	r3, r3, r7
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	701a      	strb	r2, [r3, #0]
 8006ffe:	e077      	b.n	80070f0 <UART_SetConfig+0x390>
 8007000:	231b      	movs	r3, #27
 8007002:	2220      	movs	r2, #32
 8007004:	189b      	adds	r3, r3, r2
 8007006:	19db      	adds	r3, r3, r7
 8007008:	2204      	movs	r2, #4
 800700a:	701a      	strb	r2, [r3, #0]
 800700c:	e070      	b.n	80070f0 <UART_SetConfig+0x390>
 800700e:	231b      	movs	r3, #27
 8007010:	2220      	movs	r2, #32
 8007012:	189b      	adds	r3, r3, r2
 8007014:	19db      	adds	r3, r3, r7
 8007016:	2208      	movs	r2, #8
 8007018:	701a      	strb	r2, [r3, #0]
 800701a:	e069      	b.n	80070f0 <UART_SetConfig+0x390>
 800701c:	231b      	movs	r3, #27
 800701e:	2220      	movs	r2, #32
 8007020:	189b      	adds	r3, r3, r2
 8007022:	19db      	adds	r3, r3, r7
 8007024:	2210      	movs	r2, #16
 8007026:	701a      	strb	r2, [r3, #0]
 8007028:	e062      	b.n	80070f0 <UART_SetConfig+0x390>
 800702a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a1d      	ldr	r2, [pc, #116]	; (80070a4 <UART_SetConfig+0x344>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d157      	bne.n	80070e4 <UART_SetConfig+0x384>
 8007034:	4b1e      	ldr	r3, [pc, #120]	; (80070b0 <UART_SetConfig+0x350>)
 8007036:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007038:	23c0      	movs	r3, #192	; 0xc0
 800703a:	009b      	lsls	r3, r3, #2
 800703c:	4013      	ands	r3, r2
 800703e:	22c0      	movs	r2, #192	; 0xc0
 8007040:	0092      	lsls	r2, r2, #2
 8007042:	4293      	cmp	r3, r2
 8007044:	d040      	beq.n	80070c8 <UART_SetConfig+0x368>
 8007046:	22c0      	movs	r2, #192	; 0xc0
 8007048:	0092      	lsls	r2, r2, #2
 800704a:	4293      	cmp	r3, r2
 800704c:	d843      	bhi.n	80070d6 <UART_SetConfig+0x376>
 800704e:	2280      	movs	r2, #128	; 0x80
 8007050:	0092      	lsls	r2, r2, #2
 8007052:	4293      	cmp	r3, r2
 8007054:	d011      	beq.n	800707a <UART_SetConfig+0x31a>
 8007056:	2280      	movs	r2, #128	; 0x80
 8007058:	0092      	lsls	r2, r2, #2
 800705a:	4293      	cmp	r3, r2
 800705c:	d83b      	bhi.n	80070d6 <UART_SetConfig+0x376>
 800705e:	2b00      	cmp	r3, #0
 8007060:	d004      	beq.n	800706c <UART_SetConfig+0x30c>
 8007062:	2280      	movs	r2, #128	; 0x80
 8007064:	0052      	lsls	r2, r2, #1
 8007066:	4293      	cmp	r3, r2
 8007068:	d00e      	beq.n	8007088 <UART_SetConfig+0x328>
 800706a:	e034      	b.n	80070d6 <UART_SetConfig+0x376>
 800706c:	231b      	movs	r3, #27
 800706e:	2220      	movs	r2, #32
 8007070:	189b      	adds	r3, r3, r2
 8007072:	19db      	adds	r3, r3, r7
 8007074:	2200      	movs	r2, #0
 8007076:	701a      	strb	r2, [r3, #0]
 8007078:	e03a      	b.n	80070f0 <UART_SetConfig+0x390>
 800707a:	231b      	movs	r3, #27
 800707c:	2220      	movs	r2, #32
 800707e:	189b      	adds	r3, r3, r2
 8007080:	19db      	adds	r3, r3, r7
 8007082:	2202      	movs	r2, #2
 8007084:	701a      	strb	r2, [r3, #0]
 8007086:	e033      	b.n	80070f0 <UART_SetConfig+0x390>
 8007088:	231b      	movs	r3, #27
 800708a:	2220      	movs	r2, #32
 800708c:	189b      	adds	r3, r3, r2
 800708e:	19db      	adds	r3, r3, r7
 8007090:	2204      	movs	r2, #4
 8007092:	701a      	strb	r2, [r3, #0]
 8007094:	e02c      	b.n	80070f0 <UART_SetConfig+0x390>
 8007096:	46c0      	nop			; (mov r8, r8)
 8007098:	cfff69f3 	.word	0xcfff69f3
 800709c:	ffffcfff 	.word	0xffffcfff
 80070a0:	40008000 	.word	0x40008000
 80070a4:	40008400 	.word	0x40008400
 80070a8:	11fff4ff 	.word	0x11fff4ff
 80070ac:	40013800 	.word	0x40013800
 80070b0:	40021000 	.word	0x40021000
 80070b4:	40004400 	.word	0x40004400
 80070b8:	40004800 	.word	0x40004800
 80070bc:	40004c00 	.word	0x40004c00
 80070c0:	40005000 	.word	0x40005000
 80070c4:	40013c00 	.word	0x40013c00
 80070c8:	231b      	movs	r3, #27
 80070ca:	2220      	movs	r2, #32
 80070cc:	189b      	adds	r3, r3, r2
 80070ce:	19db      	adds	r3, r3, r7
 80070d0:	2208      	movs	r2, #8
 80070d2:	701a      	strb	r2, [r3, #0]
 80070d4:	e00c      	b.n	80070f0 <UART_SetConfig+0x390>
 80070d6:	231b      	movs	r3, #27
 80070d8:	2220      	movs	r2, #32
 80070da:	189b      	adds	r3, r3, r2
 80070dc:	19db      	adds	r3, r3, r7
 80070de:	2210      	movs	r2, #16
 80070e0:	701a      	strb	r2, [r3, #0]
 80070e2:	e005      	b.n	80070f0 <UART_SetConfig+0x390>
 80070e4:	231b      	movs	r3, #27
 80070e6:	2220      	movs	r2, #32
 80070e8:	189b      	adds	r3, r3, r2
 80070ea:	19db      	adds	r3, r3, r7
 80070ec:	2210      	movs	r2, #16
 80070ee:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80070f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4ac1      	ldr	r2, [pc, #772]	; (80073fc <UART_SetConfig+0x69c>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d005      	beq.n	8007106 <UART_SetConfig+0x3a6>
 80070fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4ac0      	ldr	r2, [pc, #768]	; (8007400 <UART_SetConfig+0x6a0>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d000      	beq.n	8007106 <UART_SetConfig+0x3a6>
 8007104:	e093      	b.n	800722e <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007106:	231b      	movs	r3, #27
 8007108:	2220      	movs	r2, #32
 800710a:	189b      	adds	r3, r3, r2
 800710c:	19db      	adds	r3, r3, r7
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	2b08      	cmp	r3, #8
 8007112:	d015      	beq.n	8007140 <UART_SetConfig+0x3e0>
 8007114:	dc18      	bgt.n	8007148 <UART_SetConfig+0x3e8>
 8007116:	2b04      	cmp	r3, #4
 8007118:	d00d      	beq.n	8007136 <UART_SetConfig+0x3d6>
 800711a:	dc15      	bgt.n	8007148 <UART_SetConfig+0x3e8>
 800711c:	2b00      	cmp	r3, #0
 800711e:	d002      	beq.n	8007126 <UART_SetConfig+0x3c6>
 8007120:	2b02      	cmp	r3, #2
 8007122:	d005      	beq.n	8007130 <UART_SetConfig+0x3d0>
 8007124:	e010      	b.n	8007148 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007126:	f7fe f855 	bl	80051d4 <HAL_RCC_GetPCLK1Freq>
 800712a:	0003      	movs	r3, r0
 800712c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800712e:	e014      	b.n	800715a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007130:	4bb4      	ldr	r3, [pc, #720]	; (8007404 <UART_SetConfig+0x6a4>)
 8007132:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007134:	e011      	b.n	800715a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007136:	f7fd ffc1 	bl	80050bc <HAL_RCC_GetSysClockFreq>
 800713a:	0003      	movs	r3, r0
 800713c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800713e:	e00c      	b.n	800715a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007140:	2380      	movs	r3, #128	; 0x80
 8007142:	021b      	lsls	r3, r3, #8
 8007144:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007146:	e008      	b.n	800715a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8007148:	2300      	movs	r3, #0
 800714a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800714c:	231a      	movs	r3, #26
 800714e:	2220      	movs	r2, #32
 8007150:	189b      	adds	r3, r3, r2
 8007152:	19db      	adds	r3, r3, r7
 8007154:	2201      	movs	r2, #1
 8007156:	701a      	strb	r2, [r3, #0]
        break;
 8007158:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800715a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800715c:	2b00      	cmp	r3, #0
 800715e:	d100      	bne.n	8007162 <UART_SetConfig+0x402>
 8007160:	e135      	b.n	80073ce <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007164:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007166:	4ba8      	ldr	r3, [pc, #672]	; (8007408 <UART_SetConfig+0x6a8>)
 8007168:	0052      	lsls	r2, r2, #1
 800716a:	5ad3      	ldrh	r3, [r2, r3]
 800716c:	0019      	movs	r1, r3
 800716e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007170:	f7f8 ffe4 	bl	800013c <__udivsi3>
 8007174:	0003      	movs	r3, r0
 8007176:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717a:	685a      	ldr	r2, [r3, #4]
 800717c:	0013      	movs	r3, r2
 800717e:	005b      	lsls	r3, r3, #1
 8007180:	189b      	adds	r3, r3, r2
 8007182:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007184:	429a      	cmp	r2, r3
 8007186:	d305      	bcc.n	8007194 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800718e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007190:	429a      	cmp	r2, r3
 8007192:	d906      	bls.n	80071a2 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8007194:	231a      	movs	r3, #26
 8007196:	2220      	movs	r2, #32
 8007198:	189b      	adds	r3, r3, r2
 800719a:	19db      	adds	r3, r3, r7
 800719c:	2201      	movs	r2, #1
 800719e:	701a      	strb	r2, [r3, #0]
 80071a0:	e044      	b.n	800722c <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071a4:	61bb      	str	r3, [r7, #24]
 80071a6:	2300      	movs	r3, #0
 80071a8:	61fb      	str	r3, [r7, #28]
 80071aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80071ae:	4b96      	ldr	r3, [pc, #600]	; (8007408 <UART_SetConfig+0x6a8>)
 80071b0:	0052      	lsls	r2, r2, #1
 80071b2:	5ad3      	ldrh	r3, [r2, r3]
 80071b4:	613b      	str	r3, [r7, #16]
 80071b6:	2300      	movs	r3, #0
 80071b8:	617b      	str	r3, [r7, #20]
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	69b8      	ldr	r0, [r7, #24]
 80071c0:	69f9      	ldr	r1, [r7, #28]
 80071c2:	f7f9 f96f 	bl	80004a4 <__aeabi_uldivmod>
 80071c6:	0002      	movs	r2, r0
 80071c8:	000b      	movs	r3, r1
 80071ca:	0e11      	lsrs	r1, r2, #24
 80071cc:	021d      	lsls	r5, r3, #8
 80071ce:	430d      	orrs	r5, r1
 80071d0:	0214      	lsls	r4, r2, #8
 80071d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	085b      	lsrs	r3, r3, #1
 80071d8:	60bb      	str	r3, [r7, #8]
 80071da:	2300      	movs	r3, #0
 80071dc:	60fb      	str	r3, [r7, #12]
 80071de:	68b8      	ldr	r0, [r7, #8]
 80071e0:	68f9      	ldr	r1, [r7, #12]
 80071e2:	1900      	adds	r0, r0, r4
 80071e4:	4169      	adcs	r1, r5
 80071e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	603b      	str	r3, [r7, #0]
 80071ec:	2300      	movs	r3, #0
 80071ee:	607b      	str	r3, [r7, #4]
 80071f0:	683a      	ldr	r2, [r7, #0]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f7f9 f956 	bl	80004a4 <__aeabi_uldivmod>
 80071f8:	0002      	movs	r2, r0
 80071fa:	000b      	movs	r3, r1
 80071fc:	0013      	movs	r3, r2
 80071fe:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007200:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007202:	23c0      	movs	r3, #192	; 0xc0
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	429a      	cmp	r2, r3
 8007208:	d309      	bcc.n	800721e <UART_SetConfig+0x4be>
 800720a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800720c:	2380      	movs	r3, #128	; 0x80
 800720e:	035b      	lsls	r3, r3, #13
 8007210:	429a      	cmp	r2, r3
 8007212:	d204      	bcs.n	800721e <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8007214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800721a:	60da      	str	r2, [r3, #12]
 800721c:	e006      	b.n	800722c <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800721e:	231a      	movs	r3, #26
 8007220:	2220      	movs	r2, #32
 8007222:	189b      	adds	r3, r3, r2
 8007224:	19db      	adds	r3, r3, r7
 8007226:	2201      	movs	r2, #1
 8007228:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800722a:	e0d0      	b.n	80073ce <UART_SetConfig+0x66e>
 800722c:	e0cf      	b.n	80073ce <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800722e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007230:	69da      	ldr	r2, [r3, #28]
 8007232:	2380      	movs	r3, #128	; 0x80
 8007234:	021b      	lsls	r3, r3, #8
 8007236:	429a      	cmp	r2, r3
 8007238:	d000      	beq.n	800723c <UART_SetConfig+0x4dc>
 800723a:	e070      	b.n	800731e <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800723c:	231b      	movs	r3, #27
 800723e:	2220      	movs	r2, #32
 8007240:	189b      	adds	r3, r3, r2
 8007242:	19db      	adds	r3, r3, r7
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	2b08      	cmp	r3, #8
 8007248:	d015      	beq.n	8007276 <UART_SetConfig+0x516>
 800724a:	dc18      	bgt.n	800727e <UART_SetConfig+0x51e>
 800724c:	2b04      	cmp	r3, #4
 800724e:	d00d      	beq.n	800726c <UART_SetConfig+0x50c>
 8007250:	dc15      	bgt.n	800727e <UART_SetConfig+0x51e>
 8007252:	2b00      	cmp	r3, #0
 8007254:	d002      	beq.n	800725c <UART_SetConfig+0x4fc>
 8007256:	2b02      	cmp	r3, #2
 8007258:	d005      	beq.n	8007266 <UART_SetConfig+0x506>
 800725a:	e010      	b.n	800727e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800725c:	f7fd ffba 	bl	80051d4 <HAL_RCC_GetPCLK1Freq>
 8007260:	0003      	movs	r3, r0
 8007262:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007264:	e014      	b.n	8007290 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007266:	4b67      	ldr	r3, [pc, #412]	; (8007404 <UART_SetConfig+0x6a4>)
 8007268:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800726a:	e011      	b.n	8007290 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800726c:	f7fd ff26 	bl	80050bc <HAL_RCC_GetSysClockFreq>
 8007270:	0003      	movs	r3, r0
 8007272:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007274:	e00c      	b.n	8007290 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007276:	2380      	movs	r3, #128	; 0x80
 8007278:	021b      	lsls	r3, r3, #8
 800727a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800727c:	e008      	b.n	8007290 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800727e:	2300      	movs	r3, #0
 8007280:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007282:	231a      	movs	r3, #26
 8007284:	2220      	movs	r2, #32
 8007286:	189b      	adds	r3, r3, r2
 8007288:	19db      	adds	r3, r3, r7
 800728a:	2201      	movs	r2, #1
 800728c:	701a      	strb	r2, [r3, #0]
        break;
 800728e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007292:	2b00      	cmp	r3, #0
 8007294:	d100      	bne.n	8007298 <UART_SetConfig+0x538>
 8007296:	e09a      	b.n	80073ce <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800729c:	4b5a      	ldr	r3, [pc, #360]	; (8007408 <UART_SetConfig+0x6a8>)
 800729e:	0052      	lsls	r2, r2, #1
 80072a0:	5ad3      	ldrh	r3, [r2, r3]
 80072a2:	0019      	movs	r1, r3
 80072a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80072a6:	f7f8 ff49 	bl	800013c <__udivsi3>
 80072aa:	0003      	movs	r3, r0
 80072ac:	005a      	lsls	r2, r3, #1
 80072ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	085b      	lsrs	r3, r3, #1
 80072b4:	18d2      	adds	r2, r2, r3
 80072b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	0019      	movs	r1, r3
 80072bc:	0010      	movs	r0, r2
 80072be:	f7f8 ff3d 	bl	800013c <__udivsi3>
 80072c2:	0003      	movs	r3, r0
 80072c4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c8:	2b0f      	cmp	r3, #15
 80072ca:	d921      	bls.n	8007310 <UART_SetConfig+0x5b0>
 80072cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072ce:	2380      	movs	r3, #128	; 0x80
 80072d0:	025b      	lsls	r3, r3, #9
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d21c      	bcs.n	8007310 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80072d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072d8:	b29a      	uxth	r2, r3
 80072da:	200e      	movs	r0, #14
 80072dc:	2420      	movs	r4, #32
 80072de:	1903      	adds	r3, r0, r4
 80072e0:	19db      	adds	r3, r3, r7
 80072e2:	210f      	movs	r1, #15
 80072e4:	438a      	bics	r2, r1
 80072e6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80072e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ea:	085b      	lsrs	r3, r3, #1
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	2207      	movs	r2, #7
 80072f0:	4013      	ands	r3, r2
 80072f2:	b299      	uxth	r1, r3
 80072f4:	1903      	adds	r3, r0, r4
 80072f6:	19db      	adds	r3, r3, r7
 80072f8:	1902      	adds	r2, r0, r4
 80072fa:	19d2      	adds	r2, r2, r7
 80072fc:	8812      	ldrh	r2, [r2, #0]
 80072fe:	430a      	orrs	r2, r1
 8007300:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	1902      	adds	r2, r0, r4
 8007308:	19d2      	adds	r2, r2, r7
 800730a:	8812      	ldrh	r2, [r2, #0]
 800730c:	60da      	str	r2, [r3, #12]
 800730e:	e05e      	b.n	80073ce <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007310:	231a      	movs	r3, #26
 8007312:	2220      	movs	r2, #32
 8007314:	189b      	adds	r3, r3, r2
 8007316:	19db      	adds	r3, r3, r7
 8007318:	2201      	movs	r2, #1
 800731a:	701a      	strb	r2, [r3, #0]
 800731c:	e057      	b.n	80073ce <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800731e:	231b      	movs	r3, #27
 8007320:	2220      	movs	r2, #32
 8007322:	189b      	adds	r3, r3, r2
 8007324:	19db      	adds	r3, r3, r7
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	2b08      	cmp	r3, #8
 800732a:	d015      	beq.n	8007358 <UART_SetConfig+0x5f8>
 800732c:	dc18      	bgt.n	8007360 <UART_SetConfig+0x600>
 800732e:	2b04      	cmp	r3, #4
 8007330:	d00d      	beq.n	800734e <UART_SetConfig+0x5ee>
 8007332:	dc15      	bgt.n	8007360 <UART_SetConfig+0x600>
 8007334:	2b00      	cmp	r3, #0
 8007336:	d002      	beq.n	800733e <UART_SetConfig+0x5de>
 8007338:	2b02      	cmp	r3, #2
 800733a:	d005      	beq.n	8007348 <UART_SetConfig+0x5e8>
 800733c:	e010      	b.n	8007360 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800733e:	f7fd ff49 	bl	80051d4 <HAL_RCC_GetPCLK1Freq>
 8007342:	0003      	movs	r3, r0
 8007344:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007346:	e014      	b.n	8007372 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007348:	4b2e      	ldr	r3, [pc, #184]	; (8007404 <UART_SetConfig+0x6a4>)
 800734a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800734c:	e011      	b.n	8007372 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800734e:	f7fd feb5 	bl	80050bc <HAL_RCC_GetSysClockFreq>
 8007352:	0003      	movs	r3, r0
 8007354:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007356:	e00c      	b.n	8007372 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007358:	2380      	movs	r3, #128	; 0x80
 800735a:	021b      	lsls	r3, r3, #8
 800735c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800735e:	e008      	b.n	8007372 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8007360:	2300      	movs	r3, #0
 8007362:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007364:	231a      	movs	r3, #26
 8007366:	2220      	movs	r2, #32
 8007368:	189b      	adds	r3, r3, r2
 800736a:	19db      	adds	r3, r3, r7
 800736c:	2201      	movs	r2, #1
 800736e:	701a      	strb	r2, [r3, #0]
        break;
 8007370:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007374:	2b00      	cmp	r3, #0
 8007376:	d02a      	beq.n	80073ce <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800737c:	4b22      	ldr	r3, [pc, #136]	; (8007408 <UART_SetConfig+0x6a8>)
 800737e:	0052      	lsls	r2, r2, #1
 8007380:	5ad3      	ldrh	r3, [r2, r3]
 8007382:	0019      	movs	r1, r3
 8007384:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007386:	f7f8 fed9 	bl	800013c <__udivsi3>
 800738a:	0003      	movs	r3, r0
 800738c:	001a      	movs	r2, r3
 800738e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	085b      	lsrs	r3, r3, #1
 8007394:	18d2      	adds	r2, r2, r3
 8007396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	0019      	movs	r1, r3
 800739c:	0010      	movs	r0, r2
 800739e:	f7f8 fecd 	bl	800013c <__udivsi3>
 80073a2:	0003      	movs	r3, r0
 80073a4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a8:	2b0f      	cmp	r3, #15
 80073aa:	d90a      	bls.n	80073c2 <UART_SetConfig+0x662>
 80073ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073ae:	2380      	movs	r3, #128	; 0x80
 80073b0:	025b      	lsls	r3, r3, #9
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d205      	bcs.n	80073c2 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80073b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	60da      	str	r2, [r3, #12]
 80073c0:	e005      	b.n	80073ce <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80073c2:	231a      	movs	r3, #26
 80073c4:	2220      	movs	r2, #32
 80073c6:	189b      	adds	r3, r3, r2
 80073c8:	19db      	adds	r3, r3, r7
 80073ca:	2201      	movs	r2, #1
 80073cc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80073ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d0:	226a      	movs	r2, #106	; 0x6a
 80073d2:	2101      	movs	r1, #1
 80073d4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80073d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d8:	2268      	movs	r2, #104	; 0x68
 80073da:	2101      	movs	r1, #1
 80073dc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80073de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e0:	2200      	movs	r2, #0
 80073e2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80073e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e6:	2200      	movs	r2, #0
 80073e8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80073ea:	231a      	movs	r3, #26
 80073ec:	2220      	movs	r2, #32
 80073ee:	189b      	adds	r3, r3, r2
 80073f0:	19db      	adds	r3, r3, r7
 80073f2:	781b      	ldrb	r3, [r3, #0]
}
 80073f4:	0018      	movs	r0, r3
 80073f6:	46bd      	mov	sp, r7
 80073f8:	b010      	add	sp, #64	; 0x40
 80073fa:	bdb0      	pop	{r4, r5, r7, pc}
 80073fc:	40008000 	.word	0x40008000
 8007400:	40008400 	.word	0x40008400
 8007404:	00f42400 	.word	0x00f42400
 8007408:	080142c4 	.word	0x080142c4

0800740c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007418:	2208      	movs	r2, #8
 800741a:	4013      	ands	r3, r2
 800741c:	d00b      	beq.n	8007436 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	4a4a      	ldr	r2, [pc, #296]	; (8007550 <UART_AdvFeatureConfig+0x144>)
 8007426:	4013      	ands	r3, r2
 8007428:	0019      	movs	r1, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	430a      	orrs	r2, r1
 8007434:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800743a:	2201      	movs	r2, #1
 800743c:	4013      	ands	r3, r2
 800743e:	d00b      	beq.n	8007458 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	4a43      	ldr	r2, [pc, #268]	; (8007554 <UART_AdvFeatureConfig+0x148>)
 8007448:	4013      	ands	r3, r2
 800744a:	0019      	movs	r1, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	430a      	orrs	r2, r1
 8007456:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800745c:	2202      	movs	r2, #2
 800745e:	4013      	ands	r3, r2
 8007460:	d00b      	beq.n	800747a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	4a3b      	ldr	r2, [pc, #236]	; (8007558 <UART_AdvFeatureConfig+0x14c>)
 800746a:	4013      	ands	r3, r2
 800746c:	0019      	movs	r1, r3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	430a      	orrs	r2, r1
 8007478:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800747e:	2204      	movs	r2, #4
 8007480:	4013      	ands	r3, r2
 8007482:	d00b      	beq.n	800749c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	4a34      	ldr	r2, [pc, #208]	; (800755c <UART_AdvFeatureConfig+0x150>)
 800748c:	4013      	ands	r3, r2
 800748e:	0019      	movs	r1, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	430a      	orrs	r2, r1
 800749a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074a0:	2210      	movs	r2, #16
 80074a2:	4013      	ands	r3, r2
 80074a4:	d00b      	beq.n	80074be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	4a2c      	ldr	r2, [pc, #176]	; (8007560 <UART_AdvFeatureConfig+0x154>)
 80074ae:	4013      	ands	r3, r2
 80074b0:	0019      	movs	r1, r3
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	430a      	orrs	r2, r1
 80074bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074c2:	2220      	movs	r2, #32
 80074c4:	4013      	ands	r3, r2
 80074c6:	d00b      	beq.n	80074e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	4a25      	ldr	r2, [pc, #148]	; (8007564 <UART_AdvFeatureConfig+0x158>)
 80074d0:	4013      	ands	r3, r2
 80074d2:	0019      	movs	r1, r3
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	430a      	orrs	r2, r1
 80074de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074e4:	2240      	movs	r2, #64	; 0x40
 80074e6:	4013      	ands	r3, r2
 80074e8:	d01d      	beq.n	8007526 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	4a1d      	ldr	r2, [pc, #116]	; (8007568 <UART_AdvFeatureConfig+0x15c>)
 80074f2:	4013      	ands	r3, r2
 80074f4:	0019      	movs	r1, r3
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	430a      	orrs	r2, r1
 8007500:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007506:	2380      	movs	r3, #128	; 0x80
 8007508:	035b      	lsls	r3, r3, #13
 800750a:	429a      	cmp	r2, r3
 800750c:	d10b      	bne.n	8007526 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	4a15      	ldr	r2, [pc, #84]	; (800756c <UART_AdvFeatureConfig+0x160>)
 8007516:	4013      	ands	r3, r2
 8007518:	0019      	movs	r1, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	430a      	orrs	r2, r1
 8007524:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800752a:	2280      	movs	r2, #128	; 0x80
 800752c:	4013      	ands	r3, r2
 800752e:	d00b      	beq.n	8007548 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	4a0e      	ldr	r2, [pc, #56]	; (8007570 <UART_AdvFeatureConfig+0x164>)
 8007538:	4013      	ands	r3, r2
 800753a:	0019      	movs	r1, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	430a      	orrs	r2, r1
 8007546:	605a      	str	r2, [r3, #4]
  }
}
 8007548:	46c0      	nop			; (mov r8, r8)
 800754a:	46bd      	mov	sp, r7
 800754c:	b002      	add	sp, #8
 800754e:	bd80      	pop	{r7, pc}
 8007550:	ffff7fff 	.word	0xffff7fff
 8007554:	fffdffff 	.word	0xfffdffff
 8007558:	fffeffff 	.word	0xfffeffff
 800755c:	fffbffff 	.word	0xfffbffff
 8007560:	ffffefff 	.word	0xffffefff
 8007564:	ffffdfff 	.word	0xffffdfff
 8007568:	ffefffff 	.word	0xffefffff
 800756c:	ff9fffff 	.word	0xff9fffff
 8007570:	fff7ffff 	.word	0xfff7ffff

08007574 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b092      	sub	sp, #72	; 0x48
 8007578:	af02      	add	r7, sp, #8
 800757a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2290      	movs	r2, #144	; 0x90
 8007580:	2100      	movs	r1, #0
 8007582:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007584:	f7fc fc80 	bl	8003e88 <HAL_GetTick>
 8007588:	0003      	movs	r3, r0
 800758a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	2208      	movs	r2, #8
 8007594:	4013      	ands	r3, r2
 8007596:	2b08      	cmp	r3, #8
 8007598:	d12d      	bne.n	80075f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800759a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800759c:	2280      	movs	r2, #128	; 0x80
 800759e:	0391      	lsls	r1, r2, #14
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	4a47      	ldr	r2, [pc, #284]	; (80076c0 <UART_CheckIdleState+0x14c>)
 80075a4:	9200      	str	r2, [sp, #0]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f000 f88e 	bl	80076c8 <UART_WaitOnFlagUntilTimeout>
 80075ac:	1e03      	subs	r3, r0, #0
 80075ae:	d022      	beq.n	80075f6 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075b0:	f3ef 8310 	mrs	r3, PRIMASK
 80075b4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80075b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80075b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80075ba:	2301      	movs	r3, #1
 80075bc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c0:	f383 8810 	msr	PRIMASK, r3
}
 80075c4:	46c0      	nop			; (mov r8, r8)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2180      	movs	r1, #128	; 0x80
 80075d2:	438a      	bics	r2, r1
 80075d4:	601a      	str	r2, [r3, #0]
 80075d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075dc:	f383 8810 	msr	PRIMASK, r3
}
 80075e0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2288      	movs	r2, #136	; 0x88
 80075e6:	2120      	movs	r1, #32
 80075e8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2284      	movs	r2, #132	; 0x84
 80075ee:	2100      	movs	r1, #0
 80075f0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075f2:	2303      	movs	r3, #3
 80075f4:	e060      	b.n	80076b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	2204      	movs	r2, #4
 80075fe:	4013      	ands	r3, r2
 8007600:	2b04      	cmp	r3, #4
 8007602:	d146      	bne.n	8007692 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007604:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007606:	2280      	movs	r2, #128	; 0x80
 8007608:	03d1      	lsls	r1, r2, #15
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	4a2c      	ldr	r2, [pc, #176]	; (80076c0 <UART_CheckIdleState+0x14c>)
 800760e:	9200      	str	r2, [sp, #0]
 8007610:	2200      	movs	r2, #0
 8007612:	f000 f859 	bl	80076c8 <UART_WaitOnFlagUntilTimeout>
 8007616:	1e03      	subs	r3, r0, #0
 8007618:	d03b      	beq.n	8007692 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800761a:	f3ef 8310 	mrs	r3, PRIMASK
 800761e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007620:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007622:	637b      	str	r3, [r7, #52]	; 0x34
 8007624:	2301      	movs	r3, #1
 8007626:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	f383 8810 	msr	PRIMASK, r3
}
 800762e:	46c0      	nop			; (mov r8, r8)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4922      	ldr	r1, [pc, #136]	; (80076c4 <UART_CheckIdleState+0x150>)
 800763c:	400a      	ands	r2, r1
 800763e:	601a      	str	r2, [r3, #0]
 8007640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007642:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	f383 8810 	msr	PRIMASK, r3
}
 800764a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800764c:	f3ef 8310 	mrs	r3, PRIMASK
 8007650:	61bb      	str	r3, [r7, #24]
  return(result);
 8007652:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007654:	633b      	str	r3, [r7, #48]	; 0x30
 8007656:	2301      	movs	r3, #1
 8007658:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	f383 8810 	msr	PRIMASK, r3
}
 8007660:	46c0      	nop			; (mov r8, r8)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	689a      	ldr	r2, [r3, #8]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2101      	movs	r1, #1
 800766e:	438a      	bics	r2, r1
 8007670:	609a      	str	r2, [r3, #8]
 8007672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007674:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007676:	6a3b      	ldr	r3, [r7, #32]
 8007678:	f383 8810 	msr	PRIMASK, r3
}
 800767c:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	228c      	movs	r2, #140	; 0x8c
 8007682:	2120      	movs	r1, #32
 8007684:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2284      	movs	r2, #132	; 0x84
 800768a:	2100      	movs	r1, #0
 800768c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800768e:	2303      	movs	r3, #3
 8007690:	e012      	b.n	80076b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2288      	movs	r2, #136	; 0x88
 8007696:	2120      	movs	r1, #32
 8007698:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	228c      	movs	r2, #140	; 0x8c
 800769e:	2120      	movs	r1, #32
 80076a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2284      	movs	r2, #132	; 0x84
 80076b2:	2100      	movs	r1, #0
 80076b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80076b6:	2300      	movs	r3, #0
}
 80076b8:	0018      	movs	r0, r3
 80076ba:	46bd      	mov	sp, r7
 80076bc:	b010      	add	sp, #64	; 0x40
 80076be:	bd80      	pop	{r7, pc}
 80076c0:	01ffffff 	.word	0x01ffffff
 80076c4:	fffffedf 	.word	0xfffffedf

080076c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b084      	sub	sp, #16
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	603b      	str	r3, [r7, #0]
 80076d4:	1dfb      	adds	r3, r7, #7
 80076d6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076d8:	e051      	b.n	800777e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076da:	69bb      	ldr	r3, [r7, #24]
 80076dc:	3301      	adds	r3, #1
 80076de:	d04e      	beq.n	800777e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076e0:	f7fc fbd2 	bl	8003e88 <HAL_GetTick>
 80076e4:	0002      	movs	r2, r0
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	1ad3      	subs	r3, r2, r3
 80076ea:	69ba      	ldr	r2, [r7, #24]
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d302      	bcc.n	80076f6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80076f0:	69bb      	ldr	r3, [r7, #24]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d101      	bne.n	80076fa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e051      	b.n	800779e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2204      	movs	r2, #4
 8007702:	4013      	ands	r3, r2
 8007704:	d03b      	beq.n	800777e <UART_WaitOnFlagUntilTimeout+0xb6>
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	2b80      	cmp	r3, #128	; 0x80
 800770a:	d038      	beq.n	800777e <UART_WaitOnFlagUntilTimeout+0xb6>
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	2b40      	cmp	r3, #64	; 0x40
 8007710:	d035      	beq.n	800777e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	69db      	ldr	r3, [r3, #28]
 8007718:	2208      	movs	r2, #8
 800771a:	4013      	ands	r3, r2
 800771c:	2b08      	cmp	r3, #8
 800771e:	d111      	bne.n	8007744 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	2208      	movs	r2, #8
 8007726:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	0018      	movs	r0, r3
 800772c:	f000 f83c 	bl	80077a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2290      	movs	r2, #144	; 0x90
 8007734:	2108      	movs	r1, #8
 8007736:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2284      	movs	r2, #132	; 0x84
 800773c:	2100      	movs	r1, #0
 800773e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e02c      	b.n	800779e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	69da      	ldr	r2, [r3, #28]
 800774a:	2380      	movs	r3, #128	; 0x80
 800774c:	011b      	lsls	r3, r3, #4
 800774e:	401a      	ands	r2, r3
 8007750:	2380      	movs	r3, #128	; 0x80
 8007752:	011b      	lsls	r3, r3, #4
 8007754:	429a      	cmp	r2, r3
 8007756:	d112      	bne.n	800777e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2280      	movs	r2, #128	; 0x80
 800775e:	0112      	lsls	r2, r2, #4
 8007760:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	0018      	movs	r0, r3
 8007766:	f000 f81f 	bl	80077a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2290      	movs	r2, #144	; 0x90
 800776e:	2120      	movs	r1, #32
 8007770:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2284      	movs	r2, #132	; 0x84
 8007776:	2100      	movs	r1, #0
 8007778:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e00f      	b.n	800779e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	69db      	ldr	r3, [r3, #28]
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	4013      	ands	r3, r2
 8007788:	68ba      	ldr	r2, [r7, #8]
 800778a:	1ad3      	subs	r3, r2, r3
 800778c:	425a      	negs	r2, r3
 800778e:	4153      	adcs	r3, r2
 8007790:	b2db      	uxtb	r3, r3
 8007792:	001a      	movs	r2, r3
 8007794:	1dfb      	adds	r3, r7, #7
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	429a      	cmp	r2, r3
 800779a:	d09e      	beq.n	80076da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	0018      	movs	r0, r3
 80077a0:	46bd      	mov	sp, r7
 80077a2:	b004      	add	sp, #16
 80077a4:	bd80      	pop	{r7, pc}
	...

080077a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b08e      	sub	sp, #56	; 0x38
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077b0:	f3ef 8310 	mrs	r3, PRIMASK
 80077b4:	617b      	str	r3, [r7, #20]
  return(result);
 80077b6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077b8:	637b      	str	r3, [r7, #52]	; 0x34
 80077ba:	2301      	movs	r3, #1
 80077bc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	f383 8810 	msr	PRIMASK, r3
}
 80077c4:	46c0      	nop			; (mov r8, r8)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4926      	ldr	r1, [pc, #152]	; (800786c <UART_EndRxTransfer+0xc4>)
 80077d2:	400a      	ands	r2, r1
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	f383 8810 	msr	PRIMASK, r3
}
 80077e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077e2:	f3ef 8310 	mrs	r3, PRIMASK
 80077e6:	623b      	str	r3, [r7, #32]
  return(result);
 80077e8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80077ea:	633b      	str	r3, [r7, #48]	; 0x30
 80077ec:	2301      	movs	r3, #1
 80077ee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f2:	f383 8810 	msr	PRIMASK, r3
}
 80077f6:	46c0      	nop			; (mov r8, r8)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	689a      	ldr	r2, [r3, #8]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	491b      	ldr	r1, [pc, #108]	; (8007870 <UART_EndRxTransfer+0xc8>)
 8007804:	400a      	ands	r2, r1
 8007806:	609a      	str	r2, [r3, #8]
 8007808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800780a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800780c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780e:	f383 8810 	msr	PRIMASK, r3
}
 8007812:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007818:	2b01      	cmp	r3, #1
 800781a:	d118      	bne.n	800784e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800781c:	f3ef 8310 	mrs	r3, PRIMASK
 8007820:	60bb      	str	r3, [r7, #8]
  return(result);
 8007822:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007824:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007826:	2301      	movs	r3, #1
 8007828:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	f383 8810 	msr	PRIMASK, r3
}
 8007830:	46c0      	nop			; (mov r8, r8)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	2110      	movs	r1, #16
 800783e:	438a      	bics	r2, r1
 8007840:	601a      	str	r2, [r3, #0]
 8007842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007844:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	f383 8810 	msr	PRIMASK, r3
}
 800784c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	228c      	movs	r2, #140	; 0x8c
 8007852:	2120      	movs	r1, #32
 8007854:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007862:	46c0      	nop			; (mov r8, r8)
 8007864:	46bd      	mov	sp, r7
 8007866:	b00e      	add	sp, #56	; 0x38
 8007868:	bd80      	pop	{r7, pc}
 800786a:	46c0      	nop			; (mov r8, r8)
 800786c:	fffffedf 	.word	0xfffffedf
 8007870:	effffffe 	.word	0xeffffffe

08007874 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b084      	sub	sp, #16
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2284      	movs	r2, #132	; 0x84
 8007880:	5c9b      	ldrb	r3, [r3, r2]
 8007882:	2b01      	cmp	r3, #1
 8007884:	d101      	bne.n	800788a <HAL_UARTEx_DisableFifoMode+0x16>
 8007886:	2302      	movs	r3, #2
 8007888:	e027      	b.n	80078da <HAL_UARTEx_DisableFifoMode+0x66>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2284      	movs	r2, #132	; 0x84
 800788e:	2101      	movs	r1, #1
 8007890:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2288      	movs	r2, #136	; 0x88
 8007896:	2124      	movs	r1, #36	; 0x24
 8007898:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2101      	movs	r1, #1
 80078ae:	438a      	bics	r2, r1
 80078b0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	4a0b      	ldr	r2, [pc, #44]	; (80078e4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80078b6:	4013      	ands	r3, r2
 80078b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2288      	movs	r2, #136	; 0x88
 80078cc:	2120      	movs	r1, #32
 80078ce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2284      	movs	r2, #132	; 0x84
 80078d4:	2100      	movs	r1, #0
 80078d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80078d8:	2300      	movs	r3, #0
}
 80078da:	0018      	movs	r0, r3
 80078dc:	46bd      	mov	sp, r7
 80078de:	b004      	add	sp, #16
 80078e0:	bd80      	pop	{r7, pc}
 80078e2:	46c0      	nop			; (mov r8, r8)
 80078e4:	dfffffff 	.word	0xdfffffff

080078e8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2284      	movs	r2, #132	; 0x84
 80078f6:	5c9b      	ldrb	r3, [r3, r2]
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d101      	bne.n	8007900 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80078fc:	2302      	movs	r3, #2
 80078fe:	e02e      	b.n	800795e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2284      	movs	r2, #132	; 0x84
 8007904:	2101      	movs	r1, #1
 8007906:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2288      	movs	r2, #136	; 0x88
 800790c:	2124      	movs	r1, #36	; 0x24
 800790e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	2101      	movs	r1, #1
 8007924:	438a      	bics	r2, r1
 8007926:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	00db      	lsls	r3, r3, #3
 8007930:	08d9      	lsrs	r1, r3, #3
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	683a      	ldr	r2, [r7, #0]
 8007938:	430a      	orrs	r2, r1
 800793a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	0018      	movs	r0, r3
 8007940:	f000 f854 	bl	80079ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2288      	movs	r2, #136	; 0x88
 8007950:	2120      	movs	r1, #32
 8007952:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2284      	movs	r2, #132	; 0x84
 8007958:	2100      	movs	r1, #0
 800795a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	0018      	movs	r0, r3
 8007960:	46bd      	mov	sp, r7
 8007962:	b004      	add	sp, #16
 8007964:	bd80      	pop	{r7, pc}
	...

08007968 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2284      	movs	r2, #132	; 0x84
 8007976:	5c9b      	ldrb	r3, [r3, r2]
 8007978:	2b01      	cmp	r3, #1
 800797a:	d101      	bne.n	8007980 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800797c:	2302      	movs	r3, #2
 800797e:	e02f      	b.n	80079e0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2284      	movs	r2, #132	; 0x84
 8007984:	2101      	movs	r1, #1
 8007986:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2288      	movs	r2, #136	; 0x88
 800798c:	2124      	movs	r1, #36	; 0x24
 800798e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2101      	movs	r1, #1
 80079a4:	438a      	bics	r2, r1
 80079a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	4a0e      	ldr	r2, [pc, #56]	; (80079e8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80079b0:	4013      	ands	r3, r2
 80079b2:	0019      	movs	r1, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	430a      	orrs	r2, r1
 80079bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	0018      	movs	r0, r3
 80079c2:	f000 f813 	bl	80079ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2288      	movs	r2, #136	; 0x88
 80079d2:	2120      	movs	r1, #32
 80079d4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2284      	movs	r2, #132	; 0x84
 80079da:	2100      	movs	r1, #0
 80079dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	0018      	movs	r0, r3
 80079e2:	46bd      	mov	sp, r7
 80079e4:	b004      	add	sp, #16
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	f1ffffff 	.word	0xf1ffffff

080079ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80079ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d108      	bne.n	8007a0e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	226a      	movs	r2, #106	; 0x6a
 8007a00:	2101      	movs	r1, #1
 8007a02:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2268      	movs	r2, #104	; 0x68
 8007a08:	2101      	movs	r1, #1
 8007a0a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007a0c:	e043      	b.n	8007a96 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007a0e:	260f      	movs	r6, #15
 8007a10:	19bb      	adds	r3, r7, r6
 8007a12:	2208      	movs	r2, #8
 8007a14:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007a16:	200e      	movs	r0, #14
 8007a18:	183b      	adds	r3, r7, r0
 8007a1a:	2208      	movs	r2, #8
 8007a1c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	0e5b      	lsrs	r3, r3, #25
 8007a26:	b2da      	uxtb	r2, r3
 8007a28:	240d      	movs	r4, #13
 8007a2a:	193b      	adds	r3, r7, r4
 8007a2c:	2107      	movs	r1, #7
 8007a2e:	400a      	ands	r2, r1
 8007a30:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	689b      	ldr	r3, [r3, #8]
 8007a38:	0f5b      	lsrs	r3, r3, #29
 8007a3a:	b2da      	uxtb	r2, r3
 8007a3c:	250c      	movs	r5, #12
 8007a3e:	197b      	adds	r3, r7, r5
 8007a40:	2107      	movs	r1, #7
 8007a42:	400a      	ands	r2, r1
 8007a44:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a46:	183b      	adds	r3, r7, r0
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	197a      	adds	r2, r7, r5
 8007a4c:	7812      	ldrb	r2, [r2, #0]
 8007a4e:	4914      	ldr	r1, [pc, #80]	; (8007aa0 <UARTEx_SetNbDataToProcess+0xb4>)
 8007a50:	5c8a      	ldrb	r2, [r1, r2]
 8007a52:	435a      	muls	r2, r3
 8007a54:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007a56:	197b      	adds	r3, r7, r5
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	4a12      	ldr	r2, [pc, #72]	; (8007aa4 <UARTEx_SetNbDataToProcess+0xb8>)
 8007a5c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a5e:	0019      	movs	r1, r3
 8007a60:	f7f8 fbf6 	bl	8000250 <__divsi3>
 8007a64:	0003      	movs	r3, r0
 8007a66:	b299      	uxth	r1, r3
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	226a      	movs	r2, #106	; 0x6a
 8007a6c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007a6e:	19bb      	adds	r3, r7, r6
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	193a      	adds	r2, r7, r4
 8007a74:	7812      	ldrb	r2, [r2, #0]
 8007a76:	490a      	ldr	r1, [pc, #40]	; (8007aa0 <UARTEx_SetNbDataToProcess+0xb4>)
 8007a78:	5c8a      	ldrb	r2, [r1, r2]
 8007a7a:	435a      	muls	r2, r3
 8007a7c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007a7e:	193b      	adds	r3, r7, r4
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	4a08      	ldr	r2, [pc, #32]	; (8007aa4 <UARTEx_SetNbDataToProcess+0xb8>)
 8007a84:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007a86:	0019      	movs	r1, r3
 8007a88:	f7f8 fbe2 	bl	8000250 <__divsi3>
 8007a8c:	0003      	movs	r3, r0
 8007a8e:	b299      	uxth	r1, r3
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2268      	movs	r2, #104	; 0x68
 8007a94:	5299      	strh	r1, [r3, r2]
}
 8007a96:	46c0      	nop			; (mov r8, r8)
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	b005      	add	sp, #20
 8007a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a9e:	46c0      	nop			; (mov r8, r8)
 8007aa0:	080142dc 	.word	0x080142dc
 8007aa4:	080142e4 	.word	0x080142e4

08007aa8 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8007aa8:	b5b0      	push	{r4, r5, r7, lr}
 8007aaa:	b0e4      	sub	sp, #400	; 0x190
 8007aac:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007aae:	24c8      	movs	r4, #200	; 0xc8
 8007ab0:	193b      	adds	r3, r7, r4
 8007ab2:	0018      	movs	r0, r3
 8007ab4:	23c6      	movs	r3, #198	; 0xc6
 8007ab6:	001a      	movs	r2, r3
 8007ab8:	2100      	movs	r1, #0
 8007aba:	f004 f87d 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 8007abe:	4b13      	ldr	r3, [pc, #76]	; (8007b0c <astronode_send_cfg_sr+0x64>)
 8007ac0:	25c8      	movs	r5, #200	; 0xc8
 8007ac2:	006d      	lsls	r5, r5, #1
 8007ac4:	195b      	adds	r3, r3, r5
 8007ac6:	19db      	adds	r3, r3, r7
 8007ac8:	0018      	movs	r0, r3
 8007aca:	23c6      	movs	r3, #198	; 0xc6
 8007acc:	001a      	movs	r2, r3
 8007ace:	2100      	movs	r1, #0
 8007ad0:	f004 f872 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8007ad4:	193b      	adds	r3, r7, r4
 8007ad6:	2210      	movs	r2, #16
 8007ad8:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8007ada:	003a      	movs	r2, r7
 8007adc:	193b      	adds	r3, r7, r4
 8007ade:	0011      	movs	r1, r2
 8007ae0:	0018      	movs	r0, r3
 8007ae2:	f001 fa87 	bl	8008ff4 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8007ae6:	4b09      	ldr	r3, [pc, #36]	; (8007b0c <astronode_send_cfg_sr+0x64>)
 8007ae8:	195b      	adds	r3, r3, r5
 8007aea:	19db      	adds	r3, r3, r7
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	2b90      	cmp	r3, #144	; 0x90
 8007af0:	d104      	bne.n	8007afc <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 8007af2:	4b07      	ldr	r3, [pc, #28]	; (8007b10 <astronode_send_cfg_sr+0x68>)
 8007af4:	0018      	movs	r0, r3
 8007af6:	f7fb fb6d 	bl	80031d4 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8007afa:	e003      	b.n	8007b04 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8007afc:	4b05      	ldr	r3, [pc, #20]	; (8007b14 <astronode_send_cfg_sr+0x6c>)
 8007afe:	0018      	movs	r0, r3
 8007b00:	f7fb fb68 	bl	80031d4 <send_debug_logs>
}
 8007b04:	46c0      	nop			; (mov r8, r8)
 8007b06:	46bd      	mov	sp, r7
 8007b08:	b064      	add	sp, #400	; 0x190
 8007b0a:	bdb0      	pop	{r4, r5, r7, pc}
 8007b0c:	fffffe70 	.word	0xfffffe70
 8007b10:	08012d2c 	.word	0x08012d2c
 8007b14:	08012d60 	.word	0x08012d60

08007b18 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8007b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b1a:	b0e7      	sub	sp, #412	; 0x19c
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	0005      	movs	r5, r0
 8007b20:	000c      	movs	r4, r1
 8007b22:	0010      	movs	r0, r2
 8007b24:	0019      	movs	r1, r3
 8007b26:	4b4b      	ldr	r3, [pc, #300]	; (8007c54 <astronode_send_cfg_wr+0x13c>)
 8007b28:	26cc      	movs	r6, #204	; 0xcc
 8007b2a:	0076      	lsls	r6, r6, #1
 8007b2c:	199b      	adds	r3, r3, r6
 8007b2e:	19db      	adds	r3, r3, r7
 8007b30:	1c2a      	adds	r2, r5, #0
 8007b32:	701a      	strb	r2, [r3, #0]
 8007b34:	4b48      	ldr	r3, [pc, #288]	; (8007c58 <astronode_send_cfg_wr+0x140>)
 8007b36:	0035      	movs	r5, r6
 8007b38:	195b      	adds	r3, r3, r5
 8007b3a:	19db      	adds	r3, r3, r7
 8007b3c:	1c22      	adds	r2, r4, #0
 8007b3e:	701a      	strb	r2, [r3, #0]
 8007b40:	4b46      	ldr	r3, [pc, #280]	; (8007c5c <astronode_send_cfg_wr+0x144>)
 8007b42:	002c      	movs	r4, r5
 8007b44:	191b      	adds	r3, r3, r4
 8007b46:	19db      	adds	r3, r3, r7
 8007b48:	1c02      	adds	r2, r0, #0
 8007b4a:	701a      	strb	r2, [r3, #0]
 8007b4c:	4b44      	ldr	r3, [pc, #272]	; (8007c60 <astronode_send_cfg_wr+0x148>)
 8007b4e:	191b      	adds	r3, r3, r4
 8007b50:	19db      	adds	r3, r3, r7
 8007b52:	1c0a      	adds	r2, r1, #0
 8007b54:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007b56:	25d0      	movs	r5, #208	; 0xd0
 8007b58:	197b      	adds	r3, r7, r5
 8007b5a:	0018      	movs	r0, r3
 8007b5c:	23c6      	movs	r3, #198	; 0xc6
 8007b5e:	001a      	movs	r2, r3
 8007b60:	2100      	movs	r1, #0
 8007b62:	f004 f829 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 8007b66:	4b3f      	ldr	r3, [pc, #252]	; (8007c64 <astronode_send_cfg_wr+0x14c>)
 8007b68:	191b      	adds	r3, r3, r4
 8007b6a:	19db      	adds	r3, r3, r7
 8007b6c:	0018      	movs	r0, r3
 8007b6e:	23c6      	movs	r3, #198	; 0xc6
 8007b70:	001a      	movs	r2, r3
 8007b72:	2100      	movs	r1, #0
 8007b74:	f004 f820 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8007b78:	0029      	movs	r1, r5
 8007b7a:	187b      	adds	r3, r7, r1
 8007b7c:	2205      	movs	r2, #5
 8007b7e:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007b80:	4b34      	ldr	r3, [pc, #208]	; (8007c54 <astronode_send_cfg_wr+0x13c>)
 8007b82:	191b      	adds	r3, r3, r4
 8007b84:	19db      	adds	r3, r3, r7
 8007b86:	2200      	movs	r2, #0
 8007b88:	569a      	ldrsb	r2, [r3, r2]
 8007b8a:	4b33      	ldr	r3, [pc, #204]	; (8007c58 <astronode_send_cfg_wr+0x140>)
 8007b8c:	191b      	adds	r3, r3, r4
 8007b8e:	19db      	adds	r3, r3, r7
 8007b90:	781b      	ldrb	r3, [r3, #0]
 8007b92:	005b      	lsls	r3, r3, #1
 8007b94:	b25b      	sxtb	r3, r3
 8007b96:	4313      	orrs	r3, r2
 8007b98:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8007b9a:	4b30      	ldr	r3, [pc, #192]	; (8007c5c <astronode_send_cfg_wr+0x144>)
 8007b9c:	191b      	adds	r3, r3, r4
 8007b9e:	19db      	adds	r3, r3, r7
 8007ba0:	781b      	ldrb	r3, [r3, #0]
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	b25b      	sxtb	r3, r3
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8007baa:	4b2d      	ldr	r3, [pc, #180]	; (8007c60 <astronode_send_cfg_wr+0x148>)
 8007bac:	191b      	adds	r3, r3, r4
 8007bae:	19db      	adds	r3, r3, r7
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	00db      	lsls	r3, r3, #3
 8007bb4:	b25b      	sxtb	r3, r3
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	b25b      	sxtb	r3, r3
 8007bba:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8007bbc:	187b      	adds	r3, r7, r1
 8007bbe:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007bc0:	23d4      	movs	r3, #212	; 0xd4
 8007bc2:	005b      	lsls	r3, r3, #1
 8007bc4:	2508      	movs	r5, #8
 8007bc6:	195b      	adds	r3, r3, r5
 8007bc8:	19db      	adds	r3, r3, r7
 8007bca:	2200      	movs	r2, #0
 8007bcc:	569a      	ldrsb	r2, [r3, r2]
 8007bce:	23d6      	movs	r3, #214	; 0xd6
 8007bd0:	005b      	lsls	r3, r3, #1
 8007bd2:	195b      	adds	r3, r3, r5
 8007bd4:	19db      	adds	r3, r3, r7
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	005b      	lsls	r3, r3, #1
 8007bda:	b25b      	sxtb	r3, r3
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8007be0:	23d8      	movs	r3, #216	; 0xd8
 8007be2:	005b      	lsls	r3, r3, #1
 8007be4:	195b      	adds	r3, r3, r5
 8007be6:	19db      	adds	r3, r3, r7
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	009b      	lsls	r3, r3, #2
 8007bec:	b25b      	sxtb	r3, r3
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007bf2:	23da      	movs	r3, #218	; 0xda
 8007bf4:	005b      	lsls	r3, r3, #1
 8007bf6:	195b      	adds	r3, r3, r5
 8007bf8:	19db      	adds	r3, r3, r7
 8007bfa:	781b      	ldrb	r3, [r3, #0]
 8007bfc:	00db      	lsls	r3, r3, #3
 8007bfe:	b25b      	sxtb	r3, r3
 8007c00:	4313      	orrs	r3, r2
 8007c02:	b25b      	sxtb	r3, r3
 8007c04:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8007c06:	187b      	adds	r3, r7, r1
 8007c08:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 8007c0a:	0008      	movs	r0, r1
 8007c0c:	187b      	adds	r3, r7, r1
 8007c0e:	22c4      	movs	r2, #196	; 0xc4
 8007c10:	2103      	movs	r1, #3
 8007c12:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007c14:	002b      	movs	r3, r5
 8007c16:	18fa      	adds	r2, r7, r3
 8007c18:	183b      	adds	r3, r7, r0
 8007c1a:	0011      	movs	r1, r2
 8007c1c:	0018      	movs	r0, r3
 8007c1e:	f001 f9e9 	bl	8008ff4 <astronode_transport_send_receive>
 8007c22:	0003      	movs	r3, r0
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	d10f      	bne.n	8007c48 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8007c28:	4b0e      	ldr	r3, [pc, #56]	; (8007c64 <astronode_send_cfg_wr+0x14c>)
 8007c2a:	191b      	adds	r3, r3, r4
 8007c2c:	19db      	adds	r3, r3, r7
 8007c2e:	781b      	ldrb	r3, [r3, #0]
 8007c30:	2b85      	cmp	r3, #133	; 0x85
 8007c32:	d105      	bne.n	8007c40 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007c34:	4b0c      	ldr	r3, [pc, #48]	; (8007c68 <astronode_send_cfg_wr+0x150>)
 8007c36:	0018      	movs	r0, r3
 8007c38:	f7fb facc 	bl	80031d4 <send_debug_logs>
            return true ;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e004      	b.n	8007c4a <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8007c40:	4b0a      	ldr	r3, [pc, #40]	; (8007c6c <astronode_send_cfg_wr+0x154>)
 8007c42:	0018      	movs	r0, r3
 8007c44:	f7fb fac6 	bl	80031d4 <send_debug_logs>
        }
    }
    return false ;
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	0018      	movs	r0, r3
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	b067      	add	sp, #412	; 0x19c
 8007c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c52:	46c0      	nop			; (mov r8, r8)
 8007c54:	fffffe6f 	.word	0xfffffe6f
 8007c58:	fffffe6e 	.word	0xfffffe6e
 8007c5c:	fffffe6d 	.word	0xfffffe6d
 8007c60:	fffffe6c 	.word	0xfffffe6c
 8007c64:	fffffe70 	.word	0xfffffe70
 8007c68:	08012d94 	.word	0x08012d94
 8007c6c:	08012dc0 	.word	0x08012dc0

08007c70 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8007c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c72:	b0ed      	sub	sp, #436	; 0x1b4
 8007c74:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007c76:	21c8      	movs	r1, #200	; 0xc8
 8007c78:	2318      	movs	r3, #24
 8007c7a:	18cb      	adds	r3, r1, r3
 8007c7c:	19db      	adds	r3, r3, r7
 8007c7e:	0018      	movs	r0, r3
 8007c80:	23c6      	movs	r3, #198	; 0xc6
 8007c82:	001a      	movs	r2, r3
 8007c84:	2100      	movs	r1, #0
 8007c86:	f003 ff97 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 8007c8a:	4b4a      	ldr	r3, [pc, #296]	; (8007db4 <astronode_send_mgi_rr+0x144>)
 8007c8c:	26cc      	movs	r6, #204	; 0xcc
 8007c8e:	0076      	lsls	r6, r6, #1
 8007c90:	199b      	adds	r3, r3, r6
 8007c92:	2218      	movs	r2, #24
 8007c94:	4694      	mov	ip, r2
 8007c96:	44bc      	add	ip, r7
 8007c98:	4463      	add	r3, ip
 8007c9a:	0018      	movs	r0, r3
 8007c9c:	23c6      	movs	r3, #198	; 0xc6
 8007c9e:	001a      	movs	r2, r3
 8007ca0:	2100      	movs	r1, #0
 8007ca2:	f003 ff89 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 8007ca6:	21c8      	movs	r1, #200	; 0xc8
 8007ca8:	2318      	movs	r3, #24
 8007caa:	18cb      	adds	r3, r1, r3
 8007cac:	19db      	adds	r3, r3, r7
 8007cae:	2219      	movs	r2, #25
 8007cb0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007cb2:	2318      	movs	r3, #24
 8007cb4:	18fa      	adds	r2, r7, r3
 8007cb6:	2318      	movs	r3, #24
 8007cb8:	18cb      	adds	r3, r1, r3
 8007cba:	19db      	adds	r3, r3, r7
 8007cbc:	0011      	movs	r1, r2
 8007cbe:	0018      	movs	r0, r3
 8007cc0:	f001 f998 	bl	8008ff4 <astronode_transport_send_receive>
 8007cc4:	0003      	movs	r3, r0
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d16f      	bne.n	8007daa <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 8007cca:	4b3a      	ldr	r3, [pc, #232]	; (8007db4 <astronode_send_mgi_rr+0x144>)
 8007ccc:	0032      	movs	r2, r6
 8007cce:	189b      	adds	r3, r3, r2
 8007cd0:	2118      	movs	r1, #24
 8007cd2:	468c      	mov	ip, r1
 8007cd4:	44bc      	add	ip, r7
 8007cd6:	4463      	add	r3, ip
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	2b99      	cmp	r3, #153	; 0x99
 8007cdc:	d161      	bne.n	8007da2 <astronode_send_mgi_rr+0x132>
        {
 8007cde:	466b      	mov	r3, sp
 8007ce0:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 8007ce2:	4b34      	ldr	r3, [pc, #208]	; (8007db4 <astronode_send_mgi_rr+0x144>)
 8007ce4:	189b      	adds	r3, r3, r2
 8007ce6:	2218      	movs	r2, #24
 8007ce8:	4694      	mov	ip, r2
 8007cea:	44bc      	add	ip, r7
 8007cec:	4463      	add	r3, ip
 8007cee:	22c4      	movs	r2, #196	; 0xc4
 8007cf0:	5a9b      	ldrh	r3, [r3, r2]
 8007cf2:	001a      	movs	r2, r3
 8007cf4:	3a01      	subs	r2, #1
 8007cf6:	21ca      	movs	r1, #202	; 0xca
 8007cf8:	0049      	lsls	r1, r1, #1
 8007cfa:	2018      	movs	r0, #24
 8007cfc:	1809      	adds	r1, r1, r0
 8007cfe:	19c9      	adds	r1, r1, r7
 8007d00:	600a      	str	r2, [r1, #0]
 8007d02:	001c      	movs	r4, r3
 8007d04:	2200      	movs	r2, #0
 8007d06:	0015      	movs	r5, r2
 8007d08:	0020      	movs	r0, r4
 8007d0a:	0029      	movs	r1, r5
 8007d0c:	0004      	movs	r4, r0
 8007d0e:	0f62      	lsrs	r2, r4, #29
 8007d10:	000c      	movs	r4, r1
 8007d12:	00e4      	lsls	r4, r4, #3
 8007d14:	617c      	str	r4, [r7, #20]
 8007d16:	697c      	ldr	r4, [r7, #20]
 8007d18:	4314      	orrs	r4, r2
 8007d1a:	617c      	str	r4, [r7, #20]
 8007d1c:	0001      	movs	r1, r0
 8007d1e:	00c9      	lsls	r1, r1, #3
 8007d20:	6139      	str	r1, [r7, #16]
 8007d22:	603b      	str	r3, [r7, #0]
 8007d24:	2200      	movs	r2, #0
 8007d26:	607a      	str	r2, [r7, #4]
 8007d28:	6838      	ldr	r0, [r7, #0]
 8007d2a:	6879      	ldr	r1, [r7, #4]
 8007d2c:	0004      	movs	r4, r0
 8007d2e:	0f62      	lsrs	r2, r4, #29
 8007d30:	000c      	movs	r4, r1
 8007d32:	00e4      	lsls	r4, r4, #3
 8007d34:	60fc      	str	r4, [r7, #12]
 8007d36:	68fc      	ldr	r4, [r7, #12]
 8007d38:	4314      	orrs	r4, r2
 8007d3a:	60fc      	str	r4, [r7, #12]
 8007d3c:	0001      	movs	r1, r0
 8007d3e:	00ca      	lsls	r2, r1, #3
 8007d40:	60ba      	str	r2, [r7, #8]
 8007d42:	3307      	adds	r3, #7
 8007d44:	08db      	lsrs	r3, r3, #3
 8007d46:	00db      	lsls	r3, r3, #3
 8007d48:	4669      	mov	r1, sp
 8007d4a:	1acb      	subs	r3, r1, r3
 8007d4c:	469d      	mov	sp, r3
 8007d4e:	466b      	mov	r3, sp
 8007d50:	3300      	adds	r3, #0
 8007d52:	24c8      	movs	r4, #200	; 0xc8
 8007d54:	0064      	lsls	r4, r4, #1
 8007d56:	2218      	movs	r2, #24
 8007d58:	18a2      	adds	r2, r4, r2
 8007d5a:	19d1      	adds	r1, r2, r7
 8007d5c:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 8007d5e:	4b16      	ldr	r3, [pc, #88]	; (8007db8 <astronode_send_mgi_rr+0x148>)
 8007d60:	0018      	movs	r0, r3
 8007d62:	f7fb fa37 	bl	80031d4 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 8007d66:	4b13      	ldr	r3, [pc, #76]	; (8007db4 <astronode_send_mgi_rr+0x144>)
 8007d68:	22cc      	movs	r2, #204	; 0xcc
 8007d6a:	0052      	lsls	r2, r2, #1
 8007d6c:	189b      	adds	r3, r3, r2
 8007d6e:	2218      	movs	r2, #24
 8007d70:	4694      	mov	ip, r2
 8007d72:	44bc      	add	ip, r7
 8007d74:	4463      	add	r3, ip
 8007d76:	22c4      	movs	r2, #196	; 0xc4
 8007d78:	5a9b      	ldrh	r3, [r3, r2]
 8007d7a:	0019      	movs	r1, r3
 8007d7c:	2318      	movs	r3, #24
 8007d7e:	18fb      	adds	r3, r7, r3
 8007d80:	3301      	adds	r3, #1
 8007d82:	4a0e      	ldr	r2, [pc, #56]	; (8007dbc <astronode_send_mgi_rr+0x14c>)
 8007d84:	2018      	movs	r0, #24
 8007d86:	1820      	adds	r0, r4, r0
 8007d88:	19c0      	adds	r0, r0, r7
 8007d8a:	6800      	ldr	r0, [r0, #0]
 8007d8c:	f003 fe4a 	bl	800ba24 <snprintf>
            send_debug_logs(guid);
 8007d90:	2318      	movs	r3, #24
 8007d92:	18e3      	adds	r3, r4, r3
 8007d94:	19db      	adds	r3, r3, r7
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	0018      	movs	r0, r3
 8007d9a:	f7fb fa1b 	bl	80031d4 <send_debug_logs>
 8007d9e:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8007da0:	e003      	b.n	8007daa <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 8007da2:	4b07      	ldr	r3, [pc, #28]	; (8007dc0 <astronode_send_mgi_rr+0x150>)
 8007da4:	0018      	movs	r0, r3
 8007da6:	f7fb fa15 	bl	80031d4 <send_debug_logs>
}
 8007daa:	46c0      	nop			; (mov r8, r8)
 8007dac:	46bd      	mov	sp, r7
 8007dae:	b06d      	add	sp, #436	; 0x1b4
 8007db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007db2:	46c0      	nop			; (mov r8, r8)
 8007db4:	fffffe68 	.word	0xfffffe68
 8007db8:	08012e4c 	.word	0x08012e4c
 8007dbc:	08012e5c 	.word	0x08012e5c
 8007dc0:	08012e60 	.word	0x08012e60

08007dc4 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 8007dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007dc6:	b0ed      	sub	sp, #436	; 0x1b4
 8007dc8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007dca:	21c8      	movs	r1, #200	; 0xc8
 8007dcc:	2318      	movs	r3, #24
 8007dce:	18cb      	adds	r3, r1, r3
 8007dd0:	19db      	adds	r3, r3, r7
 8007dd2:	0018      	movs	r0, r3
 8007dd4:	23c6      	movs	r3, #198	; 0xc6
 8007dd6:	001a      	movs	r2, r3
 8007dd8:	2100      	movs	r1, #0
 8007dda:	f003 feed 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 8007dde:	4b4a      	ldr	r3, [pc, #296]	; (8007f08 <astronode_send_msn_rr+0x144>)
 8007de0:	26cc      	movs	r6, #204	; 0xcc
 8007de2:	0076      	lsls	r6, r6, #1
 8007de4:	199b      	adds	r3, r3, r6
 8007de6:	2218      	movs	r2, #24
 8007de8:	4694      	mov	ip, r2
 8007dea:	44bc      	add	ip, r7
 8007dec:	4463      	add	r3, ip
 8007dee:	0018      	movs	r0, r3
 8007df0:	23c6      	movs	r3, #198	; 0xc6
 8007df2:	001a      	movs	r2, r3
 8007df4:	2100      	movs	r1, #0
 8007df6:	f003 fedf 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 8007dfa:	21c8      	movs	r1, #200	; 0xc8
 8007dfc:	2318      	movs	r3, #24
 8007dfe:	18cb      	adds	r3, r1, r3
 8007e00:	19db      	adds	r3, r3, r7
 8007e02:	221a      	movs	r2, #26
 8007e04:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007e06:	2318      	movs	r3, #24
 8007e08:	18fa      	adds	r2, r7, r3
 8007e0a:	2318      	movs	r3, #24
 8007e0c:	18cb      	adds	r3, r1, r3
 8007e0e:	19db      	adds	r3, r3, r7
 8007e10:	0011      	movs	r1, r2
 8007e12:	0018      	movs	r0, r3
 8007e14:	f001 f8ee 	bl	8008ff4 <astronode_transport_send_receive>
 8007e18:	0003      	movs	r3, r0
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d16f      	bne.n	8007efe <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 8007e1e:	4b3a      	ldr	r3, [pc, #232]	; (8007f08 <astronode_send_msn_rr+0x144>)
 8007e20:	0032      	movs	r2, r6
 8007e22:	189b      	adds	r3, r3, r2
 8007e24:	2118      	movs	r1, #24
 8007e26:	468c      	mov	ip, r1
 8007e28:	44bc      	add	ip, r7
 8007e2a:	4463      	add	r3, ip
 8007e2c:	781b      	ldrb	r3, [r3, #0]
 8007e2e:	2b9a      	cmp	r3, #154	; 0x9a
 8007e30:	d161      	bne.n	8007ef6 <astronode_send_msn_rr+0x132>
        {
 8007e32:	466b      	mov	r3, sp
 8007e34:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 8007e36:	4b34      	ldr	r3, [pc, #208]	; (8007f08 <astronode_send_msn_rr+0x144>)
 8007e38:	189b      	adds	r3, r3, r2
 8007e3a:	2218      	movs	r2, #24
 8007e3c:	4694      	mov	ip, r2
 8007e3e:	44bc      	add	ip, r7
 8007e40:	4463      	add	r3, ip
 8007e42:	22c4      	movs	r2, #196	; 0xc4
 8007e44:	5a9b      	ldrh	r3, [r3, r2]
 8007e46:	001a      	movs	r2, r3
 8007e48:	3a01      	subs	r2, #1
 8007e4a:	21ca      	movs	r1, #202	; 0xca
 8007e4c:	0049      	lsls	r1, r1, #1
 8007e4e:	2018      	movs	r0, #24
 8007e50:	1809      	adds	r1, r1, r0
 8007e52:	19c9      	adds	r1, r1, r7
 8007e54:	600a      	str	r2, [r1, #0]
 8007e56:	001c      	movs	r4, r3
 8007e58:	2200      	movs	r2, #0
 8007e5a:	0015      	movs	r5, r2
 8007e5c:	0020      	movs	r0, r4
 8007e5e:	0029      	movs	r1, r5
 8007e60:	0004      	movs	r4, r0
 8007e62:	0f62      	lsrs	r2, r4, #29
 8007e64:	000c      	movs	r4, r1
 8007e66:	00e4      	lsls	r4, r4, #3
 8007e68:	617c      	str	r4, [r7, #20]
 8007e6a:	697c      	ldr	r4, [r7, #20]
 8007e6c:	4314      	orrs	r4, r2
 8007e6e:	617c      	str	r4, [r7, #20]
 8007e70:	0001      	movs	r1, r0
 8007e72:	00c9      	lsls	r1, r1, #3
 8007e74:	6139      	str	r1, [r7, #16]
 8007e76:	603b      	str	r3, [r7, #0]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	607a      	str	r2, [r7, #4]
 8007e7c:	6838      	ldr	r0, [r7, #0]
 8007e7e:	6879      	ldr	r1, [r7, #4]
 8007e80:	0004      	movs	r4, r0
 8007e82:	0f62      	lsrs	r2, r4, #29
 8007e84:	000c      	movs	r4, r1
 8007e86:	00e4      	lsls	r4, r4, #3
 8007e88:	60fc      	str	r4, [r7, #12]
 8007e8a:	68fc      	ldr	r4, [r7, #12]
 8007e8c:	4314      	orrs	r4, r2
 8007e8e:	60fc      	str	r4, [r7, #12]
 8007e90:	0001      	movs	r1, r0
 8007e92:	00ca      	lsls	r2, r1, #3
 8007e94:	60ba      	str	r2, [r7, #8]
 8007e96:	3307      	adds	r3, #7
 8007e98:	08db      	lsrs	r3, r3, #3
 8007e9a:	00db      	lsls	r3, r3, #3
 8007e9c:	4669      	mov	r1, sp
 8007e9e:	1acb      	subs	r3, r1, r3
 8007ea0:	469d      	mov	sp, r3
 8007ea2:	466b      	mov	r3, sp
 8007ea4:	3300      	adds	r3, #0
 8007ea6:	24c8      	movs	r4, #200	; 0xc8
 8007ea8:	0064      	lsls	r4, r4, #1
 8007eaa:	2218      	movs	r2, #24
 8007eac:	18a2      	adds	r2, r4, r2
 8007eae:	19d1      	adds	r1, r2, r7
 8007eb0:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8007eb2:	4b16      	ldr	r3, [pc, #88]	; (8007f0c <astronode_send_msn_rr+0x148>)
 8007eb4:	0018      	movs	r0, r3
 8007eb6:	f7fb f98d 	bl	80031d4 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 8007eba:	4b13      	ldr	r3, [pc, #76]	; (8007f08 <astronode_send_msn_rr+0x144>)
 8007ebc:	22cc      	movs	r2, #204	; 0xcc
 8007ebe:	0052      	lsls	r2, r2, #1
 8007ec0:	189b      	adds	r3, r3, r2
 8007ec2:	2218      	movs	r2, #24
 8007ec4:	4694      	mov	ip, r2
 8007ec6:	44bc      	add	ip, r7
 8007ec8:	4463      	add	r3, ip
 8007eca:	22c4      	movs	r2, #196	; 0xc4
 8007ecc:	5a9b      	ldrh	r3, [r3, r2]
 8007ece:	0019      	movs	r1, r3
 8007ed0:	2318      	movs	r3, #24
 8007ed2:	18fb      	adds	r3, r7, r3
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	4a0e      	ldr	r2, [pc, #56]	; (8007f10 <astronode_send_msn_rr+0x14c>)
 8007ed8:	2018      	movs	r0, #24
 8007eda:	1820      	adds	r0, r4, r0
 8007edc:	19c0      	adds	r0, r0, r7
 8007ede:	6800      	ldr	r0, [r0, #0]
 8007ee0:	f003 fda0 	bl	800ba24 <snprintf>
            send_debug_logs(serial_number);
 8007ee4:	2318      	movs	r3, #24
 8007ee6:	18e3      	adds	r3, r4, r3
 8007ee8:	19db      	adds	r3, r3, r7
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	0018      	movs	r0, r3
 8007eee:	f7fb f971 	bl	80031d4 <send_debug_logs>
 8007ef2:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007ef4:	e003      	b.n	8007efe <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007ef6:	4b07      	ldr	r3, [pc, #28]	; (8007f14 <astronode_send_msn_rr+0x150>)
 8007ef8:	0018      	movs	r0, r3
 8007efa:	f7fb f96b 	bl	80031d4 <send_debug_logs>
}
 8007efe:	46c0      	nop			; (mov r8, r8)
 8007f00:	46bd      	mov	sp, r7
 8007f02:	b06d      	add	sp, #436	; 0x1b4
 8007f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f06:	46c0      	nop			; (mov r8, r8)
 8007f08:	fffffe68 	.word	0xfffffe68
 8007f0c:	08012e7c 	.word	0x08012e7c
 8007f10:	08012e5c 	.word	0x08012e5c
 8007f14:	08012e98 	.word	0x08012e98

08007f18 <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 8007f18:	b5b0      	push	{r4, r5, r7, lr}
 8007f1a:	b0e4      	sub	sp, #400	; 0x190
 8007f1c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007f1e:	24c8      	movs	r4, #200	; 0xc8
 8007f20:	193b      	adds	r3, r7, r4
 8007f22:	0018      	movs	r0, r3
 8007f24:	23c6      	movs	r3, #198	; 0xc6
 8007f26:	001a      	movs	r2, r3
 8007f28:	2100      	movs	r1, #0
 8007f2a:	f003 fe45 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 8007f2e:	4b31      	ldr	r3, [pc, #196]	; (8007ff4 <astronode_send_evt_rr+0xdc>)
 8007f30:	25c8      	movs	r5, #200	; 0xc8
 8007f32:	006d      	lsls	r5, r5, #1
 8007f34:	195b      	adds	r3, r3, r5
 8007f36:	19db      	adds	r3, r3, r7
 8007f38:	0018      	movs	r0, r3
 8007f3a:	23c6      	movs	r3, #198	; 0xc6
 8007f3c:	001a      	movs	r2, r3
 8007f3e:	2100      	movs	r1, #0
 8007f40:	f003 fe3a 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8007f44:	193b      	adds	r3, r7, r4
 8007f46:	2265      	movs	r2, #101	; 0x65
 8007f48:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007f4a:	003a      	movs	r2, r7
 8007f4c:	193b      	adds	r3, r7, r4
 8007f4e:	0011      	movs	r1, r2
 8007f50:	0018      	movs	r0, r3
 8007f52:	f001 f84f 	bl	8008ff4 <astronode_transport_send_receive>
 8007f56:	0003      	movs	r3, r0
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d147      	bne.n	8007fec <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 8007f5c:	4b25      	ldr	r3, [pc, #148]	; (8007ff4 <astronode_send_evt_rr+0xdc>)
 8007f5e:	195b      	adds	r3, r3, r5
 8007f60:	19db      	adds	r3, r3, r7
 8007f62:	781b      	ldrb	r3, [r3, #0]
 8007f64:	2be5      	cmp	r3, #229	; 0xe5
 8007f66:	d141      	bne.n	8007fec <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 8007f68:	4b22      	ldr	r3, [pc, #136]	; (8007ff4 <astronode_send_evt_rr+0xdc>)
 8007f6a:	195b      	adds	r3, r3, r5
 8007f6c:	19db      	adds	r3, r3, r7
 8007f6e:	785b      	ldrb	r3, [r3, #1]
 8007f70:	001a      	movs	r2, r3
 8007f72:	2301      	movs	r3, #1
 8007f74:	4013      	ands	r3, r2
 8007f76:	d006      	beq.n	8007f86 <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 8007f78:	4b1f      	ldr	r3, [pc, #124]	; (8007ff8 <astronode_send_evt_rr+0xe0>)
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 8007f7e:	4b1f      	ldr	r3, [pc, #124]	; (8007ffc <astronode_send_evt_rr+0xe4>)
 8007f80:	0018      	movs	r0, r3
 8007f82:	f7fb f927 	bl	80031d4 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 8007f86:	4b1b      	ldr	r3, [pc, #108]	; (8007ff4 <astronode_send_evt_rr+0xdc>)
 8007f88:	22c8      	movs	r2, #200	; 0xc8
 8007f8a:	0052      	lsls	r2, r2, #1
 8007f8c:	189b      	adds	r3, r3, r2
 8007f8e:	19db      	adds	r3, r3, r7
 8007f90:	785b      	ldrb	r3, [r3, #1]
 8007f92:	001a      	movs	r2, r3
 8007f94:	2302      	movs	r3, #2
 8007f96:	4013      	ands	r3, r2
 8007f98:	d006      	beq.n	8007fa8 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 8007f9a:	4b19      	ldr	r3, [pc, #100]	; (8008000 <astronode_send_evt_rr+0xe8>)
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 8007fa0:	4b18      	ldr	r3, [pc, #96]	; (8008004 <astronode_send_evt_rr+0xec>)
 8007fa2:	0018      	movs	r0, r3
 8007fa4:	f7fb f916 	bl	80031d4 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 8007fa8:	4b12      	ldr	r3, [pc, #72]	; (8007ff4 <astronode_send_evt_rr+0xdc>)
 8007faa:	22c8      	movs	r2, #200	; 0xc8
 8007fac:	0052      	lsls	r2, r2, #1
 8007fae:	189b      	adds	r3, r3, r2
 8007fb0:	19db      	adds	r3, r3, r7
 8007fb2:	785b      	ldrb	r3, [r3, #1]
 8007fb4:	001a      	movs	r2, r3
 8007fb6:	2304      	movs	r3, #4
 8007fb8:	4013      	ands	r3, r2
 8007fba:	d006      	beq.n	8007fca <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 8007fbc:	4b12      	ldr	r3, [pc, #72]	; (8008008 <astronode_send_evt_rr+0xf0>)
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8007fc2:	4b12      	ldr	r3, [pc, #72]	; (800800c <astronode_send_evt_rr+0xf4>)
 8007fc4:	0018      	movs	r0, r3
 8007fc6:	f7fb f905 	bl	80031d4 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 8007fca:	4b0a      	ldr	r3, [pc, #40]	; (8007ff4 <astronode_send_evt_rr+0xdc>)
 8007fcc:	22c8      	movs	r2, #200	; 0xc8
 8007fce:	0052      	lsls	r2, r2, #1
 8007fd0:	189b      	adds	r3, r3, r2
 8007fd2:	19db      	adds	r3, r3, r7
 8007fd4:	785b      	ldrb	r3, [r3, #1]
 8007fd6:	001a      	movs	r2, r3
 8007fd8:	2308      	movs	r3, #8
 8007fda:	4013      	ands	r3, r2
 8007fdc:	d006      	beq.n	8007fec <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 8007fde:	4b0c      	ldr	r3, [pc, #48]	; (8008010 <astronode_send_evt_rr+0xf8>)
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8007fe4:	4b0b      	ldr	r3, [pc, #44]	; (8008014 <astronode_send_evt_rr+0xfc>)
 8007fe6:	0018      	movs	r0, r3
 8007fe8:	f7fb f8f4 	bl	80031d4 <send_debug_logs>
            }

        }
    }
}
 8007fec:	46c0      	nop			; (mov r8, r8)
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	b064      	add	sp, #400	; 0x190
 8007ff2:	bdb0      	pop	{r4, r5, r7, pc}
 8007ff4:	fffffe70 	.word	0xfffffe70
 8007ff8:	20000bfc 	.word	0x20000bfc
 8007ffc:	08012f40 	.word	0x08012f40
 8008000:	20000bfd 	.word	0x20000bfd
 8008004:	08012f64 	.word	0x08012f64
 8008008:	20000bfe 	.word	0x20000bfe
 800800c:	08012f7c 	.word	0x08012f7c
 8008010:	20000bff 	.word	0x20000bff
 8008014:	08012f90 	.word	0x08012f90

08008018 <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 8008018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800801a:	b0e7      	sub	sp, #412	; 0x19c
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
 8008020:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 8008022:	24d0      	movs	r4, #208	; 0xd0
 8008024:	193b      	adds	r3, r7, r4
 8008026:	0018      	movs	r0, r3
 8008028:	23c6      	movs	r3, #198	; 0xc6
 800802a:	001a      	movs	r2, r3
 800802c:	2100      	movs	r1, #0
 800802e:	f003 fdc3 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 8008032:	4b56      	ldr	r3, [pc, #344]	; (800818c <astronode_send_geo_wr+0x174>)
 8008034:	26cc      	movs	r6, #204	; 0xcc
 8008036:	0076      	lsls	r6, r6, #1
 8008038:	199b      	adds	r3, r3, r6
 800803a:	19db      	adds	r3, r3, r7
 800803c:	0018      	movs	r0, r3
 800803e:	23c6      	movs	r3, #198	; 0xc6
 8008040:	001a      	movs	r2, r3
 8008042:	2100      	movs	r1, #0
 8008044:	f003 fdb8 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 8008048:	193b      	adds	r3, r7, r4
 800804a:	2235      	movs	r2, #53	; 0x35
 800804c:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 800804e:	193b      	adds	r3, r7, r4
 8008050:	22c4      	movs	r2, #196	; 0xc4
 8008052:	5a9b      	ldrh	r3, [r3, r2]
 8008054:	1c5a      	adds	r2, r3, #1
 8008056:	b290      	uxth	r0, r2
 8008058:	193a      	adds	r2, r7, r4
 800805a:	21c4      	movs	r1, #196	; 0xc4
 800805c:	5250      	strh	r0, [r2, r1]
 800805e:	0019      	movs	r1, r3
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	b2da      	uxtb	r2, r3
 8008064:	193b      	adds	r3, r7, r4
 8008066:	185b      	adds	r3, r3, r1
 8008068:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	1218      	asrs	r0, r3, #8
 800806e:	0025      	movs	r5, r4
 8008070:	197b      	adds	r3, r7, r5
 8008072:	22c4      	movs	r2, #196	; 0xc4
 8008074:	5a9b      	ldrh	r3, [r3, r2]
 8008076:	1c5a      	adds	r2, r3, #1
 8008078:	b294      	uxth	r4, r2
 800807a:	197a      	adds	r2, r7, r5
 800807c:	21c4      	movs	r1, #196	; 0xc4
 800807e:	5254      	strh	r4, [r2, r1]
 8008080:	0019      	movs	r1, r3
 8008082:	b2c2      	uxtb	r2, r0
 8008084:	002c      	movs	r4, r5
 8008086:	193b      	adds	r3, r7, r4
 8008088:	185b      	adds	r3, r3, r1
 800808a:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	1418      	asrs	r0, r3, #16
 8008090:	0025      	movs	r5, r4
 8008092:	197b      	adds	r3, r7, r5
 8008094:	22c4      	movs	r2, #196	; 0xc4
 8008096:	5a9b      	ldrh	r3, [r3, r2]
 8008098:	1c5a      	adds	r2, r3, #1
 800809a:	b294      	uxth	r4, r2
 800809c:	197a      	adds	r2, r7, r5
 800809e:	21c4      	movs	r1, #196	; 0xc4
 80080a0:	5254      	strh	r4, [r2, r1]
 80080a2:	0019      	movs	r1, r3
 80080a4:	b2c2      	uxtb	r2, r0
 80080a6:	002c      	movs	r4, r5
 80080a8:	193b      	adds	r3, r7, r4
 80080aa:	185b      	adds	r3, r3, r1
 80080ac:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	1618      	asrs	r0, r3, #24
 80080b2:	0025      	movs	r5, r4
 80080b4:	197b      	adds	r3, r7, r5
 80080b6:	22c4      	movs	r2, #196	; 0xc4
 80080b8:	5a9b      	ldrh	r3, [r3, r2]
 80080ba:	1c5a      	adds	r2, r3, #1
 80080bc:	b294      	uxth	r4, r2
 80080be:	197a      	adds	r2, r7, r5
 80080c0:	21c4      	movs	r1, #196	; 0xc4
 80080c2:	5254      	strh	r4, [r2, r1]
 80080c4:	0019      	movs	r1, r3
 80080c6:	b2c2      	uxtb	r2, r0
 80080c8:	002c      	movs	r4, r5
 80080ca:	193b      	adds	r3, r7, r4
 80080cc:	185b      	adds	r3, r3, r1
 80080ce:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 80080d0:	193b      	adds	r3, r7, r4
 80080d2:	22c4      	movs	r2, #196	; 0xc4
 80080d4:	5a9b      	ldrh	r3, [r3, r2]
 80080d6:	1c5a      	adds	r2, r3, #1
 80080d8:	b290      	uxth	r0, r2
 80080da:	193a      	adds	r2, r7, r4
 80080dc:	21c4      	movs	r1, #196	; 0xc4
 80080de:	5250      	strh	r0, [r2, r1]
 80080e0:	0019      	movs	r1, r3
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	b2da      	uxtb	r2, r3
 80080e6:	193b      	adds	r3, r7, r4
 80080e8:	185b      	adds	r3, r3, r1
 80080ea:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	1218      	asrs	r0, r3, #8
 80080f0:	0025      	movs	r5, r4
 80080f2:	197b      	adds	r3, r7, r5
 80080f4:	22c4      	movs	r2, #196	; 0xc4
 80080f6:	5a9b      	ldrh	r3, [r3, r2]
 80080f8:	1c5a      	adds	r2, r3, #1
 80080fa:	b294      	uxth	r4, r2
 80080fc:	197a      	adds	r2, r7, r5
 80080fe:	21c4      	movs	r1, #196	; 0xc4
 8008100:	5254      	strh	r4, [r2, r1]
 8008102:	0019      	movs	r1, r3
 8008104:	b2c2      	uxtb	r2, r0
 8008106:	002c      	movs	r4, r5
 8008108:	193b      	adds	r3, r7, r4
 800810a:	185b      	adds	r3, r3, r1
 800810c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	1418      	asrs	r0, r3, #16
 8008112:	0025      	movs	r5, r4
 8008114:	197b      	adds	r3, r7, r5
 8008116:	22c4      	movs	r2, #196	; 0xc4
 8008118:	5a9b      	ldrh	r3, [r3, r2]
 800811a:	1c5a      	adds	r2, r3, #1
 800811c:	b294      	uxth	r4, r2
 800811e:	197a      	adds	r2, r7, r5
 8008120:	21c4      	movs	r1, #196	; 0xc4
 8008122:	5254      	strh	r4, [r2, r1]
 8008124:	0019      	movs	r1, r3
 8008126:	b2c2      	uxtb	r2, r0
 8008128:	002c      	movs	r4, r5
 800812a:	193b      	adds	r3, r7, r4
 800812c:	185b      	adds	r3, r3, r1
 800812e:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	1618      	asrs	r0, r3, #24
 8008134:	0025      	movs	r5, r4
 8008136:	197b      	adds	r3, r7, r5
 8008138:	22c4      	movs	r2, #196	; 0xc4
 800813a:	5a9b      	ldrh	r3, [r3, r2]
 800813c:	1c5a      	adds	r2, r3, #1
 800813e:	b294      	uxth	r4, r2
 8008140:	197a      	adds	r2, r7, r5
 8008142:	21c4      	movs	r1, #196	; 0xc4
 8008144:	5254      	strh	r4, [r2, r1]
 8008146:	0019      	movs	r1, r3
 8008148:	b2c2      	uxtb	r2, r0
 800814a:	0028      	movs	r0, r5
 800814c:	183b      	adds	r3, r7, r0
 800814e:	185b      	adds	r3, r3, r1
 8008150:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008152:	2308      	movs	r3, #8
 8008154:	18fa      	adds	r2, r7, r3
 8008156:	183b      	adds	r3, r7, r0
 8008158:	0011      	movs	r1, r2
 800815a:	0018      	movs	r0, r3
 800815c:	f000 ff4a 	bl	8008ff4 <astronode_transport_send_receive>
 8008160:	0003      	movs	r3, r0
 8008162:	2b01      	cmp	r3, #1
 8008164:	d10e      	bne.n	8008184 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 8008166:	4b09      	ldr	r3, [pc, #36]	; (800818c <astronode_send_geo_wr+0x174>)
 8008168:	199b      	adds	r3, r3, r6
 800816a:	19db      	adds	r3, r3, r7
 800816c:	781b      	ldrb	r3, [r3, #0]
 800816e:	2bb5      	cmp	r3, #181	; 0xb5
 8008170:	d104      	bne.n	800817c <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 8008172:	4b07      	ldr	r3, [pc, #28]	; (8008190 <astronode_send_geo_wr+0x178>)
 8008174:	0018      	movs	r0, r3
 8008176:	f7fb f82d 	bl	80031d4 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 800817a:	e003      	b.n	8008184 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 800817c:	4b05      	ldr	r3, [pc, #20]	; (8008194 <astronode_send_geo_wr+0x17c>)
 800817e:	0018      	movs	r0, r3
 8008180:	f7fb f828 	bl	80031d4 <send_debug_logs>
}
 8008184:	46c0      	nop			; (mov r8, r8)
 8008186:	46bd      	mov	sp, r7
 8008188:	b067      	add	sp, #412	; 0x19c
 800818a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800818c:	fffffe70 	.word	0xfffffe70
 8008190:	08012fa4 	.word	0x08012fa4
 8008194:	08012fd0 	.word	0x08012fd0

08008198 <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 8008198:	b5f0      	push	{r4, r5, r6, r7, lr}
 800819a:	b0fd      	sub	sp, #500	; 0x1f4
 800819c:	af02      	add	r7, sp, #8
 800819e:	6039      	str	r1, [r7, #0]
 80081a0:	0011      	movs	r1, r2
 80081a2:	4b4c      	ldr	r3, [pc, #304]	; (80082d4 <astronode_send_pld_er+0x13c>)
 80081a4:	26f4      	movs	r6, #244	; 0xf4
 80081a6:	0076      	lsls	r6, r6, #1
 80081a8:	199b      	adds	r3, r3, r6
 80081aa:	19db      	adds	r3, r3, r7
 80081ac:	1c02      	adds	r2, r0, #0
 80081ae:	801a      	strh	r2, [r3, #0]
 80081b0:	4b49      	ldr	r3, [pc, #292]	; (80082d8 <astronode_send_pld_er+0x140>)
 80081b2:	199b      	adds	r3, r3, r6
 80081b4:	19db      	adds	r3, r3, r7
 80081b6:	1c0a      	adds	r2, r1, #0
 80081b8:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 80081ba:	2490      	movs	r4, #144	; 0x90
 80081bc:	0064      	lsls	r4, r4, #1
 80081be:	193b      	adds	r3, r7, r4
 80081c0:	0018      	movs	r0, r3
 80081c2:	23c6      	movs	r3, #198	; 0xc6
 80081c4:	001a      	movs	r2, r3
 80081c6:	2100      	movs	r1, #0
 80081c8:	f003 fcf6 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 80081cc:	4b43      	ldr	r3, [pc, #268]	; (80082dc <astronode_send_pld_er+0x144>)
 80081ce:	199b      	adds	r3, r3, r6
 80081d0:	19db      	adds	r3, r3, r7
 80081d2:	0018      	movs	r0, r3
 80081d4:	23c6      	movs	r3, #198	; 0xc6
 80081d6:	001a      	movs	r2, r3
 80081d8:	2100      	movs	r1, #0
 80081da:	f003 fced 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 80081de:	193b      	adds	r3, r7, r4
 80081e0:	2225      	movs	r2, #37	; 0x25
 80081e2:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 80081e4:	193b      	adds	r3, r7, r4
 80081e6:	22c4      	movs	r2, #196	; 0xc4
 80081e8:	5a9b      	ldrh	r3, [r3, r2]
 80081ea:	1c5a      	adds	r2, r3, #1
 80081ec:	b290      	uxth	r0, r2
 80081ee:	193a      	adds	r2, r7, r4
 80081f0:	21c4      	movs	r1, #196	; 0xc4
 80081f2:	5250      	strh	r0, [r2, r1]
 80081f4:	0019      	movs	r1, r3
 80081f6:	4b37      	ldr	r3, [pc, #220]	; (80082d4 <astronode_send_pld_er+0x13c>)
 80081f8:	199b      	adds	r3, r3, r6
 80081fa:	19db      	adds	r3, r3, r7
 80081fc:	881b      	ldrh	r3, [r3, #0]
 80081fe:	b2da      	uxtb	r2, r3
 8008200:	193b      	adds	r3, r7, r4
 8008202:	185b      	adds	r3, r3, r1
 8008204:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 8008206:	4b33      	ldr	r3, [pc, #204]	; (80082d4 <astronode_send_pld_er+0x13c>)
 8008208:	199b      	adds	r3, r3, r6
 800820a:	19db      	adds	r3, r3, r7
 800820c:	881b      	ldrh	r3, [r3, #0]
 800820e:	0a1b      	lsrs	r3, r3, #8
 8008210:	b298      	uxth	r0, r3
 8008212:	0025      	movs	r5, r4
 8008214:	197b      	adds	r3, r7, r5
 8008216:	22c4      	movs	r2, #196	; 0xc4
 8008218:	5a9b      	ldrh	r3, [r3, r2]
 800821a:	1c5a      	adds	r2, r3, #1
 800821c:	b294      	uxth	r4, r2
 800821e:	197a      	adds	r2, r7, r5
 8008220:	21c4      	movs	r1, #196	; 0xc4
 8008222:	5254      	strh	r4, [r2, r1]
 8008224:	0019      	movs	r1, r3
 8008226:	b2c2      	uxtb	r2, r0
 8008228:	002c      	movs	r4, r5
 800822a:	193b      	adds	r3, r7, r4
 800822c:	185b      	adds	r3, r3, r1
 800822e:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 8008230:	193b      	adds	r3, r7, r4
 8008232:	22c4      	movs	r2, #196	; 0xc4
 8008234:	5a9b      	ldrh	r3, [r3, r2]
 8008236:	001a      	movs	r2, r3
 8008238:	193b      	adds	r3, r7, r4
 800823a:	189b      	adds	r3, r3, r2
 800823c:	1c58      	adds	r0, r3, #1
 800823e:	4b26      	ldr	r3, [pc, #152]	; (80082d8 <astronode_send_pld_er+0x140>)
 8008240:	199b      	adds	r3, r3, r6
 8008242:	19db      	adds	r3, r3, r7
 8008244:	881a      	ldrh	r2, [r3, #0]
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	0019      	movs	r1, r3
 800824a:	f003 fd9a 	bl	800bd82 <memcpy>
    request.payload_len = 2 + payload_length;
 800824e:	4b22      	ldr	r3, [pc, #136]	; (80082d8 <astronode_send_pld_er+0x140>)
 8008250:	199b      	adds	r3, r3, r6
 8008252:	19db      	adds	r3, r3, r7
 8008254:	881b      	ldrh	r3, [r3, #0]
 8008256:	3302      	adds	r3, #2
 8008258:	b299      	uxth	r1, r3
 800825a:	193b      	adds	r3, r7, r4
 800825c:	22c4      	movs	r2, #196	; 0xc4
 800825e:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008260:	2358      	movs	r3, #88	; 0x58
 8008262:	18fa      	adds	r2, r7, r3
 8008264:	193b      	adds	r3, r7, r4
 8008266:	0011      	movs	r1, r2
 8008268:	0018      	movs	r0, r3
 800826a:	f000 fec3 	bl	8008ff4 <astronode_transport_send_receive>
 800826e:	0003      	movs	r3, r0
 8008270:	2b01      	cmp	r3, #1
 8008272:	d12a      	bne.n	80082ca <astronode_send_pld_er+0x132>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 8008274:	4b19      	ldr	r3, [pc, #100]	; (80082dc <astronode_send_pld_er+0x144>)
 8008276:	199b      	adds	r3, r3, r6
 8008278:	19db      	adds	r3, r3, r7
 800827a:	781b      	ldrb	r3, [r3, #0]
 800827c:	2ba5      	cmp	r3, #165	; 0xa5
 800827e:	d114      	bne.n	80082aa <astronode_send_pld_er+0x112>
        {
        	sprintf ( s , "%s,%d,payload_id:%d queued." , __FILE__ , __LINE__ , payload_id ) ;
 8008280:	4b14      	ldr	r3, [pc, #80]	; (80082d4 <astronode_send_pld_er+0x13c>)
 8008282:	199b      	adds	r3, r3, r6
 8008284:	19db      	adds	r3, r3, r7
 8008286:	881b      	ldrh	r3, [r3, #0]
 8008288:	22ea      	movs	r2, #234	; 0xea
 800828a:	32ff      	adds	r2, #255	; 0xff
 800828c:	0014      	movs	r4, r2
 800828e:	4a14      	ldr	r2, [pc, #80]	; (80082e0 <astronode_send_pld_er+0x148>)
 8008290:	4914      	ldr	r1, [pc, #80]	; (80082e4 <astronode_send_pld_er+0x14c>)
 8008292:	2508      	movs	r5, #8
 8008294:	1978      	adds	r0, r7, r5
 8008296:	9300      	str	r3, [sp, #0]
 8008298:	0023      	movs	r3, r4
 800829a:	f003 fbf7 	bl	800ba8c <sprintf>
            send_debug_logs ( s ) ;
 800829e:	197b      	adds	r3, r7, r5
 80082a0:	0018      	movs	r0, r3
 80082a2:	f7fa ff97 	bl	80031d4 <send_debug_logs>
            return true ;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e010      	b.n	80082cc <astronode_send_pld_er+0x134>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 80082aa:	4b0a      	ldr	r3, [pc, #40]	; (80082d4 <astronode_send_pld_er+0x13c>)
 80082ac:	22f4      	movs	r2, #244	; 0xf4
 80082ae:	0052      	lsls	r2, r2, #1
 80082b0:	189b      	adds	r3, r3, r2
 80082b2:	19db      	adds	r3, r3, r7
 80082b4:	881a      	ldrh	r2, [r3, #0]
 80082b6:	490c      	ldr	r1, [pc, #48]	; (80082e8 <astronode_send_pld_er+0x150>)
 80082b8:	2408      	movs	r4, #8
 80082ba:	193b      	adds	r3, r7, r4
 80082bc:	0018      	movs	r0, r3
 80082be:	f003 fbe5 	bl	800ba8c <sprintf>
            send_debug_logs ( s ) ;
 80082c2:	193b      	adds	r3, r7, r4
 80082c4:	0018      	movs	r0, r3
 80082c6:	f7fa ff85 	bl	80031d4 <send_debug_logs>
        }
    }
    return false ;
 80082ca:	2300      	movs	r3, #0
}
 80082cc:	0018      	movs	r0, r3
 80082ce:	46bd      	mov	sp, r7
 80082d0:	b07b      	add	sp, #492	; 0x1ec
 80082d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082d4:	fffffe1e 	.word	0xfffffe1e
 80082d8:	fffffe1c 	.word	0xfffffe1c
 80082dc:	fffffe70 	.word	0xfffffe70
 80082e0:	08013048 	.word	0x08013048
 80082e4:	08013074 	.word	0x08013074
 80082e8:	08013090 	.word	0x08013090

080082ec <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 80082ec:	b5b0      	push	{r4, r5, r7, lr}
 80082ee:	b0e4      	sub	sp, #400	; 0x190
 80082f0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80082f2:	24c8      	movs	r4, #200	; 0xc8
 80082f4:	193b      	adds	r3, r7, r4
 80082f6:	0018      	movs	r0, r3
 80082f8:	23c6      	movs	r3, #198	; 0xc6
 80082fa:	001a      	movs	r2, r3
 80082fc:	2100      	movs	r1, #0
 80082fe:	f003 fc5b 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 8008302:	4b15      	ldr	r3, [pc, #84]	; (8008358 <astronode_send_pld_fr+0x6c>)
 8008304:	25c8      	movs	r5, #200	; 0xc8
 8008306:	006d      	lsls	r5, r5, #1
 8008308:	195b      	adds	r3, r3, r5
 800830a:	19db      	adds	r3, r3, r7
 800830c:	0018      	movs	r0, r3
 800830e:	23c6      	movs	r3, #198	; 0xc6
 8008310:	001a      	movs	r2, r3
 8008312:	2100      	movs	r1, #0
 8008314:	f003 fc50 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 8008318:	193b      	adds	r3, r7, r4
 800831a:	2227      	movs	r2, #39	; 0x27
 800831c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800831e:	003a      	movs	r2, r7
 8008320:	193b      	adds	r3, r7, r4
 8008322:	0011      	movs	r1, r2
 8008324:	0018      	movs	r0, r3
 8008326:	f000 fe65 	bl	8008ff4 <astronode_transport_send_receive>
 800832a:	0003      	movs	r3, r0
 800832c:	2b01      	cmp	r3, #1
 800832e:	d10e      	bne.n	800834e <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8008330:	4b09      	ldr	r3, [pc, #36]	; (8008358 <astronode_send_pld_fr+0x6c>)
 8008332:	195b      	adds	r3, r3, r5
 8008334:	19db      	adds	r3, r3, r7
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	2ba7      	cmp	r3, #167	; 0xa7
 800833a:	d104      	bne.n	8008346 <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 800833c:	4b07      	ldr	r3, [pc, #28]	; (800835c <astronode_send_pld_fr+0x70>)
 800833e:	0018      	movs	r0, r3
 8008340:	f7fa ff48 	bl	80031d4 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 8008344:	e003      	b.n	800834e <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 8008346:	4b06      	ldr	r3, [pc, #24]	; (8008360 <astronode_send_pld_fr+0x74>)
 8008348:	0018      	movs	r0, r3
 800834a:	f7fa ff43 	bl	80031d4 <send_debug_logs>
}
 800834e:	46c0      	nop			; (mov r8, r8)
 8008350:	46bd      	mov	sp, r7
 8008352:	b064      	add	sp, #400	; 0x190
 8008354:	bdb0      	pop	{r4, r5, r7, pc}
 8008356:	46c0      	nop			; (mov r8, r8)
 8008358:	fffffe70 	.word	0xfffffe70
 800835c:	080130c0 	.word	0x080130c0
 8008360:	080130f8 	.word	0x080130f8

08008364 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 8008364:	b5b0      	push	{r4, r5, r7, lr}
 8008366:	b0e4      	sub	sp, #400	; 0x190
 8008368:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800836a:	24c8      	movs	r4, #200	; 0xc8
 800836c:	193b      	adds	r3, r7, r4
 800836e:	0018      	movs	r0, r3
 8008370:	23c6      	movs	r3, #198	; 0xc6
 8008372:	001a      	movs	r2, r3
 8008374:	2100      	movs	r1, #0
 8008376:	f003 fc1f 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 800837a:	4b16      	ldr	r3, [pc, #88]	; (80083d4 <astronode_send_res_cr+0x70>)
 800837c:	25c8      	movs	r5, #200	; 0xc8
 800837e:	006d      	lsls	r5, r5, #1
 8008380:	195b      	adds	r3, r3, r5
 8008382:	19db      	adds	r3, r3, r7
 8008384:	0018      	movs	r0, r3
 8008386:	23c6      	movs	r3, #198	; 0xc6
 8008388:	001a      	movs	r2, r3
 800838a:	2100      	movs	r1, #0
 800838c:	f003 fc14 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8008390:	193b      	adds	r3, r7, r4
 8008392:	2255      	movs	r2, #85	; 0x55
 8008394:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008396:	003a      	movs	r2, r7
 8008398:	193b      	adds	r3, r7, r4
 800839a:	0011      	movs	r1, r2
 800839c:	0018      	movs	r0, r3
 800839e:	f000 fe29 	bl	8008ff4 <astronode_transport_send_receive>
 80083a2:	0003      	movs	r3, r0
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d111      	bne.n	80083cc <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 80083a8:	4b0a      	ldr	r3, [pc, #40]	; (80083d4 <astronode_send_res_cr+0x70>)
 80083aa:	195b      	adds	r3, r3, r5
 80083ac:	19db      	adds	r3, r3, r7
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	2bd5      	cmp	r3, #213	; 0xd5
 80083b2:	d107      	bne.n	80083c4 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 80083b4:	4b08      	ldr	r3, [pc, #32]	; (80083d8 <astronode_send_res_cr+0x74>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 80083ba:	4b08      	ldr	r3, [pc, #32]	; (80083dc <astronode_send_res_cr+0x78>)
 80083bc:	0018      	movs	r0, r3
 80083be:	f7fa ff09 	bl	80031d4 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 80083c2:	e003      	b.n	80083cc <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 80083c4:	4b06      	ldr	r3, [pc, #24]	; (80083e0 <astronode_send_res_cr+0x7c>)
 80083c6:	0018      	movs	r0, r3
 80083c8:	f7fa ff04 	bl	80031d4 <send_debug_logs>
}
 80083cc:	46c0      	nop			; (mov r8, r8)
 80083ce:	46bd      	mov	sp, r7
 80083d0:	b064      	add	sp, #400	; 0x190
 80083d2:	bdb0      	pop	{r4, r5, r7, pc}
 80083d4:	fffffe70 	.word	0xfffffe70
 80083d8:	20000bfd 	.word	0x20000bfd
 80083dc:	08013134 	.word	0x08013134
 80083e0:	08013168 	.word	0x08013168

080083e4 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 80083e4:	b5b0      	push	{r4, r5, r7, lr}
 80083e6:	b0fa      	sub	sp, #488	; 0x1e8
 80083e8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 80083ea:	258e      	movs	r5, #142	; 0x8e
 80083ec:	006d      	lsls	r5, r5, #1
 80083ee:	197b      	adds	r3, r7, r5
 80083f0:	0018      	movs	r0, r3
 80083f2:	23c6      	movs	r3, #198	; 0xc6
 80083f4:	001a      	movs	r2, r3
 80083f6:	2100      	movs	r1, #0
 80083f8:	f003 fbde 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0} ;
 80083fc:	4b28      	ldr	r3, [pc, #160]	; (80084a0 <astronode_send_rtc_rr+0xbc>)
 80083fe:	24f4      	movs	r4, #244	; 0xf4
 8008400:	0064      	lsls	r4, r4, #1
 8008402:	191b      	adds	r3, r3, r4
 8008404:	19db      	adds	r3, r3, r7
 8008406:	0018      	movs	r0, r3
 8008408:	23c6      	movs	r3, #198	; 0xc6
 800840a:	001a      	movs	r2, r3
 800840c:	2100      	movs	r1, #0
 800840e:	f003 fbd3 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 8008412:	197b      	adds	r3, r7, r5
 8008414:	2217      	movs	r2, #23
 8008416:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008418:	2354      	movs	r3, #84	; 0x54
 800841a:	18fa      	adds	r2, r7, r3
 800841c:	197b      	adds	r3, r7, r5
 800841e:	0011      	movs	r1, r2
 8008420:	0018      	movs	r0, r3
 8008422:	f000 fde7 	bl	8008ff4 <astronode_transport_send_receive>
 8008426:	0003      	movs	r3, r0
 8008428:	2b01      	cmp	r3, #1
 800842a:	d133      	bne.n	8008494 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 800842c:	4b1c      	ldr	r3, [pc, #112]	; (80084a0 <astronode_send_rtc_rr+0xbc>)
 800842e:	0021      	movs	r1, r4
 8008430:	185b      	adds	r3, r3, r1
 8008432:	19db      	adds	r3, r3, r7
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	2b97      	cmp	r3, #151	; 0x97
 8008438:	d128      	bne.n	800848c <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 800843a:	4b19      	ldr	r3, [pc, #100]	; (80084a0 <astronode_send_rtc_rr+0xbc>)
 800843c:	185b      	adds	r3, r3, r1
 800843e:	19db      	adds	r3, r3, r7
 8008440:	785b      	ldrb	r3, [r3, #1]
 8008442:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 8008444:	4b16      	ldr	r3, [pc, #88]	; (80084a0 <astronode_send_rtc_rr+0xbc>)
 8008446:	185b      	adds	r3, r3, r1
 8008448:	19db      	adds	r3, r3, r7
 800844a:	789b      	ldrb	r3, [r3, #2]
 800844c:	021b      	lsls	r3, r3, #8
 800844e:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8008450:	4b13      	ldr	r3, [pc, #76]	; (80084a0 <astronode_send_rtc_rr+0xbc>)
 8008452:	185b      	adds	r3, r3, r1
 8008454:	19db      	adds	r3, r3, r7
 8008456:	78db      	ldrb	r3, [r3, #3]
 8008458:	041b      	lsls	r3, r3, #16
 800845a:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 800845c:	4b10      	ldr	r3, [pc, #64]	; (80084a0 <astronode_send_rtc_rr+0xbc>)
 800845e:	185b      	adds	r3, r3, r1
 8008460:	19db      	adds	r3, r3, r7
 8008462:	791b      	ldrb	r3, [r3, #4]
 8008464:	061b      	lsls	r3, r3, #24
 8008466:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008468:	24f2      	movs	r4, #242	; 0xf2
 800846a:	0064      	lsls	r4, r4, #1
 800846c:	193a      	adds	r2, r7, r4
 800846e:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8008470:	193b      	adds	r3, r7, r4
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	490b      	ldr	r1, [pc, #44]	; (80084a4 <astronode_send_rtc_rr+0xc0>)
 8008476:	1d3b      	adds	r3, r7, #4
 8008478:	0018      	movs	r0, r3
 800847a:	f003 fb07 	bl	800ba8c <sprintf>
            send_debug_logs ( str ) ;
 800847e:	1d3b      	adds	r3, r7, #4
 8008480:	0018      	movs	r0, r3
 8008482:	f7fa fea7 	bl	80031d4 <send_debug_logs>
            return rtc_time ;
 8008486:	193b      	adds	r3, r7, r4
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	e004      	b.n	8008496 <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 800848c:	4b06      	ldr	r3, [pc, #24]	; (80084a8 <astronode_send_rtc_rr+0xc4>)
 800848e:	0018      	movs	r0, r3
 8008490:	f7fa fea0 	bl	80031d4 <send_debug_logs>
        }
    }
    return 0 ;
 8008494:	2300      	movs	r3, #0
}
 8008496:	0018      	movs	r0, r3
 8008498:	46bd      	mov	sp, r7
 800849a:	b07a      	add	sp, #488	; 0x1e8
 800849c:	bdb0      	pop	{r4, r5, r7, pc}
 800849e:	46c0      	nop			; (mov r8, r8)
 80084a0:	fffffe6c 	.word	0xfffffe6c
 80084a4:	08013194 	.word	0x08013194
 80084a8:	080131d4 	.word	0x080131d4

080084ac <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 80084ac:	b5b0      	push	{r4, r5, r7, lr}
 80084ae:	b0f8      	sub	sp, #480	; 0x1e0
 80084b0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80084b2:	258c      	movs	r5, #140	; 0x8c
 80084b4:	006d      	lsls	r5, r5, #1
 80084b6:	197b      	adds	r3, r7, r5
 80084b8:	0018      	movs	r0, r3
 80084ba:	23c6      	movs	r3, #198	; 0xc6
 80084bc:	001a      	movs	r2, r3
 80084be:	2100      	movs	r1, #0
 80084c0:	f003 fb7a 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 80084c4:	4b21      	ldr	r3, [pc, #132]	; (800854c <astronode_send_sak_rr+0xa0>)
 80084c6:	24f0      	movs	r4, #240	; 0xf0
 80084c8:	0064      	lsls	r4, r4, #1
 80084ca:	191b      	adds	r3, r3, r4
 80084cc:	19db      	adds	r3, r3, r7
 80084ce:	0018      	movs	r0, r3
 80084d0:	23c6      	movs	r3, #198	; 0xc6
 80084d2:	001a      	movs	r2, r3
 80084d4:	2100      	movs	r1, #0
 80084d6:	f003 fb6f 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 80084da:	197b      	adds	r3, r7, r5
 80084dc:	2245      	movs	r2, #69	; 0x45
 80084de:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80084e0:	2350      	movs	r3, #80	; 0x50
 80084e2:	18fa      	adds	r2, r7, r3
 80084e4:	197b      	adds	r3, r7, r5
 80084e6:	0011      	movs	r1, r2
 80084e8:	0018      	movs	r0, r3
 80084ea:	f000 fd83 	bl	8008ff4 <astronode_transport_send_receive>
 80084ee:	0003      	movs	r3, r0
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d126      	bne.n	8008542 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 80084f4:	4b15      	ldr	r3, [pc, #84]	; (800854c <astronode_send_sak_rr+0xa0>)
 80084f6:	191b      	adds	r3, r3, r4
 80084f8:	19db      	adds	r3, r3, r7
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	2bc5      	cmp	r3, #197	; 0xc5
 80084fe:	d11c      	bne.n	800853a <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8008500:	4b12      	ldr	r3, [pc, #72]	; (800854c <astronode_send_sak_rr+0xa0>)
 8008502:	191b      	adds	r3, r3, r4
 8008504:	19db      	adds	r3, r3, r7
 8008506:	785b      	ldrb	r3, [r3, #1]
 8008508:	b299      	uxth	r1, r3
 800850a:	4b10      	ldr	r3, [pc, #64]	; (800854c <astronode_send_sak_rr+0xa0>)
 800850c:	191b      	adds	r3, r3, r4
 800850e:	19db      	adds	r3, r3, r7
 8008510:	789b      	ldrb	r3, [r3, #2]
 8008512:	b29b      	uxth	r3, r3
 8008514:	021b      	lsls	r3, r3, #8
 8008516:	b29a      	uxth	r2, r3
 8008518:	20ef      	movs	r0, #239	; 0xef
 800851a:	0040      	lsls	r0, r0, #1
 800851c:	183b      	adds	r3, r7, r0
 800851e:	188a      	adds	r2, r1, r2
 8008520:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8008522:	183b      	adds	r3, r7, r0
 8008524:	881a      	ldrh	r2, [r3, #0]
 8008526:	490a      	ldr	r1, [pc, #40]	; (8008550 <astronode_send_sak_rr+0xa4>)
 8008528:	003b      	movs	r3, r7
 800852a:	0018      	movs	r0, r3
 800852c:	f003 faae 	bl	800ba8c <sprintf>
            send_debug_logs(str);
 8008530:	003b      	movs	r3, r7
 8008532:	0018      	movs	r0, r3
 8008534:	f7fa fe4e 	bl	80031d4 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 8008538:	e003      	b.n	8008542 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 800853a:	4b06      	ldr	r3, [pc, #24]	; (8008554 <astronode_send_sak_rr+0xa8>)
 800853c:	0018      	movs	r0, r3
 800853e:	f7fa fe49 	bl	80031d4 <send_debug_logs>
}
 8008542:	46c0      	nop			; (mov r8, r8)
 8008544:	46bd      	mov	sp, r7
 8008546:	b078      	add	sp, #480	; 0x1e0
 8008548:	bdb0      	pop	{r4, r5, r7, pc}
 800854a:	46c0      	nop			; (mov r8, r8)
 800854c:	fffffe70 	.word	0xfffffe70
 8008550:	080131f0 	.word	0x080131f0
 8008554:	0801321c 	.word	0x0801321c

08008558 <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 8008558:	b5b0      	push	{r4, r5, r7, lr}
 800855a:	b0e4      	sub	sp, #400	; 0x190
 800855c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800855e:	24c8      	movs	r4, #200	; 0xc8
 8008560:	193b      	adds	r3, r7, r4
 8008562:	0018      	movs	r0, r3
 8008564:	23c6      	movs	r3, #198	; 0xc6
 8008566:	001a      	movs	r2, r3
 8008568:	2100      	movs	r1, #0
 800856a:	f003 fb25 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 800856e:	4b16      	ldr	r3, [pc, #88]	; (80085c8 <astronode_send_sak_cr+0x70>)
 8008570:	25c8      	movs	r5, #200	; 0xc8
 8008572:	006d      	lsls	r5, r5, #1
 8008574:	195b      	adds	r3, r3, r5
 8008576:	19db      	adds	r3, r3, r7
 8008578:	0018      	movs	r0, r3
 800857a:	23c6      	movs	r3, #198	; 0xc6
 800857c:	001a      	movs	r2, r3
 800857e:	2100      	movs	r1, #0
 8008580:	f003 fb1a 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8008584:	193b      	adds	r3, r7, r4
 8008586:	2246      	movs	r2, #70	; 0x46
 8008588:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800858a:	003a      	movs	r2, r7
 800858c:	193b      	adds	r3, r7, r4
 800858e:	0011      	movs	r1, r2
 8008590:	0018      	movs	r0, r3
 8008592:	f000 fd2f 	bl	8008ff4 <astronode_transport_send_receive>
 8008596:	0003      	movs	r3, r0
 8008598:	2b01      	cmp	r3, #1
 800859a:	d111      	bne.n	80085c0 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 800859c:	4b0a      	ldr	r3, [pc, #40]	; (80085c8 <astronode_send_sak_cr+0x70>)
 800859e:	195b      	adds	r3, r3, r5
 80085a0:	19db      	adds	r3, r3, r7
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	2bc6      	cmp	r3, #198	; 0xc6
 80085a6:	d107      	bne.n	80085b8 <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 80085a8:	4b08      	ldr	r3, [pc, #32]	; (80085cc <astronode_send_sak_cr+0x74>)
 80085aa:	2200      	movs	r2, #0
 80085ac:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 80085ae:	4b08      	ldr	r3, [pc, #32]	; (80085d0 <astronode_send_sak_cr+0x78>)
 80085b0:	0018      	movs	r0, r3
 80085b2:	f7fa fe0f 	bl	80031d4 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 80085b6:	e003      	b.n	80085c0 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 80085b8:	4b06      	ldr	r3, [pc, #24]	; (80085d4 <astronode_send_sak_cr+0x7c>)
 80085ba:	0018      	movs	r0, r3
 80085bc:	f7fa fe0a 	bl	80031d4 <send_debug_logs>
}
 80085c0:	46c0      	nop			; (mov r8, r8)
 80085c2:	46bd      	mov	sp, r7
 80085c4:	b064      	add	sp, #400	; 0x190
 80085c6:	bdb0      	pop	{r4, r5, r7, pc}
 80085c8:	fffffe70 	.word	0xfffffe70
 80085cc:	20000bfc 	.word	0x20000bfc
 80085d0:	08013250 	.word	0x08013250
 80085d4:	08013278 	.word	0x08013278

080085d8 <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 80085d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085da:	b0ed      	sub	sp, #436	; 0x1b4
 80085dc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80085de:	21c8      	movs	r1, #200	; 0xc8
 80085e0:	2318      	movs	r3, #24
 80085e2:	18cb      	adds	r3, r1, r3
 80085e4:	19db      	adds	r3, r3, r7
 80085e6:	0018      	movs	r0, r3
 80085e8:	23c6      	movs	r3, #198	; 0xc6
 80085ea:	001a      	movs	r2, r3
 80085ec:	2100      	movs	r1, #0
 80085ee:	f003 fae3 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 80085f2:	4b4a      	ldr	r3, [pc, #296]	; (800871c <astronode_send_mpn_rr+0x144>)
 80085f4:	26cc      	movs	r6, #204	; 0xcc
 80085f6:	0076      	lsls	r6, r6, #1
 80085f8:	199b      	adds	r3, r3, r6
 80085fa:	2218      	movs	r2, #24
 80085fc:	4694      	mov	ip, r2
 80085fe:	44bc      	add	ip, r7
 8008600:	4463      	add	r3, ip
 8008602:	0018      	movs	r0, r3
 8008604:	23c6      	movs	r3, #198	; 0xc6
 8008606:	001a      	movs	r2, r3
 8008608:	2100      	movs	r1, #0
 800860a:	f003 fad5 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 800860e:	21c8      	movs	r1, #200	; 0xc8
 8008610:	2318      	movs	r3, #24
 8008612:	18cb      	adds	r3, r1, r3
 8008614:	19db      	adds	r3, r3, r7
 8008616:	221b      	movs	r2, #27
 8008618:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800861a:	2318      	movs	r3, #24
 800861c:	18fa      	adds	r2, r7, r3
 800861e:	2318      	movs	r3, #24
 8008620:	18cb      	adds	r3, r1, r3
 8008622:	19db      	adds	r3, r3, r7
 8008624:	0011      	movs	r1, r2
 8008626:	0018      	movs	r0, r3
 8008628:	f000 fce4 	bl	8008ff4 <astronode_transport_send_receive>
 800862c:	0003      	movs	r3, r0
 800862e:	2b01      	cmp	r3, #1
 8008630:	d16f      	bne.n	8008712 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8008632:	4b3a      	ldr	r3, [pc, #232]	; (800871c <astronode_send_mpn_rr+0x144>)
 8008634:	0032      	movs	r2, r6
 8008636:	189b      	adds	r3, r3, r2
 8008638:	2118      	movs	r1, #24
 800863a:	468c      	mov	ip, r1
 800863c:	44bc      	add	ip, r7
 800863e:	4463      	add	r3, ip
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	2b9b      	cmp	r3, #155	; 0x9b
 8008644:	d161      	bne.n	800870a <astronode_send_mpn_rr+0x132>
        {
 8008646:	466b      	mov	r3, sp
 8008648:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 800864a:	4b34      	ldr	r3, [pc, #208]	; (800871c <astronode_send_mpn_rr+0x144>)
 800864c:	189b      	adds	r3, r3, r2
 800864e:	2218      	movs	r2, #24
 8008650:	4694      	mov	ip, r2
 8008652:	44bc      	add	ip, r7
 8008654:	4463      	add	r3, ip
 8008656:	22c4      	movs	r2, #196	; 0xc4
 8008658:	5a9b      	ldrh	r3, [r3, r2]
 800865a:	001a      	movs	r2, r3
 800865c:	3a01      	subs	r2, #1
 800865e:	21ca      	movs	r1, #202	; 0xca
 8008660:	0049      	lsls	r1, r1, #1
 8008662:	2018      	movs	r0, #24
 8008664:	1809      	adds	r1, r1, r0
 8008666:	19c9      	adds	r1, r1, r7
 8008668:	600a      	str	r2, [r1, #0]
 800866a:	001c      	movs	r4, r3
 800866c:	2200      	movs	r2, #0
 800866e:	0015      	movs	r5, r2
 8008670:	0020      	movs	r0, r4
 8008672:	0029      	movs	r1, r5
 8008674:	0004      	movs	r4, r0
 8008676:	0f62      	lsrs	r2, r4, #29
 8008678:	000c      	movs	r4, r1
 800867a:	00e4      	lsls	r4, r4, #3
 800867c:	617c      	str	r4, [r7, #20]
 800867e:	697c      	ldr	r4, [r7, #20]
 8008680:	4314      	orrs	r4, r2
 8008682:	617c      	str	r4, [r7, #20]
 8008684:	0001      	movs	r1, r0
 8008686:	00c9      	lsls	r1, r1, #3
 8008688:	6139      	str	r1, [r7, #16]
 800868a:	603b      	str	r3, [r7, #0]
 800868c:	2200      	movs	r2, #0
 800868e:	607a      	str	r2, [r7, #4]
 8008690:	6838      	ldr	r0, [r7, #0]
 8008692:	6879      	ldr	r1, [r7, #4]
 8008694:	0004      	movs	r4, r0
 8008696:	0f62      	lsrs	r2, r4, #29
 8008698:	000c      	movs	r4, r1
 800869a:	00e4      	lsls	r4, r4, #3
 800869c:	60fc      	str	r4, [r7, #12]
 800869e:	68fc      	ldr	r4, [r7, #12]
 80086a0:	4314      	orrs	r4, r2
 80086a2:	60fc      	str	r4, [r7, #12]
 80086a4:	0001      	movs	r1, r0
 80086a6:	00ca      	lsls	r2, r1, #3
 80086a8:	60ba      	str	r2, [r7, #8]
 80086aa:	3307      	adds	r3, #7
 80086ac:	08db      	lsrs	r3, r3, #3
 80086ae:	00db      	lsls	r3, r3, #3
 80086b0:	4669      	mov	r1, sp
 80086b2:	1acb      	subs	r3, r1, r3
 80086b4:	469d      	mov	sp, r3
 80086b6:	466b      	mov	r3, sp
 80086b8:	3300      	adds	r3, #0
 80086ba:	24c8      	movs	r4, #200	; 0xc8
 80086bc:	0064      	lsls	r4, r4, #1
 80086be:	2218      	movs	r2, #24
 80086c0:	18a2      	adds	r2, r4, r2
 80086c2:	19d1      	adds	r1, r2, r7
 80086c4:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 80086c6:	4b16      	ldr	r3, [pc, #88]	; (8008720 <astronode_send_mpn_rr+0x148>)
 80086c8:	0018      	movs	r0, r3
 80086ca:	f7fa fd83 	bl	80031d4 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 80086ce:	4b13      	ldr	r3, [pc, #76]	; (800871c <astronode_send_mpn_rr+0x144>)
 80086d0:	22cc      	movs	r2, #204	; 0xcc
 80086d2:	0052      	lsls	r2, r2, #1
 80086d4:	189b      	adds	r3, r3, r2
 80086d6:	2218      	movs	r2, #24
 80086d8:	4694      	mov	ip, r2
 80086da:	44bc      	add	ip, r7
 80086dc:	4463      	add	r3, ip
 80086de:	22c4      	movs	r2, #196	; 0xc4
 80086e0:	5a9b      	ldrh	r3, [r3, r2]
 80086e2:	0019      	movs	r1, r3
 80086e4:	2318      	movs	r3, #24
 80086e6:	18fb      	adds	r3, r7, r3
 80086e8:	3301      	adds	r3, #1
 80086ea:	4a0e      	ldr	r2, [pc, #56]	; (8008724 <astronode_send_mpn_rr+0x14c>)
 80086ec:	2018      	movs	r0, #24
 80086ee:	1820      	adds	r0, r4, r0
 80086f0:	19c0      	adds	r0, r0, r7
 80086f2:	6800      	ldr	r0, [r0, #0]
 80086f4:	f003 f996 	bl	800ba24 <snprintf>
            send_debug_logs(product_number);
 80086f8:	2318      	movs	r3, #24
 80086fa:	18e3      	adds	r3, r4, r3
 80086fc:	19db      	adds	r3, r3, r7
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	0018      	movs	r0, r3
 8008702:	f7fa fd67 	bl	80031d4 <send_debug_logs>
 8008706:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8008708:	e003      	b.n	8008712 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 800870a:	4b07      	ldr	r3, [pc, #28]	; (8008728 <astronode_send_mpn_rr+0x150>)
 800870c:	0018      	movs	r0, r3
 800870e:	f7fa fd61 	bl	80031d4 <send_debug_logs>
}
 8008712:	46c0      	nop			; (mov r8, r8)
 8008714:	46bd      	mov	sp, r7
 8008716:	b06d      	add	sp, #436	; 0x1b4
 8008718:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800871a:	46c0      	nop			; (mov r8, r8)
 800871c:	fffffe68 	.word	0xfffffe68
 8008720:	08013340 	.word	0x08013340
 8008724:	08012e5c 	.word	0x08012e5c
 8008728:	08012e98 	.word	0x08012e98

0800872c <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 800872c:	b5b0      	push	{r4, r5, r7, lr}
 800872e:	b0e4      	sub	sp, #400	; 0x190
 8008730:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008732:	24c8      	movs	r4, #200	; 0xc8
 8008734:	193b      	adds	r3, r7, r4
 8008736:	0018      	movs	r0, r3
 8008738:	23c6      	movs	r3, #198	; 0xc6
 800873a:	001a      	movs	r2, r3
 800873c:	2100      	movs	r1, #0
 800873e:	f003 fa3b 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 8008742:	4b16      	ldr	r3, [pc, #88]	; (800879c <astronode_send_cmd_cr+0x70>)
 8008744:	25c8      	movs	r5, #200	; 0xc8
 8008746:	006d      	lsls	r5, r5, #1
 8008748:	195b      	adds	r3, r3, r5
 800874a:	19db      	adds	r3, r3, r7
 800874c:	0018      	movs	r0, r3
 800874e:	23c6      	movs	r3, #198	; 0xc6
 8008750:	001a      	movs	r2, r3
 8008752:	2100      	movs	r1, #0
 8008754:	f003 fa30 	bl	800bbb8 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8008758:	193b      	adds	r3, r7, r4
 800875a:	2248      	movs	r2, #72	; 0x48
 800875c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800875e:	003a      	movs	r2, r7
 8008760:	193b      	adds	r3, r7, r4
 8008762:	0011      	movs	r1, r2
 8008764:	0018      	movs	r0, r3
 8008766:	f000 fc45 	bl	8008ff4 <astronode_transport_send_receive>
 800876a:	0003      	movs	r3, r0
 800876c:	2b01      	cmp	r3, #1
 800876e:	d111      	bne.n	8008794 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8008770:	4b0a      	ldr	r3, [pc, #40]	; (800879c <astronode_send_cmd_cr+0x70>)
 8008772:	195b      	adds	r3, r3, r5
 8008774:	19db      	adds	r3, r3, r7
 8008776:	781b      	ldrb	r3, [r3, #0]
 8008778:	2bc8      	cmp	r3, #200	; 0xc8
 800877a:	d107      	bne.n	800878c <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 800877c:	4b08      	ldr	r3, [pc, #32]	; (80087a0 <astronode_send_cmd_cr+0x74>)
 800877e:	2200      	movs	r2, #0
 8008780:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8008782:	4b08      	ldr	r3, [pc, #32]	; (80087a4 <astronode_send_cmd_cr+0x78>)
 8008784:	0018      	movs	r0, r3
 8008786:	f7fa fd25 	bl	80031d4 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 800878a:	e003      	b.n	8008794 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 800878c:	4b06      	ldr	r3, [pc, #24]	; (80087a8 <astronode_send_cmd_cr+0x7c>)
 800878e:	0018      	movs	r0, r3
 8008790:	f7fa fd20 	bl	80031d4 <send_debug_logs>
}
 8008794:	46c0      	nop			; (mov r8, r8)
 8008796:	46bd      	mov	sp, r7
 8008798:	b064      	add	sp, #400	; 0x190
 800879a:	bdb0      	pop	{r4, r5, r7, pc}
 800879c:	fffffe70 	.word	0xfffffe70
 80087a0:	20000bfe 	.word	0x20000bfe
 80087a4:	08013790 	.word	0x08013790
 80087a8:	080137b4 	.word	0x080137b4

080087ac <astronode_send_cmd_rr>:

bool astronode_send_cmd_rr ( char* my_astro_rcv_cmd )
{
 80087ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087ae:	4cc6      	ldr	r4, [pc, #792]	; (8008ac8 <astronode_send_cmd_rr+0x31c>)
 80087b0:	44a5      	add	sp, r4
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	61f8      	str	r0, [r7, #28]
    astronode_app_msg_t request = {0};
 80087b6:	2190      	movs	r1, #144	; 0x90
 80087b8:	0049      	lsls	r1, r1, #1
 80087ba:	2318      	movs	r3, #24
 80087bc:	18cb      	adds	r3, r1, r3
 80087be:	19db      	adds	r3, r3, r7
 80087c0:	0018      	movs	r0, r3
 80087c2:	23c6      	movs	r3, #198	; 0xc6
 80087c4:	001a      	movs	r2, r3
 80087c6:	2100      	movs	r1, #0
 80087c8:	f003 f9f6 	bl	800bbb8 <memset>
    astronode_app_msg_t answer = {0};
 80087cc:	4bbf      	ldr	r3, [pc, #764]	; (8008acc <astronode_send_cmd_rr+0x320>)
 80087ce:	26fc      	movs	r6, #252	; 0xfc
 80087d0:	0076      	lsls	r6, r6, #1
 80087d2:	199b      	adds	r3, r3, r6
 80087d4:	2218      	movs	r2, #24
 80087d6:	4694      	mov	ip, r2
 80087d8:	44bc      	add	ip, r7
 80087da:	4463      	add	r3, ip
 80087dc:	0018      	movs	r0, r3
 80087de:	23c6      	movs	r3, #198	; 0xc6
 80087e0:	001a      	movs	r2, r3
 80087e2:	2100      	movs	r1, #0
 80087e4:	f003 f9e8 	bl	800bbb8 <memset>
    bool result = false ;
 80087e8:	23f8      	movs	r3, #248	; 0xf8
 80087ea:	33ff      	adds	r3, #255	; 0xff
 80087ec:	2218      	movs	r2, #24
 80087ee:	189b      	adds	r3, r3, r2
 80087f0:	19db      	adds	r3, r3, r7
 80087f2:	2200      	movs	r2, #0
 80087f4:	701a      	strb	r2, [r3, #0]

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 80087f6:	2190      	movs	r1, #144	; 0x90
 80087f8:	0049      	lsls	r1, r1, #1
 80087fa:	2318      	movs	r3, #24
 80087fc:	18cb      	adds	r3, r1, r3
 80087fe:	19db      	adds	r3, r3, r7
 8008800:	2247      	movs	r2, #71	; 0x47
 8008802:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008804:	2358      	movs	r3, #88	; 0x58
 8008806:	2218      	movs	r2, #24
 8008808:	189b      	adds	r3, r3, r2
 800880a:	19da      	adds	r2, r3, r7
 800880c:	2318      	movs	r3, #24
 800880e:	18cb      	adds	r3, r1, r3
 8008810:	19db      	adds	r3, r3, r7
 8008812:	0011      	movs	r1, r2
 8008814:	0018      	movs	r0, r3
 8008816:	f000 fbed 	bl	8008ff4 <astronode_transport_send_receive>
 800881a:	0003      	movs	r3, r0
 800881c:	2b01      	cmp	r3, #1
 800881e:	d000      	beq.n	8008822 <astronode_send_cmd_rr+0x76>
 8008820:	e146      	b.n	8008ab0 <astronode_send_cmd_rr+0x304>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8008822:	4baa      	ldr	r3, [pc, #680]	; (8008acc <astronode_send_cmd_rr+0x320>)
 8008824:	199b      	adds	r3, r3, r6
 8008826:	2218      	movs	r2, #24
 8008828:	4694      	mov	ip, r2
 800882a:	44bc      	add	ip, r7
 800882c:	4463      	add	r3, ip
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	2bc7      	cmp	r3, #199	; 0xc7
 8008832:	d000      	beq.n	8008836 <astronode_send_cmd_rr+0x8a>
 8008834:	e138      	b.n	8008aa8 <astronode_send_cmd_rr+0x2fc>
        {
 8008836:	466b      	mov	r3, sp
 8008838:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 800883a:	4ba5      	ldr	r3, [pc, #660]	; (8008ad0 <astronode_send_cmd_rr+0x324>)
 800883c:	0018      	movs	r0, r3
 800883e:	f7fa fcc9 	bl	80031d4 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8008842:	4ba2      	ldr	r3, [pc, #648]	; (8008acc <astronode_send_cmd_rr+0x320>)
 8008844:	21fc      	movs	r1, #252	; 0xfc
 8008846:	0049      	lsls	r1, r1, #1
 8008848:	185b      	adds	r3, r3, r1
 800884a:	2218      	movs	r2, #24
 800884c:	4694      	mov	ip, r2
 800884e:	44bc      	add	ip, r7
 8008850:	4463      	add	r3, ip
 8008852:	785b      	ldrb	r3, [r3, #1]
 8008854:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8008856:	4b9d      	ldr	r3, [pc, #628]	; (8008acc <astronode_send_cmd_rr+0x320>)
 8008858:	185b      	adds	r3, r3, r1
 800885a:	2018      	movs	r0, #24
 800885c:	4684      	mov	ip, r0
 800885e:	44bc      	add	ip, r7
 8008860:	4463      	add	r3, ip
 8008862:	789b      	ldrb	r3, [r3, #2]
 8008864:	021b      	lsls	r3, r3, #8
 8008866:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8008868:	4b98      	ldr	r3, [pc, #608]	; (8008acc <astronode_send_cmd_rr+0x320>)
 800886a:	185b      	adds	r3, r3, r1
 800886c:	2018      	movs	r0, #24
 800886e:	4684      	mov	ip, r0
 8008870:	44bc      	add	ip, r7
 8008872:	4463      	add	r3, ip
 8008874:	78db      	ldrb	r3, [r3, #3]
 8008876:	041b      	lsls	r3, r3, #16
 8008878:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 800887a:	4b94      	ldr	r3, [pc, #592]	; (8008acc <astronode_send_cmd_rr+0x320>)
 800887c:	185b      	adds	r3, r3, r1
 800887e:	2118      	movs	r1, #24
 8008880:	468c      	mov	ip, r1
 8008882:	44bc      	add	ip, r7
 8008884:	4463      	add	r3, ip
 8008886:	791b      	ldrb	r3, [r3, #4]
 8008888:	061b      	lsls	r3, r3, #24
 800888a:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 800888c:	22f8      	movs	r2, #248	; 0xf8
 800888e:	0052      	lsls	r2, r2, #1
 8008890:	2118      	movs	r1, #24
 8008892:	1851      	adds	r1, r2, r1
 8008894:	19c8      	adds	r0, r1, r7
 8008896:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8008898:	2318      	movs	r3, #24
 800889a:	18d3      	adds	r3, r2, r3
 800889c:	19db      	adds	r3, r3, r7
 800889e:	681a      	ldr	r2, [r3, #0]
 80088a0:	498c      	ldr	r1, [pc, #560]	; (8008ad4 <astronode_send_cmd_rr+0x328>)
 80088a2:	2308      	movs	r3, #8
 80088a4:	2018      	movs	r0, #24
 80088a6:	181b      	adds	r3, r3, r0
 80088a8:	19db      	adds	r3, r3, r7
 80088aa:	0018      	movs	r0, r3
 80088ac:	f003 f8ee 	bl	800ba8c <sprintf>
            send_debug_logs(str);
 80088b0:	2308      	movs	r3, #8
 80088b2:	2218      	movs	r2, #24
 80088b4:	189b      	adds	r3, r3, r2
 80088b6:	19db      	adds	r3, r3, r7
 80088b8:	0018      	movs	r0, r3
 80088ba:	f7fa fc8b 	bl	80031d4 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 80088be:	4b83      	ldr	r3, [pc, #524]	; (8008acc <astronode_send_cmd_rr+0x320>)
 80088c0:	21fc      	movs	r1, #252	; 0xfc
 80088c2:	0049      	lsls	r1, r1, #1
 80088c4:	185b      	adds	r3, r3, r1
 80088c6:	2218      	movs	r2, #24
 80088c8:	4694      	mov	ip, r2
 80088ca:	44bc      	add	ip, r7
 80088cc:	4463      	add	r3, ip
 80088ce:	22c4      	movs	r2, #196	; 0xc4
 80088d0:	5a9b      	ldrh	r3, [r3, r2]
 80088d2:	2b2c      	cmp	r3, #44	; 0x2c
 80088d4:	d00e      	beq.n	80088f4 <astronode_send_cmd_rr+0x148>
 80088d6:	4b7d      	ldr	r3, [pc, #500]	; (8008acc <astronode_send_cmd_rr+0x320>)
 80088d8:	185b      	adds	r3, r3, r1
 80088da:	2218      	movs	r2, #24
 80088dc:	4694      	mov	ip, r2
 80088de:	44bc      	add	ip, r7
 80088e0:	4463      	add	r3, ip
 80088e2:	22c4      	movs	r2, #196	; 0xc4
 80088e4:	5a9b      	ldrh	r3, [r3, r2]
 80088e6:	2b0c      	cmp	r3, #12
 80088e8:	d004      	beq.n	80088f4 <astronode_send_cmd_rr+0x148>
            {
                send_debug_logs("Command size error");
 80088ea:	4b7b      	ldr	r3, [pc, #492]	; (8008ad8 <astronode_send_cmd_rr+0x32c>)
 80088ec:	0018      	movs	r0, r3
 80088ee:	f7fa fc71 	bl	80031d4 <send_debug_logs>
                return;
 80088f2:	e0d7      	b.n	8008aa4 <astronode_send_cmd_rr+0x2f8>
            }

            char command_content[answer.payload_len];
 80088f4:	4b75      	ldr	r3, [pc, #468]	; (8008acc <astronode_send_cmd_rr+0x320>)
 80088f6:	22fc      	movs	r2, #252	; 0xfc
 80088f8:	0052      	lsls	r2, r2, #1
 80088fa:	189b      	adds	r3, r3, r2
 80088fc:	2218      	movs	r2, #24
 80088fe:	4694      	mov	ip, r2
 8008900:	44bc      	add	ip, r7
 8008902:	4463      	add	r3, ip
 8008904:	22c4      	movs	r2, #196	; 0xc4
 8008906:	5a9b      	ldrh	r3, [r3, r2]
 8008908:	001a      	movs	r2, r3
 800890a:	3a01      	subs	r2, #1
 800890c:	21f6      	movs	r1, #246	; 0xf6
 800890e:	0049      	lsls	r1, r1, #1
 8008910:	2018      	movs	r0, #24
 8008912:	1809      	adds	r1, r1, r0
 8008914:	19c9      	adds	r1, r1, r7
 8008916:	600a      	str	r2, [r1, #0]
 8008918:	001c      	movs	r4, r3
 800891a:	2200      	movs	r2, #0
 800891c:	0015      	movs	r5, r2
 800891e:	0020      	movs	r0, r4
 8008920:	0029      	movs	r1, r5
 8008922:	0004      	movs	r4, r0
 8008924:	0f62      	lsrs	r2, r4, #29
 8008926:	000c      	movs	r4, r1
 8008928:	00e4      	lsls	r4, r4, #3
 800892a:	617c      	str	r4, [r7, #20]
 800892c:	697c      	ldr	r4, [r7, #20]
 800892e:	4314      	orrs	r4, r2
 8008930:	617c      	str	r4, [r7, #20]
 8008932:	0001      	movs	r1, r0
 8008934:	00c9      	lsls	r1, r1, #3
 8008936:	6139      	str	r1, [r7, #16]
 8008938:	603b      	str	r3, [r7, #0]
 800893a:	2200      	movs	r2, #0
 800893c:	607a      	str	r2, [r7, #4]
 800893e:	6838      	ldr	r0, [r7, #0]
 8008940:	6879      	ldr	r1, [r7, #4]
 8008942:	0004      	movs	r4, r0
 8008944:	0f62      	lsrs	r2, r4, #29
 8008946:	000c      	movs	r4, r1
 8008948:	00e4      	lsls	r4, r4, #3
 800894a:	60fc      	str	r4, [r7, #12]
 800894c:	68fc      	ldr	r4, [r7, #12]
 800894e:	4314      	orrs	r4, r2
 8008950:	60fc      	str	r4, [r7, #12]
 8008952:	0001      	movs	r1, r0
 8008954:	00ca      	lsls	r2, r1, #3
 8008956:	60ba      	str	r2, [r7, #8]
 8008958:	3307      	adds	r3, #7
 800895a:	08db      	lsrs	r3, r3, #3
 800895c:	00db      	lsls	r3, r3, #3
 800895e:	4669      	mov	r1, sp
 8008960:	1acb      	subs	r3, r1, r3
 8008962:	469d      	mov	sp, r3
 8008964:	466b      	mov	r3, sp
 8008966:	3300      	adds	r3, #0
 8008968:	20f4      	movs	r0, #244	; 0xf4
 800896a:	0040      	lsls	r0, r0, #1
 800896c:	2218      	movs	r2, #24
 800896e:	1882      	adds	r2, r0, r2
 8008970:	19d1      	adds	r1, r2, r7
 8008972:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8008974:	4b55      	ldr	r3, [pc, #340]	; (8008acc <astronode_send_cmd_rr+0x320>)
 8008976:	22fc      	movs	r2, #252	; 0xfc
 8008978:	0052      	lsls	r2, r2, #1
 800897a:	189b      	adds	r3, r3, r2
 800897c:	2218      	movs	r2, #24
 800897e:	4694      	mov	ip, r2
 8008980:	44bc      	add	ip, r7
 8008982:	4463      	add	r3, ip
 8008984:	22c4      	movs	r2, #196	; 0xc4
 8008986:	5a9b      	ldrh	r3, [r3, r2]
 8008988:	3b03      	subs	r3, #3
 800898a:	0019      	movs	r1, r3
 800898c:	2358      	movs	r3, #88	; 0x58
 800898e:	2218      	movs	r2, #24
 8008990:	189b      	adds	r3, r3, r2
 8008992:	19db      	adds	r3, r3, r7
 8008994:	3305      	adds	r3, #5
 8008996:	4a51      	ldr	r2, [pc, #324]	; (8008adc <astronode_send_cmd_rr+0x330>)
 8008998:	2418      	movs	r4, #24
 800899a:	1900      	adds	r0, r0, r4
 800899c:	19c0      	adds	r0, r0, r7
 800899e:	6800      	ldr	r0, [r0, #0]
 80089a0:	f003 f840 	bl	800ba24 <snprintf>
 80089a4:	0002      	movs	r2, r0
 80089a6:	23f3      	movs	r3, #243	; 0xf3
 80089a8:	005b      	lsls	r3, r3, #1
 80089aa:	2118      	movs	r1, #24
 80089ac:	185b      	adds	r3, r3, r1
 80089ae:	19db      	adds	r3, r3, r7
 80089b0:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 80089b2:	23fb      	movs	r3, #251	; 0xfb
 80089b4:	005b      	lsls	r3, r3, #1
 80089b6:	2218      	movs	r2, #24
 80089b8:	189b      	adds	r3, r3, r2
 80089ba:	19db      	adds	r3, r3, r7
 80089bc:	2200      	movs	r2, #0
 80089be:	701a      	strb	r2, [r3, #0]
 80089c0:	e036      	b.n	8008a30 <astronode_send_cmd_rr+0x284>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 80089c2:	23fb      	movs	r3, #251	; 0xfb
 80089c4:	005b      	lsls	r3, r3, #1
 80089c6:	2218      	movs	r2, #24
 80089c8:	189b      	adds	r3, r3, r2
 80089ca:	19db      	adds	r3, r3, r7
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	22f4      	movs	r2, #244	; 0xf4
 80089d0:	0052      	lsls	r2, r2, #1
 80089d2:	2118      	movs	r1, #24
 80089d4:	1852      	adds	r2, r2, r1
 80089d6:	19d2      	adds	r2, r2, r7
 80089d8:	6812      	ldr	r2, [r2, #0]
 80089da:	5cd3      	ldrb	r3, [r2, r3]
 80089dc:	1c5a      	adds	r2, r3, #1
 80089de:	4b40      	ldr	r3, [pc, #256]	; (8008ae0 <astronode_send_cmd_rr+0x334>)
 80089e0:	18d3      	adds	r3, r2, r3
 80089e2:	781b      	ldrb	r3, [r3, #0]
 80089e4:	001a      	movs	r2, r3
 80089e6:	2397      	movs	r3, #151	; 0x97
 80089e8:	4013      	ands	r3, r2
 80089ea:	d104      	bne.n	80089f6 <astronode_send_cmd_rr+0x24a>
                {
                    send_debug_logs("Command contains non printable characters");
 80089ec:	4b3d      	ldr	r3, [pc, #244]	; (8008ae4 <astronode_send_cmd_rr+0x338>)
 80089ee:	0018      	movs	r0, r3
 80089f0:	f7fa fbf0 	bl	80031d4 <send_debug_logs>
                    return;
 80089f4:	e056      	b.n	8008aa4 <astronode_send_cmd_rr+0x2f8>
                }
            	my_astro_rcv_cmd[index] = command_content[index] ;
 80089f6:	20fb      	movs	r0, #251	; 0xfb
 80089f8:	0040      	lsls	r0, r0, #1
 80089fa:	2318      	movs	r3, #24
 80089fc:	18c3      	adds	r3, r0, r3
 80089fe:	19db      	adds	r3, r3, r7
 8008a00:	781a      	ldrb	r2, [r3, #0]
 8008a02:	2318      	movs	r3, #24
 8008a04:	18c3      	adds	r3, r0, r3
 8008a06:	19db      	adds	r3, r3, r7
 8008a08:	781b      	ldrb	r3, [r3, #0]
 8008a0a:	69f9      	ldr	r1, [r7, #28]
 8008a0c:	18cb      	adds	r3, r1, r3
 8008a0e:	21f4      	movs	r1, #244	; 0xf4
 8008a10:	0049      	lsls	r1, r1, #1
 8008a12:	2418      	movs	r4, #24
 8008a14:	1909      	adds	r1, r1, r4
 8008a16:	19c9      	adds	r1, r1, r7
 8008a18:	6809      	ldr	r1, [r1, #0]
 8008a1a:	5c8a      	ldrb	r2, [r1, r2]
 8008a1c:	701a      	strb	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8008a1e:	2318      	movs	r3, #24
 8008a20:	18c3      	adds	r3, r0, r3
 8008a22:	19db      	adds	r3, r3, r7
 8008a24:	781a      	ldrb	r2, [r3, #0]
 8008a26:	2318      	movs	r3, #24
 8008a28:	18c3      	adds	r3, r0, r3
 8008a2a:	19db      	adds	r3, r3, r7
 8008a2c:	3201      	adds	r2, #1
 8008a2e:	701a      	strb	r2, [r3, #0]
 8008a30:	23fb      	movs	r3, #251	; 0xfb
 8008a32:	005b      	lsls	r3, r3, #1
 8008a34:	2218      	movs	r2, #24
 8008a36:	189b      	adds	r3, r3, r2
 8008a38:	19db      	adds	r3, r3, r7
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	21f3      	movs	r1, #243	; 0xf3
 8008a40:	0049      	lsls	r1, r1, #1
 8008a42:	2218      	movs	r2, #24
 8008a44:	188a      	adds	r2, r1, r2
 8008a46:	19d2      	adds	r2, r2, r7
 8008a48:	8812      	ldrh	r2, [r2, #0]
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d8b9      	bhi.n	80089c2 <astronode_send_cmd_rr+0x216>
            }
            result = true ;
 8008a4e:	23f8      	movs	r3, #248	; 0xf8
 8008a50:	33ff      	adds	r3, #255	; 0xff
 8008a52:	2218      	movs	r2, #24
 8008a54:	189b      	adds	r3, r3, r2
 8008a56:	19db      	adds	r3, r3, r7
 8008a58:	2201      	movs	r2, #1
 8008a5a:	701a      	strb	r2, [r3, #0]
            my_astro_rcv_cmd[command_content_size] = 0 ;
 8008a5c:	2318      	movs	r3, #24
 8008a5e:	18cb      	adds	r3, r1, r3
 8008a60:	19db      	adds	r3, r3, r7
 8008a62:	881b      	ldrh	r3, [r3, #0]
 8008a64:	69fa      	ldr	r2, [r7, #28]
 8008a66:	18d3      	adds	r3, r2, r3
 8008a68:	2200      	movs	r2, #0
 8008a6a:	701a      	strb	r2, [r3, #0]
            send_debug_logs("Command content is: ");
 8008a6c:	4b1e      	ldr	r3, [pc, #120]	; (8008ae8 <astronode_send_cmd_rr+0x33c>)
 8008a6e:	0018      	movs	r0, r3
 8008a70:	f7fa fbb0 	bl	80031d4 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8008a74:	2358      	movs	r3, #88	; 0x58
 8008a76:	2218      	movs	r2, #24
 8008a78:	189b      	adds	r3, r3, r2
 8008a7a:	19db      	adds	r3, r3, r7
 8008a7c:	1d5a      	adds	r2, r3, #5
 8008a7e:	491b      	ldr	r1, [pc, #108]	; (8008aec <astronode_send_cmd_rr+0x340>)
 8008a80:	24f4      	movs	r4, #244	; 0xf4
 8008a82:	0064      	lsls	r4, r4, #1
 8008a84:	2318      	movs	r3, #24
 8008a86:	18e3      	adds	r3, r4, r3
 8008a88:	19db      	adds	r3, r3, r7
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	0018      	movs	r0, r3
 8008a8e:	f002 fffd 	bl	800ba8c <sprintf>
            send_debug_logs(command_content);
 8008a92:	2318      	movs	r3, #24
 8008a94:	18e3      	adds	r3, r4, r3
 8008a96:	19db      	adds	r3, r3, r7
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	0018      	movs	r0, r3
 8008a9c:	f7fa fb9a 	bl	80031d4 <send_debug_logs>
 8008aa0:	46b5      	mov	sp, r6
 8008aa2:	e005      	b.n	8008ab0 <astronode_send_cmd_rr+0x304>
                return;
 8008aa4:	46b5      	mov	sp, r6
 8008aa6:	e009      	b.n	8008abc <astronode_send_cmd_rr+0x310>
        }
        else
        {
            send_debug_logs("No command available.");
 8008aa8:	4b11      	ldr	r3, [pc, #68]	; (8008af0 <astronode_send_cmd_rr+0x344>)
 8008aaa:	0018      	movs	r0, r3
 8008aac:	f7fa fb92 	bl	80031d4 <send_debug_logs>
        }
    }
    return result ;
 8008ab0:	23f8      	movs	r3, #248	; 0xf8
 8008ab2:	33ff      	adds	r3, #255	; 0xff
 8008ab4:	2218      	movs	r2, #24
 8008ab6:	189b      	adds	r3, r3, r2
 8008ab8:	19db      	adds	r3, r3, r7
 8008aba:	781b      	ldrb	r3, [r3, #0]
}
 8008abc:	0018      	movs	r0, r3
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	2385      	movs	r3, #133	; 0x85
 8008ac2:	009b      	lsls	r3, r3, #2
 8008ac4:	449d      	add	sp, r3
 8008ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ac8:	fffffdec 	.word	0xfffffdec
 8008acc:	fffffe60 	.word	0xfffffe60
 8008ad0:	080137cc 	.word	0x080137cc
 8008ad4:	080137e8 	.word	0x080137e8
 8008ad8:	08013838 	.word	0x08013838
 8008adc:	08012e5c 	.word	0x08012e5c
 8008ae0:	08014378 	.word	0x08014378
 8008ae4:	0801384c 	.word	0x0801384c
 8008ae8:	08013878 	.word	0x08013878
 8008aec:	08013890 	.word	0x08013890
 8008af0:	08013894 	.word	0x08013894

08008af4 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8008af8:	4b02      	ldr	r3, [pc, #8]	; (8008b04 <is_sak_available+0x10>)
 8008afa:	781b      	ldrb	r3, [r3, #0]
}
 8008afc:	0018      	movs	r0, r3
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
 8008b02:	46c0      	nop			; (mov r8, r8)
 8008b04:	20000bfc 	.word	0x20000bfc

08008b08 <is_astronode_reset>:

bool is_astronode_reset()
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8008b0c:	4b02      	ldr	r3, [pc, #8]	; (8008b18 <is_astronode_reset+0x10>)
 8008b0e:	781b      	ldrb	r3, [r3, #0]
}
 8008b10:	0018      	movs	r0, r3
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	46c0      	nop			; (mov r8, r8)
 8008b18:	20000bfd 	.word	0x20000bfd

08008b1c <is_command_available>:

bool is_command_available()
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	af00      	add	r7, sp, #0
    return g_is_command_available;
 8008b20:	4b02      	ldr	r3, [pc, #8]	; (8008b2c <is_command_available+0x10>)
 8008b22:	781b      	ldrb	r3, [r3, #0]
}
 8008b24:	0018      	movs	r0, r3
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}
 8008b2a:	46c0      	nop			; (mov r8, r8)
 8008b2c:	20000bfe 	.word	0x20000bfe

08008b30 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b082      	sub	sp, #8
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	0002      	movs	r2, r0
 8008b38:	6039      	str	r1, [r7, #0]
 8008b3a:	1dfb      	adds	r3, r7, #7
 8008b3c:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 8008b3e:	1dfb      	adds	r3, r7, #7
 8008b40:	781b      	ldrb	r3, [r3, #0]
 8008b42:	2b2f      	cmp	r3, #47	; 0x2f
 8008b44:	d90b      	bls.n	8008b5e <ascii_to_value+0x2e>
 8008b46:	1dfb      	adds	r3, r7, #7
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	2b39      	cmp	r3, #57	; 0x39
 8008b4c:	d807      	bhi.n	8008b5e <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 8008b4e:	1dfb      	adds	r3, r7, #7
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	3b30      	subs	r3, #48	; 0x30
 8008b54:	b2da      	uxtb	r2, r3
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	701a      	strb	r2, [r3, #0]
        return true;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	e010      	b.n	8008b80 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8008b5e:	1dfb      	adds	r3, r7, #7
 8008b60:	781b      	ldrb	r3, [r3, #0]
 8008b62:	2b40      	cmp	r3, #64	; 0x40
 8008b64:	d90b      	bls.n	8008b7e <ascii_to_value+0x4e>
 8008b66:	1dfb      	adds	r3, r7, #7
 8008b68:	781b      	ldrb	r3, [r3, #0]
 8008b6a:	2b46      	cmp	r3, #70	; 0x46
 8008b6c:	d807      	bhi.n	8008b7e <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 8008b6e:	1dfb      	adds	r3, r7, #7
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	3b37      	subs	r3, #55	; 0x37
 8008b74:	b2da      	uxtb	r2, r3
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	701a      	strb	r2, [r3, #0]
        return true;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e000      	b.n	8008b80 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 8008b7e:	2300      	movs	r3, #0
    }
}
 8008b80:	0018      	movs	r0, r3
 8008b82:	46bd      	mov	sp, r7
 8008b84:	b002      	add	sp, #8
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8008b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b8a:	b085      	sub	sp, #20
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 8008b92:	250e      	movs	r5, #14
 8008b94:	197b      	adds	r3, r7, r5
 8008b96:	2200      	movs	r2, #0
 8008b98:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008b9a:	197b      	adds	r3, r7, r5
 8008b9c:	881b      	ldrh	r3, [r3, #0]
 8008b9e:	197a      	adds	r2, r7, r5
 8008ba0:	1c59      	adds	r1, r3, #1
 8008ba2:	8011      	strh	r1, [r2, #0]
 8008ba4:	001a      	movs	r2, r3
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	189b      	adds	r3, r3, r2
 8008baa:	2202      	movs	r2, #2
 8008bac:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	260a      	movs	r6, #10
 8008bb2:	19bc      	adds	r4, r7, r6
 8008bb4:	4a44      	ldr	r2, [pc, #272]	; (8008cc8 <astronode_create_request_transport+0x140>)
 8008bb6:	2101      	movs	r1, #1
 8008bb8:	0018      	movs	r0, r3
 8008bba:	f000 fa7d 	bl	80090b8 <calculate_crc>
 8008bbe:	0003      	movs	r3, r0
 8008bc0:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	1c58      	adds	r0, r3, #1
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	22c4      	movs	r2, #196	; 0xc4
 8008bca:	5a99      	ldrh	r1, [r3, r2]
 8008bcc:	19bc      	adds	r4, r7, r6
 8008bce:	19bb      	adds	r3, r7, r6
 8008bd0:	881b      	ldrh	r3, [r3, #0]
 8008bd2:	001a      	movs	r2, r3
 8008bd4:	f000 fa70 	bl	80090b8 <calculate_crc>
 8008bd8:	0003      	movs	r3, r0
 8008bda:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008bdc:	19bb      	adds	r3, r7, r6
 8008bde:	881b      	ldrh	r3, [r3, #0]
 8008be0:	021b      	lsls	r3, r3, #8
 8008be2:	b21a      	sxth	r2, r3
 8008be4:	0031      	movs	r1, r6
 8008be6:	19bb      	adds	r3, r7, r6
 8008be8:	881b      	ldrh	r3, [r3, #0]
 8008bea:	0a1b      	lsrs	r3, r3, #8
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	b21b      	sxth	r3, r3
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	b21a      	sxth	r2, r3
 8008bf4:	187b      	adds	r3, r7, r1
 8008bf6:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	7818      	ldrb	r0, [r3, #0]
 8008bfc:	197b      	adds	r3, r7, r5
 8008bfe:	881b      	ldrh	r3, [r3, #0]
 8008c00:	683a      	ldr	r2, [r7, #0]
 8008c02:	18d3      	adds	r3, r2, r3
 8008c04:	0019      	movs	r1, r3
 8008c06:	f000 fbeb 	bl	80093e0 <uint8_to_ascii_buffer>
    index += 2;
 8008c0a:	197b      	adds	r3, r7, r5
 8008c0c:	197a      	adds	r2, r7, r5
 8008c0e:	8812      	ldrh	r2, [r2, #0]
 8008c10:	3202      	adds	r2, #2
 8008c12:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008c14:	230c      	movs	r3, #12
 8008c16:	18fb      	adds	r3, r7, r3
 8008c18:	2200      	movs	r2, #0
 8008c1a:	801a      	strh	r2, [r3, #0]
 8008c1c:	e017      	b.n	8008c4e <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8008c1e:	240c      	movs	r4, #12
 8008c20:	193b      	adds	r3, r7, r4
 8008c22:	881b      	ldrh	r3, [r3, #0]
 8008c24:	687a      	ldr	r2, [r7, #4]
 8008c26:	18d3      	adds	r3, r2, r3
 8008c28:	7858      	ldrb	r0, [r3, #1]
 8008c2a:	250e      	movs	r5, #14
 8008c2c:	197b      	adds	r3, r7, r5
 8008c2e:	881b      	ldrh	r3, [r3, #0]
 8008c30:	683a      	ldr	r2, [r7, #0]
 8008c32:	18d3      	adds	r3, r2, r3
 8008c34:	0019      	movs	r1, r3
 8008c36:	f000 fbd3 	bl	80093e0 <uint8_to_ascii_buffer>
        index += 2;
 8008c3a:	197b      	adds	r3, r7, r5
 8008c3c:	197a      	adds	r2, r7, r5
 8008c3e:	8812      	ldrh	r2, [r2, #0]
 8008c40:	3202      	adds	r2, #2
 8008c42:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008c44:	193b      	adds	r3, r7, r4
 8008c46:	881a      	ldrh	r2, [r3, #0]
 8008c48:	193b      	adds	r3, r7, r4
 8008c4a:	3201      	adds	r2, #1
 8008c4c:	801a      	strh	r2, [r3, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	22c4      	movs	r2, #196	; 0xc4
 8008c52:	5a9b      	ldrh	r3, [r3, r2]
 8008c54:	220c      	movs	r2, #12
 8008c56:	18ba      	adds	r2, r7, r2
 8008c58:	8812      	ldrh	r2, [r2, #0]
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d3df      	bcc.n	8008c1e <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 8008c5e:	250a      	movs	r5, #10
 8008c60:	197b      	adds	r3, r7, r5
 8008c62:	881b      	ldrh	r3, [r3, #0]
 8008c64:	0a1b      	lsrs	r3, r3, #8
 8008c66:	b29b      	uxth	r3, r3
 8008c68:	b2d8      	uxtb	r0, r3
 8008c6a:	240e      	movs	r4, #14
 8008c6c:	193b      	adds	r3, r7, r4
 8008c6e:	881b      	ldrh	r3, [r3, #0]
 8008c70:	683a      	ldr	r2, [r7, #0]
 8008c72:	18d3      	adds	r3, r2, r3
 8008c74:	0019      	movs	r1, r3
 8008c76:	f000 fbb3 	bl	80093e0 <uint8_to_ascii_buffer>
    index += 2;
 8008c7a:	0021      	movs	r1, r4
 8008c7c:	187b      	adds	r3, r7, r1
 8008c7e:	187a      	adds	r2, r7, r1
 8008c80:	8812      	ldrh	r2, [r2, #0]
 8008c82:	3202      	adds	r2, #2
 8008c84:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 8008c86:	197b      	adds	r3, r7, r5
 8008c88:	881b      	ldrh	r3, [r3, #0]
 8008c8a:	b2d8      	uxtb	r0, r3
 8008c8c:	000c      	movs	r4, r1
 8008c8e:	187b      	adds	r3, r7, r1
 8008c90:	881b      	ldrh	r3, [r3, #0]
 8008c92:	683a      	ldr	r2, [r7, #0]
 8008c94:	18d3      	adds	r3, r2, r3
 8008c96:	0019      	movs	r1, r3
 8008c98:	f000 fba2 	bl	80093e0 <uint8_to_ascii_buffer>
    index += 2;
 8008c9c:	0020      	movs	r0, r4
 8008c9e:	183b      	adds	r3, r7, r0
 8008ca0:	183a      	adds	r2, r7, r0
 8008ca2:	8812      	ldrh	r2, [r2, #0]
 8008ca4:	3202      	adds	r2, #2
 8008ca6:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8008ca8:	183b      	adds	r3, r7, r0
 8008caa:	881b      	ldrh	r3, [r3, #0]
 8008cac:	183a      	adds	r2, r7, r0
 8008cae:	1c59      	adds	r1, r3, #1
 8008cb0:	8011      	strh	r1, [r2, #0]
 8008cb2:	001a      	movs	r2, r3
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	189b      	adds	r3, r3, r2
 8008cb8:	2203      	movs	r2, #3
 8008cba:	701a      	strb	r2, [r3, #0]

    return index;
 8008cbc:	183b      	adds	r3, r7, r0
 8008cbe:	881b      	ldrh	r3, [r3, #0]
}
 8008cc0:	0018      	movs	r0, r3
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	b005      	add	sp, #20
 8008cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cc8:	0000ffff 	.word	0x0000ffff

08008ccc <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8008ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008cce:	b089      	sub	sp, #36	; 0x24
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	607a      	str	r2, [r7, #4]
 8008cd6:	230a      	movs	r3, #10
 8008cd8:	18fb      	adds	r3, r7, r3
 8008cda:	1c0a      	adds	r2, r1, #0
 8008cdc:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	2b02      	cmp	r3, #2
 8008ce4:	d005      	beq.n	8008cf2 <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 8008ce6:	4bbd      	ldr	r3, [pc, #756]	; (8008fdc <astronode_decode_answer_transport+0x310>)
 8008ce8:	0018      	movs	r0, r3
 8008cea:	f7fa fa73 	bl	80031d4 <send_debug_logs>
        return RS_FAILURE;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	e170      	b.n	8008fd4 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 8008cf2:	210a      	movs	r1, #10
 8008cf4:	187b      	adds	r3, r7, r1
 8008cf6:	881b      	ldrh	r3, [r3, #0]
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	4013      	ands	r3, r2
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d103      	bne.n	8008d0a <astronode_decode_answer_transport+0x3e>
 8008d02:	187b      	adds	r3, r7, r1
 8008d04:	881b      	ldrh	r3, [r3, #0]
 8008d06:	2b07      	cmp	r3, #7
 8008d08:	d805      	bhi.n	8008d16 <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8008d0a:	4bb5      	ldr	r3, [pc, #724]	; (8008fe0 <astronode_decode_answer_transport+0x314>)
 8008d0c:	0018      	movs	r0, r3
 8008d0e:	f7fa fa61 	bl	80031d4 <send_debug_logs>
        return RS_FAILURE;
 8008d12:	2300      	movs	r3, #0
 8008d14:	e15e      	b.n	8008fd4 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 8008d16:	230a      	movs	r3, #10
 8008d18:	18fb      	adds	r3, r7, r3
 8008d1a:	881b      	ldrh	r3, [r3, #0]
 8008d1c:	3b08      	subs	r3, #8
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	da00      	bge.n	8008d24 <astronode_decode_answer_transport+0x58>
 8008d22:	3301      	adds	r3, #1
 8008d24:	105b      	asrs	r3, r3, #1
 8008d26:	b299      	uxth	r1, r3
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	22c4      	movs	r2, #196	; 0xc4
 8008d2c:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 8008d2e:	230a      	movs	r3, #10
 8008d30:	18fb      	adds	r3, r7, r3
 8008d32:	881b      	ldrh	r3, [r3, #0]
 8008d34:	3b01      	subs	r3, #1
 8008d36:	68fa      	ldr	r2, [r7, #12]
 8008d38:	18d3      	adds	r3, r2, r3
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	2b03      	cmp	r3, #3
 8008d3e:	d005      	beq.n	8008d4c <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 8008d40:	4ba8      	ldr	r3, [pc, #672]	; (8008fe4 <astronode_decode_answer_transport+0x318>)
 8008d42:	0018      	movs	r0, r3
 8008d44:	f7fa fa46 	bl	80031d4 <send_debug_logs>
        return RS_FAILURE;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	e143      	b.n	8008fd4 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 8008d4c:	2117      	movs	r1, #23
 8008d4e:	187b      	adds	r3, r7, r1
 8008d50:	2200      	movs	r2, #0
 8008d52:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 8008d54:	2416      	movs	r4, #22
 8008d56:	193b      	adds	r3, r7, r4
 8008d58:	2200      	movs	r2, #0
 8008d5a:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	3301      	adds	r3, #1
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	187a      	adds	r2, r7, r1
 8008d64:	0011      	movs	r1, r2
 8008d66:	0018      	movs	r0, r3
 8008d68:	f7ff fee2 	bl	8008b30 <ascii_to_value>
 8008d6c:	0003      	movs	r3, r0
 8008d6e:	001a      	movs	r2, r3
 8008d70:	2301      	movs	r3, #1
 8008d72:	4053      	eors	r3, r2
 8008d74:	b2db      	uxtb	r3, r3
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d10e      	bne.n	8008d98 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	3302      	adds	r3, #2
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	193a      	adds	r2, r7, r4
 8008d82:	0011      	movs	r1, r2
 8008d84:	0018      	movs	r0, r3
 8008d86:	f7ff fed3 	bl	8008b30 <ascii_to_value>
 8008d8a:	0003      	movs	r3, r0
 8008d8c:	001a      	movs	r2, r3
 8008d8e:	2301      	movs	r3, #1
 8008d90:	4053      	eors	r3, r2
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d005      	beq.n	8008da4 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008d98:	4b93      	ldr	r3, [pc, #588]	; (8008fe8 <astronode_decode_answer_transport+0x31c>)
 8008d9a:	0018      	movs	r0, r3
 8008d9c:	f7fa fa1a 	bl	80031d4 <send_debug_logs>
        return RS_FAILURE;
 8008da0:	2300      	movs	r3, #0
 8008da2:	e117      	b.n	8008fd4 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8008da4:	2317      	movs	r3, #23
 8008da6:	18fb      	adds	r3, r7, r3
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	011b      	lsls	r3, r3, #4
 8008dac:	b2da      	uxtb	r2, r3
 8008dae:	2316      	movs	r3, #22
 8008db0:	18fb      	adds	r3, r7, r3
 8008db2:	781b      	ldrb	r3, [r3, #0]
 8008db4:	18d3      	adds	r3, r2, r3
 8008db6:	b2da      	uxtb	r2, r3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008dbc:	231e      	movs	r3, #30
 8008dbe:	18fb      	adds	r3, r7, r3
 8008dc0:	2203      	movs	r2, #3
 8008dc2:	801a      	strh	r2, [r3, #0]
 8008dc4:	231c      	movs	r3, #28
 8008dc6:	18fb      	adds	r3, r7, r3
 8008dc8:	2200      	movs	r2, #0
 8008dca:	801a      	strh	r2, [r3, #0]
 8008dcc:	e045      	b.n	8008e5a <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 8008dce:	241e      	movs	r4, #30
 8008dd0:	193b      	adds	r3, r7, r4
 8008dd2:	881b      	ldrh	r3, [r3, #0]
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	18d3      	adds	r3, r2, r3
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	2217      	movs	r2, #23
 8008ddc:	18ba      	adds	r2, r7, r2
 8008dde:	0011      	movs	r1, r2
 8008de0:	0018      	movs	r0, r3
 8008de2:	f7ff fea5 	bl	8008b30 <ascii_to_value>
 8008de6:	0003      	movs	r3, r0
 8008de8:	001a      	movs	r2, r3
 8008dea:	2301      	movs	r3, #1
 8008dec:	4053      	eors	r3, r2
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d112      	bne.n	8008e1a <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 8008df4:	193b      	adds	r3, r7, r4
 8008df6:	881b      	ldrh	r3, [r3, #0]
 8008df8:	3301      	adds	r3, #1
 8008dfa:	68fa      	ldr	r2, [r7, #12]
 8008dfc:	18d3      	adds	r3, r2, r3
 8008dfe:	781b      	ldrb	r3, [r3, #0]
 8008e00:	2216      	movs	r2, #22
 8008e02:	18ba      	adds	r2, r7, r2
 8008e04:	0011      	movs	r1, r2
 8008e06:	0018      	movs	r0, r3
 8008e08:	f7ff fe92 	bl	8008b30 <ascii_to_value>
 8008e0c:	0003      	movs	r3, r0
 8008e0e:	001a      	movs	r2, r3
 8008e10:	2301      	movs	r3, #1
 8008e12:	4053      	eors	r3, r2
 8008e14:	b2db      	uxtb	r3, r3
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d005      	beq.n	8008e26 <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008e1a:	4b73      	ldr	r3, [pc, #460]	; (8008fe8 <astronode_decode_answer_transport+0x31c>)
 8008e1c:	0018      	movs	r0, r3
 8008e1e:	f7fa f9d9 	bl	80031d4 <send_debug_logs>
            return RS_FAILURE;
 8008e22:	2300      	movs	r3, #0
 8008e24:	e0d6      	b.n	8008fd4 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 8008e26:	2317      	movs	r3, #23
 8008e28:	18fb      	adds	r3, r7, r3
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	011b      	lsls	r3, r3, #4
 8008e2e:	b2d9      	uxtb	r1, r3
 8008e30:	2316      	movs	r3, #22
 8008e32:	18fb      	adds	r3, r7, r3
 8008e34:	781a      	ldrb	r2, [r3, #0]
 8008e36:	201c      	movs	r0, #28
 8008e38:	183b      	adds	r3, r7, r0
 8008e3a:	881b      	ldrh	r3, [r3, #0]
 8008e3c:	1838      	adds	r0, r7, r0
 8008e3e:	1c5c      	adds	r4, r3, #1
 8008e40:	8004      	strh	r4, [r0, #0]
 8008e42:	0018      	movs	r0, r3
 8008e44:	188b      	adds	r3, r1, r2
 8008e46:	b2da      	uxtb	r2, r3
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	181b      	adds	r3, r3, r0
 8008e4c:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008e4e:	221e      	movs	r2, #30
 8008e50:	18bb      	adds	r3, r7, r2
 8008e52:	18ba      	adds	r2, r7, r2
 8008e54:	8812      	ldrh	r2, [r2, #0]
 8008e56:	3202      	adds	r2, #2
 8008e58:	801a      	strh	r2, [r3, #0]
 8008e5a:	231e      	movs	r3, #30
 8008e5c:	18fb      	adds	r3, r7, r3
 8008e5e:	881a      	ldrh	r2, [r3, #0]
 8008e60:	260a      	movs	r6, #10
 8008e62:	19bb      	adds	r3, r7, r6
 8008e64:	881b      	ldrh	r3, [r3, #0]
 8008e66:	3b05      	subs	r3, #5
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	dbb0      	blt.n	8008dce <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	251a      	movs	r5, #26
 8008e70:	197c      	adds	r4, r7, r5
 8008e72:	4a5e      	ldr	r2, [pc, #376]	; (8008fec <astronode_decode_answer_transport+0x320>)
 8008e74:	2101      	movs	r1, #1
 8008e76:	0018      	movs	r0, r3
 8008e78:	f000 f91e 	bl	80090b8 <calculate_crc>
 8008e7c:	0003      	movs	r3, r0
 8008e7e:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	1c58      	adds	r0, r3, #1
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	22c4      	movs	r2, #196	; 0xc4
 8008e88:	5a99      	ldrh	r1, [r3, r2]
 8008e8a:	197c      	adds	r4, r7, r5
 8008e8c:	197b      	adds	r3, r7, r5
 8008e8e:	881b      	ldrh	r3, [r3, #0]
 8008e90:	001a      	movs	r2, r3
 8008e92:	f000 f911 	bl	80090b8 <calculate_crc>
 8008e96:	0003      	movs	r3, r0
 8008e98:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8008e9a:	197b      	adds	r3, r7, r5
 8008e9c:	881b      	ldrh	r3, [r3, #0]
 8008e9e:	021b      	lsls	r3, r3, #8
 8008ea0:	b21a      	sxth	r2, r3
 8008ea2:	0029      	movs	r1, r5
 8008ea4:	197b      	adds	r3, r7, r5
 8008ea6:	881b      	ldrh	r3, [r3, #0]
 8008ea8:	0a1b      	lsrs	r3, r3, #8
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	b21b      	sxth	r3, r3
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	b21a      	sxth	r2, r3
 8008eb2:	187b      	adds	r3, r7, r1
 8008eb4:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 8008eb6:	19bb      	adds	r3, r7, r6
 8008eb8:	881b      	ldrh	r3, [r3, #0]
 8008eba:	3b05      	subs	r3, #5
 8008ebc:	68fa      	ldr	r2, [r7, #12]
 8008ebe:	18d3      	adds	r3, r2, r3
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	2217      	movs	r2, #23
 8008ec4:	18ba      	adds	r2, r7, r2
 8008ec6:	0011      	movs	r1, r2
 8008ec8:	0018      	movs	r0, r3
 8008eca:	f7ff fe31 	bl	8008b30 <ascii_to_value>
 8008ece:	0003      	movs	r3, r0
 8008ed0:	001a      	movs	r2, r3
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	4053      	eors	r3, r2
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d112      	bne.n	8008f02 <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8008edc:	19bb      	adds	r3, r7, r6
 8008ede:	881b      	ldrh	r3, [r3, #0]
 8008ee0:	3b04      	subs	r3, #4
 8008ee2:	68fa      	ldr	r2, [r7, #12]
 8008ee4:	18d3      	adds	r3, r2, r3
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	2216      	movs	r2, #22
 8008eea:	18ba      	adds	r2, r7, r2
 8008eec:	0011      	movs	r1, r2
 8008eee:	0018      	movs	r0, r3
 8008ef0:	f7ff fe1e 	bl	8008b30 <ascii_to_value>
 8008ef4:	0003      	movs	r3, r0
 8008ef6:	001a      	movs	r2, r3
 8008ef8:	2301      	movs	r3, #1
 8008efa:	4053      	eors	r3, r2
 8008efc:	b2db      	uxtb	r3, r3
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d005      	beq.n	8008f0e <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008f02:	4b39      	ldr	r3, [pc, #228]	; (8008fe8 <astronode_decode_answer_transport+0x31c>)
 8008f04:	0018      	movs	r0, r3
 8008f06:	f7fa f965 	bl	80031d4 <send_debug_logs>
        return RS_FAILURE;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	e062      	b.n	8008fd4 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 8008f0e:	2017      	movs	r0, #23
 8008f10:	183b      	adds	r3, r7, r0
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	b29b      	uxth	r3, r3
 8008f16:	031b      	lsls	r3, r3, #12
 8008f18:	b299      	uxth	r1, r3
 8008f1a:	2416      	movs	r4, #22
 8008f1c:	193b      	adds	r3, r7, r4
 8008f1e:	781b      	ldrb	r3, [r3, #0]
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	021b      	lsls	r3, r3, #8
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	2318      	movs	r3, #24
 8008f28:	18fb      	adds	r3, r7, r3
 8008f2a:	188a      	adds	r2, r1, r2
 8008f2c:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 8008f2e:	250a      	movs	r5, #10
 8008f30:	197b      	adds	r3, r7, r5
 8008f32:	881b      	ldrh	r3, [r3, #0]
 8008f34:	3b03      	subs	r3, #3
 8008f36:	68fa      	ldr	r2, [r7, #12]
 8008f38:	18d3      	adds	r3, r2, r3
 8008f3a:	781b      	ldrb	r3, [r3, #0]
 8008f3c:	183a      	adds	r2, r7, r0
 8008f3e:	0011      	movs	r1, r2
 8008f40:	0018      	movs	r0, r3
 8008f42:	f7ff fdf5 	bl	8008b30 <ascii_to_value>
 8008f46:	0003      	movs	r3, r0
 8008f48:	001a      	movs	r2, r3
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	4053      	eors	r3, r2
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d111      	bne.n	8008f78 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 8008f54:	197b      	adds	r3, r7, r5
 8008f56:	881b      	ldrh	r3, [r3, #0]
 8008f58:	3b02      	subs	r3, #2
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	18d3      	adds	r3, r2, r3
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	193a      	adds	r2, r7, r4
 8008f62:	0011      	movs	r1, r2
 8008f64:	0018      	movs	r0, r3
 8008f66:	f7ff fde3 	bl	8008b30 <ascii_to_value>
 8008f6a:	0003      	movs	r3, r0
 8008f6c:	001a      	movs	r2, r3
 8008f6e:	2301      	movs	r3, #1
 8008f70:	4053      	eors	r3, r2
 8008f72:	b2db      	uxtb	r3, r3
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d005      	beq.n	8008f84 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008f78:	4b1b      	ldr	r3, [pc, #108]	; (8008fe8 <astronode_decode_answer_transport+0x31c>)
 8008f7a:	0018      	movs	r0, r3
 8008f7c:	f7fa f92a 	bl	80031d4 <send_debug_logs>
        return RS_FAILURE;
 8008f80:	2300      	movs	r3, #0
 8008f82:	e027      	b.n	8008fd4 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 8008f84:	2317      	movs	r3, #23
 8008f86:	18fb      	adds	r3, r7, r3
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	011b      	lsls	r3, r3, #4
 8008f8e:	b29a      	uxth	r2, r3
 8008f90:	2316      	movs	r3, #22
 8008f92:	18fb      	adds	r3, r7, r3
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	b29b      	uxth	r3, r3
 8008f98:	18d3      	adds	r3, r2, r3
 8008f9a:	b299      	uxth	r1, r3
 8008f9c:	2018      	movs	r0, #24
 8008f9e:	183b      	adds	r3, r7, r0
 8008fa0:	183a      	adds	r2, r7, r0
 8008fa2:	8812      	ldrh	r2, [r2, #0]
 8008fa4:	188a      	adds	r2, r1, r2
 8008fa6:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8008fa8:	183a      	adds	r2, r7, r0
 8008faa:	231a      	movs	r3, #26
 8008fac:	18fb      	adds	r3, r7, r3
 8008fae:	8812      	ldrh	r2, [r2, #0]
 8008fb0:	881b      	ldrh	r3, [r3, #0]
 8008fb2:	429a      	cmp	r2, r3
 8008fb4:	d005      	beq.n	8008fc2 <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 8008fb6:	4b0e      	ldr	r3, [pc, #56]	; (8008ff0 <astronode_decode_answer_transport+0x324>)
 8008fb8:	0018      	movs	r0, r3
 8008fba:	f7fa f90b 	bl	80031d4 <send_debug_logs>
        return RS_FAILURE;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	e008      	b.n	8008fd4 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	781b      	ldrb	r3, [r3, #0]
 8008fc6:	2bff      	cmp	r3, #255	; 0xff
 8008fc8:	d103      	bne.n	8008fd2 <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	0018      	movs	r0, r3
 8008fce:	f000 f8c3 	bl	8009158 <check_for_error>
    }

    return RS_SUCCESS;
 8008fd2:	2301      	movs	r3, #1
}
 8008fd4:	0018      	movs	r0, r3
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	b009      	add	sp, #36	; 0x24
 8008fda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fdc:	08013924 	.word	0x08013924
 8008fe0:	08013974 	.word	0x08013974
 8008fe4:	080139c4 	.word	0x080139c4
 8008fe8:	08013a14 	.word	0x08013a14
 8008fec:	0000ffff 	.word	0x0000ffff
 8008ff0:	08013a60 	.word	0x08013a60

08008ff4 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 8008ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ff6:	4c2b      	ldr	r4, [pc, #172]	; (80090a4 <astronode_transport_send_receive+0xb0>)
 8008ff8:	44a5      	add	sp, r4
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
 8008ffe:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8009000:	4b29      	ldr	r3, [pc, #164]	; (80090a8 <astronode_transport_send_receive+0xb4>)
 8009002:	25ca      	movs	r5, #202	; 0xca
 8009004:	00ad      	lsls	r5, r5, #2
 8009006:	195b      	adds	r3, r3, r5
 8009008:	19db      	adds	r3, r3, r7
 800900a:	2200      	movs	r2, #0
 800900c:	601a      	str	r2, [r3, #0]
 800900e:	3304      	adds	r3, #4
 8009010:	22c4      	movs	r2, #196	; 0xc4
 8009012:	0052      	lsls	r2, r2, #1
 8009014:	2100      	movs	r1, #0
 8009016:	0018      	movs	r0, r3
 8009018:	f002 fdce 	bl	800bbb8 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 800901c:	4b23      	ldr	r3, [pc, #140]	; (80090ac <astronode_transport_send_receive+0xb8>)
 800901e:	195b      	adds	r3, r3, r5
 8009020:	19db      	adds	r3, r3, r7
 8009022:	2200      	movs	r2, #0
 8009024:	601a      	str	r2, [r3, #0]
 8009026:	3304      	adds	r3, #4
 8009028:	22c4      	movs	r2, #196	; 0xc4
 800902a:	0052      	lsls	r2, r2, #1
 800902c:	2100      	movs	r1, #0
 800902e:	0018      	movs	r0, r3
 8009030:	f002 fdc2 	bl	800bbb8 <memset>
    uint16_t answer_length =  0;
 8009034:	4b1e      	ldr	r3, [pc, #120]	; (80090b0 <astronode_transport_send_receive+0xbc>)
 8009036:	195b      	adds	r3, r3, r5
 8009038:	19db      	adds	r3, r3, r7
 800903a:	2200      	movs	r2, #0
 800903c:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 800903e:	4e1d      	ldr	r6, [pc, #116]	; (80090b4 <astronode_transport_send_receive+0xc0>)
 8009040:	19bc      	adds	r4, r7, r6
 8009042:	23cc      	movs	r3, #204	; 0xcc
 8009044:	005b      	lsls	r3, r3, #1
 8009046:	18fa      	adds	r2, r7, r3
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	0011      	movs	r1, r2
 800904c:	0018      	movs	r0, r3
 800904e:	f7ff fd9b 	bl	8008b88 <astronode_create_request_transport>
 8009052:	0003      	movs	r3, r0
 8009054:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 8009056:	19bb      	adds	r3, r7, r6
 8009058:	881a      	ldrh	r2, [r3, #0]
 800905a:	23cc      	movs	r3, #204	; 0xcc
 800905c:	005b      	lsls	r3, r3, #1
 800905e:	18fb      	adds	r3, r7, r3
 8009060:	0011      	movs	r1, r2
 8009062:	0018      	movs	r0, r3
 8009064:	f7fa fa1c 	bl	80034a0 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 8009068:	230a      	movs	r3, #10
 800906a:	18fa      	adds	r2, r7, r3
 800906c:	240c      	movs	r4, #12
 800906e:	193b      	adds	r3, r7, r4
 8009070:	0011      	movs	r1, r2
 8009072:	0018      	movs	r0, r3
 8009074:	f000 f92c 	bl	80092d0 <receive_astronode_answer>
 8009078:	0003      	movs	r3, r0
 800907a:	2b01      	cmp	r3, #1
 800907c:	d10a      	bne.n	8009094 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 800907e:	4b0c      	ldr	r3, [pc, #48]	; (80090b0 <astronode_transport_send_receive+0xbc>)
 8009080:	195b      	adds	r3, r3, r5
 8009082:	19db      	adds	r3, r3, r7
 8009084:	8819      	ldrh	r1, [r3, #0]
 8009086:	683a      	ldr	r2, [r7, #0]
 8009088:	193b      	adds	r3, r7, r4
 800908a:	0018      	movs	r0, r3
 800908c:	f7ff fe1e 	bl	8008ccc <astronode_decode_answer_transport>
 8009090:	0003      	movs	r3, r0
 8009092:	e000      	b.n	8009096 <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8009094:	2300      	movs	r3, #0
    }
}
 8009096:	0018      	movs	r0, r3
 8009098:	46bd      	mov	sp, r7
 800909a:	23cb      	movs	r3, #203	; 0xcb
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	449d      	add	sp, r3
 80090a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090a2:	46c0      	nop			; (mov r8, r8)
 80090a4:	fffffcd4 	.word	0xfffffcd4
 80090a8:	fffffe70 	.word	0xfffffe70
 80090ac:	fffffce4 	.word	0xfffffce4
 80090b0:	fffffce2 	.word	0xfffffce2
 80090b4:	00000326 	.word	0x00000326

080090b8 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 80090b8:	b590      	push	{r4, r7, lr}
 80090ba:	b085      	sub	sp, #20
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	0008      	movs	r0, r1
 80090c2:	0011      	movs	r1, r2
 80090c4:	1cbb      	adds	r3, r7, #2
 80090c6:	1c02      	adds	r2, r0, #0
 80090c8:	801a      	strh	r2, [r3, #0]
 80090ca:	003b      	movs	r3, r7
 80090cc:	1c0a      	adds	r2, r1, #0
 80090ce:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 80090d0:	230e      	movs	r3, #14
 80090d2:	18fb      	adds	r3, r7, r3
 80090d4:	003a      	movs	r2, r7
 80090d6:	8812      	ldrh	r2, [r2, #0]
 80090d8:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 80090da:	e02e      	b.n	800913a <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 80090dc:	240e      	movs	r4, #14
 80090de:	193b      	adds	r3, r7, r4
 80090e0:	881b      	ldrh	r3, [r3, #0]
 80090e2:	0a1b      	lsrs	r3, r3, #8
 80090e4:	b299      	uxth	r1, r3
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	1c5a      	adds	r2, r3, #1
 80090ea:	607a      	str	r2, [r7, #4]
 80090ec:	781b      	ldrb	r3, [r3, #0]
 80090ee:	b29a      	uxth	r2, r3
 80090f0:	200c      	movs	r0, #12
 80090f2:	183b      	adds	r3, r7, r0
 80090f4:	404a      	eors	r2, r1
 80090f6:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 80090f8:	183b      	adds	r3, r7, r0
 80090fa:	881b      	ldrh	r3, [r3, #0]
 80090fc:	091b      	lsrs	r3, r3, #4
 80090fe:	b299      	uxth	r1, r3
 8009100:	183b      	adds	r3, r7, r0
 8009102:	183a      	adds	r2, r7, r0
 8009104:	8812      	ldrh	r2, [r2, #0]
 8009106:	404a      	eors	r2, r1
 8009108:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 800910a:	0021      	movs	r1, r4
 800910c:	187b      	adds	r3, r7, r1
 800910e:	881b      	ldrh	r3, [r3, #0]
 8009110:	021b      	lsls	r3, r3, #8
 8009112:	b21a      	sxth	r2, r3
 8009114:	183b      	adds	r3, r7, r0
 8009116:	881b      	ldrh	r3, [r3, #0]
 8009118:	031b      	lsls	r3, r3, #12
 800911a:	b21b      	sxth	r3, r3
 800911c:	4053      	eors	r3, r2
 800911e:	b21a      	sxth	r2, r3
 8009120:	183b      	adds	r3, r7, r0
 8009122:	881b      	ldrh	r3, [r3, #0]
 8009124:	015b      	lsls	r3, r3, #5
 8009126:	b21b      	sxth	r3, r3
 8009128:	4053      	eors	r3, r2
 800912a:	b21a      	sxth	r2, r3
 800912c:	183b      	adds	r3, r7, r0
 800912e:	2000      	movs	r0, #0
 8009130:	5e1b      	ldrsh	r3, [r3, r0]
 8009132:	4053      	eors	r3, r2
 8009134:	b21a      	sxth	r2, r3
 8009136:	187b      	adds	r3, r7, r1
 8009138:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 800913a:	1cbb      	adds	r3, r7, #2
 800913c:	881b      	ldrh	r3, [r3, #0]
 800913e:	1cba      	adds	r2, r7, #2
 8009140:	1e59      	subs	r1, r3, #1
 8009142:	8011      	strh	r1, [r2, #0]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d1c9      	bne.n	80090dc <calculate_crc+0x24>
    }
    return crc;
 8009148:	230e      	movs	r3, #14
 800914a:	18fb      	adds	r3, r7, r3
 800914c:	881b      	ldrh	r3, [r3, #0]
}
 800914e:	0018      	movs	r0, r3
 8009150:	46bd      	mov	sp, r7
 8009152:	b005      	add	sp, #20
 8009154:	bd90      	pop	{r4, r7, pc}
	...

08009158 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	785b      	ldrb	r3, [r3, #1]
 8009164:	b299      	uxth	r1, r3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	789b      	ldrb	r3, [r3, #2]
 800916a:	b29b      	uxth	r3, r3
 800916c:	021b      	lsls	r3, r3, #8
 800916e:	b29a      	uxth	r2, r3
 8009170:	200e      	movs	r0, #14
 8009172:	183b      	adds	r3, r7, r0
 8009174:	188a      	adds	r2, r1, r2
 8009176:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 8009178:	183b      	adds	r3, r7, r0
 800917a:	881b      	ldrh	r3, [r3, #0]
 800917c:	4a40      	ldr	r2, [pc, #256]	; (8009280 <check_for_error+0x128>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d100      	bne.n	8009184 <check_for_error+0x2c>
 8009182:	e06f      	b.n	8009264 <check_for_error+0x10c>
 8009184:	4a3e      	ldr	r2, [pc, #248]	; (8009280 <check_for_error+0x128>)
 8009186:	4293      	cmp	r3, r2
 8009188:	dd00      	ble.n	800918c <check_for_error+0x34>
 800918a:	e070      	b.n	800926e <check_for_error+0x116>
 800918c:	4a3d      	ldr	r2, [pc, #244]	; (8009284 <check_for_error+0x12c>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d100      	bne.n	8009194 <check_for_error+0x3c>
 8009192:	e062      	b.n	800925a <check_for_error+0x102>
 8009194:	4a3b      	ldr	r2, [pc, #236]	; (8009284 <check_for_error+0x12c>)
 8009196:	4293      	cmp	r3, r2
 8009198:	dd00      	ble.n	800919c <check_for_error+0x44>
 800919a:	e068      	b.n	800926e <check_for_error+0x116>
 800919c:	4a3a      	ldr	r2, [pc, #232]	; (8009288 <check_for_error+0x130>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d056      	beq.n	8009250 <check_for_error+0xf8>
 80091a2:	4a39      	ldr	r2, [pc, #228]	; (8009288 <check_for_error+0x130>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	dd00      	ble.n	80091aa <check_for_error+0x52>
 80091a8:	e061      	b.n	800926e <check_for_error+0x116>
 80091aa:	4a38      	ldr	r2, [pc, #224]	; (800928c <check_for_error+0x134>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d04a      	beq.n	8009246 <check_for_error+0xee>
 80091b0:	4a36      	ldr	r2, [pc, #216]	; (800928c <check_for_error+0x134>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	dc5b      	bgt.n	800926e <check_for_error+0x116>
 80091b6:	4a36      	ldr	r2, [pc, #216]	; (8009290 <check_for_error+0x138>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d03f      	beq.n	800923c <check_for_error+0xe4>
 80091bc:	4a34      	ldr	r2, [pc, #208]	; (8009290 <check_for_error+0x138>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	dc55      	bgt.n	800926e <check_for_error+0x116>
 80091c2:	4a34      	ldr	r2, [pc, #208]	; (8009294 <check_for_error+0x13c>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d034      	beq.n	8009232 <check_for_error+0xda>
 80091c8:	4a32      	ldr	r2, [pc, #200]	; (8009294 <check_for_error+0x13c>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	dc4f      	bgt.n	800926e <check_for_error+0x116>
 80091ce:	4a32      	ldr	r2, [pc, #200]	; (8009298 <check_for_error+0x140>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d029      	beq.n	8009228 <check_for_error+0xd0>
 80091d4:	4a30      	ldr	r2, [pc, #192]	; (8009298 <check_for_error+0x140>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	dc49      	bgt.n	800926e <check_for_error+0x116>
 80091da:	4a30      	ldr	r2, [pc, #192]	; (800929c <check_for_error+0x144>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d01e      	beq.n	800921e <check_for_error+0xc6>
 80091e0:	4a2e      	ldr	r2, [pc, #184]	; (800929c <check_for_error+0x144>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	dc43      	bgt.n	800926e <check_for_error+0x116>
 80091e6:	2222      	movs	r2, #34	; 0x22
 80091e8:	32ff      	adds	r2, #255	; 0xff
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d012      	beq.n	8009214 <check_for_error+0xbc>
 80091ee:	2291      	movs	r2, #145	; 0x91
 80091f0:	0052      	lsls	r2, r2, #1
 80091f2:	4293      	cmp	r3, r2
 80091f4:	da3b      	bge.n	800926e <check_for_error+0x116>
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d002      	beq.n	8009200 <check_for_error+0xa8>
 80091fa:	2b11      	cmp	r3, #17
 80091fc:	d005      	beq.n	800920a <check_for_error+0xb2>
 80091fe:	e036      	b.n	800926e <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 8009200:	4b27      	ldr	r3, [pc, #156]	; (80092a0 <check_for_error+0x148>)
 8009202:	0018      	movs	r0, r3
 8009204:	f7f9 ffe6 	bl	80031d4 <send_debug_logs>
            break;
 8009208:	e036      	b.n	8009278 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 800920a:	4b26      	ldr	r3, [pc, #152]	; (80092a4 <check_for_error+0x14c>)
 800920c:	0018      	movs	r0, r3
 800920e:	f7f9 ffe1 	bl	80031d4 <send_debug_logs>
            break;
 8009212:	e031      	b.n	8009278 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 8009214:	4b24      	ldr	r3, [pc, #144]	; (80092a8 <check_for_error+0x150>)
 8009216:	0018      	movs	r0, r3
 8009218:	f7f9 ffdc 	bl	80031d4 <send_debug_logs>
            break;
 800921c:	e02c      	b.n	8009278 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 800921e:	4b23      	ldr	r3, [pc, #140]	; (80092ac <check_for_error+0x154>)
 8009220:	0018      	movs	r0, r3
 8009222:	f7f9 ffd7 	bl	80031d4 <send_debug_logs>
            break;
 8009226:	e027      	b.n	8009278 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 8009228:	4b21      	ldr	r3, [pc, #132]	; (80092b0 <check_for_error+0x158>)
 800922a:	0018      	movs	r0, r3
 800922c:	f7f9 ffd2 	bl	80031d4 <send_debug_logs>
            break;
 8009230:	e022      	b.n	8009278 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 8009232:	4b20      	ldr	r3, [pc, #128]	; (80092b4 <check_for_error+0x15c>)
 8009234:	0018      	movs	r0, r3
 8009236:	f7f9 ffcd 	bl	80031d4 <send_debug_logs>
            break;
 800923a:	e01d      	b.n	8009278 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 800923c:	4b1e      	ldr	r3, [pc, #120]	; (80092b8 <check_for_error+0x160>)
 800923e:	0018      	movs	r0, r3
 8009240:	f7f9 ffc8 	bl	80031d4 <send_debug_logs>
            break;
 8009244:	e018      	b.n	8009278 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 8009246:	4b1d      	ldr	r3, [pc, #116]	; (80092bc <check_for_error+0x164>)
 8009248:	0018      	movs	r0, r3
 800924a:	f7f9 ffc3 	bl	80031d4 <send_debug_logs>
            break;
 800924e:	e013      	b.n	8009278 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 8009250:	4b1b      	ldr	r3, [pc, #108]	; (80092c0 <check_for_error+0x168>)
 8009252:	0018      	movs	r0, r3
 8009254:	f7f9 ffbe 	bl	80031d4 <send_debug_logs>
            break;
 8009258:	e00e      	b.n	8009278 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 800925a:	4b1a      	ldr	r3, [pc, #104]	; (80092c4 <check_for_error+0x16c>)
 800925c:	0018      	movs	r0, r3
 800925e:	f7f9 ffb9 	bl	80031d4 <send_debug_logs>
            break;
 8009262:	e009      	b.n	8009278 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 8009264:	4b18      	ldr	r3, [pc, #96]	; (80092c8 <check_for_error+0x170>)
 8009266:	0018      	movs	r0, r3
 8009268:	f7f9 ffb4 	bl	80031d4 <send_debug_logs>
            break;
 800926c:	e004      	b.n	8009278 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 800926e:	4b17      	ldr	r3, [pc, #92]	; (80092cc <check_for_error+0x174>)
 8009270:	0018      	movs	r0, r3
 8009272:	f7f9 ffaf 	bl	80031d4 <send_debug_logs>
            break;
 8009276:	46c0      	nop			; (mov r8, r8)
    }
}
 8009278:	46c0      	nop			; (mov r8, r8)
 800927a:	46bd      	mov	sp, r7
 800927c:	b004      	add	sp, #16
 800927e:	bd80      	pop	{r7, pc}
 8009280:	00004601 	.word	0x00004601
 8009284:	00004501 	.word	0x00004501
 8009288:	00003501 	.word	0x00003501
 800928c:	00002601 	.word	0x00002601
 8009290:	00002511 	.word	0x00002511
 8009294:	00002501 	.word	0x00002501
 8009298:	00000611 	.word	0x00000611
 800929c:	00000601 	.word	0x00000601
 80092a0:	08013aa4 	.word	0x08013aa4
 80092a4:	08013af0 	.word	0x08013af0
 80092a8:	08013b54 	.word	0x08013b54
 80092ac:	08013b8c 	.word	0x08013b8c
 80092b0:	08013c30 	.word	0x08013c30
 80092b4:	08013c98 	.word	0x08013c98
 80092b8:	08013cf8 	.word	0x08013cf8
 80092bc:	08013d84 	.word	0x08013d84
 80092c0:	08013de4 	.word	0x08013de4
 80092c4:	08013e90 	.word	0x08013e90
 80092c8:	08013edc 	.word	0x08013edc
 80092cc:	08013f24 	.word	0x08013f24

080092d0 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 80092d0:	b5b0      	push	{r4, r5, r7, lr}
 80092d2:	b086      	sub	sp, #24
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 80092da:	230f      	movs	r3, #15
 80092dc:	18fb      	adds	r3, r7, r3
 80092de:	2200      	movs	r2, #0
 80092e0:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 80092e2:	2316      	movs	r3, #22
 80092e4:	18fb      	adds	r3, r7, r3
 80092e6:	2200      	movs	r2, #0
 80092e8:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 80092ea:	f7fa f8f7 	bl	80034dc <get_systick>
 80092ee:	0003      	movs	r3, r0
 80092f0:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 80092f2:	2315      	movs	r3, #21
 80092f4:	18fb      	adds	r3, r7, r3
 80092f6:	2200      	movs	r2, #0
 80092f8:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 80092fa:	e054      	b.n	80093a6 <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 80092fc:	4a34      	ldr	r2, [pc, #208]	; (80093d0 <receive_astronode_answer+0x100>)
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	0011      	movs	r1, r2
 8009302:	0018      	movs	r0, r3
 8009304:	f7fa f8f2 	bl	80034ec <is_systick_timeout_over>
 8009308:	1e03      	subs	r3, r0, #0
 800930a:	d005      	beq.n	8009318 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 800930c:	4b31      	ldr	r3, [pc, #196]	; (80093d4 <receive_astronode_answer+0x104>)
 800930e:	0018      	movs	r0, r3
 8009310:	f7f9 ff60 	bl	80031d4 <send_debug_logs>
            return RS_FAILURE;
 8009314:	2300      	movs	r3, #0
 8009316:	e057      	b.n	80093c8 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 8009318:	250f      	movs	r5, #15
 800931a:	197b      	adds	r3, r7, r5
 800931c:	0018      	movs	r0, r3
 800931e:	f7fa f8fb 	bl	8003518 <is_astronode_character_received>
 8009322:	0003      	movs	r3, r0
 8009324:	0019      	movs	r1, r3
 8009326:	2016      	movs	r0, #22
 8009328:	183b      	adds	r3, r7, r0
 800932a:	183a      	adds	r2, r7, r0
 800932c:	8812      	ldrh	r2, [r2, #0]
 800932e:	801a      	strh	r2, [r3, #0]
 8009330:	2415      	movs	r4, #21
 8009332:	193b      	adds	r3, r7, r4
 8009334:	193a      	adds	r2, r7, r4
 8009336:	7812      	ldrb	r2, [r2, #0]
 8009338:	701a      	strb	r2, [r3, #0]
 800933a:	2900      	cmp	r1, #0
 800933c:	d033      	beq.n	80093a6 <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 800933e:	197b      	adds	r3, r7, r5
 8009340:	781b      	ldrb	r3, [r3, #0]
 8009342:	2b02      	cmp	r3, #2
 8009344:	d105      	bne.n	8009352 <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 8009346:	193b      	adds	r3, r7, r4
 8009348:	2200      	movs	r2, #0
 800934a:	701a      	strb	r2, [r3, #0]
                length = 0;
 800934c:	183b      	adds	r3, r7, r0
 800934e:	2200      	movs	r2, #0
 8009350:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 8009352:	2116      	movs	r1, #22
 8009354:	187b      	adds	r3, r7, r1
 8009356:	881b      	ldrh	r3, [r3, #0]
 8009358:	687a      	ldr	r2, [r7, #4]
 800935a:	18d3      	adds	r3, r2, r3
 800935c:	220f      	movs	r2, #15
 800935e:	18ba      	adds	r2, r7, r2
 8009360:	7812      	ldrb	r2, [r2, #0]
 8009362:	701a      	strb	r2, [r3, #0]
            length++;
 8009364:	187b      	adds	r3, r7, r1
 8009366:	881a      	ldrh	r2, [r3, #0]
 8009368:	187b      	adds	r3, r7, r1
 800936a:	3201      	adds	r2, #1
 800936c:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 800936e:	187b      	adds	r3, r7, r1
 8009370:	881b      	ldrh	r3, [r3, #0]
 8009372:	2bb2      	cmp	r3, #178	; 0xb2
 8009374:	d905      	bls.n	8009382 <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 8009376:	4b18      	ldr	r3, [pc, #96]	; (80093d8 <receive_astronode_answer+0x108>)
 8009378:	0018      	movs	r0, r3
 800937a:	f7f9 ff2b 	bl	80031d4 <send_debug_logs>
                return RS_FAILURE;
 800937e:	2300      	movs	r3, #0
 8009380:	e022      	b.n	80093c8 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 8009382:	230f      	movs	r3, #15
 8009384:	18fb      	adds	r3, r7, r3
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	2b03      	cmp	r3, #3
 800938a:	d10c      	bne.n	80093a6 <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 800938c:	2216      	movs	r2, #22
 800938e:	18bb      	adds	r3, r7, r2
 8009390:	881b      	ldrh	r3, [r3, #0]
 8009392:	2b01      	cmp	r3, #1
 8009394:	d907      	bls.n	80093a6 <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	18ba      	adds	r2, r7, r2
 800939a:	8812      	ldrh	r2, [r2, #0]
 800939c:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 800939e:	2315      	movs	r3, #21
 80093a0:	18fb      	adds	r3, r7, r3
 80093a2:	2201      	movs	r2, #1
 80093a4:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 80093a6:	2315      	movs	r3, #21
 80093a8:	18fb      	adds	r3, r7, r3
 80093aa:	781b      	ldrb	r3, [r3, #0]
 80093ac:	2201      	movs	r2, #1
 80093ae:	4053      	eors	r3, r2
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d1a2      	bne.n	80092fc <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 80093b6:	4b09      	ldr	r3, [pc, #36]	; (80093dc <receive_astronode_answer+0x10c>)
 80093b8:	0018      	movs	r0, r3
 80093ba:	f7f9 ff0b 	bl	80031d4 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	0018      	movs	r0, r3
 80093c2:	f7f9 ff07 	bl	80031d4 <send_debug_logs>

    return RS_SUCCESS;
 80093c6:	2301      	movs	r3, #1
}
 80093c8:	0018      	movs	r0, r3
 80093ca:	46bd      	mov	sp, r7
 80093cc:	b006      	add	sp, #24
 80093ce:	bdb0      	pop	{r4, r5, r7, pc}
 80093d0:	000005dc 	.word	0x000005dc
 80093d4:	08013f48 	.word	0x08013f48
 80093d8:	08013f6c 	.word	0x08013f6c
 80093dc:	08013fb8 	.word	0x08013fb8

080093e0 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	0002      	movs	r2, r0
 80093e8:	6039      	str	r1, [r7, #0]
 80093ea:	1dfb      	adds	r3, r7, #7
 80093ec:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 80093ee:	1dfb      	adds	r3, r7, #7
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	091b      	lsrs	r3, r3, #4
 80093f4:	b2db      	uxtb	r3, r3
 80093f6:	001a      	movs	r2, r3
 80093f8:	4b08      	ldr	r3, [pc, #32]	; (800941c <uint8_to_ascii_buffer+0x3c>)
 80093fa:	5c9a      	ldrb	r2, [r3, r2]
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 8009400:	1dfb      	adds	r3, r7, #7
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	220f      	movs	r2, #15
 8009406:	401a      	ands	r2, r3
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	3301      	adds	r3, #1
 800940c:	4903      	ldr	r1, [pc, #12]	; (800941c <uint8_to_ascii_buffer+0x3c>)
 800940e:	5c8a      	ldrb	r2, [r1, r2]
 8009410:	701a      	strb	r2, [r3, #0]
}
 8009412:	46c0      	nop			; (mov r8, r8)
 8009414:	46bd      	mov	sp, r7
 8009416:	b002      	add	sp, #8
 8009418:	bd80      	pop	{r7, pc}
 800941a:	46c0      	nop			; (mov r8, r8)
 800941c:	080142ec 	.word	0x080142ec

08009420 <my_astro_init>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_init ()
{
 8009420:	b590      	push	{r4, r7, lr}
 8009422:	b087      	sub	sp, #28
 8009424:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 8009426:	1dfb      	adds	r3, r7, #7
 8009428:	2200      	movs	r2, #0
 800942a:	701a      	strb	r2, [r3, #0]

	while ( !cfg_wr )
 800942c:	e012      	b.n	8009454 <my_astro_init+0x34>
	{
		my_astronode_reset () ;
 800942e:	f7fa f81d 	bl	800346c <my_astronode_reset>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 8009432:	1dfc      	adds	r4, r7, #7
 8009434:	2300      	movs	r3, #0
 8009436:	9303      	str	r3, [sp, #12]
 8009438:	2301      	movs	r3, #1
 800943a:	9302      	str	r3, [sp, #8]
 800943c:	2301      	movs	r3, #1
 800943e:	9301      	str	r3, [sp, #4]
 8009440:	2301      	movs	r3, #1
 8009442:	9300      	str	r3, [sp, #0]
 8009444:	2300      	movs	r3, #0
 8009446:	2201      	movs	r2, #1
 8009448:	2101      	movs	r1, #1
 800944a:	2001      	movs	r0, #1
 800944c:	f7fe fb64 	bl	8007b18 <astronode_send_cfg_wr>
 8009450:	0003      	movs	r3, r0
 8009452:	7023      	strb	r3, [r4, #0]
	while ( !cfg_wr )
 8009454:	1dfb      	adds	r3, r7, #7
 8009456:	781b      	ldrb	r3, [r3, #0]
 8009458:	2201      	movs	r2, #1
 800945a:	4053      	eors	r3, r2
 800945c:	b2db      	uxtb	r3, r3
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1e5      	bne.n	800942e <my_astro_init+0xe>
	}

	if ( cfg_wr )
 8009462:	1dfb      	adds	r3, r7, #7
 8009464:	781b      	ldrb	r3, [r3, #0]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d00d      	beq.n	8009486 <my_astro_init+0x66>
	{
		astronode_send_rtc_rr () ;
 800946a:	f7fe ffbb 	bl	80083e4 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 800946e:	f7fe fb1b 	bl	8007aa8 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 8009472:	f7ff f8b1 	bl	80085d8 <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 8009476:	f7fe fca5 	bl	8007dc4 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 800947a:	f7fe fbf9 	bl	8007c70 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 800947e:	f7fe ff35 	bl	80082ec <astronode_send_pld_fr>
		return true ;
 8009482:	2301      	movs	r3, #1
 8009484:	e000      	b.n	8009488 <my_astro_init+0x68>
	}
	else
	{
		return false ;
 8009486:	2300      	movs	r3, #0
	}
}
 8009488:	0018      	movs	r0, r3
 800948a:	46bd      	mov	sp, r7
 800948c:	b003      	add	sp, #12
 800948e:	bd90      	pop	{r4, r7, pc}

08009490 <my_astro_add_payload_2_queue>:

bool my_astro_add_payload_2_queue ( uint16_t id , char* payload )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b084      	sub	sp, #16
 8009494:	af00      	add	r7, sp, #0
 8009496:	0002      	movs	r2, r0
 8009498:	6039      	str	r1, [r7, #0]
 800949a:	1dbb      	adds	r3, r7, #6
 800949c:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	0018      	movs	r0, r3
 80094a2:	f7f6 fe2f 	bl	8000104 <strlen>
 80094a6:	0003      	movs	r3, r0
 80094a8:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	2ba0      	cmp	r3, #160	; 0xa0
 80094ae:	d80b      	bhi.n	80094c8 <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	b29a      	uxth	r2, r3
 80094b4:	6839      	ldr	r1, [r7, #0]
 80094b6:	1dbb      	adds	r3, r7, #6
 80094b8:	881b      	ldrh	r3, [r3, #0]
 80094ba:	0018      	movs	r0, r3
 80094bc:	f7fe fe6c 	bl	8008198 <astronode_send_pld_er>
 80094c0:	1e03      	subs	r3, r0, #0
 80094c2:	d005      	beq.n	80094d0 <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 80094c4:	2301      	movs	r3, #1
 80094c6:	e004      	b.n	80094d2 <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 80094c8:	4b04      	ldr	r3, [pc, #16]	; (80094dc <my_astro_add_payload_2_queue+0x4c>)
 80094ca:	0018      	movs	r0, r3
 80094cc:	f7f9 fe82 	bl	80031d4 <send_debug_logs>
	}
	return false ;
 80094d0:	2300      	movs	r3, #0
}
 80094d2:	0018      	movs	r0, r3
 80094d4:	46bd      	mov	sp, r7
 80094d6:	b004      	add	sp, #16
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	46c0      	nop			; (mov r8, r8)
 80094dc:	08013fe4 	.word	0x08013fe4

080094e0 <my_astro_handle_evt>:
bool my_astro_handle_evt ( void )
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_handle_evt,evt pin is high." ) ;
 80094e4:	4b19      	ldr	r3, [pc, #100]	; (800954c <my_astro_handle_evt+0x6c>)
 80094e6:	0018      	movs	r0, r3
 80094e8:	f7f9 fe74 	bl	80031d4 <send_debug_logs>
	astronode_send_evt_rr () ;
 80094ec:	f7fe fd14 	bl	8007f18 <astronode_send_evt_rr>
	if (is_sak_available () )
 80094f0:	f7ff fb00 	bl	8008af4 <is_sak_available>
 80094f4:	1e03      	subs	r3, r0, #0
 80094f6:	d007      	beq.n	8009508 <my_astro_handle_evt+0x28>
	{
	  astronode_send_sak_rr () ;
 80094f8:	f7fe ffd8 	bl	80084ac <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 80094fc:	f7ff f82c 	bl	8008558 <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,message has been acknowledged." ) ;
 8009500:	4b13      	ldr	r3, [pc, #76]	; (8009550 <my_astro_handle_evt+0x70>)
 8009502:	0018      	movs	r0, r3
 8009504:	f7f9 fe66 	bl	80031d4 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8009508:	f7ff fafe 	bl	8008b08 <is_astronode_reset>
 800950c:	1e03      	subs	r3, r0, #0
 800950e:	d005      	beq.n	800951c <my_astro_handle_evt+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,terminal has been reset." ) ;
 8009510:	4b10      	ldr	r3, [pc, #64]	; (8009554 <my_astro_handle_evt+0x74>)
 8009512:	0018      	movs	r0, r3
 8009514:	f7f9 fe5e 	bl	80031d4 <send_debug_logs>
	  astronode_send_res_cr () ;
 8009518:	f7fe ff24 	bl	8008364 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 800951c:	f7ff fafe 	bl	8008b1c <is_command_available>
 8009520:	1e03      	subs	r3, r0, #0
 8009522:	d00e      	beq.n	8009542 <my_astro_handle_evt+0x62>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,unicast command is available" ) ;
 8009524:	4b0c      	ldr	r3, [pc, #48]	; (8009558 <my_astro_handle_evt+0x78>)
 8009526:	0018      	movs	r0, r3
 8009528:	f7f9 fe54 	bl	80031d4 <send_debug_logs>
	  if ( astronode_send_cmd_rr ( my_astro_rcv_cmd ) )
 800952c:	4b0b      	ldr	r3, [pc, #44]	; (800955c <my_astro_handle_evt+0x7c>)
 800952e:	0018      	movs	r0, r3
 8009530:	f7ff f93c 	bl	80087ac <astronode_send_cmd_rr>
 8009534:	1e03      	subs	r3, r0, #0
 8009536:	d002      	beq.n	800953e <my_astro_handle_evt+0x5e>
	  {
		  astro_rcv_cmd_flag = true ;
 8009538:	4b09      	ldr	r3, [pc, #36]	; (8009560 <my_astro_handle_evt+0x80>)
 800953a:	2201      	movs	r2, #1
 800953c:	701a      	strb	r2, [r3, #0]
	  }
	  astronode_send_cmd_cr () ;
 800953e:	f7ff f8f5 	bl	800872c <astronode_send_cmd_cr>
	}
	return true ;
 8009542:	2301      	movs	r3, #1
}
 8009544:	0018      	movs	r0, r3
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}
 800954a:	46c0      	nop			; (mov r8, r8)
 800954c:	0801404c 	.word	0x0801404c
 8009550:	08014080 	.word	0x08014080
 8009554:	080140c4 	.word	0x080140c4
 8009558:	08014100 	.word	0x08014100
 800955c:	20000c04 	.word	0x20000c04
 8009560:	20000c00 	.word	0x20000c00

08009564 <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 800956e:	683a      	ldr	r2, [r7, #0]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	0011      	movs	r1, r2
 8009574:	0018      	movs	r0, r3
 8009576:	f7fe fd4f 	bl	8008018 <astronode_send_geo_wr>
}
 800957a:	46c0      	nop			; (mov r8, r8)
 800957c:	46bd      	mov	sp, r7
 800957e:	b002      	add	sp, #8
 8009580:	bd80      	pop	{r7, pc}
	...

08009584 <my_gnss_acq_coordinates>:
 */

#include "my_gnss.h"

bool my_gnss_acq_coordinates ( fix_astro* fix3d )
{
 8009584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009586:	4ca5      	ldr	r4, [pc, #660]	; (800981c <my_gnss_acq_coordinates+0x298>)
 8009588:	44a5      	add	sp, r4
 800958a:	af00      	add	r7, sp, #0
 800958c:	6078      	str	r0, [r7, #4]
	bool		r = false ;
 800958e:	4ba4      	ldr	r3, [pc, #656]	; (8009820 <my_gnss_acq_coordinates+0x29c>)
 8009590:	18fb      	adds	r3, r7, r3
 8009592:	2200      	movs	r2, #0
 8009594:	701a      	strb	r2, [r3, #0]
	bool		is_utc_saved = false ;
 8009596:	4ba3      	ldr	r3, [pc, #652]	; (8009824 <my_gnss_acq_coordinates+0x2a0>)
 8009598:	18fb      	adds	r3, r7, r3
 800959a:	2200      	movs	r2, #0
 800959c:	701a      	strb	r2, [r3, #0]
	uint8_t		rx_byte = 0 ;
 800959e:	4ba2      	ldr	r3, [pc, #648]	; (8009828 <my_gnss_acq_coordinates+0x2a4>)
 80095a0:	18fb      	adds	r3, r7, r3
 80095a2:	2200      	movs	r2, #0
 80095a4:	701a      	strb	r2, [r3, #0]
	uint8_t		i_nmea = 0 ;
 80095a6:	4ba1      	ldr	r3, [pc, #644]	; (800982c <my_gnss_acq_coordinates+0x2a8>)
 80095a8:	18fb      	adds	r3, r7, r3
 80095aa:	2200      	movs	r2, #0
 80095ac:	701a      	strb	r2, [r3, #0]
	uint8_t		gsv_tns = 0 ;
 80095ae:	4ba0      	ldr	r3, [pc, #640]	; (8009830 <my_gnss_acq_coordinates+0x2ac>)
 80095b0:	18fb      	adds	r3, r7, r3
 80095b2:	2200      	movs	r2, #0
 80095b4:	701a      	strb	r2, [r3, #0]
	uint8_t		nmea_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 80095b6:	4b9f      	ldr	r3, [pc, #636]	; (8009834 <my_gnss_acq_coordinates+0x2b0>)
 80095b8:	2486      	movs	r4, #134	; 0x86
 80095ba:	00a4      	lsls	r4, r4, #2
 80095bc:	191b      	adds	r3, r3, r4
 80095be:	19db      	adds	r3, r3, r7
 80095c0:	2200      	movs	r2, #0
 80095c2:	601a      	str	r2, [r3, #0]
 80095c4:	3304      	adds	r3, #4
 80095c6:	22f6      	movs	r2, #246	; 0xf6
 80095c8:	2100      	movs	r1, #0
 80095ca:	0018      	movs	r0, r3
 80095cc:	f002 faf4 	bl	800bbb8 <memset>
	uint8_t		gngll_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 80095d0:	4b99      	ldr	r3, [pc, #612]	; (8009838 <my_gnss_acq_coordinates+0x2b4>)
 80095d2:	191b      	adds	r3, r3, r4
 80095d4:	19db      	adds	r3, r3, r7
 80095d6:	2200      	movs	r2, #0
 80095d8:	601a      	str	r2, [r3, #0]
 80095da:	3304      	adds	r3, #4
 80095dc:	22f6      	movs	r2, #246	; 0xf6
 80095de:	2100      	movs	r1, #0
 80095e0:	0018      	movs	r0, r3
 80095e2:	f002 fae9 	bl	800bbb8 <memset>
	char* 		nmea_gsv_label = "GPGSV" ;
 80095e6:	4b95      	ldr	r3, [pc, #596]	; (800983c <my_gnss_acq_coordinates+0x2b8>)
 80095e8:	2284      	movs	r2, #132	; 0x84
 80095ea:	0092      	lsls	r2, r2, #2
 80095ec:	18ba      	adds	r2, r7, r2
 80095ee:	6013      	str	r3, [r2, #0]
	char* 		nmea_rmc_label = "GNRMC" ;
 80095f0:	4b93      	ldr	r3, [pc, #588]	; (8009840 <my_gnss_acq_coordinates+0x2bc>)
 80095f2:	2283      	movs	r2, #131	; 0x83
 80095f4:	0092      	lsls	r2, r2, #2
 80095f6:	18ba      	adds	r2, r7, r2
 80095f8:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngsa_label = "GNGSA" ;
 80095fa:	4b92      	ldr	r3, [pc, #584]	; (8009844 <my_gnss_acq_coordinates+0x2c0>)
 80095fc:	2282      	movs	r2, #130	; 0x82
 80095fe:	0092      	lsls	r2, r2, #2
 8009600:	18ba      	adds	r2, r7, r2
 8009602:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngll_label = "GNGLL" ;
 8009604:	4b90      	ldr	r3, [pc, #576]	; (8009848 <my_gnss_acq_coordinates+0x2c4>)
 8009606:	2281      	movs	r2, #129	; 0x81
 8009608:	0092      	lsls	r2, r2, #2
 800960a:	18ba      	adds	r2, r7, r2
 800960c:	6013      	str	r3, [r2, #0]

	fix3d->fix_mode = '0' ;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2230      	movs	r2, #48	; 0x30
 8009612:	741a      	strb	r2, [r3, #16]
	fix3d->pdop = 1000 ;
 8009614:	6879      	ldr	r1, [r7, #4]
 8009616:	2200      	movs	r2, #0
 8009618:	4b8c      	ldr	r3, [pc, #560]	; (800984c <my_gnss_acq_coordinates+0x2c8>)
 800961a:	608a      	str	r2, [r1, #8]
 800961c:	60cb      	str	r3, [r1, #12]
	my_tim_start () ;
 800961e:	f7f9 ffad 	bl	800357c <my_tim_start>
	while ( tim_seconds < fix_acq_ths )
 8009622:	e0c4      	b.n	80097ae <my_gnss_acq_coordinates+0x22a>
	// Pierwsze
	{
		my_gnss_receive_byte ( &rx_byte, true ) ;
 8009624:	4c80      	ldr	r4, [pc, #512]	; (8009828 <my_gnss_acq_coordinates+0x2a4>)
 8009626:	193b      	adds	r3, r7, r4
 8009628:	2101      	movs	r1, #1
 800962a:	0018      	movs	r0, r3
 800962c:	f7f9 fefa 	bl	8003424 <my_gnss_receive_byte>
		if ( rx_byte )
 8009630:	0020      	movs	r0, r4
 8009632:	183b      	adds	r3, r7, r0
 8009634:	781b      	ldrb	r3, [r3, #0]
 8009636:	4c7b      	ldr	r4, [pc, #492]	; (8009824 <my_gnss_acq_coordinates+0x2a0>)
 8009638:	193a      	adds	r2, r7, r4
 800963a:	1939      	adds	r1, r7, r4
 800963c:	7809      	ldrb	r1, [r1, #0]
 800963e:	7011      	strb	r1, [r2, #0]
 8009640:	4d7b      	ldr	r5, [pc, #492]	; (8009830 <my_gnss_acq_coordinates+0x2ac>)
 8009642:	197a      	adds	r2, r7, r5
 8009644:	1979      	adds	r1, r7, r5
 8009646:	7809      	ldrb	r1, [r1, #0]
 8009648:	7011      	strb	r1, [r2, #0]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d100      	bne.n	8009650 <my_gnss_acq_coordinates+0xcc>
 800964e:	e0ae      	b.n	80097ae <my_gnss_acq_coordinates+0x22a>
		{
			if ( my_nmea_message ( &rx_byte , nmea_message , &i_nmea ) == 2 )
 8009650:	4b76      	ldr	r3, [pc, #472]	; (800982c <my_gnss_acq_coordinates+0x2a8>)
 8009652:	18fa      	adds	r2, r7, r3
 8009654:	2684      	movs	r6, #132	; 0x84
 8009656:	0076      	lsls	r6, r6, #1
 8009658:	19b9      	adds	r1, r7, r6
 800965a:	183b      	adds	r3, r7, r0
 800965c:	0018      	movs	r0, r3
 800965e:	f000 fbe9 	bl	8009e34 <my_nmea_message>
 8009662:	0001      	movs	r1, r0
 8009664:	193b      	adds	r3, r7, r4
 8009666:	193a      	adds	r2, r7, r4
 8009668:	7812      	ldrb	r2, [r2, #0]
 800966a:	701a      	strb	r2, [r3, #0]
 800966c:	197b      	adds	r3, r7, r5
 800966e:	197a      	adds	r2, r7, r5
 8009670:	7812      	ldrb	r2, [r2, #0]
 8009672:	701a      	strb	r2, [r3, #0]
 8009674:	2902      	cmp	r1, #2
 8009676:	d000      	beq.n	800967a <my_gnss_acq_coordinates+0xf6>
 8009678:	e099      	b.n	80097ae <my_gnss_acq_coordinates+0x22a>
			{
				if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 800967a:	19bb      	adds	r3, r7, r6
 800967c:	0018      	movs	r0, r3
 800967e:	f000 fc99 	bl	8009fb4 <is_my_nmea_checksum_ok>
 8009682:	0003      	movs	r3, r0
 8009684:	0019      	movs	r1, r3
 8009686:	193b      	adds	r3, r7, r4
 8009688:	193a      	adds	r2, r7, r4
 800968a:	7812      	ldrb	r2, [r2, #0]
 800968c:	701a      	strb	r2, [r3, #0]
 800968e:	197b      	adds	r3, r7, r5
 8009690:	197a      	adds	r2, r7, r5
 8009692:	7812      	ldrb	r2, [r2, #0]
 8009694:	701a      	strb	r2, [r3, #0]
 8009696:	2900      	cmp	r1, #0
 8009698:	d100      	bne.n	800969c <my_gnss_acq_coordinates+0x118>
 800969a:	e088      	b.n	80097ae <my_gnss_acq_coordinates+0x22a>
				{
					if ( !is_utc_saved )
 800969c:	193b      	adds	r3, r7, r4
 800969e:	781b      	ldrb	r3, [r3, #0]
 80096a0:	2201      	movs	r2, #1
 80096a2:	4053      	eors	r3, r2
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d015      	beq.n	80096d6 <my_gnss_acq_coordinates+0x152>
					{
						if ( fix3d->fix_mode == NMEA_3D_FIX )
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	7c1b      	ldrb	r3, [r3, #16]
 80096ae:	2b33      	cmp	r3, #51	; 0x33
 80096b0:	d111      	bne.n	80096d6 <my_gnss_acq_coordinates+0x152>
						{
							if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 80096b2:	2383      	movs	r3, #131	; 0x83
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	18fb      	adds	r3, r7, r3
 80096b8:	681a      	ldr	r2, [r3, #0]
 80096ba:	19bb      	adds	r3, r7, r6
 80096bc:	0011      	movs	r1, r2
 80096be:	0018      	movs	r0, r3
 80096c0:	f002 faa7 	bl	800bc12 <strstr>
 80096c4:	1e03      	subs	r3, r0, #0
 80096c6:	d006      	beq.n	80096d6 <my_gnss_acq_coordinates+0x152>
							{
								my_rtc_set_dt_from_nmea_rmc ( (char*) nmea_message ) ; // Jeśli masz fix to na pewno czas jest dobry
 80096c8:	19bb      	adds	r3, r7, r6
 80096ca:	0018      	movs	r0, r3
 80096cc:	f000 f9a6 	bl	8009a1c <my_rtc_set_dt_from_nmea_rmc>
								is_utc_saved = true ;
 80096d0:	193b      	adds	r3, r7, r4
 80096d2:	2201      	movs	r2, #1
 80096d4:	701a      	strb	r2, [r3, #0]
							}
						}
					}
					if ( strstr ( (char*) nmea_message , nmea_gsv_label ) && gsv_tns < MIN_TNS ) // Nie ma co tego później monitorować, bo jest cała kaskada wiadomości
 80096d6:	2384      	movs	r3, #132	; 0x84
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	18fb      	adds	r3, r7, r3
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	2484      	movs	r4, #132	; 0x84
 80096e0:	0064      	lsls	r4, r4, #1
 80096e2:	193b      	adds	r3, r7, r4
 80096e4:	0011      	movs	r1, r2
 80096e6:	0018      	movs	r0, r3
 80096e8:	f002 fa93 	bl	800bc12 <strstr>
 80096ec:	1e03      	subs	r3, r0, #0
 80096ee:	d012      	beq.n	8009716 <my_gnss_acq_coordinates+0x192>
 80096f0:	4d4f      	ldr	r5, [pc, #316]	; (8009830 <my_gnss_acq_coordinates+0x2ac>)
 80096f2:	197b      	adds	r3, r7, r5
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	2b02      	cmp	r3, #2
 80096f8:	d80d      	bhi.n	8009716 <my_gnss_acq_coordinates+0x192>
					{
						if ( tim_seconds > min_tns_time_ths )
 80096fa:	4b55      	ldr	r3, [pc, #340]	; (8009850 <my_gnss_acq_coordinates+0x2cc>)
 80096fc:	881a      	ldrh	r2, [r3, #0]
 80096fe:	4b55      	ldr	r3, [pc, #340]	; (8009854 <my_gnss_acq_coordinates+0x2d0>)
 8009700:	881b      	ldrh	r3, [r3, #0]
 8009702:	429a      	cmp	r2, r3
 8009704:	d85b      	bhi.n	80097be <my_gnss_acq_coordinates+0x23a>
						{
							break ;
						}
						gsv_tns = my_nmea_get_gsv_tns ( (char*) nmea_message ) ;
 8009706:	193b      	adds	r3, r7, r4
 8009708:	0018      	movs	r0, r3
 800970a:	f000 fdf9 	bl	800a300 <my_nmea_get_gsv_tns>
 800970e:	0003      	movs	r3, r0
 8009710:	001a      	movs	r2, r3
 8009712:	197b      	adds	r3, r7, r5
 8009714:	701a      	strb	r2, [r3, #0]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) ) // Koniecznie monitorować cały czas
 8009716:	2382      	movs	r3, #130	; 0x82
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	18fb      	adds	r3, r7, r3
 800971c:	681a      	ldr	r2, [r3, #0]
 800971e:	2484      	movs	r4, #132	; 0x84
 8009720:	0064      	lsls	r4, r4, #1
 8009722:	193b      	adds	r3, r7, r4
 8009724:	0011      	movs	r1, r2
 8009726:	0018      	movs	r0, r3
 8009728:	f002 fa73 	bl	800bc12 <strstr>
 800972c:	1e03      	subs	r3, r0, #0
 800972e:	d010      	beq.n	8009752 <my_gnss_acq_coordinates+0x1ce>
					{
						fix3d->fix_mode = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 8009730:	193b      	adds	r3, r7, r4
 8009732:	0018      	movs	r0, r3
 8009734:	f000 fbea 	bl	8009f0c <get_my_nmea_gngsa_fixed_mode_s>
 8009738:	0003      	movs	r3, r0
 800973a:	001a      	movs	r2, r3
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	741a      	strb	r2, [r3, #16]
						fix3d->pdop = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 8009740:	193b      	adds	r3, r7, r4
 8009742:	0018      	movs	r0, r3
 8009744:	f000 fbed 	bl	8009f22 <get_my_nmea_gngsa_pdop_d>
 8009748:	0002      	movs	r2, r0
 800974a:	000b      	movs	r3, r1
 800974c:	6879      	ldr	r1, [r7, #4]
 800974e:	608a      	str	r2, [r1, #8]
 8009750:	60cb      	str	r3, [r1, #12]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngll_label ) && is_utc_saved )
 8009752:	2381      	movs	r3, #129	; 0x81
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	18fb      	adds	r3, r7, r3
 8009758:	681a      	ldr	r2, [r3, #0]
 800975a:	2384      	movs	r3, #132	; 0x84
 800975c:	005b      	lsls	r3, r3, #1
 800975e:	18fb      	adds	r3, r7, r3
 8009760:	0011      	movs	r1, r2
 8009762:	0018      	movs	r0, r3
 8009764:	f002 fa55 	bl	800bc12 <strstr>
 8009768:	1e03      	subs	r3, r0, #0
 800976a:	d020      	beq.n	80097ae <my_gnss_acq_coordinates+0x22a>
 800976c:	4b2d      	ldr	r3, [pc, #180]	; (8009824 <my_gnss_acq_coordinates+0x2a0>)
 800976e:	18fb      	adds	r3, r7, r3
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d01b      	beq.n	80097ae <my_gnss_acq_coordinates+0x22a>
					{
						if ( fix3d->fix_mode != NMEA_3D_FIX ) // Solution for Issue #3 Handle a lost of fix during acquisition.
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	7c1b      	ldrb	r3, [r3, #16]
 800977a:	2b33      	cmp	r3, #51	; 0x33
 800977c:	d121      	bne.n	80097c2 <my_gnss_acq_coordinates+0x23e>
						{
							break ;
						}
						memcpy ( gngll_message , nmea_message , UART_TX_MAX_BUFF_SIZE ) ;
 800977e:	4b2e      	ldr	r3, [pc, #184]	; (8009838 <my_gnss_acq_coordinates+0x2b4>)
 8009780:	2186      	movs	r1, #134	; 0x86
 8009782:	0089      	lsls	r1, r1, #2
 8009784:	185b      	adds	r3, r3, r1
 8009786:	19da      	adds	r2, r3, r7
 8009788:	4b2a      	ldr	r3, [pc, #168]	; (8009834 <my_gnss_acq_coordinates+0x2b0>)
 800978a:	185b      	adds	r3, r3, r1
 800978c:	19db      	adds	r3, r3, r7
 800978e:	0010      	movs	r0, r2
 8009790:	0019      	movs	r1, r3
 8009792:	23fa      	movs	r3, #250	; 0xfa
 8009794:	001a      	movs	r2, r3
 8009796:	f002 faf4 	bl	800bd82 <memcpy>
						if ( fix3d->pdop <= pdop_ths )
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	6898      	ldr	r0, [r3, #8]
 800979e:	68d9      	ldr	r1, [r3, #12]
 80097a0:	4b2d      	ldr	r3, [pc, #180]	; (8009858 <my_gnss_acq_coordinates+0x2d4>)
 80097a2:	681a      	ldr	r2, [r3, #0]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	f7f6 fe5f 	bl	8000468 <__aeabi_dcmple>
 80097aa:	1e03      	subs	r3, r0, #0
 80097ac:	d10b      	bne.n	80097c6 <my_gnss_acq_coordinates+0x242>
	while ( tim_seconds < fix_acq_ths )
 80097ae:	4b28      	ldr	r3, [pc, #160]	; (8009850 <my_gnss_acq_coordinates+0x2cc>)
 80097b0:	881a      	ldrh	r2, [r3, #0]
 80097b2:	4b2a      	ldr	r3, [pc, #168]	; (800985c <my_gnss_acq_coordinates+0x2d8>)
 80097b4:	881b      	ldrh	r3, [r3, #0]
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d200      	bcs.n	80097bc <my_gnss_acq_coordinates+0x238>
 80097ba:	e733      	b.n	8009624 <my_gnss_acq_coordinates+0xa0>
 80097bc:	e004      	b.n	80097c8 <my_gnss_acq_coordinates+0x244>
							break ;
 80097be:	46c0      	nop			; (mov r8, r8)
 80097c0:	e002      	b.n	80097c8 <my_gnss_acq_coordinates+0x244>
							break ;
 80097c2:	46c0      	nop			; (mov r8, r8)
 80097c4:	e000      	b.n	80097c8 <my_gnss_acq_coordinates+0x244>
						{
							break ;
 80097c6:	46c0      	nop			; (mov r8, r8)
					}
				}
			}
		}
	}
	my_tim_stop () ;
 80097c8:	f7f9 fee8 	bl	800359c <my_tim_stop>
	// WYŁĄCZYĆ I ZASAVEOWAĆ BRAK GLONASS BO OSTATNIO NIE ZROBIŁEM SAVE TO NVRAM

	if ( gngll_message[0] )
 80097cc:	4b1a      	ldr	r3, [pc, #104]	; (8009838 <my_gnss_acq_coordinates+0x2b4>)
 80097ce:	2286      	movs	r2, #134	; 0x86
 80097d0:	0092      	lsls	r2, r2, #2
 80097d2:	189b      	adds	r3, r3, r2
 80097d4:	19db      	adds	r3, r3, r7
 80097d6:	781b      	ldrb	r3, [r3, #0]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d00a      	beq.n	80097f2 <my_gnss_acq_coordinates+0x26e>
	{
		my_nmea_get_gngll_coordinates ( (char*) gngll_message , fix3d ) ;
 80097dc:	687a      	ldr	r2, [r7, #4]
 80097de:	230c      	movs	r3, #12
 80097e0:	18fb      	adds	r3, r7, r3
 80097e2:	0011      	movs	r1, r2
 80097e4:	0018      	movs	r0, r3
 80097e6:	f000 fca1 	bl	800a12c <my_nmea_get_gngll_coordinates>
		r = true ;
 80097ea:	4b0d      	ldr	r3, [pc, #52]	; (8009820 <my_gnss_acq_coordinates+0x29c>)
 80097ec:	18fb      	adds	r3, r7, r3
 80097ee:	2201      	movs	r2, #1
 80097f0:	701a      	strb	r2, [r3, #0]
	}
	fix3d->acq_time = tim_seconds ;
 80097f2:	4b17      	ldr	r3, [pc, #92]	; (8009850 <my_gnss_acq_coordinates+0x2cc>)
 80097f4:	881a      	ldrh	r2, [r3, #0]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	825a      	strh	r2, [r3, #18]
	fix3d->acq_total_time += tim_seconds ; // UWAGA: Tutaj nie mogę zaokrąglać, bo będę tracił za każdym razem resztę co się uzbiera w duży błąd
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	695b      	ldr	r3, [r3, #20]
 80097fe:	4a14      	ldr	r2, [pc, #80]	; (8009850 <my_gnss_acq_coordinates+0x2cc>)
 8009800:	8812      	ldrh	r2, [r2, #0]
 8009802:	189a      	adds	r2, r3, r2
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	615a      	str	r2, [r3, #20]
	return r ;
 8009808:	4b05      	ldr	r3, [pc, #20]	; (8009820 <my_gnss_acq_coordinates+0x29c>)
 800980a:	18fb      	adds	r3, r7, r3
 800980c:	781b      	ldrb	r3, [r3, #0]
}
 800980e:	0018      	movs	r0, r3
 8009810:	46bd      	mov	sp, r7
 8009812:	2387      	movs	r3, #135	; 0x87
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	449d      	add	sp, r3
 8009818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800981a:	46c0      	nop			; (mov r8, r8)
 800981c:	fffffde4 	.word	0xfffffde4
 8009820:	00000217 	.word	0x00000217
 8009824:	00000216 	.word	0x00000216
 8009828:	00000203 	.word	0x00000203
 800982c:	00000202 	.word	0x00000202
 8009830:	00000215 	.word	0x00000215
 8009834:	fffffef0 	.word	0xfffffef0
 8009838:	fffffdf4 	.word	0xfffffdf4
 800983c:	08014140 	.word	0x08014140
 8009840:	08014148 	.word	0x08014148
 8009844:	08014150 	.word	0x08014150
 8009848:	08014158 	.word	0x08014158
 800984c:	408f4000 	.word	0x408f4000
 8009850:	20000c2c 	.word	0x20000c2c
 8009854:	20000018 	.word	0x20000018
 8009858:	20000020 	.word	0x20000020
 800985c:	20000016 	.word	0x20000016

08009860 <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b082      	sub	sp, #8
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 800986a:	6879      	ldr	r1, [r7, #4]
 800986c:	4b07      	ldr	r3, [pc, #28]	; (800988c <my_rtc_get_dt+0x2c>)
 800986e:	2200      	movs	r2, #0
 8009870:	0018      	movs	r0, r3
 8009872:	f7fc f939 	bl	8005ae8 <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 8009876:	6839      	ldr	r1, [r7, #0]
 8009878:	4b04      	ldr	r3, [pc, #16]	; (800988c <my_rtc_get_dt+0x2c>)
 800987a:	2200      	movs	r2, #0
 800987c:	0018      	movs	r0, r3
 800987e:	f7fc f845 	bl	800590c <HAL_RTC_GetTime>
}
 8009882:	46c0      	nop			; (mov r8, r8)
 8009884:	46bd      	mov	sp, r7
 8009886:	b002      	add	sp, #8
 8009888:	bd80      	pop	{r7, pc}
 800988a:	46c0      	nop			; (mov r8, r8)
 800988c:	200006f4 	.word	0x200006f4

08009890 <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 8009890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009892:	b08d      	sub	sp, #52	; 0x34
 8009894:	af04      	add	r7, sp, #16
 8009896:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 8009898:	2508      	movs	r5, #8
 800989a:	1979      	adds	r1, r7, r5
 800989c:	4b1b      	ldr	r3, [pc, #108]	; (800990c <my_rtc_get_dt_s+0x7c>)
 800989e:	2200      	movs	r2, #0
 80098a0:	0018      	movs	r0, r3
 80098a2:	f7fc f833 	bl	800590c <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 80098a6:	241c      	movs	r4, #28
 80098a8:	1939      	adds	r1, r7, r4
 80098aa:	4b18      	ldr	r3, [pc, #96]	; (800990c <my_rtc_get_dt_s+0x7c>)
 80098ac:	2200      	movs	r2, #0
 80098ae:	0018      	movs	r0, r3
 80098b0:	f7fc f91a 	bl	8005ae8 <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 80098b4:	0021      	movs	r1, r4
 80098b6:	187b      	adds	r3, r7, r1
 80098b8:	78db      	ldrb	r3, [r3, #3]
 80098ba:	22fa      	movs	r2, #250	; 0xfa
 80098bc:	00d2      	lsls	r2, r2, #3
 80098be:	189a      	adds	r2, r3, r2
 80098c0:	187b      	adds	r3, r7, r1
 80098c2:	785b      	ldrb	r3, [r3, #1]
 80098c4:	469c      	mov	ip, r3
 80098c6:	187b      	adds	r3, r7, r1
 80098c8:	789b      	ldrb	r3, [r3, #2]
 80098ca:	001c      	movs	r4, r3
 80098cc:	0028      	movs	r0, r5
 80098ce:	183b      	adds	r3, r7, r0
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	001d      	movs	r5, r3
 80098d4:	183b      	adds	r3, r7, r0
 80098d6:	785b      	ldrb	r3, [r3, #1]
 80098d8:	001e      	movs	r6, r3
 80098da:	183b      	adds	r3, r7, r0
 80098dc:	789b      	ldrb	r3, [r3, #2]
 80098de:	490c      	ldr	r1, [pc, #48]	; (8009910 <my_rtc_get_dt_s+0x80>)
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	9303      	str	r3, [sp, #12]
 80098e4:	9602      	str	r6, [sp, #8]
 80098e6:	9501      	str	r5, [sp, #4]
 80098e8:	9400      	str	r4, [sp, #0]
 80098ea:	4663      	mov	r3, ip
 80098ec:	f002 f8ce 	bl	800ba8c <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 80098f0:	211c      	movs	r1, #28
 80098f2:	187b      	adds	r3, r7, r1
 80098f4:	78db      	ldrb	r3, [r3, #3]
 80098f6:	b29b      	uxth	r3, r3
 80098f8:	22fa      	movs	r2, #250	; 0xfa
 80098fa:	00d2      	lsls	r2, r2, #3
 80098fc:	4694      	mov	ip, r2
 80098fe:	4463      	add	r3, ip
 8009900:	b29b      	uxth	r3, r3
}
 8009902:	0018      	movs	r0, r3
 8009904:	46bd      	mov	sp, r7
 8009906:	b009      	add	sp, #36	; 0x24
 8009908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800990a:	46c0      	nop			; (mov r8, r8)
 800990c:	200006f4 	.word	0x200006f4
 8009910:	080141a8 	.word	0x080141a8

08009914 <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 8009914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009916:	b0a9      	sub	sp, #164	; 0xa4
 8009918:	af02      	add	r7, sp, #8
 800991a:	6078      	str	r0, [r7, #4]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 800991c:	2434      	movs	r4, #52	; 0x34
 800991e:	193a      	adds	r2, r7, r4
 8009920:	2548      	movs	r5, #72	; 0x48
 8009922:	197b      	adds	r3, r7, r5
 8009924:	0011      	movs	r1, r2
 8009926:	0018      	movs	r0, r3
 8009928:	f7ff ff9a 	bl	8009860 <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii będzie błąd funkcji, która zacznie ustawiać alarm na wartość poprzedniego alarmu i wszystko się zawiesi
 800992c:	2680      	movs	r6, #128	; 0x80
 800992e:	19bb      	adds	r3, r7, r6
 8009930:	0018      	movs	r0, r3
 8009932:	f7ff ffad 	bl	8009890 <my_rtc_get_dt_s>
	sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8009936:	4a36      	ldr	r2, [pc, #216]	; (8009a10 <my_rtc_set_alarm+0xfc>)
 8009938:	4936      	ldr	r1, [pc, #216]	; (8009a14 <my_rtc_set_alarm+0x100>)
 800993a:	234c      	movs	r3, #76	; 0x4c
 800993c:	18f8      	adds	r0, r7, r3
 800993e:	19bb      	adds	r3, r7, r6
 8009940:	9300      	str	r3, [sp, #0]
 8009942:	232d      	movs	r3, #45	; 0x2d
 8009944:	f002 f8a2 	bl	800ba8c <sprintf>
	send_debug_logs ( m ) ;
 8009948:	234c      	movs	r3, #76	; 0x4c
 800994a:	18fb      	adds	r3, r7, r3
 800994c:	0018      	movs	r0, r3
 800994e:	f7f9 fc41 	bl	80031d4 <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 8009952:	193a      	adds	r2, r7, r4
 8009954:	197b      	adds	r3, r7, r5
 8009956:	0011      	movs	r1, r2
 8009958:	0018      	movs	r0, r3
 800995a:	f000 f90d 	bl	8009b78 <my_conv_rtc2timestamp>
 800995e:	0002      	movs	r2, r0
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	189b      	adds	r3, r3, r2
 8009964:	2094      	movs	r0, #148	; 0x94
 8009966:	183a      	adds	r2, r7, r0
 8009968:	6013      	str	r3, [r2, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 800996a:	193a      	adds	r2, r7, r4
 800996c:	1979      	adds	r1, r7, r5
 800996e:	1838      	adds	r0, r7, r0
 8009970:	6803      	ldr	r3, [r0, #0]
 8009972:	0018      	movs	r0, r3
 8009974:	f000 f974 	bl	8009c60 <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 8009978:	193b      	adds	r3, r7, r4
 800997a:	781a      	ldrb	r2, [r3, #0]
 800997c:	210c      	movs	r1, #12
 800997e:	187b      	adds	r3, r7, r1
 8009980:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 8009982:	193b      	adds	r3, r7, r4
 8009984:	785a      	ldrb	r2, [r3, #1]
 8009986:	187b      	adds	r3, r7, r1
 8009988:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 800998a:	193b      	adds	r3, r7, r4
 800998c:	789a      	ldrb	r2, [r3, #2]
 800998e:	187b      	adds	r3, r7, r1
 8009990:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 8009992:	0008      	movs	r0, r1
 8009994:	183b      	adds	r3, r7, r0
 8009996:	2200      	movs	r2, #0
 8009998:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 800999a:	183b      	adds	r3, r7, r0
 800999c:	2200      	movs	r2, #0
 800999e:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 80099a0:	183b      	adds	r3, r7, r0
 80099a2:	2200      	movs	r2, #0
 80099a4:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 80099a6:	183b      	adds	r3, r7, r0
 80099a8:	2200      	movs	r2, #0
 80099aa:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 80099ac:	183b      	adds	r3, r7, r0
 80099ae:	2200      	movs	r2, #0
 80099b0:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 80099b2:	183b      	adds	r3, r7, r0
 80099b4:	2200      	movs	r2, #0
 80099b6:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 80099b8:	197b      	adds	r3, r7, r5
 80099ba:	7899      	ldrb	r1, [r3, #2]
 80099bc:	183b      	adds	r3, r7, r0
 80099be:	2220      	movs	r2, #32
 80099c0:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 80099c2:	183b      	adds	r3, r7, r0
 80099c4:	2280      	movs	r2, #128	; 0x80
 80099c6:	0052      	lsls	r2, r2, #1
 80099c8:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 80099ca:	1839      	adds	r1, r7, r0
 80099cc:	4b12      	ldr	r3, [pc, #72]	; (8009a18 <my_rtc_set_alarm+0x104>)
 80099ce:	2200      	movs	r2, #0
 80099d0:	0018      	movs	r0, r3
 80099d2:	f7fc f8d7 	bl	8005b84 <HAL_RTC_SetAlarm_IT>
 80099d6:	1e03      	subs	r3, r0, #0
 80099d8:	d114      	bne.n	8009a04 <my_rtc_set_alarm+0xf0>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 80099da:	19ba      	adds	r2, r7, r6
 80099dc:	1939      	adds	r1, r7, r4
 80099de:	197b      	adds	r3, r7, r5
 80099e0:	0018      	movs	r0, r3
 80099e2:	f000 f9ff 	bl	8009de4 <my_conv_dt_2_dts>
		sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80099e6:	4a0a      	ldr	r2, [pc, #40]	; (8009a10 <my_rtc_set_alarm+0xfc>)
 80099e8:	490a      	ldr	r1, [pc, #40]	; (8009a14 <my_rtc_set_alarm+0x100>)
 80099ea:	244c      	movs	r4, #76	; 0x4c
 80099ec:	1938      	adds	r0, r7, r4
 80099ee:	19bb      	adds	r3, r7, r6
 80099f0:	9300      	str	r3, [sp, #0]
 80099f2:	2341      	movs	r3, #65	; 0x41
 80099f4:	f002 f84a 	bl	800ba8c <sprintf>
		send_debug_logs ( m ) ;
 80099f8:	193b      	adds	r3, r7, r4
 80099fa:	0018      	movs	r0, r3
 80099fc:	f7f9 fbea 	bl	80031d4 <send_debug_logs>
		return true ;
 8009a00:	2301      	movs	r3, #1
 8009a02:	e000      	b.n	8009a06 <my_rtc_set_alarm+0xf2>
	}
	return false ;
 8009a04:	2300      	movs	r3, #0
}
 8009a06:	0018      	movs	r0, r3
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	b027      	add	sp, #156	; 0x9c
 8009a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a0e:	46c0      	nop			; (mov r8, r8)
 8009a10:	080141c8 	.word	0x080141c8
 8009a14:	080141e4 	.word	0x080141e4
 8009a18:	200006f4 	.word	0x200006f4

08009a1c <my_rtc_set_dt_from_nmea_rmc>:

void my_rtc_set_dt_from_nmea_rmc ( const char* m )
{
 8009a1c:	b5b0      	push	{r4, r5, r7, lr}
 8009a1e:	b088      	sub	sp, #32
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime ;
	  RTC_DateTypeDef sDate ;

	  my_nmea_get_rmc_date_yy ( m , &sDate.Year ) ;
 8009a24:	2508      	movs	r5, #8
 8009a26:	197b      	adds	r3, r7, r5
 8009a28:	1cda      	adds	r2, r3, #3
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	0011      	movs	r1, r2
 8009a2e:	0018      	movs	r0, r3
 8009a30:	f000 fc9e 	bl	800a370 <my_nmea_get_rmc_date_yy>
	  my_nmea_get_rmc_date_mm ( m , &sDate.Month ) ;
 8009a34:	197b      	adds	r3, r7, r5
 8009a36:	1c5a      	adds	r2, r3, #1
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	0011      	movs	r1, r2
 8009a3c:	0018      	movs	r0, r3
 8009a3e:	f000 fcd1 	bl	800a3e4 <my_nmea_get_rmc_date_mm>
	  my_nmea_get_rmc_date_dd ( m , &sDate.Date ) ;
 8009a42:	197b      	adds	r3, r7, r5
 8009a44:	1c9a      	adds	r2, r3, #2
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	0011      	movs	r1, r2
 8009a4a:	0018      	movs	r0, r3
 8009a4c:	f000 fd04 	bl	800a458 <my_nmea_get_rmc_date_dd>
	  my_nmea_get_rmc_utc_hh ( m , &sTime.Hours ) ;
 8009a50:	240c      	movs	r4, #12
 8009a52:	193a      	adds	r2, r7, r4
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	0011      	movs	r1, r2
 8009a58:	0018      	movs	r0, r3
 8009a5a:	f000 fd37 	bl	800a4cc <my_nmea_get_rmc_utc_hh>
	  my_nmea_get_rmc_utc_mm ( m , &sTime.Minutes ) ;
 8009a5e:	193b      	adds	r3, r7, r4
 8009a60:	1c5a      	adds	r2, r3, #1
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	0011      	movs	r1, r2
 8009a66:	0018      	movs	r0, r3
 8009a68:	f000 fd6a 	bl	800a540 <my_nmea_get_rmc_utc_mm>
	  my_nmea_get_rmc_utc_ss ( m , &sTime.Seconds ) ;
 8009a6c:	193b      	adds	r3, r7, r4
 8009a6e:	1c9a      	adds	r2, r3, #2
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	0011      	movs	r1, r2
 8009a74:	0018      	movs	r0, r3
 8009a76:	f000 fd9d 	bl	800a5b4 <my_nmea_get_rmc_utc_ss>
	  my_nmea_get_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 8009a7a:	193b      	adds	r3, r7, r4
 8009a7c:	1d1a      	adds	r2, r3, #4
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	0011      	movs	r1, r2
 8009a82:	0018      	movs	r0, r3
 8009a84:	f000 fdd0 	bl	800a628 <my_nmea_get_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8009a88:	193b      	adds	r3, r7, r4
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8009a8e:	193b      	adds	r3, r7, r4
 8009a90:	2200      	movs	r2, #0
 8009a92:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 8009a94:	4b0b      	ldr	r3, [pc, #44]	; (8009ac4 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009a96:	0018      	movs	r0, r3
 8009a98:	f7fc fae3 	bl	8006062 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8009a9c:	1939      	adds	r1, r7, r4
 8009a9e:	4b09      	ldr	r3, [pc, #36]	; (8009ac4 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	0018      	movs	r0, r3
 8009aa4:	f7fb fe8a 	bl	80057bc <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 8009aa8:	1979      	adds	r1, r7, r5
 8009aaa:	4b06      	ldr	r3, [pc, #24]	; (8009ac4 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009aac:	2200      	movs	r2, #0
 8009aae:	0018      	movs	r0, r3
 8009ab0:	f7fb ff88 	bl	80059c4 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 8009ab4:	4b03      	ldr	r3, [pc, #12]	; (8009ac4 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009ab6:	0018      	movs	r0, r3
 8009ab8:	f7fc fb07 	bl	80060ca <HAL_RTCEx_DisableBypassShadow>
}
 8009abc:	46c0      	nop			; (mov r8, r8)
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	b008      	add	sp, #32
 8009ac2:	bdb0      	pop	{r4, r5, r7, pc}
 8009ac4:	200006f4 	.word	0x200006f4

08009ac8 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b084      	sub	sp, #16
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2100      	movs	r1, #0
 8009ad4:	0018      	movs	r0, r3
 8009ad6:	f001 fe3d 	bl	800b754 <strtod>
 8009ada:	0002      	movs	r2, r0
 8009adc:	000b      	movs	r3, r1
 8009ade:	60ba      	str	r2, [r7, #8]
 8009ae0:	60fb      	str	r3, [r7, #12]
    return d ;
 8009ae2:	68ba      	ldr	r2, [r7, #8]
 8009ae4:	68fb      	ldr	r3, [r7, #12]
}
 8009ae6:	0010      	movs	r0, r2
 8009ae8:	0019      	movs	r1, r3
 8009aea:	46bd      	mov	sp, r7
 8009aec:	b004      	add	sp, #16
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
 8009af8:	0008      	movs	r0, r1
 8009afa:	0011      	movs	r1, r2
 8009afc:	1cfb      	adds	r3, r7, #3
 8009afe:	1c02      	adds	r2, r0, #0
 8009b00:	701a      	strb	r2, [r3, #0]
 8009b02:	1cbb      	adds	r3, r7, #2
 8009b04:	1c0a      	adds	r2, r1, #0
 8009b06:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8009b08:	230f      	movs	r3, #15
 8009b0a:	18fb      	adds	r3, r7, r3
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8009b10:	230e      	movs	r3, #14
 8009b12:	18fb      	adds	r3, r7, r3
 8009b14:	2200      	movs	r2, #0
 8009b16:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8009b18:	e01c      	b.n	8009b54 <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8009b1a:	230f      	movs	r3, #15
 8009b1c:	18fb      	adds	r3, r7, r3
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	18d3      	adds	r3, r2, r3
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	1cfa      	adds	r2, r7, #3
 8009b28:	7812      	ldrb	r2, [r2, #0]
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d105      	bne.n	8009b3a <my_find_char_position+0x4a>
			p++ ;
 8009b2e:	210e      	movs	r1, #14
 8009b30:	187b      	adds	r3, r7, r1
 8009b32:	781a      	ldrb	r2, [r3, #0]
 8009b34:	187b      	adds	r3, r7, r1
 8009b36:	3201      	adds	r2, #1
 8009b38:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 8009b3a:	230e      	movs	r3, #14
 8009b3c:	18fa      	adds	r2, r7, r3
 8009b3e:	1cbb      	adds	r3, r7, #2
 8009b40:	7812      	ldrb	r2, [r2, #0]
 8009b42:	781b      	ldrb	r3, [r3, #0]
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d00e      	beq.n	8009b66 <my_find_char_position+0x76>
			break ;
		i++ ;
 8009b48:	210f      	movs	r1, #15
 8009b4a:	187b      	adds	r3, r7, r1
 8009b4c:	781a      	ldrb	r2, [r3, #0]
 8009b4e:	187b      	adds	r3, r7, r1
 8009b50:	3201      	adds	r2, #1
 8009b52:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 8009b54:	230f      	movs	r3, #15
 8009b56:	18fb      	adds	r3, r7, r3
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	18d3      	adds	r3, r2, r3
 8009b5e:	781b      	ldrb	r3, [r3, #0]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1da      	bne.n	8009b1a <my_find_char_position+0x2a>
 8009b64:	e000      	b.n	8009b68 <my_find_char_position+0x78>
			break ;
 8009b66:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 8009b68:	230f      	movs	r3, #15
 8009b6a:	18fb      	adds	r3, r7, r3
 8009b6c:	781b      	ldrb	r3, [r3, #0]
}
 8009b6e:	0018      	movs	r0, r3
 8009b70:	46bd      	mov	sp, r7
 8009b72:	b004      	add	sp, #16
 8009b74:	bd80      	pop	{r7, pc}
	...

08009b78 <my_conv_rtc2timestamp>:

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b086      	sub	sp, #24
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
 8009b80:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	78db      	ldrb	r3, [r3, #3]
 8009b86:	22fa      	movs	r2, #250	; 0xfa
 8009b88:	00d2      	lsls	r2, r2, #3
 8009b8a:	4694      	mov	ip, r2
 8009b8c:	4463      	add	r3, ip
 8009b8e:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 8009b90:	68fa      	ldr	r2, [r7, #12]
 8009b92:	0013      	movs	r3, r2
 8009b94:	00db      	lsls	r3, r3, #3
 8009b96:	189b      	adds	r3, r3, r2
 8009b98:	00db      	lsls	r3, r3, #3
 8009b9a:	189b      	adds	r3, r3, r2
 8009b9c:	009a      	lsls	r2, r3, #2
 8009b9e:	189a      	adds	r2, r3, r2
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	492c      	ldr	r1, [pc, #176]	; (8009c54 <my_conv_rtc2timestamp+0xdc>)
 8009ba4:	468c      	mov	ip, r1
 8009ba6:	4463      	add	r3, ip
 8009ba8:	089b      	lsrs	r3, r3, #2
 8009baa:	18d3      	adds	r3, r2, r3
 8009bac:	4a2a      	ldr	r2, [pc, #168]	; (8009c58 <my_conv_rtc2timestamp+0xe0>)
 8009bae:	4694      	mov	ip, r2
 8009bb0:	4463      	add	r3, ip
 8009bb2:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	613b      	str	r3, [r7, #16]
 8009bb8:	e00a      	b.n	8009bd0 <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 8009bba:	4a28      	ldr	r2, [pc, #160]	; (8009c5c <my_conv_rtc2timestamp+0xe4>)
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	18d3      	adds	r3, r2, r3
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	001a      	movs	r2, r3
 8009bc4:	697b      	ldr	r3, [r7, #20]
 8009bc6:	189b      	adds	r3, r3, r2
 8009bc8:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	3301      	adds	r3, #1
 8009bce:	613b      	str	r3, [r7, #16]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	785b      	ldrb	r3, [r3, #1]
 8009bd4:	3b01      	subs	r3, #1
 8009bd6:	693a      	ldr	r2, [r7, #16]
 8009bd8:	429a      	cmp	r2, r3
 8009bda:	dbee      	blt.n	8009bba <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	785b      	ldrb	r3, [r3, #1]
 8009be0:	2b02      	cmp	r3, #2
 8009be2:	d908      	bls.n	8009bf6 <my_conv_rtc2timestamp+0x7e>
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	0018      	movs	r0, r3
 8009be8:	f000 f8de 	bl	8009da8 <my_conv_is_leap_year>
 8009bec:	1e03      	subs	r3, r0, #0
 8009bee:	d002      	beq.n	8009bf6 <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	789b      	ldrb	r3, [r3, #2]
 8009bfa:	001a      	movs	r2, r3
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	18d3      	adds	r3, r2, r3
 8009c00:	3b01      	subs	r3, #1
 8009c02:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 8009c04:	697a      	ldr	r2, [r7, #20]
 8009c06:	0013      	movs	r3, r2
 8009c08:	005b      	lsls	r3, r3, #1
 8009c0a:	189b      	adds	r3, r3, r2
 8009c0c:	011a      	lsls	r2, r3, #4
 8009c0e:	1ad2      	subs	r2, r2, r3
 8009c10:	0113      	lsls	r3, r2, #4
 8009c12:	1a9b      	subs	r3, r3, r2
 8009c14:	01db      	lsls	r3, r3, #7
 8009c16:	0019      	movs	r1, r3
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	001a      	movs	r2, r3
 8009c1e:	0013      	movs	r3, r2
 8009c20:	011b      	lsls	r3, r3, #4
 8009c22:	1a9b      	subs	r3, r3, r2
 8009c24:	011a      	lsls	r2, r3, #4
 8009c26:	1ad2      	subs	r2, r2, r3
 8009c28:	0113      	lsls	r3, r2, #4
 8009c2a:	001a      	movs	r2, r3
 8009c2c:	0013      	movs	r3, r2
 8009c2e:	18ca      	adds	r2, r1, r3
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	785b      	ldrb	r3, [r3, #1]
 8009c34:	0019      	movs	r1, r3
 8009c36:	000b      	movs	r3, r1
 8009c38:	011b      	lsls	r3, r3, #4
 8009c3a:	1a5b      	subs	r3, r3, r1
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	18d3      	adds	r3, r2, r3
 8009c40:	683a      	ldr	r2, [r7, #0]
 8009c42:	7892      	ldrb	r2, [r2, #2]
 8009c44:	189b      	adds	r3, r3, r2
 8009c46:	60bb      	str	r3, [r7, #8]

    return ts ;
 8009c48:	68bb      	ldr	r3, [r7, #8]
}
 8009c4a:	0018      	movs	r0, r3
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	b006      	add	sp, #24
 8009c50:	bd80      	pop	{r7, pc}
 8009c52:	46c0      	nop			; (mov r8, r8)
 8009c54:	fffff84f 	.word	0xfffff84f
 8009c58:	fff50736 	.word	0xfff50736
 8009c5c:	080142fc 	.word	0x080142fc

08009c60 <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009c60:	b590      	push	{r4, r7, lr}
 8009c62:	b08b      	sub	sp, #44	; 0x2c
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	60f8      	str	r0, [r7, #12]
 8009c68:	60b9      	str	r1, [r7, #8]
 8009c6a:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	213c      	movs	r1, #60	; 0x3c
 8009c70:	0018      	movs	r0, r3
 8009c72:	f7f6 fae9 	bl	8000248 <__aeabi_uidivmod>
 8009c76:	000b      	movs	r3, r1
 8009c78:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	213c      	movs	r1, #60	; 0x3c
 8009c7e:	0018      	movs	r0, r3
 8009c80:	f7f6 fa5c 	bl	800013c <__udivsi3>
 8009c84:	0003      	movs	r3, r0
 8009c86:	213c      	movs	r1, #60	; 0x3c
 8009c88:	0018      	movs	r0, r3
 8009c8a:	f7f6 fadd 	bl	8000248 <__aeabi_uidivmod>
 8009c8e:	000b      	movs	r3, r1
 8009c90:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	22e1      	movs	r2, #225	; 0xe1
 8009c96:	0111      	lsls	r1, r2, #4
 8009c98:	0018      	movs	r0, r3
 8009c9a:	f7f6 fa4f 	bl	800013c <__udivsi3>
 8009c9e:	0003      	movs	r3, r0
 8009ca0:	2118      	movs	r1, #24
 8009ca2:	0018      	movs	r0, r3
 8009ca4:	f7f6 fad0 	bl	8000248 <__aeabi_uidivmod>
 8009ca8:	000b      	movs	r3, r1
 8009caa:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	493b      	ldr	r1, [pc, #236]	; (8009d9c <my_conv_timestamp2rtc+0x13c>)
 8009cb0:	0018      	movs	r0, r3
 8009cb2:	f7f6 fa43 	bl	800013c <__udivsi3>
 8009cb6:	0003      	movs	r3, r0
 8009cb8:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 8009cba:	4b39      	ldr	r3, [pc, #228]	; (8009da0 <my_conv_timestamp2rtc+0x140>)
 8009cbc:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8009cbe:	e00d      	b.n	8009cdc <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 8009cc0:	6a3b      	ldr	r3, [r7, #32]
 8009cc2:	0018      	movs	r0, r3
 8009cc4:	f000 f870 	bl	8009da8 <my_conv_is_leap_year>
 8009cc8:	0003      	movs	r3, r0
 8009cca:	336e      	adds	r3, #110	; 0x6e
 8009ccc:	33ff      	adds	r3, #255	; 0xff
 8009cce:	001a      	movs	r2, r3
 8009cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cd2:	1a9b      	subs	r3, r3, r2
 8009cd4:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 8009cd6:	6a3b      	ldr	r3, [r7, #32]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8009cdc:	6a3b      	ldr	r3, [r7, #32]
 8009cde:	0018      	movs	r0, r3
 8009ce0:	f000 f862 	bl	8009da8 <my_conv_is_leap_year>
 8009ce4:	0003      	movs	r3, r0
 8009ce6:	336e      	adds	r3, #110	; 0x6e
 8009ce8:	33ff      	adds	r3, #255	; 0xff
 8009cea:	001a      	movs	r2, r3
 8009cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d2e6      	bcs.n	8009cc0 <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8009cf6:	e018      	b.n	8009d2a <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 8009cf8:	4b2a      	ldr	r3, [pc, #168]	; (8009da4 <my_conv_timestamp2rtc+0x144>)
 8009cfa:	69fa      	ldr	r2, [r7, #28]
 8009cfc:	0052      	lsls	r2, r2, #1
 8009cfe:	5ad3      	ldrh	r3, [r2, r3]
 8009d00:	001c      	movs	r4, r3
 8009d02:	69fb      	ldr	r3, [r7, #28]
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d107      	bne.n	8009d18 <my_conv_timestamp2rtc+0xb8>
 8009d08:	6a3b      	ldr	r3, [r7, #32]
 8009d0a:	0018      	movs	r0, r3
 8009d0c:	f000 f84c 	bl	8009da8 <my_conv_is_leap_year>
 8009d10:	1e03      	subs	r3, r0, #0
 8009d12:	d001      	beq.n	8009d18 <my_conv_timestamp2rtc+0xb8>
 8009d14:	2301      	movs	r3, #1
 8009d16:	e000      	b.n	8009d1a <my_conv_timestamp2rtc+0xba>
 8009d18:	2300      	movs	r3, #0
 8009d1a:	191b      	adds	r3, r3, r4
 8009d1c:	001a      	movs	r2, r3
 8009d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d20:	1a9b      	subs	r3, r3, r2
 8009d22:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 8009d24:	69fb      	ldr	r3, [r7, #28]
 8009d26:	3301      	adds	r3, #1
 8009d28:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8009d2a:	4b1e      	ldr	r3, [pc, #120]	; (8009da4 <my_conv_timestamp2rtc+0x144>)
 8009d2c:	69fa      	ldr	r2, [r7, #28]
 8009d2e:	0052      	lsls	r2, r2, #1
 8009d30:	5ad3      	ldrh	r3, [r2, r3]
 8009d32:	001c      	movs	r4, r3
 8009d34:	69fb      	ldr	r3, [r7, #28]
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	d107      	bne.n	8009d4a <my_conv_timestamp2rtc+0xea>
 8009d3a:	6a3b      	ldr	r3, [r7, #32]
 8009d3c:	0018      	movs	r0, r3
 8009d3e:	f000 f833 	bl	8009da8 <my_conv_is_leap_year>
 8009d42:	1e03      	subs	r3, r0, #0
 8009d44:	d001      	beq.n	8009d4a <my_conv_timestamp2rtc+0xea>
 8009d46:	2301      	movs	r3, #1
 8009d48:	e000      	b.n	8009d4c <my_conv_timestamp2rtc+0xec>
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	191b      	adds	r3, r3, r4
 8009d4e:	001a      	movs	r2, r3
 8009d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d2d0      	bcs.n	8009cf8 <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 8009d56:	6a3b      	ldr	r3, [r7, #32]
 8009d58:	b2db      	uxtb	r3, r3
 8009d5a:	3330      	adds	r3, #48	; 0x30
 8009d5c:	b2da      	uxtb	r2, r3
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 8009d62:	69fb      	ldr	r3, [r7, #28]
 8009d64:	b2db      	uxtb	r3, r3
 8009d66:	3301      	adds	r3, #1
 8009d68:	b2da      	uxtb	r2, r3
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 8009d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	3301      	adds	r3, #1
 8009d74:	b2da      	uxtb	r2, r3
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	b2da      	uxtb	r2, r3
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	b2da      	uxtb	r2, r3
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 8009d8a:	69bb      	ldr	r3, [r7, #24]
 8009d8c:	b2da      	uxtb	r2, r3
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	709a      	strb	r2, [r3, #2]
}
 8009d92:	46c0      	nop			; (mov r8, r8)
 8009d94:	46bd      	mov	sp, r7
 8009d96:	b00b      	add	sp, #44	; 0x2c
 8009d98:	bd90      	pop	{r4, r7, pc}
 8009d9a:	46c0      	nop			; (mov r8, r8)
 8009d9c:	00015180 	.word	0x00015180
 8009da0:	000007b2 	.word	0x000007b2
 8009da4:	08014308 	.word	0x08014308

08009da8 <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b082      	sub	sp, #8
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2203      	movs	r2, #3
 8009db4:	4013      	ands	r3, r2
 8009db6:	d106      	bne.n	8009dc6 <my_conv_is_leap_year+0x1e>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2164      	movs	r1, #100	; 0x64
 8009dbc:	0018      	movs	r0, r3
 8009dbe:	f7f6 fb2d 	bl	800041c <__aeabi_idivmod>
 8009dc2:	1e0b      	subs	r3, r1, #0
 8009dc4:	d107      	bne.n	8009dd6 <my_conv_is_leap_year+0x2e>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	22c8      	movs	r2, #200	; 0xc8
 8009dca:	0051      	lsls	r1, r2, #1
 8009dcc:	0018      	movs	r0, r3
 8009dce:	f7f6 fb25 	bl	800041c <__aeabi_idivmod>
 8009dd2:	1e0b      	subs	r3, r1, #0
 8009dd4:	d101      	bne.n	8009dda <my_conv_is_leap_year+0x32>
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e000      	b.n	8009ddc <my_conv_is_leap_year+0x34>
 8009dda:	2300      	movs	r3, #0
}
 8009ddc:	0018      	movs	r0, r3
 8009dde:	46bd      	mov	sp, r7
 8009de0:	b002      	add	sp, #8
 8009de2:	bd80      	pop	{r7, pc}

08009de4 <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 8009de4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009de6:	b089      	sub	sp, #36	; 0x24
 8009de8:	af04      	add	r7, sp, #16
 8009dea:	60f8      	str	r0, [r7, #12]
 8009dec:	60b9      	str	r1, [r7, #8]
 8009dee:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	78db      	ldrb	r3, [r3, #3]
 8009df4:	22fa      	movs	r2, #250	; 0xfa
 8009df6:	00d2      	lsls	r2, r2, #3
 8009df8:	189a      	adds	r2, r3, r2
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	785b      	ldrb	r3, [r3, #1]
 8009dfe:	469c      	mov	ip, r3
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	789b      	ldrb	r3, [r3, #2]
 8009e04:	001c      	movs	r4, r3
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	781b      	ldrb	r3, [r3, #0]
 8009e0a:	001d      	movs	r5, r3
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	785b      	ldrb	r3, [r3, #1]
 8009e10:	001e      	movs	r6, r3
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	789b      	ldrb	r3, [r3, #2]
 8009e16:	4906      	ldr	r1, [pc, #24]	; (8009e30 <my_conv_dt_2_dts+0x4c>)
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	9303      	str	r3, [sp, #12]
 8009e1c:	9602      	str	r6, [sp, #8]
 8009e1e:	9501      	str	r5, [sp, #4]
 8009e20:	9400      	str	r4, [sp, #0]
 8009e22:	4663      	mov	r3, ip
 8009e24:	f001 fe32 	bl	800ba8c <sprintf>
}
 8009e28:	46c0      	nop			; (mov r8, r8)
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	b005      	add	sp, #20
 8009e2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e30:	080141f0 	.word	0x080141f0

08009e34 <my_nmea_message>:
#include <inttypes.h>
#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b084      	sub	sp, #16
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	60f8      	str	r0, [r7, #12]
 8009e3c:	60b9      	str	r1, [r7, #8]
 8009e3e:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	781b      	ldrb	r3, [r3, #0]
 8009e44:	2b24      	cmp	r3, #36	; 0x24
 8009e46:	d117      	bne.n	8009e78 <my_nmea_message+0x44>
    {
        *i = 0 ;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	781b      	ldrb	r3, [r3, #0]
 8009e52:	1c5a      	adds	r2, r3, #1
 8009e54:	b2d1      	uxtb	r1, r2
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	7011      	strb	r1, [r2, #0]
 8009e5a:	001a      	movs	r2, r3
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	189b      	adds	r3, r3, r2
 8009e60:	68fa      	ldr	r2, [r7, #12]
 8009e62:	7812      	ldrb	r2, [r2, #0]
 8009e64:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	781b      	ldrb	r3, [r3, #0]
 8009e6a:	001a      	movs	r2, r3
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	189b      	adds	r3, r3, r2
 8009e70:	2200      	movs	r2, #0
 8009e72:	701a      	strb	r2, [r3, #0]
        return 0 ;
 8009e74:	2300      	movs	r3, #0
 8009e76:	e045      	b.n	8009f04 <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	781b      	ldrb	r3, [r3, #0]
 8009e7c:	2b1f      	cmp	r3, #31
 8009e7e:	d907      	bls.n	8009e90 <my_nmea_message+0x5c>
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	781b      	ldrb	r3, [r3, #0]
 8009e84:	2b7e      	cmp	r3, #126	; 0x7e
 8009e86:	d803      	bhi.n	8009e90 <my_nmea_message+0x5c>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	781b      	ldrb	r3, [r3, #0]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d103      	bne.n	8009e98 <my_nmea_message+0x64>
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	781b      	ldrb	r3, [r3, #0]
 8009e94:	2b0d      	cmp	r3, #13
 8009e96:	d114      	bne.n	8009ec2 <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	781b      	ldrb	r3, [r3, #0]
 8009e9c:	1c5a      	adds	r2, r3, #1
 8009e9e:	b2d1      	uxtb	r1, r2
 8009ea0:	687a      	ldr	r2, [r7, #4]
 8009ea2:	7011      	strb	r1, [r2, #0]
 8009ea4:	001a      	movs	r2, r3
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	189b      	adds	r3, r3, r2
 8009eaa:	68fa      	ldr	r2, [r7, #12]
 8009eac:	7812      	ldrb	r2, [r2, #0]
 8009eae:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	001a      	movs	r2, r3
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	189b      	adds	r3, r3, r2
 8009eba:	2200      	movs	r2, #0
 8009ebc:	701a      	strb	r2, [r3, #0]
        return 1 ;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	e020      	b.n	8009f04 <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	781b      	ldrb	r3, [r3, #0]
 8009ec6:	2b0a      	cmp	r3, #10
 8009ec8:	d11a      	bne.n	8009f00 <my_nmea_message+0xcc>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	781b      	ldrb	r3, [r3, #0]
 8009ece:	2b01      	cmp	r3, #1
 8009ed0:	d916      	bls.n	8009f00 <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	781b      	ldrb	r3, [r3, #0]
 8009ed6:	3b01      	subs	r3, #1
 8009ed8:	b2da      	uxtb	r2, r3
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	701a      	strb	r2, [r3, #0]
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	781b      	ldrb	r3, [r3, #0]
 8009ee2:	001a      	movs	r2, r3
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	189b      	adds	r3, r3, r2
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	2b0d      	cmp	r3, #13
 8009eec:	d108      	bne.n	8009f00 <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	001a      	movs	r2, r3
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	189b      	adds	r3, r3, r2
 8009ef8:	2200      	movs	r2, #0
 8009efa:	701a      	strb	r2, [r3, #0]
            return 2 ;
 8009efc:	2302      	movs	r3, #2
 8009efe:	e001      	b.n	8009f04 <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 8009f00:	2301      	movs	r3, #1
 8009f02:	425b      	negs	r3, r3
}
 8009f04:	0018      	movs	r0, r3
 8009f06:	46bd      	mov	sp, r7
 8009f08:	b004      	add	sp, #16
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b082      	sub	sp, #8
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
	return m[9] ;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	3309      	adds	r3, #9
 8009f18:	781b      	ldrb	r3, [r3, #0]
}
 8009f1a:	0018      	movs	r0, r3
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	b002      	add	sp, #8
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 8009f22:	b5b0      	push	{r4, r5, r7, lr}
 8009f24:	b086      	sub	sp, #24
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	220f      	movs	r2, #15
 8009f2e:	212c      	movs	r1, #44	; 0x2c
 8009f30:	0018      	movs	r0, r3
 8009f32:	f7ff fddd 	bl	8009af0 <my_find_char_position>
 8009f36:	0003      	movs	r3, r0
 8009f38:	001a      	movs	r2, r3
 8009f3a:	2517      	movs	r5, #23
 8009f3c:	197b      	adds	r3, r7, r5
 8009f3e:	3201      	adds	r2, #1
 8009f40:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2210      	movs	r2, #16
 8009f46:	212c      	movs	r1, #44	; 0x2c
 8009f48:	0018      	movs	r0, r3
 8009f4a:	f7ff fdd1 	bl	8009af0 <my_find_char_position>
 8009f4e:	0003      	movs	r3, r0
 8009f50:	0019      	movs	r1, r3
 8009f52:	2416      	movs	r4, #22
 8009f54:	193b      	adds	r3, r7, r4
 8009f56:	197a      	adds	r2, r7, r5
 8009f58:	7812      	ldrb	r2, [r2, #0]
 8009f5a:	1a8a      	subs	r2, r1, r2
 8009f5c:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 8009f5e:	193b      	adds	r3, r7, r4
 8009f60:	781b      	ldrb	r3, [r3, #0]
 8009f62:	3301      	adds	r3, #1
 8009f64:	0018      	movs	r0, r3
 8009f66:	f000 fb93 	bl	800a690 <malloc>
 8009f6a:	0003      	movs	r3, r0
 8009f6c:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu łańcucha
 8009f6e:	197b      	adds	r3, r7, r5
 8009f70:	781b      	ldrb	r3, [r3, #0]
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	18d1      	adds	r1, r2, r3
 8009f76:	193b      	adds	r3, r7, r4
 8009f78:	781a      	ldrb	r2, [r3, #0]
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	0018      	movs	r0, r3
 8009f7e:	f001 fe34 	bl	800bbea <strncpy>
	pdop_s[pdop_length] = '\0';
 8009f82:	193b      	adds	r3, r7, r4
 8009f84:	781b      	ldrb	r3, [r3, #0]
 8009f86:	693a      	ldr	r2, [r7, #16]
 8009f88:	18d3      	adds	r3, r2, r3
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 8009f8e:	693b      	ldr	r3, [r7, #16]
 8009f90:	0018      	movs	r0, r3
 8009f92:	f7ff fd99 	bl	8009ac8 <my_string2double_conv>
 8009f96:	0002      	movs	r2, r0
 8009f98:	000b      	movs	r3, r1
 8009f9a:	60ba      	str	r2, [r7, #8]
 8009f9c:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	0018      	movs	r0, r3
 8009fa2:	f000 fb7f 	bl	800a6a4 <free>
	return pdop ; // przed zwróceniem zaokrąglij do 2 miejsc po przecinku
 8009fa6:	68ba      	ldr	r2, [r7, #8]
 8009fa8:	68fb      	ldr	r3, [r7, #12]
}
 8009faa:	0010      	movs	r0, r2
 8009fac:	0019      	movs	r1, r3
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	b006      	add	sp, #24
 8009fb2:	bdb0      	pop	{r4, r5, r7, pc}

08009fb4 <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 8009fb4:	b590      	push	{r4, r7, lr}
 8009fb6:	b085      	sub	sp, #20
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 8009fbc:	230f      	movs	r3, #15
 8009fbe:	18fb      	adds	r3, r7, r3
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 8009fc4:	230e      	movs	r3, #14
 8009fc6:	18fb      	adds	r3, r7, r3
 8009fc8:	2201      	movs	r2, #1
 8009fca:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8009fcc:	e00f      	b.n	8009fee <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 8009fce:	220e      	movs	r2, #14
 8009fd0:	18bb      	adds	r3, r7, r2
 8009fd2:	781b      	ldrb	r3, [r3, #0]
 8009fd4:	18ba      	adds	r2, r7, r2
 8009fd6:	1c59      	adds	r1, r3, #1
 8009fd8:	7011      	strb	r1, [r2, #0]
 8009fda:	001a      	movs	r2, r3
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	189b      	adds	r3, r3, r2
 8009fe0:	7819      	ldrb	r1, [r3, #0]
 8009fe2:	220f      	movs	r2, #15
 8009fe4:	18bb      	adds	r3, r7, r2
 8009fe6:	18ba      	adds	r2, r7, r2
 8009fe8:	7812      	ldrb	r2, [r2, #0]
 8009fea:	404a      	eors	r2, r1
 8009fec:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8009fee:	210e      	movs	r1, #14
 8009ff0:	187b      	adds	r3, r7, r1
 8009ff2:	781b      	ldrb	r3, [r3, #0]
 8009ff4:	687a      	ldr	r2, [r7, #4]
 8009ff6:	18d3      	adds	r3, r2, r3
 8009ff8:	781b      	ldrb	r3, [r3, #0]
 8009ffa:	2b2a      	cmp	r3, #42	; 0x2a
 8009ffc:	d00a      	beq.n	800a014 <is_my_nmea_checksum_ok+0x60>
 8009ffe:	187b      	adds	r3, r7, r1
 800a000:	781b      	ldrb	r3, [r3, #0]
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	18d3      	adds	r3, r2, r3
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d003      	beq.n	800a014 <is_my_nmea_checksum_ok+0x60>
 800a00c:	187b      	adds	r3, r7, r1
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d1dc      	bne.n	8009fce <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 800a014:	230f      	movs	r3, #15
 800a016:	18fb      	adds	r3, r7, r3
 800a018:	781c      	ldrb	r4, [r3, #0]
 800a01a:	210e      	movs	r1, #14
 800a01c:	187b      	adds	r3, r7, r1
 800a01e:	187a      	adds	r2, r7, r1
 800a020:	7812      	ldrb	r2, [r2, #0]
 800a022:	3201      	adds	r2, #1
 800a024:	701a      	strb	r2, [r3, #0]
 800a026:	187b      	adds	r3, r7, r1
 800a028:	781b      	ldrb	r3, [r3, #0]
 800a02a:	687a      	ldr	r2, [r7, #4]
 800a02c:	18d3      	adds	r3, r2, r3
 800a02e:	2210      	movs	r2, #16
 800a030:	2100      	movs	r1, #0
 800a032:	0018      	movs	r0, r3
 800a034:	f001 fc26 	bl	800b884 <strtol>
 800a038:	0003      	movs	r3, r0
 800a03a:	1ae3      	subs	r3, r4, r3
 800a03c:	425a      	negs	r2, r3
 800a03e:	4153      	adcs	r3, r2
 800a040:	b2db      	uxtb	r3, r3
}
 800a042:	0018      	movs	r0, r3
 800a044:	46bd      	mov	sp, r7
 800a046:	b005      	add	sp, #20
 800a048:	bd90      	pop	{r4, r7, pc}
	...

0800a04c <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 800a04c:	b5b0      	push	{r4, r5, r7, lr}
 800a04e:	b086      	sub	sp, #24
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	000a      	movs	r2, r1
 800a056:	1cfb      	adds	r3, r7, #3
 800a058:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 800a05a:	2308      	movs	r3, #8
 800a05c:	18fa      	adds	r2, r7, r3
 800a05e:	492f      	ldr	r1, [pc, #188]	; (800a11c <nmea2decimal+0xd0>)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	0018      	movs	r0, r3
 800a064:	f001 fd32 	bl	800bacc <sscanf>
    min = deg / 100 ;
 800a068:	68b8      	ldr	r0, [r7, #8]
 800a06a:	68f9      	ldr	r1, [r7, #12]
 800a06c:	2200      	movs	r2, #0
 800a06e:	4b2c      	ldr	r3, [pc, #176]	; (800a120 <nmea2decimal+0xd4>)
 800a070:	f7f6 ff02 	bl	8000e78 <__aeabi_ddiv>
 800a074:	0002      	movs	r2, r0
 800a076:	000b      	movs	r3, r1
 800a078:	613a      	str	r2, [r7, #16]
 800a07a:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 800a07c:	6938      	ldr	r0, [r7, #16]
 800a07e:	6979      	ldr	r1, [r7, #20]
 800a080:	f7f8 f956 	bl	8002330 <__aeabi_d2iz>
 800a084:	0003      	movs	r3, r0
 800a086:	0018      	movs	r0, r3
 800a088:	f7f8 f988 	bl	800239c <__aeabi_i2d>
 800a08c:	0002      	movs	r2, r0
 800a08e:	000b      	movs	r3, r1
 800a090:	60ba      	str	r2, [r7, #8]
 800a092:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 800a094:	68ba      	ldr	r2, [r7, #8]
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	6938      	ldr	r0, [r7, #16]
 800a09a:	6979      	ldr	r1, [r7, #20]
 800a09c:	f7f7 fda8 	bl	8001bf0 <__aeabi_dsub>
 800a0a0:	0002      	movs	r2, r0
 800a0a2:	000b      	movs	r3, r1
 800a0a4:	0010      	movs	r0, r2
 800a0a6:	0019      	movs	r1, r3
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	4b1e      	ldr	r3, [pc, #120]	; (800a124 <nmea2decimal+0xd8>)
 800a0ac:	f7f7 fade 	bl	800166c <__aeabi_dmul>
 800a0b0:	0002      	movs	r2, r0
 800a0b2:	000b      	movs	r3, r1
 800a0b4:	613a      	str	r2, [r7, #16]
 800a0b6:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	4b1b      	ldr	r3, [pc, #108]	; (800a128 <nmea2decimal+0xdc>)
 800a0bc:	6938      	ldr	r0, [r7, #16]
 800a0be:	6979      	ldr	r1, [r7, #20]
 800a0c0:	f7f6 feda 	bl	8000e78 <__aeabi_ddiv>
 800a0c4:	0002      	movs	r2, r0
 800a0c6:	000b      	movs	r3, r1
 800a0c8:	613a      	str	r2, [r7, #16]
 800a0ca:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 800a0cc:	1cfb      	adds	r3, r7, #3
 800a0ce:	781b      	ldrb	r3, [r3, #0]
 800a0d0:	2b53      	cmp	r3, #83	; 0x53
 800a0d2:	d003      	beq.n	800a0dc <nmea2decimal+0x90>
 800a0d4:	1cfb      	adds	r3, r7, #3
 800a0d6:	781b      	ldrb	r3, [r3, #0]
 800a0d8:	2b57      	cmp	r3, #87	; 0x57
 800a0da:	d10e      	bne.n	800a0fa <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 800a0dc:	68b8      	ldr	r0, [r7, #8]
 800a0de:	68f9      	ldr	r1, [r7, #12]
 800a0e0:	693a      	ldr	r2, [r7, #16]
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	f7f6 fb68 	bl	80007b8 <__aeabi_dadd>
 800a0e8:	0002      	movs	r2, r0
 800a0ea:	000b      	movs	r3, r1
 800a0ec:	0011      	movs	r1, r2
 800a0ee:	000c      	movs	r4, r1
 800a0f0:	2180      	movs	r1, #128	; 0x80
 800a0f2:	0609      	lsls	r1, r1, #24
 800a0f4:	4059      	eors	r1, r3
 800a0f6:	000d      	movs	r5, r1
 800a0f8:	e009      	b.n	800a10e <nmea2decimal+0xc2>
    else
    	return deg + min ;
 800a0fa:	68b8      	ldr	r0, [r7, #8]
 800a0fc:	68f9      	ldr	r1, [r7, #12]
 800a0fe:	693a      	ldr	r2, [r7, #16]
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	f7f6 fb59 	bl	80007b8 <__aeabi_dadd>
 800a106:	0002      	movs	r2, r0
 800a108:	000b      	movs	r3, r1
 800a10a:	0014      	movs	r4, r2
 800a10c:	001d      	movs	r5, r3
}
 800a10e:	0022      	movs	r2, r4
 800a110:	002b      	movs	r3, r5
 800a112:	0010      	movs	r0, r2
 800a114:	0019      	movs	r1, r3
 800a116:	46bd      	mov	sp, r7
 800a118:	b006      	add	sp, #24
 800a11a:	bdb0      	pop	{r4, r5, r7, pc}
 800a11c:	08014210 	.word	0x08014210
 800a120:	40590000 	.word	0x40590000
 800a124:	40240000 	.word	0x40240000
 800a128:	40180000 	.word	0x40180000

0800a12c <my_nmea_get_gngll_coordinates>:

void my_nmea_get_gngll_coordinates ( const char* m , fix_astro* fix3d )
{
 800a12c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a12e:	b08d      	sub	sp, #52	; 0x34
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
 800a134:	6039      	str	r1, [r7, #0]
	char direction ;

	// UTC part

	// Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2201      	movs	r2, #1
 800a13a:	212c      	movs	r1, #44	; 0x2c
 800a13c:	0018      	movs	r0, r3
 800a13e:	f7ff fcd7 	bl	8009af0 <my_find_char_position>
 800a142:	0003      	movs	r3, r0
 800a144:	001a      	movs	r2, r3
 800a146:	252f      	movs	r5, #47	; 0x2f
 800a148:	197b      	adds	r3, r7, r5
 800a14a:	3201      	adds	r2, #1
 800a14c:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2202      	movs	r2, #2
 800a152:	212c      	movs	r1, #44	; 0x2c
 800a154:	0018      	movs	r0, r3
 800a156:	f7ff fccb 	bl	8009af0 <my_find_char_position>
 800a15a:	0003      	movs	r3, r0
 800a15c:	0019      	movs	r1, r3
 800a15e:	242e      	movs	r4, #46	; 0x2e
 800a160:	193b      	adds	r3, r7, r4
 800a162:	197a      	adds	r2, r7, r5
 800a164:	7812      	ldrb	r2, [r2, #0]
 800a166:	1a8a      	subs	r2, r1, r2
 800a168:	701a      	strb	r2, [r3, #0]

	char* latitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a16a:	193b      	adds	r3, r7, r4
 800a16c:	781b      	ldrb	r3, [r3, #0]
 800a16e:	3301      	adds	r3, #1
 800a170:	0018      	movs	r0, r3
 800a172:	f000 fa8d 	bl	800a690 <malloc>
 800a176:	0003      	movs	r3, r0
 800a178:	62bb      	str	r3, [r7, #40]	; 0x28
	strncpy ( latitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu łańcucha
 800a17a:	197b      	adds	r3, r7, r5
 800a17c:	781b      	ldrb	r3, [r3, #0]
 800a17e:	687a      	ldr	r2, [r7, #4]
 800a180:	18d1      	adds	r1, r2, r3
 800a182:	193b      	adds	r3, r7, r4
 800a184:	781a      	ldrb	r2, [r3, #0]
 800a186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a188:	0018      	movs	r0, r3
 800a18a:	f001 fd2e 	bl	800bbea <strncpy>
	latitude_s_temp[coordinate_length] = '\0';
 800a18e:	193b      	adds	r3, r7, r4
 800a190:	781b      	ldrb	r3, [r3, #0]
 800a192:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a194:	18d3      	adds	r3, r2, r3
 800a196:	2200      	movs	r2, #0
 800a198:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a19a:	197b      	adds	r3, r7, r5
 800a19c:	781a      	ldrb	r2, [r3, #0]
 800a19e:	193b      	adds	r3, r7, r4
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	18d3      	adds	r3, r2, r3
 800a1a4:	3301      	adds	r3, #1
 800a1a6:	687a      	ldr	r2, [r7, #4]
 800a1a8:	18d2      	adds	r2, r2, r3
 800a1aa:	2627      	movs	r6, #39	; 0x27
 800a1ac:	19bb      	adds	r3, r7, r6
 800a1ae:	7812      	ldrb	r2, [r2, #0]
 800a1b0:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s_temp , direction ) ;
 800a1b2:	19bb      	adds	r3, r7, r6
 800a1b4:	781a      	ldrb	r2, [r3, #0]
 800a1b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1b8:	0011      	movs	r1, r2
 800a1ba:	0018      	movs	r0, r3
 800a1bc:	f7ff ff46 	bl	800a04c <nmea2decimal>
 800a1c0:	0002      	movs	r2, r0
 800a1c2:	000b      	movs	r3, r1
 800a1c4:	61ba      	str	r2, [r7, #24]
 800a1c6:	61fb      	str	r3, [r7, #28]
	free ( latitude_s_temp ) ;
 800a1c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ca:	0018      	movs	r0, r3
 800a1cc:	f000 fa6a 	bl	800a6a4 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	4b49      	ldr	r3, [pc, #292]	; (800a2f8 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a1d4:	69b8      	ldr	r0, [r7, #24]
 800a1d6:	69f9      	ldr	r1, [r7, #28]
 800a1d8:	f7f7 fa48 	bl	800166c <__aeabi_dmul>
 800a1dc:	0002      	movs	r2, r0
 800a1de:	000b      	movs	r3, r1
 800a1e0:	0010      	movs	r0, r2
 800a1e2:	0019      	movs	r1, r3
 800a1e4:	f008 fa1e 	bl	8012624 <round>
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	4b43      	ldr	r3, [pc, #268]	; (800a2f8 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a1ec:	f7f6 fe44 	bl	8000e78 <__aeabi_ddiv>
 800a1f0:	0002      	movs	r2, r0
 800a1f2:	000b      	movs	r3, r1
 800a1f4:	61ba      	str	r2, [r7, #24]
 800a1f6:	61fb      	str	r3, [r7, #28]
	//snprintf ( latitude_s , 12 , "%.6lf" , latitude_d ) ;
	fix3d->latitude_astro_geo_wr = (int32_t) ( latitude_d * 10000000 ) ;
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	4b40      	ldr	r3, [pc, #256]	; (800a2fc <my_nmea_get_gngll_coordinates+0x1d0>)
 800a1fc:	69b8      	ldr	r0, [r7, #24]
 800a1fe:	69f9      	ldr	r1, [r7, #28]
 800a200:	f7f7 fa34 	bl	800166c <__aeabi_dmul>
 800a204:	0002      	movs	r2, r0
 800a206:	000b      	movs	r3, r1
 800a208:	0010      	movs	r0, r2
 800a20a:	0019      	movs	r1, r3
 800a20c:	f7f8 f890 	bl	8002330 <__aeabi_d2iz>
 800a210:	0002      	movs	r2, r0
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	601a      	str	r2, [r3, #0]

	// Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2203      	movs	r2, #3
 800a21a:	212c      	movs	r1, #44	; 0x2c
 800a21c:	0018      	movs	r0, r3
 800a21e:	f7ff fc67 	bl	8009af0 <my_find_char_position>
 800a222:	0003      	movs	r3, r0
 800a224:	001a      	movs	r2, r3
 800a226:	197b      	adds	r3, r7, r5
 800a228:	3201      	adds	r2, #1
 800a22a:	701a      	strb	r2, [r3, #0]
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2204      	movs	r2, #4
 800a230:	212c      	movs	r1, #44	; 0x2c
 800a232:	0018      	movs	r0, r3
 800a234:	f7ff fc5c 	bl	8009af0 <my_find_char_position>
 800a238:	0003      	movs	r3, r0
 800a23a:	0019      	movs	r1, r3
 800a23c:	193b      	adds	r3, r7, r4
 800a23e:	197a      	adds	r2, r7, r5
 800a240:	7812      	ldrb	r2, [r2, #0]
 800a242:	1a8a      	subs	r2, r1, r2
 800a244:	701a      	strb	r2, [r3, #0]

	char* longitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a246:	193b      	adds	r3, r7, r4
 800a248:	781b      	ldrb	r3, [r3, #0]
 800a24a:	3301      	adds	r3, #1
 800a24c:	0018      	movs	r0, r3
 800a24e:	f000 fa1f 	bl	800a690 <malloc>
 800a252:	0003      	movs	r3, r0
 800a254:	617b      	str	r3, [r7, #20]
	strncpy ( longitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu łańcucha
 800a256:	197b      	adds	r3, r7, r5
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	687a      	ldr	r2, [r7, #4]
 800a25c:	18d1      	adds	r1, r2, r3
 800a25e:	193b      	adds	r3, r7, r4
 800a260:	781a      	ldrb	r2, [r3, #0]
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	0018      	movs	r0, r3
 800a266:	f001 fcc0 	bl	800bbea <strncpy>
	longitude_s_temp[coordinate_length] = '\0';
 800a26a:	193b      	adds	r3, r7, r4
 800a26c:	781b      	ldrb	r3, [r3, #0]
 800a26e:	697a      	ldr	r2, [r7, #20]
 800a270:	18d3      	adds	r3, r2, r3
 800a272:	2200      	movs	r2, #0
 800a274:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a276:	197b      	adds	r3, r7, r5
 800a278:	781a      	ldrb	r2, [r3, #0]
 800a27a:	193b      	adds	r3, r7, r4
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	18d3      	adds	r3, r2, r3
 800a280:	3301      	adds	r3, #1
 800a282:	687a      	ldr	r2, [r7, #4]
 800a284:	18d2      	adds	r2, r2, r3
 800a286:	19bb      	adds	r3, r7, r6
 800a288:	7812      	ldrb	r2, [r2, #0]
 800a28a:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s_temp , direction ) ;
 800a28c:	19bb      	adds	r3, r7, r6
 800a28e:	781a      	ldrb	r2, [r3, #0]
 800a290:	697b      	ldr	r3, [r7, #20]
 800a292:	0011      	movs	r1, r2
 800a294:	0018      	movs	r0, r3
 800a296:	f7ff fed9 	bl	800a04c <nmea2decimal>
 800a29a:	0002      	movs	r2, r0
 800a29c:	000b      	movs	r3, r1
 800a29e:	60ba      	str	r2, [r7, #8]
 800a2a0:	60fb      	str	r3, [r7, #12]
	free ( longitude_s_temp ) ;
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	0018      	movs	r0, r3
 800a2a6:	f000 f9fd 	bl	800a6a4 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	4b12      	ldr	r3, [pc, #72]	; (800a2f8 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a2ae:	68b8      	ldr	r0, [r7, #8]
 800a2b0:	68f9      	ldr	r1, [r7, #12]
 800a2b2:	f7f7 f9db 	bl	800166c <__aeabi_dmul>
 800a2b6:	0002      	movs	r2, r0
 800a2b8:	000b      	movs	r3, r1
 800a2ba:	0010      	movs	r0, r2
 800a2bc:	0019      	movs	r1, r3
 800a2be:	f008 f9b1 	bl	8012624 <round>
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	4b0c      	ldr	r3, [pc, #48]	; (800a2f8 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a2c6:	f7f6 fdd7 	bl	8000e78 <__aeabi_ddiv>
 800a2ca:	0002      	movs	r2, r0
 800a2cc:	000b      	movs	r3, r1
 800a2ce:	60ba      	str	r2, [r7, #8]
 800a2d0:	60fb      	str	r3, [r7, #12]
	//snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	fix3d->longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	4b09      	ldr	r3, [pc, #36]	; (800a2fc <my_nmea_get_gngll_coordinates+0x1d0>)
 800a2d6:	68b8      	ldr	r0, [r7, #8]
 800a2d8:	68f9      	ldr	r1, [r7, #12]
 800a2da:	f7f7 f9c7 	bl	800166c <__aeabi_dmul>
 800a2de:	0002      	movs	r2, r0
 800a2e0:	000b      	movs	r3, r1
 800a2e2:	0010      	movs	r0, r2
 800a2e4:	0019      	movs	r1, r3
 800a2e6:	f7f8 f823 	bl	8002330 <__aeabi_d2iz>
 800a2ea:	0002      	movs	r2, r0
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	605a      	str	r2, [r3, #4]
}
 800a2f0:	46c0      	nop			; (mov r8, r8)
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	b00d      	add	sp, #52	; 0x34
 800a2f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2f8:	412e8480 	.word	0x412e8480
 800a2fc:	416312d0 	.word	0x416312d0

0800a300 <my_nmea_get_gsv_tns>:
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
	snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	*longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
}
uint16_t my_nmea_get_gsv_tns ( const char* m ) //tns = Total Number Satelites
{
 800a300:	b5b0      	push	{r4, r5, r7, lr}
 800a302:	b086      	sub	sp, #24
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
	uint16_t tns = 0 ;
 800a308:	240e      	movs	r4, #14
 800a30a:	193b      	adds	r3, r7, r4
 800a30c:	2200      	movs	r2, #0
 800a30e:	801a      	strh	r2, [r3, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , GSV_TNS_POSITION ) + 1 ;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2203      	movs	r2, #3
 800a314:	212c      	movs	r1, #44	; 0x2c
 800a316:	0018      	movs	r0, r3
 800a318:	f7ff fbea 	bl	8009af0 <my_find_char_position>
 800a31c:	0003      	movs	r3, r0
 800a31e:	001a      	movs	r2, r3
 800a320:	2517      	movs	r5, #23
 800a322:	197b      	adds	r3, r7, r5
 800a324:	3201      	adds	r2, #1
 800a326:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( GSV_TNS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a328:	2003      	movs	r0, #3
 800a32a:	f000 f9b1 	bl	800a690 <malloc>
 800a32e:	0003      	movs	r3, r0
 800a330:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , GSV_TNS_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a332:	197b      	adds	r3, r7, r5
 800a334:	781b      	ldrb	r3, [r3, #0]
 800a336:	687a      	ldr	r2, [r7, #4]
 800a338:	18d1      	adds	r1, r2, r3
 800a33a:	693b      	ldr	r3, [r7, #16]
 800a33c:	2202      	movs	r2, #2
 800a33e:	0018      	movs	r0, r3
 800a340:	f001 fc53 	bl	800bbea <strncpy>
	s[GSV_TNS_LENGTH] = '\0';
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	3302      	adds	r3, #2
 800a348:	2200      	movs	r2, #0
 800a34a:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%hu" , &tns ) ;
 800a34c:	193a      	adds	r2, r7, r4
 800a34e:	4907      	ldr	r1, [pc, #28]	; (800a36c <my_nmea_get_gsv_tns+0x6c>)
 800a350:	693b      	ldr	r3, [r7, #16]
 800a352:	0018      	movs	r0, r3
 800a354:	f001 fbba 	bl	800bacc <sscanf>
	free ( s ) ;
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	0018      	movs	r0, r3
 800a35c:	f000 f9a2 	bl	800a6a4 <free>
	return tns ;
 800a360:	193b      	adds	r3, r7, r4
 800a362:	881b      	ldrh	r3, [r3, #0]
}
 800a364:	0018      	movs	r0, r3
 800a366:	46bd      	mov	sp, r7
 800a368:	b006      	add	sp, #24
 800a36a:	bdb0      	pop	{r4, r5, r7, pc}
 800a36c:	0801421c 	.word	0x0801421c

0800a370 <my_nmea_get_rmc_date_yy>:

void my_nmea_get_rmc_date_yy ( const char* m , uint8_t* yy )
{
 800a370:	b590      	push	{r4, r7, lr}
 800a372:	b087      	sub	sp, #28
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
 800a378:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2209      	movs	r2, #9
 800a37e:	212c      	movs	r1, #44	; 0x2c
 800a380:	0018      	movs	r0, r3
 800a382:	f7ff fbb5 	bl	8009af0 <my_find_char_position>
 800a386:	0003      	movs	r3, r0
 800a388:	001a      	movs	r2, r3
 800a38a:	2417      	movs	r4, #23
 800a38c:	193b      	adds	r3, r7, r4
 800a38e:	3205      	adds	r2, #5
 800a390:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a392:	2003      	movs	r0, #3
 800a394:	f000 f97c 	bl	800a690 <malloc>
 800a398:	0003      	movs	r3, r0
 800a39a:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a39c:	193b      	adds	r3, r7, r4
 800a39e:	781b      	ldrb	r3, [r3, #0]
 800a3a0:	687a      	ldr	r2, [r7, #4]
 800a3a2:	18d1      	adds	r1, r2, r3
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	2202      	movs	r2, #2
 800a3a8:	0018      	movs	r0, r3
 800a3aa:	f001 fc1e 	bl	800bbea <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	3302      	adds	r3, #2
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a3b6:	240e      	movs	r4, #14
 800a3b8:	193a      	adds	r2, r7, r4
 800a3ba:	4909      	ldr	r1, [pc, #36]	; (800a3e0 <my_nmea_get_rmc_date_yy+0x70>)
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	0018      	movs	r0, r3
 800a3c0:	f001 fb84 	bl	800bacc <sscanf>
	free ( s ) ;
 800a3c4:	693b      	ldr	r3, [r7, #16]
 800a3c6:	0018      	movs	r0, r3
 800a3c8:	f000 f96c 	bl	800a6a4 <free>
	*yy = (uint8_t) temp ;
 800a3cc:	193b      	adds	r3, r7, r4
 800a3ce:	881b      	ldrh	r3, [r3, #0]
 800a3d0:	b2da      	uxtb	r2, r3
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	701a      	strb	r2, [r3, #0]

}
 800a3d6:	46c0      	nop			; (mov r8, r8)
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	b007      	add	sp, #28
 800a3dc:	bd90      	pop	{r4, r7, pc}
 800a3de:	46c0      	nop			; (mov r8, r8)
 800a3e0:	0801421c 	.word	0x0801421c

0800a3e4 <my_nmea_get_rmc_date_mm>:

void my_nmea_get_rmc_date_mm ( const char* m , uint8_t* mm )
{
 800a3e4:	b590      	push	{r4, r7, lr}
 800a3e6:	b087      	sub	sp, #28
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
 800a3ec:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2209      	movs	r2, #9
 800a3f2:	212c      	movs	r1, #44	; 0x2c
 800a3f4:	0018      	movs	r0, r3
 800a3f6:	f7ff fb7b 	bl	8009af0 <my_find_char_position>
 800a3fa:	0003      	movs	r3, r0
 800a3fc:	001a      	movs	r2, r3
 800a3fe:	2417      	movs	r4, #23
 800a400:	193b      	adds	r3, r7, r4
 800a402:	3203      	adds	r2, #3
 800a404:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a406:	2003      	movs	r0, #3
 800a408:	f000 f942 	bl	800a690 <malloc>
 800a40c:	0003      	movs	r3, r0
 800a40e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a410:	193b      	adds	r3, r7, r4
 800a412:	781b      	ldrb	r3, [r3, #0]
 800a414:	687a      	ldr	r2, [r7, #4]
 800a416:	18d1      	adds	r1, r2, r3
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	2202      	movs	r2, #2
 800a41c:	0018      	movs	r0, r3
 800a41e:	f001 fbe4 	bl	800bbea <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	3302      	adds	r3, #2
 800a426:	2200      	movs	r2, #0
 800a428:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a42a:	240e      	movs	r4, #14
 800a42c:	193a      	adds	r2, r7, r4
 800a42e:	4909      	ldr	r1, [pc, #36]	; (800a454 <my_nmea_get_rmc_date_mm+0x70>)
 800a430:	693b      	ldr	r3, [r7, #16]
 800a432:	0018      	movs	r0, r3
 800a434:	f001 fb4a 	bl	800bacc <sscanf>
	free ( s ) ;
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	0018      	movs	r0, r3
 800a43c:	f000 f932 	bl	800a6a4 <free>
	*mm = (uint8_t) temp ;
 800a440:	193b      	adds	r3, r7, r4
 800a442:	881b      	ldrh	r3, [r3, #0]
 800a444:	b2da      	uxtb	r2, r3
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	701a      	strb	r2, [r3, #0]

}
 800a44a:	46c0      	nop			; (mov r8, r8)
 800a44c:	46bd      	mov	sp, r7
 800a44e:	b007      	add	sp, #28
 800a450:	bd90      	pop	{r4, r7, pc}
 800a452:	46c0      	nop			; (mov r8, r8)
 800a454:	0801421c 	.word	0x0801421c

0800a458 <my_nmea_get_rmc_date_dd>:
void my_nmea_get_rmc_date_dd ( const char* m , uint8_t* dd )
{
 800a458:	b590      	push	{r4, r7, lr}
 800a45a:	b087      	sub	sp, #28
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2209      	movs	r2, #9
 800a466:	212c      	movs	r1, #44	; 0x2c
 800a468:	0018      	movs	r0, r3
 800a46a:	f7ff fb41 	bl	8009af0 <my_find_char_position>
 800a46e:	0003      	movs	r3, r0
 800a470:	001a      	movs	r2, r3
 800a472:	2417      	movs	r4, #23
 800a474:	193b      	adds	r3, r7, r4
 800a476:	3201      	adds	r2, #1
 800a478:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a47a:	2003      	movs	r0, #3
 800a47c:	f000 f908 	bl	800a690 <malloc>
 800a480:	0003      	movs	r3, r0
 800a482:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a484:	193b      	adds	r3, r7, r4
 800a486:	781b      	ldrb	r3, [r3, #0]
 800a488:	687a      	ldr	r2, [r7, #4]
 800a48a:	18d1      	adds	r1, r2, r3
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	2202      	movs	r2, #2
 800a490:	0018      	movs	r0, r3
 800a492:	f001 fbaa 	bl	800bbea <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	3302      	adds	r3, #2
 800a49a:	2200      	movs	r2, #0
 800a49c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a49e:	240e      	movs	r4, #14
 800a4a0:	193a      	adds	r2, r7, r4
 800a4a2:	4909      	ldr	r1, [pc, #36]	; (800a4c8 <my_nmea_get_rmc_date_dd+0x70>)
 800a4a4:	693b      	ldr	r3, [r7, #16]
 800a4a6:	0018      	movs	r0, r3
 800a4a8:	f001 fb10 	bl	800bacc <sscanf>
	free ( s ) ;
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	0018      	movs	r0, r3
 800a4b0:	f000 f8f8 	bl	800a6a4 <free>
	*dd = (uint8_t) temp ;
 800a4b4:	193b      	adds	r3, r7, r4
 800a4b6:	881b      	ldrh	r3, [r3, #0]
 800a4b8:	b2da      	uxtb	r2, r3
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	701a      	strb	r2, [r3, #0]

}
 800a4be:	46c0      	nop			; (mov r8, r8)
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	b007      	add	sp, #28
 800a4c4:	bd90      	pop	{r4, r7, pc}
 800a4c6:	46c0      	nop			; (mov r8, r8)
 800a4c8:	0801421c 	.word	0x0801421c

0800a4cc <my_nmea_get_rmc_utc_hh>:
void my_nmea_get_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 800a4cc:	b590      	push	{r4, r7, lr}
 800a4ce:	b087      	sub	sp, #28
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2201      	movs	r2, #1
 800a4da:	212c      	movs	r1, #44	; 0x2c
 800a4dc:	0018      	movs	r0, r3
 800a4de:	f7ff fb07 	bl	8009af0 <my_find_char_position>
 800a4e2:	0003      	movs	r3, r0
 800a4e4:	001a      	movs	r2, r3
 800a4e6:	2417      	movs	r4, #23
 800a4e8:	193b      	adds	r3, r7, r4
 800a4ea:	3201      	adds	r2, #1
 800a4ec:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a4ee:	2003      	movs	r0, #3
 800a4f0:	f000 f8ce 	bl	800a690 <malloc>
 800a4f4:	0003      	movs	r3, r0
 800a4f6:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a4f8:	193b      	adds	r3, r7, r4
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	687a      	ldr	r2, [r7, #4]
 800a4fe:	18d1      	adds	r1, r2, r3
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	2202      	movs	r2, #2
 800a504:	0018      	movs	r0, r3
 800a506:	f001 fb70 	bl	800bbea <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	3302      	adds	r3, #2
 800a50e:	2200      	movs	r2, #0
 800a510:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a512:	240e      	movs	r4, #14
 800a514:	193a      	adds	r2, r7, r4
 800a516:	4909      	ldr	r1, [pc, #36]	; (800a53c <my_nmea_get_rmc_utc_hh+0x70>)
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	0018      	movs	r0, r3
 800a51c:	f001 fad6 	bl	800bacc <sscanf>
	free ( s ) ;
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	0018      	movs	r0, r3
 800a524:	f000 f8be 	bl	800a6a4 <free>
	*hh = (uint8_t) temp ;
 800a528:	193b      	adds	r3, r7, r4
 800a52a:	881b      	ldrh	r3, [r3, #0]
 800a52c:	b2da      	uxtb	r2, r3
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	701a      	strb	r2, [r3, #0]

}
 800a532:	46c0      	nop			; (mov r8, r8)
 800a534:	46bd      	mov	sp, r7
 800a536:	b007      	add	sp, #28
 800a538:	bd90      	pop	{r4, r7, pc}
 800a53a:	46c0      	nop			; (mov r8, r8)
 800a53c:	0801421c 	.word	0x0801421c

0800a540 <my_nmea_get_rmc_utc_mm>:
void my_nmea_get_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 800a540:	b590      	push	{r4, r7, lr}
 800a542:	b087      	sub	sp, #28
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2201      	movs	r2, #1
 800a54e:	212c      	movs	r1, #44	; 0x2c
 800a550:	0018      	movs	r0, r3
 800a552:	f7ff facd 	bl	8009af0 <my_find_char_position>
 800a556:	0003      	movs	r3, r0
 800a558:	001a      	movs	r2, r3
 800a55a:	2417      	movs	r4, #23
 800a55c:	193b      	adds	r3, r7, r4
 800a55e:	3203      	adds	r2, #3
 800a560:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a562:	2003      	movs	r0, #3
 800a564:	f000 f894 	bl	800a690 <malloc>
 800a568:	0003      	movs	r3, r0
 800a56a:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a56c:	193b      	adds	r3, r7, r4
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	687a      	ldr	r2, [r7, #4]
 800a572:	18d1      	adds	r1, r2, r3
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	2202      	movs	r2, #2
 800a578:	0018      	movs	r0, r3
 800a57a:	f001 fb36 	bl	800bbea <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	3302      	adds	r3, #2
 800a582:	2200      	movs	r2, #0
 800a584:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a586:	240e      	movs	r4, #14
 800a588:	193a      	adds	r2, r7, r4
 800a58a:	4909      	ldr	r1, [pc, #36]	; (800a5b0 <my_nmea_get_rmc_utc_mm+0x70>)
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	0018      	movs	r0, r3
 800a590:	f001 fa9c 	bl	800bacc <sscanf>
	free ( s ) ;
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	0018      	movs	r0, r3
 800a598:	f000 f884 	bl	800a6a4 <free>
	*mm = (uint8_t) temp ;
 800a59c:	193b      	adds	r3, r7, r4
 800a59e:	881b      	ldrh	r3, [r3, #0]
 800a5a0:	b2da      	uxtb	r2, r3
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	701a      	strb	r2, [r3, #0]

}
 800a5a6:	46c0      	nop			; (mov r8, r8)
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	b007      	add	sp, #28
 800a5ac:	bd90      	pop	{r4, r7, pc}
 800a5ae:	46c0      	nop			; (mov r8, r8)
 800a5b0:	0801421c 	.word	0x0801421c

0800a5b4 <my_nmea_get_rmc_utc_ss>:
void my_nmea_get_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 800a5b4:	b590      	push	{r4, r7, lr}
 800a5b6:	b087      	sub	sp, #28
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
 800a5bc:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	2201      	movs	r2, #1
 800a5c2:	212c      	movs	r1, #44	; 0x2c
 800a5c4:	0018      	movs	r0, r3
 800a5c6:	f7ff fa93 	bl	8009af0 <my_find_char_position>
 800a5ca:	0003      	movs	r3, r0
 800a5cc:	001a      	movs	r2, r3
 800a5ce:	2417      	movs	r4, #23
 800a5d0:	193b      	adds	r3, r7, r4
 800a5d2:	3205      	adds	r2, #5
 800a5d4:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a5d6:	2003      	movs	r0, #3
 800a5d8:	f000 f85a 	bl	800a690 <malloc>
 800a5dc:	0003      	movs	r3, r0
 800a5de:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a5e0:	193b      	adds	r3, r7, r4
 800a5e2:	781b      	ldrb	r3, [r3, #0]
 800a5e4:	687a      	ldr	r2, [r7, #4]
 800a5e6:	18d1      	adds	r1, r2, r3
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	2202      	movs	r2, #2
 800a5ec:	0018      	movs	r0, r3
 800a5ee:	f001 fafc 	bl	800bbea <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	3302      	adds	r3, #2
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a5fa:	240e      	movs	r4, #14
 800a5fc:	193a      	adds	r2, r7, r4
 800a5fe:	4909      	ldr	r1, [pc, #36]	; (800a624 <my_nmea_get_rmc_utc_ss+0x70>)
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	0018      	movs	r0, r3
 800a604:	f001 fa62 	bl	800bacc <sscanf>
	free ( s ) ;
 800a608:	693b      	ldr	r3, [r7, #16]
 800a60a:	0018      	movs	r0, r3
 800a60c:	f000 f84a 	bl	800a6a4 <free>
	*ss = (uint8_t) temp ;
 800a610:	193b      	adds	r3, r7, r4
 800a612:	881b      	ldrh	r3, [r3, #0]
 800a614:	b2da      	uxtb	r2, r3
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	701a      	strb	r2, [r3, #0]

}
 800a61a:	46c0      	nop			; (mov r8, r8)
 800a61c:	46bd      	mov	sp, r7
 800a61e:	b007      	add	sp, #28
 800a620:	bd90      	pop	{r4, r7, pc}
 800a622:	46c0      	nop			; (mov r8, r8)
 800a624:	0801421c 	.word	0x0801421c

0800a628 <my_nmea_get_rmc_utc_sss>:
void my_nmea_get_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 800a628:	b590      	push	{r4, r7, lr}
 800a62a:	b085      	sub	sp, #20
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2201      	movs	r2, #1
 800a636:	212c      	movs	r1, #44	; 0x2c
 800a638:	0018      	movs	r0, r3
 800a63a:	f7ff fa59 	bl	8009af0 <my_find_char_position>
 800a63e:	0003      	movs	r3, r0
 800a640:	001a      	movs	r2, r3
 800a642:	240f      	movs	r4, #15
 800a644:	193b      	adds	r3, r7, r4
 800a646:	3208      	adds	r2, #8
 800a648:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a64a:	2004      	movs	r0, #4
 800a64c:	f000 f820 	bl	800a690 <malloc>
 800a650:	0003      	movs	r3, r0
 800a652:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu łańcucha
 800a654:	193b      	adds	r3, r7, r4
 800a656:	781b      	ldrb	r3, [r3, #0]
 800a658:	687a      	ldr	r2, [r7, #4]
 800a65a:	18d1      	adds	r1, r2, r3
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	2203      	movs	r2, #3
 800a660:	0018      	movs	r0, r3
 800a662:	f001 fac2 	bl	800bbea <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	3303      	adds	r3, #3
 800a66a:	2200      	movs	r2, #0
 800a66c:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 800a66e:	683a      	ldr	r2, [r7, #0]
 800a670:	4906      	ldr	r1, [pc, #24]	; (800a68c <my_nmea_get_rmc_utc_sss+0x64>)
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	0018      	movs	r0, r3
 800a676:	f001 fa29 	bl	800bacc <sscanf>
	free ( s ) ;
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	0018      	movs	r0, r3
 800a67e:	f000 f811 	bl	800a6a4 <free>
}
 800a682:	46c0      	nop			; (mov r8, r8)
 800a684:	46bd      	mov	sp, r7
 800a686:	b005      	add	sp, #20
 800a688:	bd90      	pop	{r4, r7, pc}
 800a68a:	46c0      	nop			; (mov r8, r8)
 800a68c:	08014220 	.word	0x08014220

0800a690 <malloc>:
 800a690:	b510      	push	{r4, lr}
 800a692:	4b03      	ldr	r3, [pc, #12]	; (800a6a0 <malloc+0x10>)
 800a694:	0001      	movs	r1, r0
 800a696:	6818      	ldr	r0, [r3, #0]
 800a698:	f000 f80e 	bl	800a6b8 <_malloc_r>
 800a69c:	bd10      	pop	{r4, pc}
 800a69e:	46c0      	nop			; (mov r8, r8)
 800a6a0:	200006d0 	.word	0x200006d0

0800a6a4 <free>:
 800a6a4:	b510      	push	{r4, lr}
 800a6a6:	4b03      	ldr	r3, [pc, #12]	; (800a6b4 <free+0x10>)
 800a6a8:	0001      	movs	r1, r0
 800a6aa:	6818      	ldr	r0, [r3, #0]
 800a6ac:	f001 fbe4 	bl	800be78 <_free_r>
 800a6b0:	bd10      	pop	{r4, pc}
 800a6b2:	46c0      	nop			; (mov r8, r8)
 800a6b4:	200006d0 	.word	0x200006d0

0800a6b8 <_malloc_r>:
 800a6b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6ba:	000d      	movs	r5, r1
 800a6bc:	b087      	sub	sp, #28
 800a6be:	350b      	adds	r5, #11
 800a6c0:	9001      	str	r0, [sp, #4]
 800a6c2:	2d16      	cmp	r5, #22
 800a6c4:	d908      	bls.n	800a6d8 <_malloc_r+0x20>
 800a6c6:	2207      	movs	r2, #7
 800a6c8:	4395      	bics	r5, r2
 800a6ca:	d506      	bpl.n	800a6da <_malloc_r+0x22>
 800a6cc:	230c      	movs	r3, #12
 800a6ce:	9a01      	ldr	r2, [sp, #4]
 800a6d0:	6013      	str	r3, [r2, #0]
 800a6d2:	2000      	movs	r0, #0
 800a6d4:	b007      	add	sp, #28
 800a6d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6d8:	2510      	movs	r5, #16
 800a6da:	42a9      	cmp	r1, r5
 800a6dc:	d8f6      	bhi.n	800a6cc <_malloc_r+0x14>
 800a6de:	9801      	ldr	r0, [sp, #4]
 800a6e0:	f000 f9fe 	bl	800aae0 <__malloc_lock>
 800a6e4:	23fc      	movs	r3, #252	; 0xfc
 800a6e6:	4ebe      	ldr	r6, [pc, #760]	; (800a9e0 <_malloc_r+0x328>)
 800a6e8:	005b      	lsls	r3, r3, #1
 800a6ea:	429d      	cmp	r5, r3
 800a6ec:	d219      	bcs.n	800a722 <_malloc_r+0x6a>
 800a6ee:	002a      	movs	r2, r5
 800a6f0:	3208      	adds	r2, #8
 800a6f2:	18b2      	adds	r2, r6, r2
 800a6f4:	0011      	movs	r1, r2
 800a6f6:	6854      	ldr	r4, [r2, #4]
 800a6f8:	3908      	subs	r1, #8
 800a6fa:	08eb      	lsrs	r3, r5, #3
 800a6fc:	428c      	cmp	r4, r1
 800a6fe:	d103      	bne.n	800a708 <_malloc_r+0x50>
 800a700:	68d4      	ldr	r4, [r2, #12]
 800a702:	3302      	adds	r3, #2
 800a704:	42a2      	cmp	r2, r4
 800a706:	d022      	beq.n	800a74e <_malloc_r+0x96>
 800a708:	2203      	movs	r2, #3
 800a70a:	6863      	ldr	r3, [r4, #4]
 800a70c:	68a1      	ldr	r1, [r4, #8]
 800a70e:	4393      	bics	r3, r2
 800a710:	68e2      	ldr	r2, [r4, #12]
 800a712:	18e3      	adds	r3, r4, r3
 800a714:	60ca      	str	r2, [r1, #12]
 800a716:	6091      	str	r1, [r2, #8]
 800a718:	2201      	movs	r2, #1
 800a71a:	6859      	ldr	r1, [r3, #4]
 800a71c:	430a      	orrs	r2, r1
 800a71e:	605a      	str	r2, [r3, #4]
 800a720:	e02a      	b.n	800a778 <_malloc_r+0xc0>
 800a722:	233f      	movs	r3, #63	; 0x3f
 800a724:	0a6a      	lsrs	r2, r5, #9
 800a726:	d003      	beq.n	800a730 <_malloc_r+0x78>
 800a728:	2a04      	cmp	r2, #4
 800a72a:	d82b      	bhi.n	800a784 <_malloc_r+0xcc>
 800a72c:	09ab      	lsrs	r3, r5, #6
 800a72e:	3338      	adds	r3, #56	; 0x38
 800a730:	2203      	movs	r2, #3
 800a732:	4694      	mov	ip, r2
 800a734:	00d9      	lsls	r1, r3, #3
 800a736:	1989      	adds	r1, r1, r6
 800a738:	68cc      	ldr	r4, [r1, #12]
 800a73a:	428c      	cmp	r4, r1
 800a73c:	d006      	beq.n	800a74c <_malloc_r+0x94>
 800a73e:	4660      	mov	r0, ip
 800a740:	6862      	ldr	r2, [r4, #4]
 800a742:	4382      	bics	r2, r0
 800a744:	1b57      	subs	r7, r2, r5
 800a746:	2f0f      	cmp	r7, #15
 800a748:	dd34      	ble.n	800a7b4 <_malloc_r+0xfc>
 800a74a:	3b01      	subs	r3, #1
 800a74c:	3301      	adds	r3, #1
 800a74e:	6934      	ldr	r4, [r6, #16]
 800a750:	49a4      	ldr	r1, [pc, #656]	; (800a9e4 <_malloc_r+0x32c>)
 800a752:	428c      	cmp	r4, r1
 800a754:	d055      	beq.n	800a802 <_malloc_r+0x14a>
 800a756:	2003      	movs	r0, #3
 800a758:	6862      	ldr	r2, [r4, #4]
 800a75a:	4382      	bics	r2, r0
 800a75c:	1b50      	subs	r0, r2, r5
 800a75e:	280f      	cmp	r0, #15
 800a760:	dd36      	ble.n	800a7d0 <_malloc_r+0x118>
 800a762:	2301      	movs	r3, #1
 800a764:	1967      	adds	r7, r4, r5
 800a766:	431d      	orrs	r5, r3
 800a768:	4303      	orrs	r3, r0
 800a76a:	6065      	str	r5, [r4, #4]
 800a76c:	6177      	str	r7, [r6, #20]
 800a76e:	6137      	str	r7, [r6, #16]
 800a770:	60f9      	str	r1, [r7, #12]
 800a772:	60b9      	str	r1, [r7, #8]
 800a774:	607b      	str	r3, [r7, #4]
 800a776:	50a0      	str	r0, [r4, r2]
 800a778:	9801      	ldr	r0, [sp, #4]
 800a77a:	f000 f9b9 	bl	800aaf0 <__malloc_unlock>
 800a77e:	0020      	movs	r0, r4
 800a780:	3008      	adds	r0, #8
 800a782:	e7a7      	b.n	800a6d4 <_malloc_r+0x1c>
 800a784:	2a14      	cmp	r2, #20
 800a786:	d802      	bhi.n	800a78e <_malloc_r+0xd6>
 800a788:	0013      	movs	r3, r2
 800a78a:	335b      	adds	r3, #91	; 0x5b
 800a78c:	e7d0      	b.n	800a730 <_malloc_r+0x78>
 800a78e:	2a54      	cmp	r2, #84	; 0x54
 800a790:	d802      	bhi.n	800a798 <_malloc_r+0xe0>
 800a792:	0b2b      	lsrs	r3, r5, #12
 800a794:	336e      	adds	r3, #110	; 0x6e
 800a796:	e7cb      	b.n	800a730 <_malloc_r+0x78>
 800a798:	23aa      	movs	r3, #170	; 0xaa
 800a79a:	005b      	lsls	r3, r3, #1
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d802      	bhi.n	800a7a6 <_malloc_r+0xee>
 800a7a0:	0beb      	lsrs	r3, r5, #15
 800a7a2:	3377      	adds	r3, #119	; 0x77
 800a7a4:	e7c4      	b.n	800a730 <_malloc_r+0x78>
 800a7a6:	4990      	ldr	r1, [pc, #576]	; (800a9e8 <_malloc_r+0x330>)
 800a7a8:	237e      	movs	r3, #126	; 0x7e
 800a7aa:	428a      	cmp	r2, r1
 800a7ac:	d8c0      	bhi.n	800a730 <_malloc_r+0x78>
 800a7ae:	0cab      	lsrs	r3, r5, #18
 800a7b0:	337c      	adds	r3, #124	; 0x7c
 800a7b2:	e7bd      	b.n	800a730 <_malloc_r+0x78>
 800a7b4:	68e0      	ldr	r0, [r4, #12]
 800a7b6:	2f00      	cmp	r7, #0
 800a7b8:	db08      	blt.n	800a7cc <_malloc_r+0x114>
 800a7ba:	68a3      	ldr	r3, [r4, #8]
 800a7bc:	60d8      	str	r0, [r3, #12]
 800a7be:	6083      	str	r3, [r0, #8]
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	18a2      	adds	r2, r4, r2
 800a7c4:	6851      	ldr	r1, [r2, #4]
 800a7c6:	430b      	orrs	r3, r1
 800a7c8:	6053      	str	r3, [r2, #4]
 800a7ca:	e7d5      	b.n	800a778 <_malloc_r+0xc0>
 800a7cc:	0004      	movs	r4, r0
 800a7ce:	e7b4      	b.n	800a73a <_malloc_r+0x82>
 800a7d0:	6171      	str	r1, [r6, #20]
 800a7d2:	6131      	str	r1, [r6, #16]
 800a7d4:	2800      	cmp	r0, #0
 800a7d6:	daf3      	bge.n	800a7c0 <_malloc_r+0x108>
 800a7d8:	6871      	ldr	r1, [r6, #4]
 800a7da:	468c      	mov	ip, r1
 800a7dc:	2180      	movs	r1, #128	; 0x80
 800a7de:	0089      	lsls	r1, r1, #2
 800a7e0:	428a      	cmp	r2, r1
 800a7e2:	d300      	bcc.n	800a7e6 <_malloc_r+0x12e>
 800a7e4:	e08c      	b.n	800a900 <_malloc_r+0x248>
 800a7e6:	08d1      	lsrs	r1, r2, #3
 800a7e8:	0950      	lsrs	r0, r2, #5
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	4082      	lsls	r2, r0
 800a7ee:	4660      	mov	r0, ip
 800a7f0:	4302      	orrs	r2, r0
 800a7f2:	6072      	str	r2, [r6, #4]
 800a7f4:	00ca      	lsls	r2, r1, #3
 800a7f6:	1992      	adds	r2, r2, r6
 800a7f8:	6891      	ldr	r1, [r2, #8]
 800a7fa:	60e2      	str	r2, [r4, #12]
 800a7fc:	60a1      	str	r1, [r4, #8]
 800a7fe:	6094      	str	r4, [r2, #8]
 800a800:	60cc      	str	r4, [r1, #12]
 800a802:	2201      	movs	r2, #1
 800a804:	4876      	ldr	r0, [pc, #472]	; (800a9e0 <_malloc_r+0x328>)
 800a806:	1099      	asrs	r1, r3, #2
 800a808:	408a      	lsls	r2, r1
 800a80a:	6841      	ldr	r1, [r0, #4]
 800a80c:	4291      	cmp	r1, r2
 800a80e:	d328      	bcc.n	800a862 <_malloc_r+0x1aa>
 800a810:	420a      	tst	r2, r1
 800a812:	d105      	bne.n	800a820 <_malloc_r+0x168>
 800a814:	2403      	movs	r4, #3
 800a816:	43a3      	bics	r3, r4
 800a818:	0052      	lsls	r2, r2, #1
 800a81a:	3304      	adds	r3, #4
 800a81c:	420a      	tst	r2, r1
 800a81e:	d0fb      	beq.n	800a818 <_malloc_r+0x160>
 800a820:	496f      	ldr	r1, [pc, #444]	; (800a9e0 <_malloc_r+0x328>)
 800a822:	9104      	str	r1, [sp, #16]
 800a824:	00d9      	lsls	r1, r3, #3
 800a826:	1841      	adds	r1, r0, r1
 800a828:	468c      	mov	ip, r1
 800a82a:	000f      	movs	r7, r1
 800a82c:	9302      	str	r3, [sp, #8]
 800a82e:	68fc      	ldr	r4, [r7, #12]
 800a830:	42bc      	cmp	r4, r7
 800a832:	d000      	beq.n	800a836 <_malloc_r+0x17e>
 800a834:	e09b      	b.n	800a96e <_malloc_r+0x2b6>
 800a836:	2403      	movs	r4, #3
 800a838:	9902      	ldr	r1, [sp, #8]
 800a83a:	3708      	adds	r7, #8
 800a83c:	3101      	adds	r1, #1
 800a83e:	9102      	str	r1, [sp, #8]
 800a840:	4221      	tst	r1, r4
 800a842:	d1f4      	bne.n	800a82e <_malloc_r+0x176>
 800a844:	2103      	movs	r1, #3
 800a846:	420b      	tst	r3, r1
 800a848:	d000      	beq.n	800a84c <_malloc_r+0x194>
 800a84a:	e0b7      	b.n	800a9bc <_malloc_r+0x304>
 800a84c:	6843      	ldr	r3, [r0, #4]
 800a84e:	4393      	bics	r3, r2
 800a850:	6043      	str	r3, [r0, #4]
 800a852:	9b04      	ldr	r3, [sp, #16]
 800a854:	0052      	lsls	r2, r2, #1
 800a856:	6859      	ldr	r1, [r3, #4]
 800a858:	4291      	cmp	r1, r2
 800a85a:	d302      	bcc.n	800a862 <_malloc_r+0x1aa>
 800a85c:	2a00      	cmp	r2, #0
 800a85e:	d000      	beq.n	800a862 <_malloc_r+0x1aa>
 800a860:	e0bb      	b.n	800a9da <_malloc_r+0x322>
 800a862:	2203      	movs	r2, #3
 800a864:	6883      	ldr	r3, [r0, #8]
 800a866:	9302      	str	r3, [sp, #8]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	4393      	bics	r3, r2
 800a86c:	9303      	str	r3, [sp, #12]
 800a86e:	42ab      	cmp	r3, r5
 800a870:	d303      	bcc.n	800a87a <_malloc_r+0x1c2>
 800a872:	1b59      	subs	r1, r3, r5
 800a874:	290f      	cmp	r1, #15
 800a876:	dd00      	ble.n	800a87a <_malloc_r+0x1c2>
 800a878:	e123      	b.n	800aac2 <_malloc_r+0x40a>
 800a87a:	9b02      	ldr	r3, [sp, #8]
 800a87c:	9a03      	ldr	r2, [sp, #12]
 800a87e:	2008      	movs	r0, #8
 800a880:	189e      	adds	r6, r3, r2
 800a882:	4b5a      	ldr	r3, [pc, #360]	; (800a9ec <_malloc_r+0x334>)
 800a884:	681f      	ldr	r7, [r3, #0]
 800a886:	f001 fa71 	bl	800bd6c <sysconf>
 800a88a:	4b59      	ldr	r3, [pc, #356]	; (800a9f0 <_malloc_r+0x338>)
 800a88c:	3710      	adds	r7, #16
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	197f      	adds	r7, r7, r5
 800a892:	9004      	str	r0, [sp, #16]
 800a894:	3301      	adds	r3, #1
 800a896:	d003      	beq.n	800a8a0 <_malloc_r+0x1e8>
 800a898:	1e7b      	subs	r3, r7, #1
 800a89a:	181b      	adds	r3, r3, r0
 800a89c:	4247      	negs	r7, r0
 800a89e:	401f      	ands	r7, r3
 800a8a0:	0039      	movs	r1, r7
 800a8a2:	9801      	ldr	r0, [sp, #4]
 800a8a4:	f001 fa0e 	bl	800bcc4 <_sbrk_r>
 800a8a8:	0004      	movs	r4, r0
 800a8aa:	1c43      	adds	r3, r0, #1
 800a8ac:	d100      	bne.n	800a8b0 <_malloc_r+0x1f8>
 800a8ae:	e0de      	b.n	800aa6e <_malloc_r+0x3b6>
 800a8b0:	4286      	cmp	r6, r0
 800a8b2:	d904      	bls.n	800a8be <_malloc_r+0x206>
 800a8b4:	4b4a      	ldr	r3, [pc, #296]	; (800a9e0 <_malloc_r+0x328>)
 800a8b6:	9a02      	ldr	r2, [sp, #8]
 800a8b8:	429a      	cmp	r2, r3
 800a8ba:	d000      	beq.n	800a8be <_malloc_r+0x206>
 800a8bc:	e0d7      	b.n	800aa6e <_malloc_r+0x3b6>
 800a8be:	4a4d      	ldr	r2, [pc, #308]	; (800a9f4 <_malloc_r+0x33c>)
 800a8c0:	6813      	ldr	r3, [r2, #0]
 800a8c2:	18fb      	adds	r3, r7, r3
 800a8c4:	6013      	str	r3, [r2, #0]
 800a8c6:	9a04      	ldr	r2, [sp, #16]
 800a8c8:	3a01      	subs	r2, #1
 800a8ca:	42a6      	cmp	r6, r4
 800a8cc:	d000      	beq.n	800a8d0 <_malloc_r+0x218>
 800a8ce:	e097      	b.n	800aa00 <_malloc_r+0x348>
 800a8d0:	4216      	tst	r6, r2
 800a8d2:	d000      	beq.n	800a8d6 <_malloc_r+0x21e>
 800a8d4:	e094      	b.n	800aa00 <_malloc_r+0x348>
 800a8d6:	4b42      	ldr	r3, [pc, #264]	; (800a9e0 <_malloc_r+0x328>)
 800a8d8:	689a      	ldr	r2, [r3, #8]
 800a8da:	9b03      	ldr	r3, [sp, #12]
 800a8dc:	19df      	adds	r7, r3, r7
 800a8de:	2301      	movs	r3, #1
 800a8e0:	433b      	orrs	r3, r7
 800a8e2:	6053      	str	r3, [r2, #4]
 800a8e4:	4b43      	ldr	r3, [pc, #268]	; (800a9f4 <_malloc_r+0x33c>)
 800a8e6:	4a44      	ldr	r2, [pc, #272]	; (800a9f8 <_malloc_r+0x340>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	6811      	ldr	r1, [r2, #0]
 800a8ec:	428b      	cmp	r3, r1
 800a8ee:	d900      	bls.n	800a8f2 <_malloc_r+0x23a>
 800a8f0:	6013      	str	r3, [r2, #0]
 800a8f2:	4a42      	ldr	r2, [pc, #264]	; (800a9fc <_malloc_r+0x344>)
 800a8f4:	6811      	ldr	r1, [r2, #0]
 800a8f6:	428b      	cmp	r3, r1
 800a8f8:	d800      	bhi.n	800a8fc <_malloc_r+0x244>
 800a8fa:	e0b8      	b.n	800aa6e <_malloc_r+0x3b6>
 800a8fc:	6013      	str	r3, [r2, #0]
 800a8fe:	e0b6      	b.n	800aa6e <_malloc_r+0x3b6>
 800a900:	0a50      	lsrs	r0, r2, #9
 800a902:	2804      	cmp	r0, #4
 800a904:	d811      	bhi.n	800a92a <_malloc_r+0x272>
 800a906:	0991      	lsrs	r1, r2, #6
 800a908:	3138      	adds	r1, #56	; 0x38
 800a90a:	00cf      	lsls	r7, r1, #3
 800a90c:	19bf      	adds	r7, r7, r6
 800a90e:	68b8      	ldr	r0, [r7, #8]
 800a910:	4287      	cmp	r7, r0
 800a912:	d125      	bne.n	800a960 <_malloc_r+0x2a8>
 800a914:	2201      	movs	r2, #1
 800a916:	1089      	asrs	r1, r1, #2
 800a918:	408a      	lsls	r2, r1
 800a91a:	4661      	mov	r1, ip
 800a91c:	430a      	orrs	r2, r1
 800a91e:	6072      	str	r2, [r6, #4]
 800a920:	60e7      	str	r7, [r4, #12]
 800a922:	60a0      	str	r0, [r4, #8]
 800a924:	60bc      	str	r4, [r7, #8]
 800a926:	60c4      	str	r4, [r0, #12]
 800a928:	e76b      	b.n	800a802 <_malloc_r+0x14a>
 800a92a:	2814      	cmp	r0, #20
 800a92c:	d802      	bhi.n	800a934 <_malloc_r+0x27c>
 800a92e:	0001      	movs	r1, r0
 800a930:	315b      	adds	r1, #91	; 0x5b
 800a932:	e7ea      	b.n	800a90a <_malloc_r+0x252>
 800a934:	2854      	cmp	r0, #84	; 0x54
 800a936:	d802      	bhi.n	800a93e <_malloc_r+0x286>
 800a938:	0b11      	lsrs	r1, r2, #12
 800a93a:	316e      	adds	r1, #110	; 0x6e
 800a93c:	e7e5      	b.n	800a90a <_malloc_r+0x252>
 800a93e:	21aa      	movs	r1, #170	; 0xaa
 800a940:	0049      	lsls	r1, r1, #1
 800a942:	4288      	cmp	r0, r1
 800a944:	d802      	bhi.n	800a94c <_malloc_r+0x294>
 800a946:	0bd1      	lsrs	r1, r2, #15
 800a948:	3177      	adds	r1, #119	; 0x77
 800a94a:	e7de      	b.n	800a90a <_malloc_r+0x252>
 800a94c:	4f26      	ldr	r7, [pc, #152]	; (800a9e8 <_malloc_r+0x330>)
 800a94e:	217e      	movs	r1, #126	; 0x7e
 800a950:	42b8      	cmp	r0, r7
 800a952:	d8da      	bhi.n	800a90a <_malloc_r+0x252>
 800a954:	0c91      	lsrs	r1, r2, #18
 800a956:	317c      	adds	r1, #124	; 0x7c
 800a958:	e7d7      	b.n	800a90a <_malloc_r+0x252>
 800a95a:	6880      	ldr	r0, [r0, #8]
 800a95c:	4287      	cmp	r7, r0
 800a95e:	d004      	beq.n	800a96a <_malloc_r+0x2b2>
 800a960:	2603      	movs	r6, #3
 800a962:	6841      	ldr	r1, [r0, #4]
 800a964:	43b1      	bics	r1, r6
 800a966:	4291      	cmp	r1, r2
 800a968:	d8f7      	bhi.n	800a95a <_malloc_r+0x2a2>
 800a96a:	68c7      	ldr	r7, [r0, #12]
 800a96c:	e7d8      	b.n	800a920 <_malloc_r+0x268>
 800a96e:	2603      	movs	r6, #3
 800a970:	6861      	ldr	r1, [r4, #4]
 800a972:	43b1      	bics	r1, r6
 800a974:	9103      	str	r1, [sp, #12]
 800a976:	68e6      	ldr	r6, [r4, #12]
 800a978:	1b49      	subs	r1, r1, r5
 800a97a:	290f      	cmp	r1, #15
 800a97c:	dd10      	ble.n	800a9a0 <_malloc_r+0x2e8>
 800a97e:	2201      	movs	r2, #1
 800a980:	1963      	adds	r3, r4, r5
 800a982:	4315      	orrs	r5, r2
 800a984:	6065      	str	r5, [r4, #4]
 800a986:	68a5      	ldr	r5, [r4, #8]
 800a988:	430a      	orrs	r2, r1
 800a98a:	60ee      	str	r6, [r5, #12]
 800a98c:	60b5      	str	r5, [r6, #8]
 800a98e:	6143      	str	r3, [r0, #20]
 800a990:	6103      	str	r3, [r0, #16]
 800a992:	4814      	ldr	r0, [pc, #80]	; (800a9e4 <_malloc_r+0x32c>)
 800a994:	605a      	str	r2, [r3, #4]
 800a996:	60d8      	str	r0, [r3, #12]
 800a998:	6098      	str	r0, [r3, #8]
 800a99a:	9b03      	ldr	r3, [sp, #12]
 800a99c:	50e1      	str	r1, [r4, r3]
 800a99e:	e6eb      	b.n	800a778 <_malloc_r+0xc0>
 800a9a0:	2900      	cmp	r1, #0
 800a9a2:	db09      	blt.n	800a9b8 <_malloc_r+0x300>
 800a9a4:	9b03      	ldr	r3, [sp, #12]
 800a9a6:	18e1      	adds	r1, r4, r3
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	684a      	ldr	r2, [r1, #4]
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	604b      	str	r3, [r1, #4]
 800a9b0:	68a3      	ldr	r3, [r4, #8]
 800a9b2:	60de      	str	r6, [r3, #12]
 800a9b4:	60b3      	str	r3, [r6, #8]
 800a9b6:	e6df      	b.n	800a778 <_malloc_r+0xc0>
 800a9b8:	0034      	movs	r4, r6
 800a9ba:	e739      	b.n	800a830 <_malloc_r+0x178>
 800a9bc:	2108      	movs	r1, #8
 800a9be:	4249      	negs	r1, r1
 800a9c0:	448c      	add	ip, r1
 800a9c2:	4661      	mov	r1, ip
 800a9c4:	6889      	ldr	r1, [r1, #8]
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	4561      	cmp	r1, ip
 800a9ca:	d100      	bne.n	800a9ce <_malloc_r+0x316>
 800a9cc:	e73a      	b.n	800a844 <_malloc_r+0x18c>
 800a9ce:	e740      	b.n	800a852 <_malloc_r+0x19a>
 800a9d0:	3304      	adds	r3, #4
 800a9d2:	0052      	lsls	r2, r2, #1
 800a9d4:	420a      	tst	r2, r1
 800a9d6:	d0fb      	beq.n	800a9d0 <_malloc_r+0x318>
 800a9d8:	e724      	b.n	800a824 <_malloc_r+0x16c>
 800a9da:	9b02      	ldr	r3, [sp, #8]
 800a9dc:	e7fa      	b.n	800a9d4 <_malloc_r+0x31c>
 800a9de:	46c0      	nop			; (mov r8, r8)
 800a9e0:	20000028 	.word	0x20000028
 800a9e4:	20000030 	.word	0x20000030
 800a9e8:	00000554 	.word	0x00000554
 800a9ec:	20000c60 	.word	0x20000c60
 800a9f0:	20000430 	.word	0x20000430
 800a9f4:	20000c30 	.word	0x20000c30
 800a9f8:	20000c58 	.word	0x20000c58
 800a9fc:	20000c5c 	.word	0x20000c5c
 800aa00:	4934      	ldr	r1, [pc, #208]	; (800aad4 <_malloc_r+0x41c>)
 800aa02:	6808      	ldr	r0, [r1, #0]
 800aa04:	3001      	adds	r0, #1
 800aa06:	d140      	bne.n	800aa8a <_malloc_r+0x3d2>
 800aa08:	600c      	str	r4, [r1, #0]
 800aa0a:	2107      	movs	r1, #7
 800aa0c:	0026      	movs	r6, r4
 800aa0e:	2300      	movs	r3, #0
 800aa10:	400e      	ands	r6, r1
 800aa12:	420c      	tst	r4, r1
 800aa14:	d002      	beq.n	800aa1c <_malloc_r+0x364>
 800aa16:	3308      	adds	r3, #8
 800aa18:	1b9b      	subs	r3, r3, r6
 800aa1a:	18e4      	adds	r4, r4, r3
 800aa1c:	19e1      	adds	r1, r4, r7
 800aa1e:	9105      	str	r1, [sp, #20]
 800aa20:	9f05      	ldr	r7, [sp, #20]
 800aa22:	9904      	ldr	r1, [sp, #16]
 800aa24:	4017      	ands	r7, r2
 800aa26:	18cb      	adds	r3, r1, r3
 800aa28:	1bdf      	subs	r7, r3, r7
 800aa2a:	4017      	ands	r7, r2
 800aa2c:	0039      	movs	r1, r7
 800aa2e:	9801      	ldr	r0, [sp, #4]
 800aa30:	f001 f948 	bl	800bcc4 <_sbrk_r>
 800aa34:	1c43      	adds	r3, r0, #1
 800aa36:	d107      	bne.n	800aa48 <_malloc_r+0x390>
 800aa38:	1e37      	subs	r7, r6, #0
 800aa3a:	9805      	ldr	r0, [sp, #20]
 800aa3c:	d004      	beq.n	800aa48 <_malloc_r+0x390>
 800aa3e:	0030      	movs	r0, r6
 800aa40:	2700      	movs	r7, #0
 800aa42:	9b05      	ldr	r3, [sp, #20]
 800aa44:	3808      	subs	r0, #8
 800aa46:	1818      	adds	r0, r3, r0
 800aa48:	4a23      	ldr	r2, [pc, #140]	; (800aad8 <_malloc_r+0x420>)
 800aa4a:	1b00      	subs	r0, r0, r4
 800aa4c:	6813      	ldr	r3, [r2, #0]
 800aa4e:	19c0      	adds	r0, r0, r7
 800aa50:	19db      	adds	r3, r3, r7
 800aa52:	6013      	str	r3, [r2, #0]
 800aa54:	2201      	movs	r2, #1
 800aa56:	4b21      	ldr	r3, [pc, #132]	; (800aadc <_malloc_r+0x424>)
 800aa58:	9902      	ldr	r1, [sp, #8]
 800aa5a:	4310      	orrs	r0, r2
 800aa5c:	609c      	str	r4, [r3, #8]
 800aa5e:	6060      	str	r0, [r4, #4]
 800aa60:	4299      	cmp	r1, r3
 800aa62:	d100      	bne.n	800aa66 <_malloc_r+0x3ae>
 800aa64:	e73e      	b.n	800a8e4 <_malloc_r+0x22c>
 800aa66:	9b03      	ldr	r3, [sp, #12]
 800aa68:	2b0f      	cmp	r3, #15
 800aa6a:	d813      	bhi.n	800aa94 <_malloc_r+0x3dc>
 800aa6c:	6062      	str	r2, [r4, #4]
 800aa6e:	2203      	movs	r2, #3
 800aa70:	4b1a      	ldr	r3, [pc, #104]	; (800aadc <_malloc_r+0x424>)
 800aa72:	689b      	ldr	r3, [r3, #8]
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	4393      	bics	r3, r2
 800aa78:	1b59      	subs	r1, r3, r5
 800aa7a:	42ab      	cmp	r3, r5
 800aa7c:	d301      	bcc.n	800aa82 <_malloc_r+0x3ca>
 800aa7e:	290f      	cmp	r1, #15
 800aa80:	dc1f      	bgt.n	800aac2 <_malloc_r+0x40a>
 800aa82:	9801      	ldr	r0, [sp, #4]
 800aa84:	f000 f834 	bl	800aaf0 <__malloc_unlock>
 800aa88:	e623      	b.n	800a6d2 <_malloc_r+0x1a>
 800aa8a:	4913      	ldr	r1, [pc, #76]	; (800aad8 <_malloc_r+0x420>)
 800aa8c:	1ba6      	subs	r6, r4, r6
 800aa8e:	18f6      	adds	r6, r6, r3
 800aa90:	600e      	str	r6, [r1, #0]
 800aa92:	e7ba      	b.n	800aa0a <_malloc_r+0x352>
 800aa94:	2107      	movs	r1, #7
 800aa96:	9b03      	ldr	r3, [sp, #12]
 800aa98:	3b0c      	subs	r3, #12
 800aa9a:	438b      	bics	r3, r1
 800aa9c:	9902      	ldr	r1, [sp, #8]
 800aa9e:	6849      	ldr	r1, [r1, #4]
 800aaa0:	400a      	ands	r2, r1
 800aaa2:	9902      	ldr	r1, [sp, #8]
 800aaa4:	431a      	orrs	r2, r3
 800aaa6:	604a      	str	r2, [r1, #4]
 800aaa8:	18ca      	adds	r2, r1, r3
 800aaaa:	2105      	movs	r1, #5
 800aaac:	6051      	str	r1, [r2, #4]
 800aaae:	6091      	str	r1, [r2, #8]
 800aab0:	2b0f      	cmp	r3, #15
 800aab2:	d800      	bhi.n	800aab6 <_malloc_r+0x3fe>
 800aab4:	e716      	b.n	800a8e4 <_malloc_r+0x22c>
 800aab6:	9902      	ldr	r1, [sp, #8]
 800aab8:	9801      	ldr	r0, [sp, #4]
 800aaba:	3108      	adds	r1, #8
 800aabc:	f001 f9dc 	bl	800be78 <_free_r>
 800aac0:	e710      	b.n	800a8e4 <_malloc_r+0x22c>
 800aac2:	2201      	movs	r2, #1
 800aac4:	0013      	movs	r3, r2
 800aac6:	4805      	ldr	r0, [pc, #20]	; (800aadc <_malloc_r+0x424>)
 800aac8:	432b      	orrs	r3, r5
 800aaca:	6884      	ldr	r4, [r0, #8]
 800aacc:	6063      	str	r3, [r4, #4]
 800aace:	1963      	adds	r3, r4, r5
 800aad0:	6083      	str	r3, [r0, #8]
 800aad2:	e623      	b.n	800a71c <_malloc_r+0x64>
 800aad4:	20000430 	.word	0x20000430
 800aad8:	20000c30 	.word	0x20000c30
 800aadc:	20000028 	.word	0x20000028

0800aae0 <__malloc_lock>:
 800aae0:	b510      	push	{r4, lr}
 800aae2:	4802      	ldr	r0, [pc, #8]	; (800aaec <__malloc_lock+0xc>)
 800aae4:	f001 f940 	bl	800bd68 <__retarget_lock_acquire_recursive>
 800aae8:	bd10      	pop	{r4, pc}
 800aaea:	46c0      	nop			; (mov r8, r8)
 800aaec:	20000da5 	.word	0x20000da5

0800aaf0 <__malloc_unlock>:
 800aaf0:	b510      	push	{r4, lr}
 800aaf2:	4802      	ldr	r0, [pc, #8]	; (800aafc <__malloc_unlock+0xc>)
 800aaf4:	f001 f939 	bl	800bd6a <__retarget_lock_release_recursive>
 800aaf8:	bd10      	pop	{r4, pc}
 800aafa:	46c0      	nop			; (mov r8, r8)
 800aafc:	20000da5 	.word	0x20000da5

0800ab00 <sulp>:
 800ab00:	b570      	push	{r4, r5, r6, lr}
 800ab02:	0016      	movs	r6, r2
 800ab04:	000d      	movs	r5, r1
 800ab06:	f002 f90d 	bl	800cd24 <__ulp>
 800ab0a:	2e00      	cmp	r6, #0
 800ab0c:	d00d      	beq.n	800ab2a <sulp+0x2a>
 800ab0e:	236b      	movs	r3, #107	; 0x6b
 800ab10:	006a      	lsls	r2, r5, #1
 800ab12:	0d52      	lsrs	r2, r2, #21
 800ab14:	1a9b      	subs	r3, r3, r2
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	dd07      	ble.n	800ab2a <sulp+0x2a>
 800ab1a:	2400      	movs	r4, #0
 800ab1c:	4a03      	ldr	r2, [pc, #12]	; (800ab2c <sulp+0x2c>)
 800ab1e:	051b      	lsls	r3, r3, #20
 800ab20:	189d      	adds	r5, r3, r2
 800ab22:	002b      	movs	r3, r5
 800ab24:	0022      	movs	r2, r4
 800ab26:	f7f6 fda1 	bl	800166c <__aeabi_dmul>
 800ab2a:	bd70      	pop	{r4, r5, r6, pc}
 800ab2c:	3ff00000 	.word	0x3ff00000

0800ab30 <_strtod_l>:
 800ab30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab32:	b0a1      	sub	sp, #132	; 0x84
 800ab34:	9219      	str	r2, [sp, #100]	; 0x64
 800ab36:	2200      	movs	r2, #0
 800ab38:	2600      	movs	r6, #0
 800ab3a:	2700      	movs	r7, #0
 800ab3c:	9004      	str	r0, [sp, #16]
 800ab3e:	9107      	str	r1, [sp, #28]
 800ab40:	921c      	str	r2, [sp, #112]	; 0x70
 800ab42:	911b      	str	r1, [sp, #108]	; 0x6c
 800ab44:	780a      	ldrb	r2, [r1, #0]
 800ab46:	2a2b      	cmp	r2, #43	; 0x2b
 800ab48:	d055      	beq.n	800abf6 <_strtod_l+0xc6>
 800ab4a:	d841      	bhi.n	800abd0 <_strtod_l+0xa0>
 800ab4c:	2a0d      	cmp	r2, #13
 800ab4e:	d83b      	bhi.n	800abc8 <_strtod_l+0x98>
 800ab50:	2a08      	cmp	r2, #8
 800ab52:	d83b      	bhi.n	800abcc <_strtod_l+0x9c>
 800ab54:	2a00      	cmp	r2, #0
 800ab56:	d044      	beq.n	800abe2 <_strtod_l+0xb2>
 800ab58:	2200      	movs	r2, #0
 800ab5a:	920f      	str	r2, [sp, #60]	; 0x3c
 800ab5c:	2100      	movs	r1, #0
 800ab5e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800ab60:	9109      	str	r1, [sp, #36]	; 0x24
 800ab62:	782a      	ldrb	r2, [r5, #0]
 800ab64:	2a30      	cmp	r2, #48	; 0x30
 800ab66:	d000      	beq.n	800ab6a <_strtod_l+0x3a>
 800ab68:	e085      	b.n	800ac76 <_strtod_l+0x146>
 800ab6a:	786a      	ldrb	r2, [r5, #1]
 800ab6c:	3120      	adds	r1, #32
 800ab6e:	438a      	bics	r2, r1
 800ab70:	2a58      	cmp	r2, #88	; 0x58
 800ab72:	d000      	beq.n	800ab76 <_strtod_l+0x46>
 800ab74:	e075      	b.n	800ac62 <_strtod_l+0x132>
 800ab76:	9302      	str	r3, [sp, #8]
 800ab78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab7a:	4a97      	ldr	r2, [pc, #604]	; (800add8 <_strtod_l+0x2a8>)
 800ab7c:	9301      	str	r3, [sp, #4]
 800ab7e:	ab1c      	add	r3, sp, #112	; 0x70
 800ab80:	9300      	str	r3, [sp, #0]
 800ab82:	9804      	ldr	r0, [sp, #16]
 800ab84:	ab1d      	add	r3, sp, #116	; 0x74
 800ab86:	a91b      	add	r1, sp, #108	; 0x6c
 800ab88:	f001 fa92 	bl	800c0b0 <__gethex>
 800ab8c:	230f      	movs	r3, #15
 800ab8e:	0002      	movs	r2, r0
 800ab90:	401a      	ands	r2, r3
 800ab92:	0004      	movs	r4, r0
 800ab94:	9205      	str	r2, [sp, #20]
 800ab96:	4218      	tst	r0, r3
 800ab98:	d005      	beq.n	800aba6 <_strtod_l+0x76>
 800ab9a:	2a06      	cmp	r2, #6
 800ab9c:	d12d      	bne.n	800abfa <_strtod_l+0xca>
 800ab9e:	1c6b      	adds	r3, r5, #1
 800aba0:	931b      	str	r3, [sp, #108]	; 0x6c
 800aba2:	2300      	movs	r3, #0
 800aba4:	930f      	str	r3, [sp, #60]	; 0x3c
 800aba6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d002      	beq.n	800abb2 <_strtod_l+0x82>
 800abac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800abae:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800abb0:	6013      	str	r3, [r2, #0]
 800abb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d01b      	beq.n	800abf0 <_strtod_l+0xc0>
 800abb8:	2380      	movs	r3, #128	; 0x80
 800abba:	0032      	movs	r2, r6
 800abbc:	061b      	lsls	r3, r3, #24
 800abbe:	18fb      	adds	r3, r7, r3
 800abc0:	0010      	movs	r0, r2
 800abc2:	0019      	movs	r1, r3
 800abc4:	b021      	add	sp, #132	; 0x84
 800abc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abc8:	2a20      	cmp	r2, #32
 800abca:	d1c5      	bne.n	800ab58 <_strtod_l+0x28>
 800abcc:	3101      	adds	r1, #1
 800abce:	e7b8      	b.n	800ab42 <_strtod_l+0x12>
 800abd0:	2a2d      	cmp	r2, #45	; 0x2d
 800abd2:	d1c1      	bne.n	800ab58 <_strtod_l+0x28>
 800abd4:	3a2c      	subs	r2, #44	; 0x2c
 800abd6:	920f      	str	r2, [sp, #60]	; 0x3c
 800abd8:	1c4a      	adds	r2, r1, #1
 800abda:	921b      	str	r2, [sp, #108]	; 0x6c
 800abdc:	784a      	ldrb	r2, [r1, #1]
 800abde:	2a00      	cmp	r2, #0
 800abe0:	d1bc      	bne.n	800ab5c <_strtod_l+0x2c>
 800abe2:	9b07      	ldr	r3, [sp, #28]
 800abe4:	931b      	str	r3, [sp, #108]	; 0x6c
 800abe6:	2300      	movs	r3, #0
 800abe8:	930f      	str	r3, [sp, #60]	; 0x3c
 800abea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800abec:	2b00      	cmp	r3, #0
 800abee:	d1dd      	bne.n	800abac <_strtod_l+0x7c>
 800abf0:	0032      	movs	r2, r6
 800abf2:	003b      	movs	r3, r7
 800abf4:	e7e4      	b.n	800abc0 <_strtod_l+0x90>
 800abf6:	2200      	movs	r2, #0
 800abf8:	e7ed      	b.n	800abd6 <_strtod_l+0xa6>
 800abfa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800abfc:	2a00      	cmp	r2, #0
 800abfe:	d007      	beq.n	800ac10 <_strtod_l+0xe0>
 800ac00:	2135      	movs	r1, #53	; 0x35
 800ac02:	a81e      	add	r0, sp, #120	; 0x78
 800ac04:	f002 f97f 	bl	800cf06 <__copybits>
 800ac08:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ac0a:	9804      	ldr	r0, [sp, #16]
 800ac0c:	f001 fd7c 	bl	800c708 <_Bfree>
 800ac10:	9805      	ldr	r0, [sp, #20]
 800ac12:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ac14:	3801      	subs	r0, #1
 800ac16:	2804      	cmp	r0, #4
 800ac18:	d806      	bhi.n	800ac28 <_strtod_l+0xf8>
 800ac1a:	f7f5 fa7b 	bl	8000114 <__gnu_thumb1_case_uqi>
 800ac1e:	0312      	.short	0x0312
 800ac20:	1e1c      	.short	0x1e1c
 800ac22:	12          	.byte	0x12
 800ac23:	00          	.byte	0x00
 800ac24:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800ac26:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800ac28:	05e4      	lsls	r4, r4, #23
 800ac2a:	d502      	bpl.n	800ac32 <_strtod_l+0x102>
 800ac2c:	2380      	movs	r3, #128	; 0x80
 800ac2e:	061b      	lsls	r3, r3, #24
 800ac30:	431f      	orrs	r7, r3
 800ac32:	4b6a      	ldr	r3, [pc, #424]	; (800addc <_strtod_l+0x2ac>)
 800ac34:	423b      	tst	r3, r7
 800ac36:	d1b6      	bne.n	800aba6 <_strtod_l+0x76>
 800ac38:	f001 f86a 	bl	800bd10 <__errno>
 800ac3c:	2322      	movs	r3, #34	; 0x22
 800ac3e:	6003      	str	r3, [r0, #0]
 800ac40:	e7b1      	b.n	800aba6 <_strtod_l+0x76>
 800ac42:	4967      	ldr	r1, [pc, #412]	; (800ade0 <_strtod_l+0x2b0>)
 800ac44:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ac46:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800ac48:	400a      	ands	r2, r1
 800ac4a:	4966      	ldr	r1, [pc, #408]	; (800ade4 <_strtod_l+0x2b4>)
 800ac4c:	185b      	adds	r3, r3, r1
 800ac4e:	051b      	lsls	r3, r3, #20
 800ac50:	431a      	orrs	r2, r3
 800ac52:	0017      	movs	r7, r2
 800ac54:	e7e8      	b.n	800ac28 <_strtod_l+0xf8>
 800ac56:	4f61      	ldr	r7, [pc, #388]	; (800addc <_strtod_l+0x2ac>)
 800ac58:	e7e6      	b.n	800ac28 <_strtod_l+0xf8>
 800ac5a:	2601      	movs	r6, #1
 800ac5c:	4f62      	ldr	r7, [pc, #392]	; (800ade8 <_strtod_l+0x2b8>)
 800ac5e:	4276      	negs	r6, r6
 800ac60:	e7e2      	b.n	800ac28 <_strtod_l+0xf8>
 800ac62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac64:	1c5a      	adds	r2, r3, #1
 800ac66:	921b      	str	r2, [sp, #108]	; 0x6c
 800ac68:	785b      	ldrb	r3, [r3, #1]
 800ac6a:	2b30      	cmp	r3, #48	; 0x30
 800ac6c:	d0f9      	beq.n	800ac62 <_strtod_l+0x132>
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d099      	beq.n	800aba6 <_strtod_l+0x76>
 800ac72:	2301      	movs	r3, #1
 800ac74:	9309      	str	r3, [sp, #36]	; 0x24
 800ac76:	2500      	movs	r5, #0
 800ac78:	220a      	movs	r2, #10
 800ac7a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac7c:	950d      	str	r5, [sp, #52]	; 0x34
 800ac7e:	9310      	str	r3, [sp, #64]	; 0x40
 800ac80:	9508      	str	r5, [sp, #32]
 800ac82:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800ac84:	7804      	ldrb	r4, [r0, #0]
 800ac86:	0023      	movs	r3, r4
 800ac88:	3b30      	subs	r3, #48	; 0x30
 800ac8a:	b2d9      	uxtb	r1, r3
 800ac8c:	2909      	cmp	r1, #9
 800ac8e:	d927      	bls.n	800ace0 <_strtod_l+0x1b0>
 800ac90:	2201      	movs	r2, #1
 800ac92:	4956      	ldr	r1, [pc, #344]	; (800adec <_strtod_l+0x2bc>)
 800ac94:	f000 ff98 	bl	800bbc8 <strncmp>
 800ac98:	2800      	cmp	r0, #0
 800ac9a:	d031      	beq.n	800ad00 <_strtod_l+0x1d0>
 800ac9c:	2000      	movs	r0, #0
 800ac9e:	0023      	movs	r3, r4
 800aca0:	4684      	mov	ip, r0
 800aca2:	9a08      	ldr	r2, [sp, #32]
 800aca4:	900c      	str	r0, [sp, #48]	; 0x30
 800aca6:	9205      	str	r2, [sp, #20]
 800aca8:	2220      	movs	r2, #32
 800acaa:	0019      	movs	r1, r3
 800acac:	4391      	bics	r1, r2
 800acae:	000a      	movs	r2, r1
 800acb0:	2100      	movs	r1, #0
 800acb2:	9106      	str	r1, [sp, #24]
 800acb4:	2a45      	cmp	r2, #69	; 0x45
 800acb6:	d000      	beq.n	800acba <_strtod_l+0x18a>
 800acb8:	e0c2      	b.n	800ae40 <_strtod_l+0x310>
 800acba:	9b05      	ldr	r3, [sp, #20]
 800acbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800acbe:	4303      	orrs	r3, r0
 800acc0:	4313      	orrs	r3, r2
 800acc2:	428b      	cmp	r3, r1
 800acc4:	d08d      	beq.n	800abe2 <_strtod_l+0xb2>
 800acc6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800acc8:	9307      	str	r3, [sp, #28]
 800acca:	3301      	adds	r3, #1
 800accc:	931b      	str	r3, [sp, #108]	; 0x6c
 800acce:	9b07      	ldr	r3, [sp, #28]
 800acd0:	785b      	ldrb	r3, [r3, #1]
 800acd2:	2b2b      	cmp	r3, #43	; 0x2b
 800acd4:	d071      	beq.n	800adba <_strtod_l+0x28a>
 800acd6:	000c      	movs	r4, r1
 800acd8:	2b2d      	cmp	r3, #45	; 0x2d
 800acda:	d174      	bne.n	800adc6 <_strtod_l+0x296>
 800acdc:	2401      	movs	r4, #1
 800acde:	e06d      	b.n	800adbc <_strtod_l+0x28c>
 800ace0:	9908      	ldr	r1, [sp, #32]
 800ace2:	2908      	cmp	r1, #8
 800ace4:	dc09      	bgt.n	800acfa <_strtod_l+0x1ca>
 800ace6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ace8:	4351      	muls	r1, r2
 800acea:	185b      	adds	r3, r3, r1
 800acec:	930d      	str	r3, [sp, #52]	; 0x34
 800acee:	9b08      	ldr	r3, [sp, #32]
 800acf0:	3001      	adds	r0, #1
 800acf2:	3301      	adds	r3, #1
 800acf4:	9308      	str	r3, [sp, #32]
 800acf6:	901b      	str	r0, [sp, #108]	; 0x6c
 800acf8:	e7c3      	b.n	800ac82 <_strtod_l+0x152>
 800acfa:	4355      	muls	r5, r2
 800acfc:	195d      	adds	r5, r3, r5
 800acfe:	e7f6      	b.n	800acee <_strtod_l+0x1be>
 800ad00:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad02:	1c5a      	adds	r2, r3, #1
 800ad04:	921b      	str	r2, [sp, #108]	; 0x6c
 800ad06:	9a08      	ldr	r2, [sp, #32]
 800ad08:	785b      	ldrb	r3, [r3, #1]
 800ad0a:	2a00      	cmp	r2, #0
 800ad0c:	d03a      	beq.n	800ad84 <_strtod_l+0x254>
 800ad0e:	900c      	str	r0, [sp, #48]	; 0x30
 800ad10:	9205      	str	r2, [sp, #20]
 800ad12:	001a      	movs	r2, r3
 800ad14:	3a30      	subs	r2, #48	; 0x30
 800ad16:	2a09      	cmp	r2, #9
 800ad18:	d912      	bls.n	800ad40 <_strtod_l+0x210>
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	4694      	mov	ip, r2
 800ad1e:	e7c3      	b.n	800aca8 <_strtod_l+0x178>
 800ad20:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad22:	3001      	adds	r0, #1
 800ad24:	1c5a      	adds	r2, r3, #1
 800ad26:	921b      	str	r2, [sp, #108]	; 0x6c
 800ad28:	785b      	ldrb	r3, [r3, #1]
 800ad2a:	2b30      	cmp	r3, #48	; 0x30
 800ad2c:	d0f8      	beq.n	800ad20 <_strtod_l+0x1f0>
 800ad2e:	001a      	movs	r2, r3
 800ad30:	3a31      	subs	r2, #49	; 0x31
 800ad32:	2a08      	cmp	r2, #8
 800ad34:	d83c      	bhi.n	800adb0 <_strtod_l+0x280>
 800ad36:	900c      	str	r0, [sp, #48]	; 0x30
 800ad38:	2000      	movs	r0, #0
 800ad3a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ad3c:	9005      	str	r0, [sp, #20]
 800ad3e:	9210      	str	r2, [sp, #64]	; 0x40
 800ad40:	001a      	movs	r2, r3
 800ad42:	1c41      	adds	r1, r0, #1
 800ad44:	3a30      	subs	r2, #48	; 0x30
 800ad46:	2b30      	cmp	r3, #48	; 0x30
 800ad48:	d016      	beq.n	800ad78 <_strtod_l+0x248>
 800ad4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad4c:	185b      	adds	r3, r3, r1
 800ad4e:	930c      	str	r3, [sp, #48]	; 0x30
 800ad50:	9b05      	ldr	r3, [sp, #20]
 800ad52:	210a      	movs	r1, #10
 800ad54:	469c      	mov	ip, r3
 800ad56:	4484      	add	ip, r0
 800ad58:	4563      	cmp	r3, ip
 800ad5a:	d115      	bne.n	800ad88 <_strtod_l+0x258>
 800ad5c:	9905      	ldr	r1, [sp, #20]
 800ad5e:	9b05      	ldr	r3, [sp, #20]
 800ad60:	3101      	adds	r1, #1
 800ad62:	1809      	adds	r1, r1, r0
 800ad64:	181b      	adds	r3, r3, r0
 800ad66:	9105      	str	r1, [sp, #20]
 800ad68:	2b08      	cmp	r3, #8
 800ad6a:	dc19      	bgt.n	800ada0 <_strtod_l+0x270>
 800ad6c:	230a      	movs	r3, #10
 800ad6e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ad70:	434b      	muls	r3, r1
 800ad72:	2100      	movs	r1, #0
 800ad74:	18d3      	adds	r3, r2, r3
 800ad76:	930d      	str	r3, [sp, #52]	; 0x34
 800ad78:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad7a:	0008      	movs	r0, r1
 800ad7c:	1c5a      	adds	r2, r3, #1
 800ad7e:	921b      	str	r2, [sp, #108]	; 0x6c
 800ad80:	785b      	ldrb	r3, [r3, #1]
 800ad82:	e7c6      	b.n	800ad12 <_strtod_l+0x1e2>
 800ad84:	9808      	ldr	r0, [sp, #32]
 800ad86:	e7d0      	b.n	800ad2a <_strtod_l+0x1fa>
 800ad88:	1c5c      	adds	r4, r3, #1
 800ad8a:	2b08      	cmp	r3, #8
 800ad8c:	dc04      	bgt.n	800ad98 <_strtod_l+0x268>
 800ad8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad90:	434b      	muls	r3, r1
 800ad92:	930d      	str	r3, [sp, #52]	; 0x34
 800ad94:	0023      	movs	r3, r4
 800ad96:	e7df      	b.n	800ad58 <_strtod_l+0x228>
 800ad98:	2c10      	cmp	r4, #16
 800ad9a:	dcfb      	bgt.n	800ad94 <_strtod_l+0x264>
 800ad9c:	434d      	muls	r5, r1
 800ad9e:	e7f9      	b.n	800ad94 <_strtod_l+0x264>
 800ada0:	9b05      	ldr	r3, [sp, #20]
 800ada2:	2100      	movs	r1, #0
 800ada4:	2b10      	cmp	r3, #16
 800ada6:	dce7      	bgt.n	800ad78 <_strtod_l+0x248>
 800ada8:	230a      	movs	r3, #10
 800adaa:	435d      	muls	r5, r3
 800adac:	1955      	adds	r5, r2, r5
 800adae:	e7e3      	b.n	800ad78 <_strtod_l+0x248>
 800adb0:	2200      	movs	r2, #0
 800adb2:	920c      	str	r2, [sp, #48]	; 0x30
 800adb4:	9205      	str	r2, [sp, #20]
 800adb6:	3201      	adds	r2, #1
 800adb8:	e7b0      	b.n	800ad1c <_strtod_l+0x1ec>
 800adba:	2400      	movs	r4, #0
 800adbc:	9b07      	ldr	r3, [sp, #28]
 800adbe:	3302      	adds	r3, #2
 800adc0:	931b      	str	r3, [sp, #108]	; 0x6c
 800adc2:	9b07      	ldr	r3, [sp, #28]
 800adc4:	789b      	ldrb	r3, [r3, #2]
 800adc6:	001a      	movs	r2, r3
 800adc8:	3a30      	subs	r2, #48	; 0x30
 800adca:	2a09      	cmp	r2, #9
 800adcc:	d914      	bls.n	800adf8 <_strtod_l+0x2c8>
 800adce:	9a07      	ldr	r2, [sp, #28]
 800add0:	921b      	str	r2, [sp, #108]	; 0x6c
 800add2:	2200      	movs	r2, #0
 800add4:	e033      	b.n	800ae3e <_strtod_l+0x30e>
 800add6:	46c0      	nop			; (mov r8, r8)
 800add8:	08014324 	.word	0x08014324
 800addc:	7ff00000 	.word	0x7ff00000
 800ade0:	ffefffff 	.word	0xffefffff
 800ade4:	00000433 	.word	0x00000433
 800ade8:	7fffffff 	.word	0x7fffffff
 800adec:	08014320 	.word	0x08014320
 800adf0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800adf2:	1c5a      	adds	r2, r3, #1
 800adf4:	921b      	str	r2, [sp, #108]	; 0x6c
 800adf6:	785b      	ldrb	r3, [r3, #1]
 800adf8:	2b30      	cmp	r3, #48	; 0x30
 800adfa:	d0f9      	beq.n	800adf0 <_strtod_l+0x2c0>
 800adfc:	2200      	movs	r2, #0
 800adfe:	9206      	str	r2, [sp, #24]
 800ae00:	001a      	movs	r2, r3
 800ae02:	3a31      	subs	r2, #49	; 0x31
 800ae04:	2a08      	cmp	r2, #8
 800ae06:	d81b      	bhi.n	800ae40 <_strtod_l+0x310>
 800ae08:	3b30      	subs	r3, #48	; 0x30
 800ae0a:	930e      	str	r3, [sp, #56]	; 0x38
 800ae0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ae0e:	9306      	str	r3, [sp, #24]
 800ae10:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ae12:	1c59      	adds	r1, r3, #1
 800ae14:	911b      	str	r1, [sp, #108]	; 0x6c
 800ae16:	785b      	ldrb	r3, [r3, #1]
 800ae18:	001a      	movs	r2, r3
 800ae1a:	3a30      	subs	r2, #48	; 0x30
 800ae1c:	2a09      	cmp	r2, #9
 800ae1e:	d93a      	bls.n	800ae96 <_strtod_l+0x366>
 800ae20:	9a06      	ldr	r2, [sp, #24]
 800ae22:	1a8a      	subs	r2, r1, r2
 800ae24:	49b2      	ldr	r1, [pc, #712]	; (800b0f0 <_strtod_l+0x5c0>)
 800ae26:	9106      	str	r1, [sp, #24]
 800ae28:	2a08      	cmp	r2, #8
 800ae2a:	dc04      	bgt.n	800ae36 <_strtod_l+0x306>
 800ae2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae2e:	9206      	str	r2, [sp, #24]
 800ae30:	428a      	cmp	r2, r1
 800ae32:	dd00      	ble.n	800ae36 <_strtod_l+0x306>
 800ae34:	9106      	str	r1, [sp, #24]
 800ae36:	2c00      	cmp	r4, #0
 800ae38:	d002      	beq.n	800ae40 <_strtod_l+0x310>
 800ae3a:	9a06      	ldr	r2, [sp, #24]
 800ae3c:	4252      	negs	r2, r2
 800ae3e:	9206      	str	r2, [sp, #24]
 800ae40:	9a05      	ldr	r2, [sp, #20]
 800ae42:	2a00      	cmp	r2, #0
 800ae44:	d14d      	bne.n	800aee2 <_strtod_l+0x3b2>
 800ae46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae48:	4310      	orrs	r0, r2
 800ae4a:	d000      	beq.n	800ae4e <_strtod_l+0x31e>
 800ae4c:	e6ab      	b.n	800aba6 <_strtod_l+0x76>
 800ae4e:	4662      	mov	r2, ip
 800ae50:	2a00      	cmp	r2, #0
 800ae52:	d000      	beq.n	800ae56 <_strtod_l+0x326>
 800ae54:	e6c5      	b.n	800abe2 <_strtod_l+0xb2>
 800ae56:	2b69      	cmp	r3, #105	; 0x69
 800ae58:	d027      	beq.n	800aeaa <_strtod_l+0x37a>
 800ae5a:	dc23      	bgt.n	800aea4 <_strtod_l+0x374>
 800ae5c:	2b49      	cmp	r3, #73	; 0x49
 800ae5e:	d024      	beq.n	800aeaa <_strtod_l+0x37a>
 800ae60:	2b4e      	cmp	r3, #78	; 0x4e
 800ae62:	d000      	beq.n	800ae66 <_strtod_l+0x336>
 800ae64:	e6bd      	b.n	800abe2 <_strtod_l+0xb2>
 800ae66:	49a3      	ldr	r1, [pc, #652]	; (800b0f4 <_strtod_l+0x5c4>)
 800ae68:	a81b      	add	r0, sp, #108	; 0x6c
 800ae6a:	f001 fb57 	bl	800c51c <__match>
 800ae6e:	2800      	cmp	r0, #0
 800ae70:	d100      	bne.n	800ae74 <_strtod_l+0x344>
 800ae72:	e6b6      	b.n	800abe2 <_strtod_l+0xb2>
 800ae74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ae76:	781b      	ldrb	r3, [r3, #0]
 800ae78:	2b28      	cmp	r3, #40	; 0x28
 800ae7a:	d12c      	bne.n	800aed6 <_strtod_l+0x3a6>
 800ae7c:	499e      	ldr	r1, [pc, #632]	; (800b0f8 <_strtod_l+0x5c8>)
 800ae7e:	aa1e      	add	r2, sp, #120	; 0x78
 800ae80:	a81b      	add	r0, sp, #108	; 0x6c
 800ae82:	f001 fb5f 	bl	800c544 <__hexnan>
 800ae86:	2805      	cmp	r0, #5
 800ae88:	d125      	bne.n	800aed6 <_strtod_l+0x3a6>
 800ae8a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ae8c:	4a9b      	ldr	r2, [pc, #620]	; (800b0fc <_strtod_l+0x5cc>)
 800ae8e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800ae90:	431a      	orrs	r2, r3
 800ae92:	0017      	movs	r7, r2
 800ae94:	e687      	b.n	800aba6 <_strtod_l+0x76>
 800ae96:	220a      	movs	r2, #10
 800ae98:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ae9a:	434a      	muls	r2, r1
 800ae9c:	18d2      	adds	r2, r2, r3
 800ae9e:	3a30      	subs	r2, #48	; 0x30
 800aea0:	920e      	str	r2, [sp, #56]	; 0x38
 800aea2:	e7b5      	b.n	800ae10 <_strtod_l+0x2e0>
 800aea4:	2b6e      	cmp	r3, #110	; 0x6e
 800aea6:	d0de      	beq.n	800ae66 <_strtod_l+0x336>
 800aea8:	e69b      	b.n	800abe2 <_strtod_l+0xb2>
 800aeaa:	4995      	ldr	r1, [pc, #596]	; (800b100 <_strtod_l+0x5d0>)
 800aeac:	a81b      	add	r0, sp, #108	; 0x6c
 800aeae:	f001 fb35 	bl	800c51c <__match>
 800aeb2:	2800      	cmp	r0, #0
 800aeb4:	d100      	bne.n	800aeb8 <_strtod_l+0x388>
 800aeb6:	e694      	b.n	800abe2 <_strtod_l+0xb2>
 800aeb8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aeba:	4992      	ldr	r1, [pc, #584]	; (800b104 <_strtod_l+0x5d4>)
 800aebc:	3b01      	subs	r3, #1
 800aebe:	a81b      	add	r0, sp, #108	; 0x6c
 800aec0:	931b      	str	r3, [sp, #108]	; 0x6c
 800aec2:	f001 fb2b 	bl	800c51c <__match>
 800aec6:	2800      	cmp	r0, #0
 800aec8:	d102      	bne.n	800aed0 <_strtod_l+0x3a0>
 800aeca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aecc:	3301      	adds	r3, #1
 800aece:	931b      	str	r3, [sp, #108]	; 0x6c
 800aed0:	2600      	movs	r6, #0
 800aed2:	4f8a      	ldr	r7, [pc, #552]	; (800b0fc <_strtod_l+0x5cc>)
 800aed4:	e667      	b.n	800aba6 <_strtod_l+0x76>
 800aed6:	488c      	ldr	r0, [pc, #560]	; (800b108 <_strtod_l+0x5d8>)
 800aed8:	f000 ff5c 	bl	800bd94 <nan>
 800aedc:	0006      	movs	r6, r0
 800aede:	000f      	movs	r7, r1
 800aee0:	e661      	b.n	800aba6 <_strtod_l+0x76>
 800aee2:	9b06      	ldr	r3, [sp, #24]
 800aee4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aee6:	1a9b      	subs	r3, r3, r2
 800aee8:	9309      	str	r3, [sp, #36]	; 0x24
 800aeea:	9b08      	ldr	r3, [sp, #32]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d101      	bne.n	800aef4 <_strtod_l+0x3c4>
 800aef0:	9b05      	ldr	r3, [sp, #20]
 800aef2:	9308      	str	r3, [sp, #32]
 800aef4:	9c05      	ldr	r4, [sp, #20]
 800aef6:	2c10      	cmp	r4, #16
 800aef8:	dd00      	ble.n	800aefc <_strtod_l+0x3cc>
 800aefa:	2410      	movs	r4, #16
 800aefc:	980d      	ldr	r0, [sp, #52]	; 0x34
 800aefe:	f7f7 fa7d 	bl	80023fc <__aeabi_ui2d>
 800af02:	9b05      	ldr	r3, [sp, #20]
 800af04:	0006      	movs	r6, r0
 800af06:	000f      	movs	r7, r1
 800af08:	2b09      	cmp	r3, #9
 800af0a:	dd15      	ble.n	800af38 <_strtod_l+0x408>
 800af0c:	0022      	movs	r2, r4
 800af0e:	4b7f      	ldr	r3, [pc, #508]	; (800b10c <_strtod_l+0x5dc>)
 800af10:	3a09      	subs	r2, #9
 800af12:	00d2      	lsls	r2, r2, #3
 800af14:	189b      	adds	r3, r3, r2
 800af16:	681a      	ldr	r2, [r3, #0]
 800af18:	685b      	ldr	r3, [r3, #4]
 800af1a:	f7f6 fba7 	bl	800166c <__aeabi_dmul>
 800af1e:	0006      	movs	r6, r0
 800af20:	0028      	movs	r0, r5
 800af22:	000f      	movs	r7, r1
 800af24:	f7f7 fa6a 	bl	80023fc <__aeabi_ui2d>
 800af28:	0002      	movs	r2, r0
 800af2a:	000b      	movs	r3, r1
 800af2c:	0030      	movs	r0, r6
 800af2e:	0039      	movs	r1, r7
 800af30:	f7f5 fc42 	bl	80007b8 <__aeabi_dadd>
 800af34:	0006      	movs	r6, r0
 800af36:	000f      	movs	r7, r1
 800af38:	9b05      	ldr	r3, [sp, #20]
 800af3a:	2b0f      	cmp	r3, #15
 800af3c:	dc39      	bgt.n	800afb2 <_strtod_l+0x482>
 800af3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af40:	2b00      	cmp	r3, #0
 800af42:	d100      	bne.n	800af46 <_strtod_l+0x416>
 800af44:	e62f      	b.n	800aba6 <_strtod_l+0x76>
 800af46:	dd24      	ble.n	800af92 <_strtod_l+0x462>
 800af48:	2b16      	cmp	r3, #22
 800af4a:	dc09      	bgt.n	800af60 <_strtod_l+0x430>
 800af4c:	496f      	ldr	r1, [pc, #444]	; (800b10c <_strtod_l+0x5dc>)
 800af4e:	00db      	lsls	r3, r3, #3
 800af50:	18c9      	adds	r1, r1, r3
 800af52:	0032      	movs	r2, r6
 800af54:	6808      	ldr	r0, [r1, #0]
 800af56:	6849      	ldr	r1, [r1, #4]
 800af58:	003b      	movs	r3, r7
 800af5a:	f7f6 fb87 	bl	800166c <__aeabi_dmul>
 800af5e:	e7bd      	b.n	800aedc <_strtod_l+0x3ac>
 800af60:	2325      	movs	r3, #37	; 0x25
 800af62:	9a05      	ldr	r2, [sp, #20]
 800af64:	1a9b      	subs	r3, r3, r2
 800af66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af68:	4293      	cmp	r3, r2
 800af6a:	db22      	blt.n	800afb2 <_strtod_l+0x482>
 800af6c:	240f      	movs	r4, #15
 800af6e:	9b05      	ldr	r3, [sp, #20]
 800af70:	4d66      	ldr	r5, [pc, #408]	; (800b10c <_strtod_l+0x5dc>)
 800af72:	1ae4      	subs	r4, r4, r3
 800af74:	00e1      	lsls	r1, r4, #3
 800af76:	1869      	adds	r1, r5, r1
 800af78:	0032      	movs	r2, r6
 800af7a:	6808      	ldr	r0, [r1, #0]
 800af7c:	6849      	ldr	r1, [r1, #4]
 800af7e:	003b      	movs	r3, r7
 800af80:	f7f6 fb74 	bl	800166c <__aeabi_dmul>
 800af84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af86:	1b1c      	subs	r4, r3, r4
 800af88:	00e4      	lsls	r4, r4, #3
 800af8a:	192d      	adds	r5, r5, r4
 800af8c:	682a      	ldr	r2, [r5, #0]
 800af8e:	686b      	ldr	r3, [r5, #4]
 800af90:	e7e3      	b.n	800af5a <_strtod_l+0x42a>
 800af92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af94:	3316      	adds	r3, #22
 800af96:	db0c      	blt.n	800afb2 <_strtod_l+0x482>
 800af98:	9906      	ldr	r1, [sp, #24]
 800af9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af9c:	4b5b      	ldr	r3, [pc, #364]	; (800b10c <_strtod_l+0x5dc>)
 800af9e:	1a52      	subs	r2, r2, r1
 800afa0:	00d2      	lsls	r2, r2, #3
 800afa2:	189b      	adds	r3, r3, r2
 800afa4:	0030      	movs	r0, r6
 800afa6:	681a      	ldr	r2, [r3, #0]
 800afa8:	685b      	ldr	r3, [r3, #4]
 800afaa:	0039      	movs	r1, r7
 800afac:	f7f5 ff64 	bl	8000e78 <__aeabi_ddiv>
 800afb0:	e794      	b.n	800aedc <_strtod_l+0x3ac>
 800afb2:	9b05      	ldr	r3, [sp, #20]
 800afb4:	1b1c      	subs	r4, r3, r4
 800afb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afb8:	18e4      	adds	r4, r4, r3
 800afba:	2c00      	cmp	r4, #0
 800afbc:	dd72      	ble.n	800b0a4 <_strtod_l+0x574>
 800afbe:	220f      	movs	r2, #15
 800afc0:	0023      	movs	r3, r4
 800afc2:	4013      	ands	r3, r2
 800afc4:	4214      	tst	r4, r2
 800afc6:	d00a      	beq.n	800afde <_strtod_l+0x4ae>
 800afc8:	4950      	ldr	r1, [pc, #320]	; (800b10c <_strtod_l+0x5dc>)
 800afca:	00db      	lsls	r3, r3, #3
 800afcc:	18c9      	adds	r1, r1, r3
 800afce:	0032      	movs	r2, r6
 800afd0:	6808      	ldr	r0, [r1, #0]
 800afd2:	6849      	ldr	r1, [r1, #4]
 800afd4:	003b      	movs	r3, r7
 800afd6:	f7f6 fb49 	bl	800166c <__aeabi_dmul>
 800afda:	0006      	movs	r6, r0
 800afdc:	000f      	movs	r7, r1
 800afde:	230f      	movs	r3, #15
 800afe0:	439c      	bics	r4, r3
 800afe2:	d04a      	beq.n	800b07a <_strtod_l+0x54a>
 800afe4:	3326      	adds	r3, #38	; 0x26
 800afe6:	33ff      	adds	r3, #255	; 0xff
 800afe8:	429c      	cmp	r4, r3
 800afea:	dd22      	ble.n	800b032 <_strtod_l+0x502>
 800afec:	2300      	movs	r3, #0
 800afee:	9305      	str	r3, [sp, #20]
 800aff0:	9306      	str	r3, [sp, #24]
 800aff2:	930d      	str	r3, [sp, #52]	; 0x34
 800aff4:	9308      	str	r3, [sp, #32]
 800aff6:	2322      	movs	r3, #34	; 0x22
 800aff8:	2600      	movs	r6, #0
 800affa:	9a04      	ldr	r2, [sp, #16]
 800affc:	4f3f      	ldr	r7, [pc, #252]	; (800b0fc <_strtod_l+0x5cc>)
 800affe:	6013      	str	r3, [r2, #0]
 800b000:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b002:	42b3      	cmp	r3, r6
 800b004:	d100      	bne.n	800b008 <_strtod_l+0x4d8>
 800b006:	e5ce      	b.n	800aba6 <_strtod_l+0x76>
 800b008:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b00a:	9804      	ldr	r0, [sp, #16]
 800b00c:	f001 fb7c 	bl	800c708 <_Bfree>
 800b010:	9908      	ldr	r1, [sp, #32]
 800b012:	9804      	ldr	r0, [sp, #16]
 800b014:	f001 fb78 	bl	800c708 <_Bfree>
 800b018:	9906      	ldr	r1, [sp, #24]
 800b01a:	9804      	ldr	r0, [sp, #16]
 800b01c:	f001 fb74 	bl	800c708 <_Bfree>
 800b020:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b022:	9804      	ldr	r0, [sp, #16]
 800b024:	f001 fb70 	bl	800c708 <_Bfree>
 800b028:	9905      	ldr	r1, [sp, #20]
 800b02a:	9804      	ldr	r0, [sp, #16]
 800b02c:	f001 fb6c 	bl	800c708 <_Bfree>
 800b030:	e5b9      	b.n	800aba6 <_strtod_l+0x76>
 800b032:	2300      	movs	r3, #0
 800b034:	0030      	movs	r0, r6
 800b036:	0039      	movs	r1, r7
 800b038:	4d35      	ldr	r5, [pc, #212]	; (800b110 <_strtod_l+0x5e0>)
 800b03a:	1124      	asrs	r4, r4, #4
 800b03c:	9307      	str	r3, [sp, #28]
 800b03e:	2c01      	cmp	r4, #1
 800b040:	dc1e      	bgt.n	800b080 <_strtod_l+0x550>
 800b042:	2b00      	cmp	r3, #0
 800b044:	d001      	beq.n	800b04a <_strtod_l+0x51a>
 800b046:	0006      	movs	r6, r0
 800b048:	000f      	movs	r7, r1
 800b04a:	4b32      	ldr	r3, [pc, #200]	; (800b114 <_strtod_l+0x5e4>)
 800b04c:	9a07      	ldr	r2, [sp, #28]
 800b04e:	18ff      	adds	r7, r7, r3
 800b050:	4b2f      	ldr	r3, [pc, #188]	; (800b110 <_strtod_l+0x5e0>)
 800b052:	00d2      	lsls	r2, r2, #3
 800b054:	189d      	adds	r5, r3, r2
 800b056:	6828      	ldr	r0, [r5, #0]
 800b058:	6869      	ldr	r1, [r5, #4]
 800b05a:	0032      	movs	r2, r6
 800b05c:	003b      	movs	r3, r7
 800b05e:	f7f6 fb05 	bl	800166c <__aeabi_dmul>
 800b062:	4b26      	ldr	r3, [pc, #152]	; (800b0fc <_strtod_l+0x5cc>)
 800b064:	4a2c      	ldr	r2, [pc, #176]	; (800b118 <_strtod_l+0x5e8>)
 800b066:	0006      	movs	r6, r0
 800b068:	400b      	ands	r3, r1
 800b06a:	4293      	cmp	r3, r2
 800b06c:	d8be      	bhi.n	800afec <_strtod_l+0x4bc>
 800b06e:	4a2b      	ldr	r2, [pc, #172]	; (800b11c <_strtod_l+0x5ec>)
 800b070:	4293      	cmp	r3, r2
 800b072:	d913      	bls.n	800b09c <_strtod_l+0x56c>
 800b074:	2601      	movs	r6, #1
 800b076:	4f2a      	ldr	r7, [pc, #168]	; (800b120 <_strtod_l+0x5f0>)
 800b078:	4276      	negs	r6, r6
 800b07a:	2300      	movs	r3, #0
 800b07c:	9307      	str	r3, [sp, #28]
 800b07e:	e088      	b.n	800b192 <_strtod_l+0x662>
 800b080:	2201      	movs	r2, #1
 800b082:	4214      	tst	r4, r2
 800b084:	d004      	beq.n	800b090 <_strtod_l+0x560>
 800b086:	682a      	ldr	r2, [r5, #0]
 800b088:	686b      	ldr	r3, [r5, #4]
 800b08a:	f7f6 faef 	bl	800166c <__aeabi_dmul>
 800b08e:	2301      	movs	r3, #1
 800b090:	9a07      	ldr	r2, [sp, #28]
 800b092:	1064      	asrs	r4, r4, #1
 800b094:	3201      	adds	r2, #1
 800b096:	9207      	str	r2, [sp, #28]
 800b098:	3508      	adds	r5, #8
 800b09a:	e7d0      	b.n	800b03e <_strtod_l+0x50e>
 800b09c:	23d4      	movs	r3, #212	; 0xd4
 800b09e:	049b      	lsls	r3, r3, #18
 800b0a0:	18cf      	adds	r7, r1, r3
 800b0a2:	e7ea      	b.n	800b07a <_strtod_l+0x54a>
 800b0a4:	2c00      	cmp	r4, #0
 800b0a6:	d0e8      	beq.n	800b07a <_strtod_l+0x54a>
 800b0a8:	4264      	negs	r4, r4
 800b0aa:	230f      	movs	r3, #15
 800b0ac:	0022      	movs	r2, r4
 800b0ae:	401a      	ands	r2, r3
 800b0b0:	421c      	tst	r4, r3
 800b0b2:	d00a      	beq.n	800b0ca <_strtod_l+0x59a>
 800b0b4:	4b15      	ldr	r3, [pc, #84]	; (800b10c <_strtod_l+0x5dc>)
 800b0b6:	00d2      	lsls	r2, r2, #3
 800b0b8:	189b      	adds	r3, r3, r2
 800b0ba:	0030      	movs	r0, r6
 800b0bc:	681a      	ldr	r2, [r3, #0]
 800b0be:	685b      	ldr	r3, [r3, #4]
 800b0c0:	0039      	movs	r1, r7
 800b0c2:	f7f5 fed9 	bl	8000e78 <__aeabi_ddiv>
 800b0c6:	0006      	movs	r6, r0
 800b0c8:	000f      	movs	r7, r1
 800b0ca:	1124      	asrs	r4, r4, #4
 800b0cc:	d0d5      	beq.n	800b07a <_strtod_l+0x54a>
 800b0ce:	2c1f      	cmp	r4, #31
 800b0d0:	dd28      	ble.n	800b124 <_strtod_l+0x5f4>
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	9305      	str	r3, [sp, #20]
 800b0d6:	9306      	str	r3, [sp, #24]
 800b0d8:	930d      	str	r3, [sp, #52]	; 0x34
 800b0da:	9308      	str	r3, [sp, #32]
 800b0dc:	2322      	movs	r3, #34	; 0x22
 800b0de:	9a04      	ldr	r2, [sp, #16]
 800b0e0:	2600      	movs	r6, #0
 800b0e2:	6013      	str	r3, [r2, #0]
 800b0e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0e6:	2700      	movs	r7, #0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d18d      	bne.n	800b008 <_strtod_l+0x4d8>
 800b0ec:	e55b      	b.n	800aba6 <_strtod_l+0x76>
 800b0ee:	46c0      	nop			; (mov r8, r8)
 800b0f0:	00004e1f 	.word	0x00004e1f
 800b0f4:	08014659 	.word	0x08014659
 800b0f8:	08014338 	.word	0x08014338
 800b0fc:	7ff00000 	.word	0x7ff00000
 800b100:	08014651 	.word	0x08014651
 800b104:	08014707 	.word	0x08014707
 800b108:	08014703 	.word	0x08014703
 800b10c:	08014578 	.word	0x08014578
 800b110:	08014550 	.word	0x08014550
 800b114:	fcb00000 	.word	0xfcb00000
 800b118:	7ca00000 	.word	0x7ca00000
 800b11c:	7c900000 	.word	0x7c900000
 800b120:	7fefffff 	.word	0x7fefffff
 800b124:	2310      	movs	r3, #16
 800b126:	0022      	movs	r2, r4
 800b128:	401a      	ands	r2, r3
 800b12a:	9207      	str	r2, [sp, #28]
 800b12c:	421c      	tst	r4, r3
 800b12e:	d001      	beq.n	800b134 <_strtod_l+0x604>
 800b130:	335a      	adds	r3, #90	; 0x5a
 800b132:	9307      	str	r3, [sp, #28]
 800b134:	0030      	movs	r0, r6
 800b136:	0039      	movs	r1, r7
 800b138:	2300      	movs	r3, #0
 800b13a:	4dc4      	ldr	r5, [pc, #784]	; (800b44c <_strtod_l+0x91c>)
 800b13c:	2201      	movs	r2, #1
 800b13e:	4214      	tst	r4, r2
 800b140:	d004      	beq.n	800b14c <_strtod_l+0x61c>
 800b142:	682a      	ldr	r2, [r5, #0]
 800b144:	686b      	ldr	r3, [r5, #4]
 800b146:	f7f6 fa91 	bl	800166c <__aeabi_dmul>
 800b14a:	2301      	movs	r3, #1
 800b14c:	1064      	asrs	r4, r4, #1
 800b14e:	3508      	adds	r5, #8
 800b150:	2c00      	cmp	r4, #0
 800b152:	d1f3      	bne.n	800b13c <_strtod_l+0x60c>
 800b154:	2b00      	cmp	r3, #0
 800b156:	d001      	beq.n	800b15c <_strtod_l+0x62c>
 800b158:	0006      	movs	r6, r0
 800b15a:	000f      	movs	r7, r1
 800b15c:	9b07      	ldr	r3, [sp, #28]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d00f      	beq.n	800b182 <_strtod_l+0x652>
 800b162:	236b      	movs	r3, #107	; 0x6b
 800b164:	007a      	lsls	r2, r7, #1
 800b166:	0d52      	lsrs	r2, r2, #21
 800b168:	0039      	movs	r1, r7
 800b16a:	1a9b      	subs	r3, r3, r2
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	dd08      	ble.n	800b182 <_strtod_l+0x652>
 800b170:	2b1f      	cmp	r3, #31
 800b172:	dc00      	bgt.n	800b176 <_strtod_l+0x646>
 800b174:	e121      	b.n	800b3ba <_strtod_l+0x88a>
 800b176:	2600      	movs	r6, #0
 800b178:	2b34      	cmp	r3, #52	; 0x34
 800b17a:	dc00      	bgt.n	800b17e <_strtod_l+0x64e>
 800b17c:	e116      	b.n	800b3ac <_strtod_l+0x87c>
 800b17e:	27dc      	movs	r7, #220	; 0xdc
 800b180:	04bf      	lsls	r7, r7, #18
 800b182:	2200      	movs	r2, #0
 800b184:	2300      	movs	r3, #0
 800b186:	0030      	movs	r0, r6
 800b188:	0039      	movs	r1, r7
 800b18a:	f7f5 f95d 	bl	8000448 <__aeabi_dcmpeq>
 800b18e:	2800      	cmp	r0, #0
 800b190:	d19f      	bne.n	800b0d2 <_strtod_l+0x5a2>
 800b192:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b194:	9a08      	ldr	r2, [sp, #32]
 800b196:	9300      	str	r3, [sp, #0]
 800b198:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b19a:	9b05      	ldr	r3, [sp, #20]
 800b19c:	9804      	ldr	r0, [sp, #16]
 800b19e:	f001 fb01 	bl	800c7a4 <__s2b>
 800b1a2:	900d      	str	r0, [sp, #52]	; 0x34
 800b1a4:	2800      	cmp	r0, #0
 800b1a6:	d100      	bne.n	800b1aa <_strtod_l+0x67a>
 800b1a8:	e720      	b.n	800afec <_strtod_l+0x4bc>
 800b1aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1ac:	9906      	ldr	r1, [sp, #24]
 800b1ae:	17da      	asrs	r2, r3, #31
 800b1b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1b2:	1a5b      	subs	r3, r3, r1
 800b1b4:	401a      	ands	r2, r3
 800b1b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1b8:	9215      	str	r2, [sp, #84]	; 0x54
 800b1ba:	43db      	mvns	r3, r3
 800b1bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1be:	17db      	asrs	r3, r3, #31
 800b1c0:	401a      	ands	r2, r3
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	9218      	str	r2, [sp, #96]	; 0x60
 800b1c6:	9305      	str	r3, [sp, #20]
 800b1c8:	9306      	str	r3, [sp, #24]
 800b1ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1cc:	9804      	ldr	r0, [sp, #16]
 800b1ce:	6859      	ldr	r1, [r3, #4]
 800b1d0:	f001 fa72 	bl	800c6b8 <_Balloc>
 800b1d4:	9008      	str	r0, [sp, #32]
 800b1d6:	2800      	cmp	r0, #0
 800b1d8:	d100      	bne.n	800b1dc <_strtod_l+0x6ac>
 800b1da:	e70c      	b.n	800aff6 <_strtod_l+0x4c6>
 800b1dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1de:	300c      	adds	r0, #12
 800b1e0:	0019      	movs	r1, r3
 800b1e2:	691a      	ldr	r2, [r3, #16]
 800b1e4:	310c      	adds	r1, #12
 800b1e6:	3202      	adds	r2, #2
 800b1e8:	0092      	lsls	r2, r2, #2
 800b1ea:	f000 fdca 	bl	800bd82 <memcpy>
 800b1ee:	ab1e      	add	r3, sp, #120	; 0x78
 800b1f0:	9301      	str	r3, [sp, #4]
 800b1f2:	ab1d      	add	r3, sp, #116	; 0x74
 800b1f4:	9300      	str	r3, [sp, #0]
 800b1f6:	0032      	movs	r2, r6
 800b1f8:	003b      	movs	r3, r7
 800b1fa:	9804      	ldr	r0, [sp, #16]
 800b1fc:	9610      	str	r6, [sp, #64]	; 0x40
 800b1fe:	9711      	str	r7, [sp, #68]	; 0x44
 800b200:	f001 fdf8 	bl	800cdf4 <__d2b>
 800b204:	901c      	str	r0, [sp, #112]	; 0x70
 800b206:	2800      	cmp	r0, #0
 800b208:	d100      	bne.n	800b20c <_strtod_l+0x6dc>
 800b20a:	e6f4      	b.n	800aff6 <_strtod_l+0x4c6>
 800b20c:	2101      	movs	r1, #1
 800b20e:	9804      	ldr	r0, [sp, #16]
 800b210:	f001 fb5c 	bl	800c8cc <__i2b>
 800b214:	9006      	str	r0, [sp, #24]
 800b216:	2800      	cmp	r0, #0
 800b218:	d100      	bne.n	800b21c <_strtod_l+0x6ec>
 800b21a:	e6ec      	b.n	800aff6 <_strtod_l+0x4c6>
 800b21c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b21e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b220:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b222:	1ad4      	subs	r4, r2, r3
 800b224:	2b00      	cmp	r3, #0
 800b226:	db01      	blt.n	800b22c <_strtod_l+0x6fc>
 800b228:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800b22a:	195d      	adds	r5, r3, r5
 800b22c:	9907      	ldr	r1, [sp, #28]
 800b22e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b230:	1a5b      	subs	r3, r3, r1
 800b232:	2136      	movs	r1, #54	; 0x36
 800b234:	189b      	adds	r3, r3, r2
 800b236:	1a8a      	subs	r2, r1, r2
 800b238:	4985      	ldr	r1, [pc, #532]	; (800b450 <_strtod_l+0x920>)
 800b23a:	2001      	movs	r0, #1
 800b23c:	468c      	mov	ip, r1
 800b23e:	2100      	movs	r1, #0
 800b240:	3b01      	subs	r3, #1
 800b242:	9114      	str	r1, [sp, #80]	; 0x50
 800b244:	9012      	str	r0, [sp, #72]	; 0x48
 800b246:	4563      	cmp	r3, ip
 800b248:	da07      	bge.n	800b25a <_strtod_l+0x72a>
 800b24a:	4661      	mov	r1, ip
 800b24c:	1ac9      	subs	r1, r1, r3
 800b24e:	1a52      	subs	r2, r2, r1
 800b250:	291f      	cmp	r1, #31
 800b252:	dd00      	ble.n	800b256 <_strtod_l+0x726>
 800b254:	e0b6      	b.n	800b3c4 <_strtod_l+0x894>
 800b256:	4088      	lsls	r0, r1
 800b258:	9012      	str	r0, [sp, #72]	; 0x48
 800b25a:	18ab      	adds	r3, r5, r2
 800b25c:	930c      	str	r3, [sp, #48]	; 0x30
 800b25e:	18a4      	adds	r4, r4, r2
 800b260:	9b07      	ldr	r3, [sp, #28]
 800b262:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b264:	191c      	adds	r4, r3, r4
 800b266:	002b      	movs	r3, r5
 800b268:	4295      	cmp	r5, r2
 800b26a:	dd00      	ble.n	800b26e <_strtod_l+0x73e>
 800b26c:	0013      	movs	r3, r2
 800b26e:	42a3      	cmp	r3, r4
 800b270:	dd00      	ble.n	800b274 <_strtod_l+0x744>
 800b272:	0023      	movs	r3, r4
 800b274:	2b00      	cmp	r3, #0
 800b276:	dd04      	ble.n	800b282 <_strtod_l+0x752>
 800b278:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b27a:	1ae4      	subs	r4, r4, r3
 800b27c:	1ad2      	subs	r2, r2, r3
 800b27e:	920c      	str	r2, [sp, #48]	; 0x30
 800b280:	1aed      	subs	r5, r5, r3
 800b282:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b284:	2b00      	cmp	r3, #0
 800b286:	dd17      	ble.n	800b2b8 <_strtod_l+0x788>
 800b288:	001a      	movs	r2, r3
 800b28a:	9906      	ldr	r1, [sp, #24]
 800b28c:	9804      	ldr	r0, [sp, #16]
 800b28e:	f001 fbe5 	bl	800ca5c <__pow5mult>
 800b292:	9006      	str	r0, [sp, #24]
 800b294:	2800      	cmp	r0, #0
 800b296:	d100      	bne.n	800b29a <_strtod_l+0x76a>
 800b298:	e6ad      	b.n	800aff6 <_strtod_l+0x4c6>
 800b29a:	0001      	movs	r1, r0
 800b29c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b29e:	9804      	ldr	r0, [sp, #16]
 800b2a0:	f001 fb2c 	bl	800c8fc <__multiply>
 800b2a4:	900e      	str	r0, [sp, #56]	; 0x38
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	d100      	bne.n	800b2ac <_strtod_l+0x77c>
 800b2aa:	e6a4      	b.n	800aff6 <_strtod_l+0x4c6>
 800b2ac:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b2ae:	9804      	ldr	r0, [sp, #16]
 800b2b0:	f001 fa2a 	bl	800c708 <_Bfree>
 800b2b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b2b6:	931c      	str	r3, [sp, #112]	; 0x70
 800b2b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	dd00      	ble.n	800b2c0 <_strtod_l+0x790>
 800b2be:	e087      	b.n	800b3d0 <_strtod_l+0x8a0>
 800b2c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	dd08      	ble.n	800b2d8 <_strtod_l+0x7a8>
 800b2c6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b2c8:	9908      	ldr	r1, [sp, #32]
 800b2ca:	9804      	ldr	r0, [sp, #16]
 800b2cc:	f001 fbc6 	bl	800ca5c <__pow5mult>
 800b2d0:	9008      	str	r0, [sp, #32]
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	d100      	bne.n	800b2d8 <_strtod_l+0x7a8>
 800b2d6:	e68e      	b.n	800aff6 <_strtod_l+0x4c6>
 800b2d8:	2c00      	cmp	r4, #0
 800b2da:	dd08      	ble.n	800b2ee <_strtod_l+0x7be>
 800b2dc:	0022      	movs	r2, r4
 800b2de:	9908      	ldr	r1, [sp, #32]
 800b2e0:	9804      	ldr	r0, [sp, #16]
 800b2e2:	f001 fbfd 	bl	800cae0 <__lshift>
 800b2e6:	9008      	str	r0, [sp, #32]
 800b2e8:	2800      	cmp	r0, #0
 800b2ea:	d100      	bne.n	800b2ee <_strtod_l+0x7be>
 800b2ec:	e683      	b.n	800aff6 <_strtod_l+0x4c6>
 800b2ee:	2d00      	cmp	r5, #0
 800b2f0:	dd08      	ble.n	800b304 <_strtod_l+0x7d4>
 800b2f2:	002a      	movs	r2, r5
 800b2f4:	9906      	ldr	r1, [sp, #24]
 800b2f6:	9804      	ldr	r0, [sp, #16]
 800b2f8:	f001 fbf2 	bl	800cae0 <__lshift>
 800b2fc:	9006      	str	r0, [sp, #24]
 800b2fe:	2800      	cmp	r0, #0
 800b300:	d100      	bne.n	800b304 <_strtod_l+0x7d4>
 800b302:	e678      	b.n	800aff6 <_strtod_l+0x4c6>
 800b304:	9a08      	ldr	r2, [sp, #32]
 800b306:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b308:	9804      	ldr	r0, [sp, #16]
 800b30a:	f001 fc73 	bl	800cbf4 <__mdiff>
 800b30e:	9005      	str	r0, [sp, #20]
 800b310:	2800      	cmp	r0, #0
 800b312:	d100      	bne.n	800b316 <_strtod_l+0x7e6>
 800b314:	e66f      	b.n	800aff6 <_strtod_l+0x4c6>
 800b316:	2200      	movs	r2, #0
 800b318:	68c3      	ldr	r3, [r0, #12]
 800b31a:	9906      	ldr	r1, [sp, #24]
 800b31c:	60c2      	str	r2, [r0, #12]
 800b31e:	930c      	str	r3, [sp, #48]	; 0x30
 800b320:	f001 fc4c 	bl	800cbbc <__mcmp>
 800b324:	2800      	cmp	r0, #0
 800b326:	da5d      	bge.n	800b3e4 <_strtod_l+0x8b4>
 800b328:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b32a:	4333      	orrs	r3, r6
 800b32c:	d000      	beq.n	800b330 <_strtod_l+0x800>
 800b32e:	e088      	b.n	800b442 <_strtod_l+0x912>
 800b330:	033b      	lsls	r3, r7, #12
 800b332:	d000      	beq.n	800b336 <_strtod_l+0x806>
 800b334:	e085      	b.n	800b442 <_strtod_l+0x912>
 800b336:	22d6      	movs	r2, #214	; 0xd6
 800b338:	4b46      	ldr	r3, [pc, #280]	; (800b454 <_strtod_l+0x924>)
 800b33a:	04d2      	lsls	r2, r2, #19
 800b33c:	403b      	ands	r3, r7
 800b33e:	4293      	cmp	r3, r2
 800b340:	d97f      	bls.n	800b442 <_strtod_l+0x912>
 800b342:	9b05      	ldr	r3, [sp, #20]
 800b344:	695b      	ldr	r3, [r3, #20]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d103      	bne.n	800b352 <_strtod_l+0x822>
 800b34a:	9b05      	ldr	r3, [sp, #20]
 800b34c:	691b      	ldr	r3, [r3, #16]
 800b34e:	2b01      	cmp	r3, #1
 800b350:	dd77      	ble.n	800b442 <_strtod_l+0x912>
 800b352:	9905      	ldr	r1, [sp, #20]
 800b354:	2201      	movs	r2, #1
 800b356:	9804      	ldr	r0, [sp, #16]
 800b358:	f001 fbc2 	bl	800cae0 <__lshift>
 800b35c:	9906      	ldr	r1, [sp, #24]
 800b35e:	9005      	str	r0, [sp, #20]
 800b360:	f001 fc2c 	bl	800cbbc <__mcmp>
 800b364:	2800      	cmp	r0, #0
 800b366:	dd6c      	ble.n	800b442 <_strtod_l+0x912>
 800b368:	9907      	ldr	r1, [sp, #28]
 800b36a:	003b      	movs	r3, r7
 800b36c:	4a39      	ldr	r2, [pc, #228]	; (800b454 <_strtod_l+0x924>)
 800b36e:	2900      	cmp	r1, #0
 800b370:	d100      	bne.n	800b374 <_strtod_l+0x844>
 800b372:	e094      	b.n	800b49e <_strtod_l+0x96e>
 800b374:	0011      	movs	r1, r2
 800b376:	20d6      	movs	r0, #214	; 0xd6
 800b378:	4039      	ands	r1, r7
 800b37a:	04c0      	lsls	r0, r0, #19
 800b37c:	4281      	cmp	r1, r0
 800b37e:	dd00      	ble.n	800b382 <_strtod_l+0x852>
 800b380:	e08d      	b.n	800b49e <_strtod_l+0x96e>
 800b382:	23dc      	movs	r3, #220	; 0xdc
 800b384:	049b      	lsls	r3, r3, #18
 800b386:	4299      	cmp	r1, r3
 800b388:	dc00      	bgt.n	800b38c <_strtod_l+0x85c>
 800b38a:	e6a7      	b.n	800b0dc <_strtod_l+0x5ac>
 800b38c:	0030      	movs	r0, r6
 800b38e:	0039      	movs	r1, r7
 800b390:	4b31      	ldr	r3, [pc, #196]	; (800b458 <_strtod_l+0x928>)
 800b392:	2200      	movs	r2, #0
 800b394:	f7f6 f96a 	bl	800166c <__aeabi_dmul>
 800b398:	4b2e      	ldr	r3, [pc, #184]	; (800b454 <_strtod_l+0x924>)
 800b39a:	0006      	movs	r6, r0
 800b39c:	000f      	movs	r7, r1
 800b39e:	420b      	tst	r3, r1
 800b3a0:	d000      	beq.n	800b3a4 <_strtod_l+0x874>
 800b3a2:	e631      	b.n	800b008 <_strtod_l+0x4d8>
 800b3a4:	2322      	movs	r3, #34	; 0x22
 800b3a6:	9a04      	ldr	r2, [sp, #16]
 800b3a8:	6013      	str	r3, [r2, #0]
 800b3aa:	e62d      	b.n	800b008 <_strtod_l+0x4d8>
 800b3ac:	234b      	movs	r3, #75	; 0x4b
 800b3ae:	1a9a      	subs	r2, r3, r2
 800b3b0:	3b4c      	subs	r3, #76	; 0x4c
 800b3b2:	4093      	lsls	r3, r2
 800b3b4:	4019      	ands	r1, r3
 800b3b6:	000f      	movs	r7, r1
 800b3b8:	e6e3      	b.n	800b182 <_strtod_l+0x652>
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	4252      	negs	r2, r2
 800b3be:	409a      	lsls	r2, r3
 800b3c0:	4016      	ands	r6, r2
 800b3c2:	e6de      	b.n	800b182 <_strtod_l+0x652>
 800b3c4:	4925      	ldr	r1, [pc, #148]	; (800b45c <_strtod_l+0x92c>)
 800b3c6:	1acb      	subs	r3, r1, r3
 800b3c8:	0001      	movs	r1, r0
 800b3ca:	4099      	lsls	r1, r3
 800b3cc:	9114      	str	r1, [sp, #80]	; 0x50
 800b3ce:	e743      	b.n	800b258 <_strtod_l+0x728>
 800b3d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b3d2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b3d4:	9804      	ldr	r0, [sp, #16]
 800b3d6:	f001 fb83 	bl	800cae0 <__lshift>
 800b3da:	901c      	str	r0, [sp, #112]	; 0x70
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	d000      	beq.n	800b3e2 <_strtod_l+0x8b2>
 800b3e0:	e76e      	b.n	800b2c0 <_strtod_l+0x790>
 800b3e2:	e608      	b.n	800aff6 <_strtod_l+0x4c6>
 800b3e4:	970e      	str	r7, [sp, #56]	; 0x38
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d177      	bne.n	800b4da <_strtod_l+0x9aa>
 800b3ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b3ec:	033b      	lsls	r3, r7, #12
 800b3ee:	0b1b      	lsrs	r3, r3, #12
 800b3f0:	2a00      	cmp	r2, #0
 800b3f2:	d039      	beq.n	800b468 <_strtod_l+0x938>
 800b3f4:	4a1a      	ldr	r2, [pc, #104]	; (800b460 <_strtod_l+0x930>)
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	d139      	bne.n	800b46e <_strtod_l+0x93e>
 800b3fa:	2101      	movs	r1, #1
 800b3fc:	9b07      	ldr	r3, [sp, #28]
 800b3fe:	4249      	negs	r1, r1
 800b400:	0032      	movs	r2, r6
 800b402:	0008      	movs	r0, r1
 800b404:	2b00      	cmp	r3, #0
 800b406:	d00b      	beq.n	800b420 <_strtod_l+0x8f0>
 800b408:	24d4      	movs	r4, #212	; 0xd4
 800b40a:	4b12      	ldr	r3, [pc, #72]	; (800b454 <_strtod_l+0x924>)
 800b40c:	0008      	movs	r0, r1
 800b40e:	403b      	ands	r3, r7
 800b410:	04e4      	lsls	r4, r4, #19
 800b412:	42a3      	cmp	r3, r4
 800b414:	d804      	bhi.n	800b420 <_strtod_l+0x8f0>
 800b416:	306c      	adds	r0, #108	; 0x6c
 800b418:	0d1b      	lsrs	r3, r3, #20
 800b41a:	1ac3      	subs	r3, r0, r3
 800b41c:	4099      	lsls	r1, r3
 800b41e:	0008      	movs	r0, r1
 800b420:	4282      	cmp	r2, r0
 800b422:	d124      	bne.n	800b46e <_strtod_l+0x93e>
 800b424:	4b0f      	ldr	r3, [pc, #60]	; (800b464 <_strtod_l+0x934>)
 800b426:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b428:	4299      	cmp	r1, r3
 800b42a:	d102      	bne.n	800b432 <_strtod_l+0x902>
 800b42c:	3201      	adds	r2, #1
 800b42e:	d100      	bne.n	800b432 <_strtod_l+0x902>
 800b430:	e5e1      	b.n	800aff6 <_strtod_l+0x4c6>
 800b432:	4b08      	ldr	r3, [pc, #32]	; (800b454 <_strtod_l+0x924>)
 800b434:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b436:	2600      	movs	r6, #0
 800b438:	401a      	ands	r2, r3
 800b43a:	0013      	movs	r3, r2
 800b43c:	2280      	movs	r2, #128	; 0x80
 800b43e:	0352      	lsls	r2, r2, #13
 800b440:	189f      	adds	r7, r3, r2
 800b442:	9b07      	ldr	r3, [sp, #28]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d1a1      	bne.n	800b38c <_strtod_l+0x85c>
 800b448:	e5de      	b.n	800b008 <_strtod_l+0x4d8>
 800b44a:	46c0      	nop			; (mov r8, r8)
 800b44c:	08014350 	.word	0x08014350
 800b450:	fffffc02 	.word	0xfffffc02
 800b454:	7ff00000 	.word	0x7ff00000
 800b458:	39500000 	.word	0x39500000
 800b45c:	fffffbe2 	.word	0xfffffbe2
 800b460:	000fffff 	.word	0x000fffff
 800b464:	7fefffff 	.word	0x7fefffff
 800b468:	4333      	orrs	r3, r6
 800b46a:	d100      	bne.n	800b46e <_strtod_l+0x93e>
 800b46c:	e77c      	b.n	800b368 <_strtod_l+0x838>
 800b46e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b470:	2b00      	cmp	r3, #0
 800b472:	d01d      	beq.n	800b4b0 <_strtod_l+0x980>
 800b474:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b476:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b478:	4213      	tst	r3, r2
 800b47a:	d0e2      	beq.n	800b442 <_strtod_l+0x912>
 800b47c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b47e:	0030      	movs	r0, r6
 800b480:	0039      	movs	r1, r7
 800b482:	9a07      	ldr	r2, [sp, #28]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d017      	beq.n	800b4b8 <_strtod_l+0x988>
 800b488:	f7ff fb3a 	bl	800ab00 <sulp>
 800b48c:	0002      	movs	r2, r0
 800b48e:	000b      	movs	r3, r1
 800b490:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b492:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b494:	f7f5 f990 	bl	80007b8 <__aeabi_dadd>
 800b498:	0006      	movs	r6, r0
 800b49a:	000f      	movs	r7, r1
 800b49c:	e7d1      	b.n	800b442 <_strtod_l+0x912>
 800b49e:	2601      	movs	r6, #1
 800b4a0:	4013      	ands	r3, r2
 800b4a2:	4a98      	ldr	r2, [pc, #608]	; (800b704 <_strtod_l+0xbd4>)
 800b4a4:	4276      	negs	r6, r6
 800b4a6:	189b      	adds	r3, r3, r2
 800b4a8:	4a97      	ldr	r2, [pc, #604]	; (800b708 <_strtod_l+0xbd8>)
 800b4aa:	431a      	orrs	r2, r3
 800b4ac:	0017      	movs	r7, r2
 800b4ae:	e7c8      	b.n	800b442 <_strtod_l+0x912>
 800b4b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b4b2:	4233      	tst	r3, r6
 800b4b4:	d0c5      	beq.n	800b442 <_strtod_l+0x912>
 800b4b6:	e7e1      	b.n	800b47c <_strtod_l+0x94c>
 800b4b8:	f7ff fb22 	bl	800ab00 <sulp>
 800b4bc:	0002      	movs	r2, r0
 800b4be:	000b      	movs	r3, r1
 800b4c0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b4c2:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b4c4:	f7f6 fb94 	bl	8001bf0 <__aeabi_dsub>
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	0006      	movs	r6, r0
 800b4ce:	000f      	movs	r7, r1
 800b4d0:	f7f4 ffba 	bl	8000448 <__aeabi_dcmpeq>
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	d0b4      	beq.n	800b442 <_strtod_l+0x912>
 800b4d8:	e600      	b.n	800b0dc <_strtod_l+0x5ac>
 800b4da:	9906      	ldr	r1, [sp, #24]
 800b4dc:	9805      	ldr	r0, [sp, #20]
 800b4de:	f001 fce9 	bl	800ceb4 <__ratio>
 800b4e2:	2380      	movs	r3, #128	; 0x80
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	05db      	lsls	r3, r3, #23
 800b4e8:	0004      	movs	r4, r0
 800b4ea:	000d      	movs	r5, r1
 800b4ec:	f7f4 ffbc 	bl	8000468 <__aeabi_dcmple>
 800b4f0:	2800      	cmp	r0, #0
 800b4f2:	d06d      	beq.n	800b5d0 <_strtod_l+0xaa0>
 800b4f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d000      	beq.n	800b4fc <_strtod_l+0x9cc>
 800b4fa:	e07e      	b.n	800b5fa <_strtod_l+0xaca>
 800b4fc:	2e00      	cmp	r6, #0
 800b4fe:	d158      	bne.n	800b5b2 <_strtod_l+0xa82>
 800b500:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b502:	031b      	lsls	r3, r3, #12
 800b504:	d000      	beq.n	800b508 <_strtod_l+0x9d8>
 800b506:	e07f      	b.n	800b608 <_strtod_l+0xad8>
 800b508:	2200      	movs	r2, #0
 800b50a:	0020      	movs	r0, r4
 800b50c:	0029      	movs	r1, r5
 800b50e:	4b7f      	ldr	r3, [pc, #508]	; (800b70c <_strtod_l+0xbdc>)
 800b510:	f7f4 ffa0 	bl	8000454 <__aeabi_dcmplt>
 800b514:	2800      	cmp	r0, #0
 800b516:	d158      	bne.n	800b5ca <_strtod_l+0xa9a>
 800b518:	0020      	movs	r0, r4
 800b51a:	0029      	movs	r1, r5
 800b51c:	2200      	movs	r2, #0
 800b51e:	4b7c      	ldr	r3, [pc, #496]	; (800b710 <_strtod_l+0xbe0>)
 800b520:	f7f6 f8a4 	bl	800166c <__aeabi_dmul>
 800b524:	0004      	movs	r4, r0
 800b526:	000d      	movs	r5, r1
 800b528:	2380      	movs	r3, #128	; 0x80
 800b52a:	061b      	lsls	r3, r3, #24
 800b52c:	940a      	str	r4, [sp, #40]	; 0x28
 800b52e:	18eb      	adds	r3, r5, r3
 800b530:	930b      	str	r3, [sp, #44]	; 0x2c
 800b532:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b534:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b536:	9212      	str	r2, [sp, #72]	; 0x48
 800b538:	9313      	str	r3, [sp, #76]	; 0x4c
 800b53a:	4a76      	ldr	r2, [pc, #472]	; (800b714 <_strtod_l+0xbe4>)
 800b53c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b53e:	4013      	ands	r3, r2
 800b540:	9314      	str	r3, [sp, #80]	; 0x50
 800b542:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b544:	4b74      	ldr	r3, [pc, #464]	; (800b718 <_strtod_l+0xbe8>)
 800b546:	429a      	cmp	r2, r3
 800b548:	d000      	beq.n	800b54c <_strtod_l+0xa1c>
 800b54a:	e091      	b.n	800b670 <_strtod_l+0xb40>
 800b54c:	4a73      	ldr	r2, [pc, #460]	; (800b71c <_strtod_l+0xbec>)
 800b54e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b550:	4694      	mov	ip, r2
 800b552:	4463      	add	r3, ip
 800b554:	001f      	movs	r7, r3
 800b556:	0030      	movs	r0, r6
 800b558:	0019      	movs	r1, r3
 800b55a:	f001 fbe3 	bl	800cd24 <__ulp>
 800b55e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b562:	f7f6 f883 	bl	800166c <__aeabi_dmul>
 800b566:	0032      	movs	r2, r6
 800b568:	003b      	movs	r3, r7
 800b56a:	f7f5 f925 	bl	80007b8 <__aeabi_dadd>
 800b56e:	4a69      	ldr	r2, [pc, #420]	; (800b714 <_strtod_l+0xbe4>)
 800b570:	4b6b      	ldr	r3, [pc, #428]	; (800b720 <_strtod_l+0xbf0>)
 800b572:	0006      	movs	r6, r0
 800b574:	400a      	ands	r2, r1
 800b576:	429a      	cmp	r2, r3
 800b578:	d949      	bls.n	800b60e <_strtod_l+0xade>
 800b57a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b57c:	4b69      	ldr	r3, [pc, #420]	; (800b724 <_strtod_l+0xbf4>)
 800b57e:	429a      	cmp	r2, r3
 800b580:	d103      	bne.n	800b58a <_strtod_l+0xa5a>
 800b582:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b584:	3301      	adds	r3, #1
 800b586:	d100      	bne.n	800b58a <_strtod_l+0xa5a>
 800b588:	e535      	b.n	800aff6 <_strtod_l+0x4c6>
 800b58a:	2601      	movs	r6, #1
 800b58c:	4f65      	ldr	r7, [pc, #404]	; (800b724 <_strtod_l+0xbf4>)
 800b58e:	4276      	negs	r6, r6
 800b590:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b592:	9804      	ldr	r0, [sp, #16]
 800b594:	f001 f8b8 	bl	800c708 <_Bfree>
 800b598:	9908      	ldr	r1, [sp, #32]
 800b59a:	9804      	ldr	r0, [sp, #16]
 800b59c:	f001 f8b4 	bl	800c708 <_Bfree>
 800b5a0:	9906      	ldr	r1, [sp, #24]
 800b5a2:	9804      	ldr	r0, [sp, #16]
 800b5a4:	f001 f8b0 	bl	800c708 <_Bfree>
 800b5a8:	9905      	ldr	r1, [sp, #20]
 800b5aa:	9804      	ldr	r0, [sp, #16]
 800b5ac:	f001 f8ac 	bl	800c708 <_Bfree>
 800b5b0:	e60b      	b.n	800b1ca <_strtod_l+0x69a>
 800b5b2:	2e01      	cmp	r6, #1
 800b5b4:	d103      	bne.n	800b5be <_strtod_l+0xa8e>
 800b5b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d100      	bne.n	800b5be <_strtod_l+0xa8e>
 800b5bc:	e58e      	b.n	800b0dc <_strtod_l+0x5ac>
 800b5be:	2300      	movs	r3, #0
 800b5c0:	4c59      	ldr	r4, [pc, #356]	; (800b728 <_strtod_l+0xbf8>)
 800b5c2:	930a      	str	r3, [sp, #40]	; 0x28
 800b5c4:	940b      	str	r4, [sp, #44]	; 0x2c
 800b5c6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b5c8:	e01c      	b.n	800b604 <_strtod_l+0xad4>
 800b5ca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b5cc:	4d50      	ldr	r5, [pc, #320]	; (800b710 <_strtod_l+0xbe0>)
 800b5ce:	e7ab      	b.n	800b528 <_strtod_l+0x9f8>
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	0020      	movs	r0, r4
 800b5d4:	0029      	movs	r1, r5
 800b5d6:	4b4e      	ldr	r3, [pc, #312]	; (800b710 <_strtod_l+0xbe0>)
 800b5d8:	f7f6 f848 	bl	800166c <__aeabi_dmul>
 800b5dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b5de:	0004      	movs	r4, r0
 800b5e0:	000b      	movs	r3, r1
 800b5e2:	000d      	movs	r5, r1
 800b5e4:	2a00      	cmp	r2, #0
 800b5e6:	d104      	bne.n	800b5f2 <_strtod_l+0xac2>
 800b5e8:	2280      	movs	r2, #128	; 0x80
 800b5ea:	0612      	lsls	r2, r2, #24
 800b5ec:	900a      	str	r0, [sp, #40]	; 0x28
 800b5ee:	188b      	adds	r3, r1, r2
 800b5f0:	e79e      	b.n	800b530 <_strtod_l+0xa00>
 800b5f2:	0002      	movs	r2, r0
 800b5f4:	920a      	str	r2, [sp, #40]	; 0x28
 800b5f6:	930b      	str	r3, [sp, #44]	; 0x2c
 800b5f8:	e79b      	b.n	800b532 <_strtod_l+0xa02>
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	4c43      	ldr	r4, [pc, #268]	; (800b70c <_strtod_l+0xbdc>)
 800b5fe:	930a      	str	r3, [sp, #40]	; 0x28
 800b600:	940b      	str	r4, [sp, #44]	; 0x2c
 800b602:	2400      	movs	r4, #0
 800b604:	4d41      	ldr	r5, [pc, #260]	; (800b70c <_strtod_l+0xbdc>)
 800b606:	e794      	b.n	800b532 <_strtod_l+0xa02>
 800b608:	2300      	movs	r3, #0
 800b60a:	4c47      	ldr	r4, [pc, #284]	; (800b728 <_strtod_l+0xbf8>)
 800b60c:	e7f7      	b.n	800b5fe <_strtod_l+0xace>
 800b60e:	23d4      	movs	r3, #212	; 0xd4
 800b610:	049b      	lsls	r3, r3, #18
 800b612:	18cf      	adds	r7, r1, r3
 800b614:	9b07      	ldr	r3, [sp, #28]
 800b616:	970e      	str	r7, [sp, #56]	; 0x38
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d1b9      	bne.n	800b590 <_strtod_l+0xa60>
 800b61c:	4b3d      	ldr	r3, [pc, #244]	; (800b714 <_strtod_l+0xbe4>)
 800b61e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b620:	403b      	ands	r3, r7
 800b622:	429a      	cmp	r2, r3
 800b624:	d1b4      	bne.n	800b590 <_strtod_l+0xa60>
 800b626:	0020      	movs	r0, r4
 800b628:	0029      	movs	r1, r5
 800b62a:	f7f4 ffa7 	bl	800057c <__aeabi_d2lz>
 800b62e:	f7f4 ffe1 	bl	80005f4 <__aeabi_l2d>
 800b632:	0002      	movs	r2, r0
 800b634:	000b      	movs	r3, r1
 800b636:	0020      	movs	r0, r4
 800b638:	0029      	movs	r1, r5
 800b63a:	f7f6 fad9 	bl	8001bf0 <__aeabi_dsub>
 800b63e:	033b      	lsls	r3, r7, #12
 800b640:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b642:	0b1b      	lsrs	r3, r3, #12
 800b644:	4333      	orrs	r3, r6
 800b646:	4313      	orrs	r3, r2
 800b648:	0004      	movs	r4, r0
 800b64a:	000d      	movs	r5, r1
 800b64c:	4a37      	ldr	r2, [pc, #220]	; (800b72c <_strtod_l+0xbfc>)
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d054      	beq.n	800b6fc <_strtod_l+0xbcc>
 800b652:	4b37      	ldr	r3, [pc, #220]	; (800b730 <_strtod_l+0xc00>)
 800b654:	f7f4 fefe 	bl	8000454 <__aeabi_dcmplt>
 800b658:	2800      	cmp	r0, #0
 800b65a:	d000      	beq.n	800b65e <_strtod_l+0xb2e>
 800b65c:	e4d4      	b.n	800b008 <_strtod_l+0x4d8>
 800b65e:	0020      	movs	r0, r4
 800b660:	0029      	movs	r1, r5
 800b662:	4a34      	ldr	r2, [pc, #208]	; (800b734 <_strtod_l+0xc04>)
 800b664:	4b2a      	ldr	r3, [pc, #168]	; (800b710 <_strtod_l+0xbe0>)
 800b666:	f7f4 ff09 	bl	800047c <__aeabi_dcmpgt>
 800b66a:	2800      	cmp	r0, #0
 800b66c:	d090      	beq.n	800b590 <_strtod_l+0xa60>
 800b66e:	e4cb      	b.n	800b008 <_strtod_l+0x4d8>
 800b670:	9b07      	ldr	r3, [sp, #28]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d02b      	beq.n	800b6ce <_strtod_l+0xb9e>
 800b676:	23d4      	movs	r3, #212	; 0xd4
 800b678:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b67a:	04db      	lsls	r3, r3, #19
 800b67c:	429a      	cmp	r2, r3
 800b67e:	d826      	bhi.n	800b6ce <_strtod_l+0xb9e>
 800b680:	0020      	movs	r0, r4
 800b682:	0029      	movs	r1, r5
 800b684:	4a2c      	ldr	r2, [pc, #176]	; (800b738 <_strtod_l+0xc08>)
 800b686:	4b2d      	ldr	r3, [pc, #180]	; (800b73c <_strtod_l+0xc0c>)
 800b688:	f7f4 feee 	bl	8000468 <__aeabi_dcmple>
 800b68c:	2800      	cmp	r0, #0
 800b68e:	d017      	beq.n	800b6c0 <_strtod_l+0xb90>
 800b690:	0020      	movs	r0, r4
 800b692:	0029      	movs	r1, r5
 800b694:	f7f4 ff54 	bl	8000540 <__aeabi_d2uiz>
 800b698:	2800      	cmp	r0, #0
 800b69a:	d100      	bne.n	800b69e <_strtod_l+0xb6e>
 800b69c:	3001      	adds	r0, #1
 800b69e:	f7f6 fead 	bl	80023fc <__aeabi_ui2d>
 800b6a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b6a4:	0004      	movs	r4, r0
 800b6a6:	000b      	movs	r3, r1
 800b6a8:	000d      	movs	r5, r1
 800b6aa:	2a00      	cmp	r2, #0
 800b6ac:	d122      	bne.n	800b6f4 <_strtod_l+0xbc4>
 800b6ae:	2280      	movs	r2, #128	; 0x80
 800b6b0:	0612      	lsls	r2, r2, #24
 800b6b2:	188b      	adds	r3, r1, r2
 800b6b4:	9016      	str	r0, [sp, #88]	; 0x58
 800b6b6:	9317      	str	r3, [sp, #92]	; 0x5c
 800b6b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b6ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b6bc:	9212      	str	r2, [sp, #72]	; 0x48
 800b6be:	9313      	str	r3, [sp, #76]	; 0x4c
 800b6c0:	22d6      	movs	r2, #214	; 0xd6
 800b6c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b6c4:	04d2      	lsls	r2, r2, #19
 800b6c6:	189b      	adds	r3, r3, r2
 800b6c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b6ca:	1a9b      	subs	r3, r3, r2
 800b6cc:	9313      	str	r3, [sp, #76]	; 0x4c
 800b6ce:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b6d0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b6d2:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800b6d4:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800b6d6:	f001 fb25 	bl	800cd24 <__ulp>
 800b6da:	0002      	movs	r2, r0
 800b6dc:	000b      	movs	r3, r1
 800b6de:	0030      	movs	r0, r6
 800b6e0:	0039      	movs	r1, r7
 800b6e2:	f7f5 ffc3 	bl	800166c <__aeabi_dmul>
 800b6e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b6e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b6ea:	f7f5 f865 	bl	80007b8 <__aeabi_dadd>
 800b6ee:	0006      	movs	r6, r0
 800b6f0:	000f      	movs	r7, r1
 800b6f2:	e78f      	b.n	800b614 <_strtod_l+0xae4>
 800b6f4:	0002      	movs	r2, r0
 800b6f6:	9216      	str	r2, [sp, #88]	; 0x58
 800b6f8:	9317      	str	r3, [sp, #92]	; 0x5c
 800b6fa:	e7dd      	b.n	800b6b8 <_strtod_l+0xb88>
 800b6fc:	4b10      	ldr	r3, [pc, #64]	; (800b740 <_strtod_l+0xc10>)
 800b6fe:	f7f4 fea9 	bl	8000454 <__aeabi_dcmplt>
 800b702:	e7b2      	b.n	800b66a <_strtod_l+0xb3a>
 800b704:	fff00000 	.word	0xfff00000
 800b708:	000fffff 	.word	0x000fffff
 800b70c:	3ff00000 	.word	0x3ff00000
 800b710:	3fe00000 	.word	0x3fe00000
 800b714:	7ff00000 	.word	0x7ff00000
 800b718:	7fe00000 	.word	0x7fe00000
 800b71c:	fcb00000 	.word	0xfcb00000
 800b720:	7c9fffff 	.word	0x7c9fffff
 800b724:	7fefffff 	.word	0x7fefffff
 800b728:	bff00000 	.word	0xbff00000
 800b72c:	94a03595 	.word	0x94a03595
 800b730:	3fdfffff 	.word	0x3fdfffff
 800b734:	35afe535 	.word	0x35afe535
 800b738:	ffc00000 	.word	0xffc00000
 800b73c:	41dfffff 	.word	0x41dfffff
 800b740:	3fcfffff 	.word	0x3fcfffff

0800b744 <_strtod_r>:
 800b744:	b510      	push	{r4, lr}
 800b746:	4b02      	ldr	r3, [pc, #8]	; (800b750 <_strtod_r+0xc>)
 800b748:	f7ff f9f2 	bl	800ab30 <_strtod_l>
 800b74c:	bd10      	pop	{r4, pc}
 800b74e:	46c0      	nop			; (mov r8, r8)
 800b750:	20000444 	.word	0x20000444

0800b754 <strtod>:
 800b754:	b510      	push	{r4, lr}
 800b756:	4c04      	ldr	r4, [pc, #16]	; (800b768 <strtod+0x14>)
 800b758:	000a      	movs	r2, r1
 800b75a:	0001      	movs	r1, r0
 800b75c:	4b03      	ldr	r3, [pc, #12]	; (800b76c <strtod+0x18>)
 800b75e:	6820      	ldr	r0, [r4, #0]
 800b760:	f7ff f9e6 	bl	800ab30 <_strtod_l>
 800b764:	bd10      	pop	{r4, pc}
 800b766:	46c0      	nop			; (mov r8, r8)
 800b768:	200006d0 	.word	0x200006d0
 800b76c:	20000444 	.word	0x20000444

0800b770 <_strtol_l.constprop.0>:
 800b770:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b772:	b087      	sub	sp, #28
 800b774:	001e      	movs	r6, r3
 800b776:	9005      	str	r0, [sp, #20]
 800b778:	9101      	str	r1, [sp, #4]
 800b77a:	9202      	str	r2, [sp, #8]
 800b77c:	2b01      	cmp	r3, #1
 800b77e:	d048      	beq.n	800b812 <_strtol_l.constprop.0+0xa2>
 800b780:	000b      	movs	r3, r1
 800b782:	2e24      	cmp	r6, #36	; 0x24
 800b784:	d845      	bhi.n	800b812 <_strtol_l.constprop.0+0xa2>
 800b786:	4a3b      	ldr	r2, [pc, #236]	; (800b874 <_strtol_l.constprop.0+0x104>)
 800b788:	2108      	movs	r1, #8
 800b78a:	4694      	mov	ip, r2
 800b78c:	001a      	movs	r2, r3
 800b78e:	4660      	mov	r0, ip
 800b790:	7814      	ldrb	r4, [r2, #0]
 800b792:	3301      	adds	r3, #1
 800b794:	5d00      	ldrb	r0, [r0, r4]
 800b796:	001d      	movs	r5, r3
 800b798:	0007      	movs	r7, r0
 800b79a:	400f      	ands	r7, r1
 800b79c:	4208      	tst	r0, r1
 800b79e:	d1f5      	bne.n	800b78c <_strtol_l.constprop.0+0x1c>
 800b7a0:	2c2d      	cmp	r4, #45	; 0x2d
 800b7a2:	d13d      	bne.n	800b820 <_strtol_l.constprop.0+0xb0>
 800b7a4:	2701      	movs	r7, #1
 800b7a6:	781c      	ldrb	r4, [r3, #0]
 800b7a8:	1c95      	adds	r5, r2, #2
 800b7aa:	2e00      	cmp	r6, #0
 800b7ac:	d05e      	beq.n	800b86c <_strtol_l.constprop.0+0xfc>
 800b7ae:	2e10      	cmp	r6, #16
 800b7b0:	d109      	bne.n	800b7c6 <_strtol_l.constprop.0+0x56>
 800b7b2:	2c30      	cmp	r4, #48	; 0x30
 800b7b4:	d107      	bne.n	800b7c6 <_strtol_l.constprop.0+0x56>
 800b7b6:	2220      	movs	r2, #32
 800b7b8:	782b      	ldrb	r3, [r5, #0]
 800b7ba:	4393      	bics	r3, r2
 800b7bc:	2b58      	cmp	r3, #88	; 0x58
 800b7be:	d150      	bne.n	800b862 <_strtol_l.constprop.0+0xf2>
 800b7c0:	2610      	movs	r6, #16
 800b7c2:	786c      	ldrb	r4, [r5, #1]
 800b7c4:	3502      	adds	r5, #2
 800b7c6:	4b2c      	ldr	r3, [pc, #176]	; (800b878 <_strtol_l.constprop.0+0x108>)
 800b7c8:	0031      	movs	r1, r6
 800b7ca:	18fb      	adds	r3, r7, r3
 800b7cc:	0018      	movs	r0, r3
 800b7ce:	9303      	str	r3, [sp, #12]
 800b7d0:	f7f4 fd3a 	bl	8000248 <__aeabi_uidivmod>
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	9104      	str	r1, [sp, #16]
 800b7d8:	2101      	movs	r1, #1
 800b7da:	4684      	mov	ip, r0
 800b7dc:	0010      	movs	r0, r2
 800b7de:	4249      	negs	r1, r1
 800b7e0:	0023      	movs	r3, r4
 800b7e2:	3b30      	subs	r3, #48	; 0x30
 800b7e4:	2b09      	cmp	r3, #9
 800b7e6:	d903      	bls.n	800b7f0 <_strtol_l.constprop.0+0x80>
 800b7e8:	3b11      	subs	r3, #17
 800b7ea:	2b19      	cmp	r3, #25
 800b7ec:	d81d      	bhi.n	800b82a <_strtol_l.constprop.0+0xba>
 800b7ee:	330a      	adds	r3, #10
 800b7f0:	429e      	cmp	r6, r3
 800b7f2:	dd1e      	ble.n	800b832 <_strtol_l.constprop.0+0xc2>
 800b7f4:	1c54      	adds	r4, r2, #1
 800b7f6:	d009      	beq.n	800b80c <_strtol_l.constprop.0+0x9c>
 800b7f8:	000a      	movs	r2, r1
 800b7fa:	4584      	cmp	ip, r0
 800b7fc:	d306      	bcc.n	800b80c <_strtol_l.constprop.0+0x9c>
 800b7fe:	d102      	bne.n	800b806 <_strtol_l.constprop.0+0x96>
 800b800:	9c04      	ldr	r4, [sp, #16]
 800b802:	429c      	cmp	r4, r3
 800b804:	db02      	blt.n	800b80c <_strtol_l.constprop.0+0x9c>
 800b806:	2201      	movs	r2, #1
 800b808:	4370      	muls	r0, r6
 800b80a:	1818      	adds	r0, r3, r0
 800b80c:	782c      	ldrb	r4, [r5, #0]
 800b80e:	3501      	adds	r5, #1
 800b810:	e7e6      	b.n	800b7e0 <_strtol_l.constprop.0+0x70>
 800b812:	f000 fa7d 	bl	800bd10 <__errno>
 800b816:	2316      	movs	r3, #22
 800b818:	6003      	str	r3, [r0, #0]
 800b81a:	2000      	movs	r0, #0
 800b81c:	b007      	add	sp, #28
 800b81e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b820:	2c2b      	cmp	r4, #43	; 0x2b
 800b822:	d1c2      	bne.n	800b7aa <_strtol_l.constprop.0+0x3a>
 800b824:	781c      	ldrb	r4, [r3, #0]
 800b826:	1c95      	adds	r5, r2, #2
 800b828:	e7bf      	b.n	800b7aa <_strtol_l.constprop.0+0x3a>
 800b82a:	0023      	movs	r3, r4
 800b82c:	3b61      	subs	r3, #97	; 0x61
 800b82e:	2b19      	cmp	r3, #25
 800b830:	d9dd      	bls.n	800b7ee <_strtol_l.constprop.0+0x7e>
 800b832:	1c53      	adds	r3, r2, #1
 800b834:	d109      	bne.n	800b84a <_strtol_l.constprop.0+0xda>
 800b836:	2322      	movs	r3, #34	; 0x22
 800b838:	9a05      	ldr	r2, [sp, #20]
 800b83a:	9803      	ldr	r0, [sp, #12]
 800b83c:	6013      	str	r3, [r2, #0]
 800b83e:	9b02      	ldr	r3, [sp, #8]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d0eb      	beq.n	800b81c <_strtol_l.constprop.0+0xac>
 800b844:	1e6b      	subs	r3, r5, #1
 800b846:	9301      	str	r3, [sp, #4]
 800b848:	e007      	b.n	800b85a <_strtol_l.constprop.0+0xea>
 800b84a:	2f00      	cmp	r7, #0
 800b84c:	d000      	beq.n	800b850 <_strtol_l.constprop.0+0xe0>
 800b84e:	4240      	negs	r0, r0
 800b850:	9b02      	ldr	r3, [sp, #8]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d0e2      	beq.n	800b81c <_strtol_l.constprop.0+0xac>
 800b856:	2a00      	cmp	r2, #0
 800b858:	d1f4      	bne.n	800b844 <_strtol_l.constprop.0+0xd4>
 800b85a:	9b02      	ldr	r3, [sp, #8]
 800b85c:	9a01      	ldr	r2, [sp, #4]
 800b85e:	601a      	str	r2, [r3, #0]
 800b860:	e7dc      	b.n	800b81c <_strtol_l.constprop.0+0xac>
 800b862:	2430      	movs	r4, #48	; 0x30
 800b864:	2e00      	cmp	r6, #0
 800b866:	d1ae      	bne.n	800b7c6 <_strtol_l.constprop.0+0x56>
 800b868:	3608      	adds	r6, #8
 800b86a:	e7ac      	b.n	800b7c6 <_strtol_l.constprop.0+0x56>
 800b86c:	2c30      	cmp	r4, #48	; 0x30
 800b86e:	d0a2      	beq.n	800b7b6 <_strtol_l.constprop.0+0x46>
 800b870:	260a      	movs	r6, #10
 800b872:	e7a8      	b.n	800b7c6 <_strtol_l.constprop.0+0x56>
 800b874:	08014379 	.word	0x08014379
 800b878:	7fffffff 	.word	0x7fffffff

0800b87c <_strtol_r>:
 800b87c:	b510      	push	{r4, lr}
 800b87e:	f7ff ff77 	bl	800b770 <_strtol_l.constprop.0>
 800b882:	bd10      	pop	{r4, pc}

0800b884 <strtol>:
 800b884:	b510      	push	{r4, lr}
 800b886:	4c04      	ldr	r4, [pc, #16]	; (800b898 <strtol+0x14>)
 800b888:	0013      	movs	r3, r2
 800b88a:	000a      	movs	r2, r1
 800b88c:	0001      	movs	r1, r0
 800b88e:	6820      	ldr	r0, [r4, #0]
 800b890:	f7ff ff6e 	bl	800b770 <_strtol_l.constprop.0>
 800b894:	bd10      	pop	{r4, pc}
 800b896:	46c0      	nop			; (mov r8, r8)
 800b898:	200006d0 	.word	0x200006d0

0800b89c <std>:
 800b89c:	2300      	movs	r3, #0
 800b89e:	b510      	push	{r4, lr}
 800b8a0:	0004      	movs	r4, r0
 800b8a2:	6003      	str	r3, [r0, #0]
 800b8a4:	6043      	str	r3, [r0, #4]
 800b8a6:	6083      	str	r3, [r0, #8]
 800b8a8:	8181      	strh	r1, [r0, #12]
 800b8aa:	6643      	str	r3, [r0, #100]	; 0x64
 800b8ac:	81c2      	strh	r2, [r0, #14]
 800b8ae:	6103      	str	r3, [r0, #16]
 800b8b0:	6143      	str	r3, [r0, #20]
 800b8b2:	6183      	str	r3, [r0, #24]
 800b8b4:	0019      	movs	r1, r3
 800b8b6:	2208      	movs	r2, #8
 800b8b8:	305c      	adds	r0, #92	; 0x5c
 800b8ba:	f000 f97d 	bl	800bbb8 <memset>
 800b8be:	4b0b      	ldr	r3, [pc, #44]	; (800b8ec <std+0x50>)
 800b8c0:	61e4      	str	r4, [r4, #28]
 800b8c2:	6223      	str	r3, [r4, #32]
 800b8c4:	4b0a      	ldr	r3, [pc, #40]	; (800b8f0 <std+0x54>)
 800b8c6:	6263      	str	r3, [r4, #36]	; 0x24
 800b8c8:	4b0a      	ldr	r3, [pc, #40]	; (800b8f4 <std+0x58>)
 800b8ca:	62a3      	str	r3, [r4, #40]	; 0x28
 800b8cc:	4b0a      	ldr	r3, [pc, #40]	; (800b8f8 <std+0x5c>)
 800b8ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b8d0:	4b0a      	ldr	r3, [pc, #40]	; (800b8fc <std+0x60>)
 800b8d2:	429c      	cmp	r4, r3
 800b8d4:	d005      	beq.n	800b8e2 <std+0x46>
 800b8d6:	4b0a      	ldr	r3, [pc, #40]	; (800b900 <std+0x64>)
 800b8d8:	429c      	cmp	r4, r3
 800b8da:	d002      	beq.n	800b8e2 <std+0x46>
 800b8dc:	4b09      	ldr	r3, [pc, #36]	; (800b904 <std+0x68>)
 800b8de:	429c      	cmp	r4, r3
 800b8e0:	d103      	bne.n	800b8ea <std+0x4e>
 800b8e2:	0020      	movs	r0, r4
 800b8e4:	3058      	adds	r0, #88	; 0x58
 800b8e6:	f000 fa3d 	bl	800bd64 <__retarget_lock_init_recursive>
 800b8ea:	bd10      	pop	{r4, pc}
 800b8ec:	0800bb1d 	.word	0x0800bb1d
 800b8f0:	0800bb49 	.word	0x0800bb49
 800b8f4:	0800bb81 	.word	0x0800bb81
 800b8f8:	0800bbad 	.word	0x0800bbad
 800b8fc:	20000c64 	.word	0x20000c64
 800b900:	20000ccc 	.word	0x20000ccc
 800b904:	20000d34 	.word	0x20000d34

0800b908 <stdio_exit_handler>:
 800b908:	b510      	push	{r4, lr}
 800b90a:	4a03      	ldr	r2, [pc, #12]	; (800b918 <stdio_exit_handler+0x10>)
 800b90c:	4903      	ldr	r1, [pc, #12]	; (800b91c <stdio_exit_handler+0x14>)
 800b90e:	4804      	ldr	r0, [pc, #16]	; (800b920 <stdio_exit_handler+0x18>)
 800b910:	f000 f86c 	bl	800b9ec <_fwalk_sglue>
 800b914:	bd10      	pop	{r4, pc}
 800b916:	46c0      	nop			; (mov r8, r8)
 800b918:	20000438 	.word	0x20000438
 800b91c:	0800f865 	.word	0x0800f865
 800b920:	200005b0 	.word	0x200005b0

0800b924 <cleanup_stdio>:
 800b924:	6841      	ldr	r1, [r0, #4]
 800b926:	4b0b      	ldr	r3, [pc, #44]	; (800b954 <cleanup_stdio+0x30>)
 800b928:	b510      	push	{r4, lr}
 800b92a:	0004      	movs	r4, r0
 800b92c:	4299      	cmp	r1, r3
 800b92e:	d001      	beq.n	800b934 <cleanup_stdio+0x10>
 800b930:	f003 ff98 	bl	800f864 <_fclose_r>
 800b934:	68a1      	ldr	r1, [r4, #8]
 800b936:	4b08      	ldr	r3, [pc, #32]	; (800b958 <cleanup_stdio+0x34>)
 800b938:	4299      	cmp	r1, r3
 800b93a:	d002      	beq.n	800b942 <cleanup_stdio+0x1e>
 800b93c:	0020      	movs	r0, r4
 800b93e:	f003 ff91 	bl	800f864 <_fclose_r>
 800b942:	68e1      	ldr	r1, [r4, #12]
 800b944:	4b05      	ldr	r3, [pc, #20]	; (800b95c <cleanup_stdio+0x38>)
 800b946:	4299      	cmp	r1, r3
 800b948:	d002      	beq.n	800b950 <cleanup_stdio+0x2c>
 800b94a:	0020      	movs	r0, r4
 800b94c:	f003 ff8a 	bl	800f864 <_fclose_r>
 800b950:	bd10      	pop	{r4, pc}
 800b952:	46c0      	nop			; (mov r8, r8)
 800b954:	20000c64 	.word	0x20000c64
 800b958:	20000ccc 	.word	0x20000ccc
 800b95c:	20000d34 	.word	0x20000d34

0800b960 <global_stdio_init.part.0>:
 800b960:	b510      	push	{r4, lr}
 800b962:	4b09      	ldr	r3, [pc, #36]	; (800b988 <global_stdio_init.part.0+0x28>)
 800b964:	4a09      	ldr	r2, [pc, #36]	; (800b98c <global_stdio_init.part.0+0x2c>)
 800b966:	2104      	movs	r1, #4
 800b968:	601a      	str	r2, [r3, #0]
 800b96a:	4809      	ldr	r0, [pc, #36]	; (800b990 <global_stdio_init.part.0+0x30>)
 800b96c:	2200      	movs	r2, #0
 800b96e:	f7ff ff95 	bl	800b89c <std>
 800b972:	2201      	movs	r2, #1
 800b974:	2109      	movs	r1, #9
 800b976:	4807      	ldr	r0, [pc, #28]	; (800b994 <global_stdio_init.part.0+0x34>)
 800b978:	f7ff ff90 	bl	800b89c <std>
 800b97c:	2202      	movs	r2, #2
 800b97e:	2112      	movs	r1, #18
 800b980:	4805      	ldr	r0, [pc, #20]	; (800b998 <global_stdio_init.part.0+0x38>)
 800b982:	f7ff ff8b 	bl	800b89c <std>
 800b986:	bd10      	pop	{r4, pc}
 800b988:	20000d9c 	.word	0x20000d9c
 800b98c:	0800b909 	.word	0x0800b909
 800b990:	20000c64 	.word	0x20000c64
 800b994:	20000ccc 	.word	0x20000ccc
 800b998:	20000d34 	.word	0x20000d34

0800b99c <__sfp_lock_acquire>:
 800b99c:	b510      	push	{r4, lr}
 800b99e:	4802      	ldr	r0, [pc, #8]	; (800b9a8 <__sfp_lock_acquire+0xc>)
 800b9a0:	f000 f9e2 	bl	800bd68 <__retarget_lock_acquire_recursive>
 800b9a4:	bd10      	pop	{r4, pc}
 800b9a6:	46c0      	nop			; (mov r8, r8)
 800b9a8:	20000da6 	.word	0x20000da6

0800b9ac <__sfp_lock_release>:
 800b9ac:	b510      	push	{r4, lr}
 800b9ae:	4802      	ldr	r0, [pc, #8]	; (800b9b8 <__sfp_lock_release+0xc>)
 800b9b0:	f000 f9db 	bl	800bd6a <__retarget_lock_release_recursive>
 800b9b4:	bd10      	pop	{r4, pc}
 800b9b6:	46c0      	nop			; (mov r8, r8)
 800b9b8:	20000da6 	.word	0x20000da6

0800b9bc <__sinit>:
 800b9bc:	b510      	push	{r4, lr}
 800b9be:	0004      	movs	r4, r0
 800b9c0:	f7ff ffec 	bl	800b99c <__sfp_lock_acquire>
 800b9c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d002      	beq.n	800b9d0 <__sinit+0x14>
 800b9ca:	f7ff ffef 	bl	800b9ac <__sfp_lock_release>
 800b9ce:	bd10      	pop	{r4, pc}
 800b9d0:	4b04      	ldr	r3, [pc, #16]	; (800b9e4 <__sinit+0x28>)
 800b9d2:	6363      	str	r3, [r4, #52]	; 0x34
 800b9d4:	4b04      	ldr	r3, [pc, #16]	; (800b9e8 <__sinit+0x2c>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d1f6      	bne.n	800b9ca <__sinit+0xe>
 800b9dc:	f7ff ffc0 	bl	800b960 <global_stdio_init.part.0>
 800b9e0:	e7f3      	b.n	800b9ca <__sinit+0xe>
 800b9e2:	46c0      	nop			; (mov r8, r8)
 800b9e4:	0800b925 	.word	0x0800b925
 800b9e8:	20000d9c 	.word	0x20000d9c

0800b9ec <_fwalk_sglue>:
 800b9ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9ee:	0014      	movs	r4, r2
 800b9f0:	2600      	movs	r6, #0
 800b9f2:	9000      	str	r0, [sp, #0]
 800b9f4:	9101      	str	r1, [sp, #4]
 800b9f6:	68a5      	ldr	r5, [r4, #8]
 800b9f8:	6867      	ldr	r7, [r4, #4]
 800b9fa:	3f01      	subs	r7, #1
 800b9fc:	d504      	bpl.n	800ba08 <_fwalk_sglue+0x1c>
 800b9fe:	6824      	ldr	r4, [r4, #0]
 800ba00:	2c00      	cmp	r4, #0
 800ba02:	d1f8      	bne.n	800b9f6 <_fwalk_sglue+0xa>
 800ba04:	0030      	movs	r0, r6
 800ba06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba08:	89ab      	ldrh	r3, [r5, #12]
 800ba0a:	2b01      	cmp	r3, #1
 800ba0c:	d908      	bls.n	800ba20 <_fwalk_sglue+0x34>
 800ba0e:	220e      	movs	r2, #14
 800ba10:	5eab      	ldrsh	r3, [r5, r2]
 800ba12:	3301      	adds	r3, #1
 800ba14:	d004      	beq.n	800ba20 <_fwalk_sglue+0x34>
 800ba16:	0029      	movs	r1, r5
 800ba18:	9800      	ldr	r0, [sp, #0]
 800ba1a:	9b01      	ldr	r3, [sp, #4]
 800ba1c:	4798      	blx	r3
 800ba1e:	4306      	orrs	r6, r0
 800ba20:	3568      	adds	r5, #104	; 0x68
 800ba22:	e7ea      	b.n	800b9fa <_fwalk_sglue+0xe>

0800ba24 <snprintf>:
 800ba24:	b40c      	push	{r2, r3}
 800ba26:	b530      	push	{r4, r5, lr}
 800ba28:	4b17      	ldr	r3, [pc, #92]	; (800ba88 <snprintf+0x64>)
 800ba2a:	000c      	movs	r4, r1
 800ba2c:	681d      	ldr	r5, [r3, #0]
 800ba2e:	b09d      	sub	sp, #116	; 0x74
 800ba30:	2900      	cmp	r1, #0
 800ba32:	da08      	bge.n	800ba46 <snprintf+0x22>
 800ba34:	238b      	movs	r3, #139	; 0x8b
 800ba36:	2001      	movs	r0, #1
 800ba38:	602b      	str	r3, [r5, #0]
 800ba3a:	4240      	negs	r0, r0
 800ba3c:	b01d      	add	sp, #116	; 0x74
 800ba3e:	bc30      	pop	{r4, r5}
 800ba40:	bc08      	pop	{r3}
 800ba42:	b002      	add	sp, #8
 800ba44:	4718      	bx	r3
 800ba46:	2382      	movs	r3, #130	; 0x82
 800ba48:	466a      	mov	r2, sp
 800ba4a:	009b      	lsls	r3, r3, #2
 800ba4c:	8293      	strh	r3, [r2, #20]
 800ba4e:	2300      	movs	r3, #0
 800ba50:	9002      	str	r0, [sp, #8]
 800ba52:	9006      	str	r0, [sp, #24]
 800ba54:	4299      	cmp	r1, r3
 800ba56:	d000      	beq.n	800ba5a <snprintf+0x36>
 800ba58:	1e4b      	subs	r3, r1, #1
 800ba5a:	9304      	str	r3, [sp, #16]
 800ba5c:	9307      	str	r3, [sp, #28]
 800ba5e:	2301      	movs	r3, #1
 800ba60:	466a      	mov	r2, sp
 800ba62:	425b      	negs	r3, r3
 800ba64:	82d3      	strh	r3, [r2, #22]
 800ba66:	0028      	movs	r0, r5
 800ba68:	ab21      	add	r3, sp, #132	; 0x84
 800ba6a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ba6c:	a902      	add	r1, sp, #8
 800ba6e:	9301      	str	r3, [sp, #4]
 800ba70:	f001 fa9a 	bl	800cfa8 <_svfprintf_r>
 800ba74:	1c43      	adds	r3, r0, #1
 800ba76:	da01      	bge.n	800ba7c <snprintf+0x58>
 800ba78:	238b      	movs	r3, #139	; 0x8b
 800ba7a:	602b      	str	r3, [r5, #0]
 800ba7c:	2c00      	cmp	r4, #0
 800ba7e:	d0dd      	beq.n	800ba3c <snprintf+0x18>
 800ba80:	2200      	movs	r2, #0
 800ba82:	9b02      	ldr	r3, [sp, #8]
 800ba84:	701a      	strb	r2, [r3, #0]
 800ba86:	e7d9      	b.n	800ba3c <snprintf+0x18>
 800ba88:	200006d0 	.word	0x200006d0

0800ba8c <sprintf>:
 800ba8c:	b40e      	push	{r1, r2, r3}
 800ba8e:	b500      	push	{lr}
 800ba90:	490b      	ldr	r1, [pc, #44]	; (800bac0 <sprintf+0x34>)
 800ba92:	b09c      	sub	sp, #112	; 0x70
 800ba94:	ab1d      	add	r3, sp, #116	; 0x74
 800ba96:	9002      	str	r0, [sp, #8]
 800ba98:	9006      	str	r0, [sp, #24]
 800ba9a:	9107      	str	r1, [sp, #28]
 800ba9c:	9104      	str	r1, [sp, #16]
 800ba9e:	4809      	ldr	r0, [pc, #36]	; (800bac4 <sprintf+0x38>)
 800baa0:	4909      	ldr	r1, [pc, #36]	; (800bac8 <sprintf+0x3c>)
 800baa2:	cb04      	ldmia	r3!, {r2}
 800baa4:	9105      	str	r1, [sp, #20]
 800baa6:	6800      	ldr	r0, [r0, #0]
 800baa8:	a902      	add	r1, sp, #8
 800baaa:	9301      	str	r3, [sp, #4]
 800baac:	f001 fa7c 	bl	800cfa8 <_svfprintf_r>
 800bab0:	2200      	movs	r2, #0
 800bab2:	9b02      	ldr	r3, [sp, #8]
 800bab4:	701a      	strb	r2, [r3, #0]
 800bab6:	b01c      	add	sp, #112	; 0x70
 800bab8:	bc08      	pop	{r3}
 800baba:	b003      	add	sp, #12
 800babc:	4718      	bx	r3
 800babe:	46c0      	nop			; (mov r8, r8)
 800bac0:	7fffffff 	.word	0x7fffffff
 800bac4:	200006d0 	.word	0x200006d0
 800bac8:	ffff0208 	.word	0xffff0208

0800bacc <sscanf>:
 800bacc:	b40e      	push	{r1, r2, r3}
 800bace:	b530      	push	{r4, r5, lr}
 800bad0:	2381      	movs	r3, #129	; 0x81
 800bad2:	b09c      	sub	sp, #112	; 0x70
 800bad4:	466a      	mov	r2, sp
 800bad6:	ac1f      	add	r4, sp, #124	; 0x7c
 800bad8:	009b      	lsls	r3, r3, #2
 800bada:	cc20      	ldmia	r4!, {r5}
 800badc:	8293      	strh	r3, [r2, #20]
 800bade:	9002      	str	r0, [sp, #8]
 800bae0:	9006      	str	r0, [sp, #24]
 800bae2:	f7f4 fb0f 	bl	8000104 <strlen>
 800bae6:	4b0b      	ldr	r3, [pc, #44]	; (800bb14 <sscanf+0x48>)
 800bae8:	466a      	mov	r2, sp
 800baea:	930a      	str	r3, [sp, #40]	; 0x28
 800baec:	2300      	movs	r3, #0
 800baee:	9003      	str	r0, [sp, #12]
 800baf0:	9007      	str	r0, [sp, #28]
 800baf2:	4809      	ldr	r0, [pc, #36]	; (800bb18 <sscanf+0x4c>)
 800baf4:	930e      	str	r3, [sp, #56]	; 0x38
 800baf6:	9313      	str	r3, [sp, #76]	; 0x4c
 800baf8:	3b01      	subs	r3, #1
 800bafa:	82d3      	strh	r3, [r2, #22]
 800bafc:	a902      	add	r1, sp, #8
 800bafe:	0023      	movs	r3, r4
 800bb00:	002a      	movs	r2, r5
 800bb02:	6800      	ldr	r0, [r0, #0]
 800bb04:	9401      	str	r4, [sp, #4]
 800bb06:	f002 fc91 	bl	800e42c <__ssvfscanf_r>
 800bb0a:	b01c      	add	sp, #112	; 0x70
 800bb0c:	bc30      	pop	{r4, r5}
 800bb0e:	bc08      	pop	{r3}
 800bb10:	b003      	add	sp, #12
 800bb12:	4718      	bx	r3
 800bb14:	0800bb45 	.word	0x0800bb45
 800bb18:	200006d0 	.word	0x200006d0

0800bb1c <__sread>:
 800bb1c:	b570      	push	{r4, r5, r6, lr}
 800bb1e:	000c      	movs	r4, r1
 800bb20:	250e      	movs	r5, #14
 800bb22:	5f49      	ldrsh	r1, [r1, r5]
 800bb24:	f000 f8ba 	bl	800bc9c <_read_r>
 800bb28:	2800      	cmp	r0, #0
 800bb2a:	db03      	blt.n	800bb34 <__sread+0x18>
 800bb2c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800bb2e:	181b      	adds	r3, r3, r0
 800bb30:	6523      	str	r3, [r4, #80]	; 0x50
 800bb32:	bd70      	pop	{r4, r5, r6, pc}
 800bb34:	89a3      	ldrh	r3, [r4, #12]
 800bb36:	4a02      	ldr	r2, [pc, #8]	; (800bb40 <__sread+0x24>)
 800bb38:	4013      	ands	r3, r2
 800bb3a:	81a3      	strh	r3, [r4, #12]
 800bb3c:	e7f9      	b.n	800bb32 <__sread+0x16>
 800bb3e:	46c0      	nop			; (mov r8, r8)
 800bb40:	ffffefff 	.word	0xffffefff

0800bb44 <__seofread>:
 800bb44:	2000      	movs	r0, #0
 800bb46:	4770      	bx	lr

0800bb48 <__swrite>:
 800bb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb4a:	001f      	movs	r7, r3
 800bb4c:	898b      	ldrh	r3, [r1, #12]
 800bb4e:	0005      	movs	r5, r0
 800bb50:	000c      	movs	r4, r1
 800bb52:	0016      	movs	r6, r2
 800bb54:	05db      	lsls	r3, r3, #23
 800bb56:	d505      	bpl.n	800bb64 <__swrite+0x1c>
 800bb58:	230e      	movs	r3, #14
 800bb5a:	5ec9      	ldrsh	r1, [r1, r3]
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	2302      	movs	r3, #2
 800bb60:	f000 f888 	bl	800bc74 <_lseek_r>
 800bb64:	89a3      	ldrh	r3, [r4, #12]
 800bb66:	4a05      	ldr	r2, [pc, #20]	; (800bb7c <__swrite+0x34>)
 800bb68:	0028      	movs	r0, r5
 800bb6a:	4013      	ands	r3, r2
 800bb6c:	81a3      	strh	r3, [r4, #12]
 800bb6e:	0032      	movs	r2, r6
 800bb70:	230e      	movs	r3, #14
 800bb72:	5ee1      	ldrsh	r1, [r4, r3]
 800bb74:	003b      	movs	r3, r7
 800bb76:	f000 f8b7 	bl	800bce8 <_write_r>
 800bb7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb7c:	ffffefff 	.word	0xffffefff

0800bb80 <__sseek>:
 800bb80:	b570      	push	{r4, r5, r6, lr}
 800bb82:	000c      	movs	r4, r1
 800bb84:	250e      	movs	r5, #14
 800bb86:	5f49      	ldrsh	r1, [r1, r5]
 800bb88:	f000 f874 	bl	800bc74 <_lseek_r>
 800bb8c:	89a3      	ldrh	r3, [r4, #12]
 800bb8e:	1c42      	adds	r2, r0, #1
 800bb90:	d103      	bne.n	800bb9a <__sseek+0x1a>
 800bb92:	4a05      	ldr	r2, [pc, #20]	; (800bba8 <__sseek+0x28>)
 800bb94:	4013      	ands	r3, r2
 800bb96:	81a3      	strh	r3, [r4, #12]
 800bb98:	bd70      	pop	{r4, r5, r6, pc}
 800bb9a:	2280      	movs	r2, #128	; 0x80
 800bb9c:	0152      	lsls	r2, r2, #5
 800bb9e:	4313      	orrs	r3, r2
 800bba0:	81a3      	strh	r3, [r4, #12]
 800bba2:	6520      	str	r0, [r4, #80]	; 0x50
 800bba4:	e7f8      	b.n	800bb98 <__sseek+0x18>
 800bba6:	46c0      	nop			; (mov r8, r8)
 800bba8:	ffffefff 	.word	0xffffefff

0800bbac <__sclose>:
 800bbac:	b510      	push	{r4, lr}
 800bbae:	230e      	movs	r3, #14
 800bbb0:	5ec9      	ldrsh	r1, [r1, r3]
 800bbb2:	f000 f84d 	bl	800bc50 <_close_r>
 800bbb6:	bd10      	pop	{r4, pc}

0800bbb8 <memset>:
 800bbb8:	0003      	movs	r3, r0
 800bbba:	1882      	adds	r2, r0, r2
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	d100      	bne.n	800bbc2 <memset+0xa>
 800bbc0:	4770      	bx	lr
 800bbc2:	7019      	strb	r1, [r3, #0]
 800bbc4:	3301      	adds	r3, #1
 800bbc6:	e7f9      	b.n	800bbbc <memset+0x4>

0800bbc8 <strncmp>:
 800bbc8:	b530      	push	{r4, r5, lr}
 800bbca:	0005      	movs	r5, r0
 800bbcc:	1e10      	subs	r0, r2, #0
 800bbce:	d00b      	beq.n	800bbe8 <strncmp+0x20>
 800bbd0:	2400      	movs	r4, #0
 800bbd2:	3a01      	subs	r2, #1
 800bbd4:	5d2b      	ldrb	r3, [r5, r4]
 800bbd6:	5d08      	ldrb	r0, [r1, r4]
 800bbd8:	4283      	cmp	r3, r0
 800bbda:	d104      	bne.n	800bbe6 <strncmp+0x1e>
 800bbdc:	42a2      	cmp	r2, r4
 800bbde:	d002      	beq.n	800bbe6 <strncmp+0x1e>
 800bbe0:	3401      	adds	r4, #1
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d1f6      	bne.n	800bbd4 <strncmp+0xc>
 800bbe6:	1a18      	subs	r0, r3, r0
 800bbe8:	bd30      	pop	{r4, r5, pc}

0800bbea <strncpy>:
 800bbea:	0003      	movs	r3, r0
 800bbec:	b530      	push	{r4, r5, lr}
 800bbee:	001d      	movs	r5, r3
 800bbf0:	2a00      	cmp	r2, #0
 800bbf2:	d006      	beq.n	800bc02 <strncpy+0x18>
 800bbf4:	780c      	ldrb	r4, [r1, #0]
 800bbf6:	3a01      	subs	r2, #1
 800bbf8:	3301      	adds	r3, #1
 800bbfa:	702c      	strb	r4, [r5, #0]
 800bbfc:	3101      	adds	r1, #1
 800bbfe:	2c00      	cmp	r4, #0
 800bc00:	d1f5      	bne.n	800bbee <strncpy+0x4>
 800bc02:	2100      	movs	r1, #0
 800bc04:	189a      	adds	r2, r3, r2
 800bc06:	4293      	cmp	r3, r2
 800bc08:	d100      	bne.n	800bc0c <strncpy+0x22>
 800bc0a:	bd30      	pop	{r4, r5, pc}
 800bc0c:	7019      	strb	r1, [r3, #0]
 800bc0e:	3301      	adds	r3, #1
 800bc10:	e7f9      	b.n	800bc06 <strncpy+0x1c>

0800bc12 <strstr>:
 800bc12:	780a      	ldrb	r2, [r1, #0]
 800bc14:	b530      	push	{r4, r5, lr}
 800bc16:	2a00      	cmp	r2, #0
 800bc18:	d10c      	bne.n	800bc34 <strstr+0x22>
 800bc1a:	bd30      	pop	{r4, r5, pc}
 800bc1c:	429a      	cmp	r2, r3
 800bc1e:	d108      	bne.n	800bc32 <strstr+0x20>
 800bc20:	2301      	movs	r3, #1
 800bc22:	5ccc      	ldrb	r4, [r1, r3]
 800bc24:	2c00      	cmp	r4, #0
 800bc26:	d0f8      	beq.n	800bc1a <strstr+0x8>
 800bc28:	5cc5      	ldrb	r5, [r0, r3]
 800bc2a:	42a5      	cmp	r5, r4
 800bc2c:	d101      	bne.n	800bc32 <strstr+0x20>
 800bc2e:	3301      	adds	r3, #1
 800bc30:	e7f7      	b.n	800bc22 <strstr+0x10>
 800bc32:	3001      	adds	r0, #1
 800bc34:	7803      	ldrb	r3, [r0, #0]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d1f0      	bne.n	800bc1c <strstr+0xa>
 800bc3a:	0018      	movs	r0, r3
 800bc3c:	e7ed      	b.n	800bc1a <strstr+0x8>
	...

0800bc40 <__locale_mb_cur_max>:
 800bc40:	2294      	movs	r2, #148	; 0x94
 800bc42:	4b02      	ldr	r3, [pc, #8]	; (800bc4c <__locale_mb_cur_max+0xc>)
 800bc44:	0052      	lsls	r2, r2, #1
 800bc46:	5c98      	ldrb	r0, [r3, r2]
 800bc48:	4770      	bx	lr
 800bc4a:	46c0      	nop			; (mov r8, r8)
 800bc4c:	20000444 	.word	0x20000444

0800bc50 <_close_r>:
 800bc50:	2300      	movs	r3, #0
 800bc52:	b570      	push	{r4, r5, r6, lr}
 800bc54:	4d06      	ldr	r5, [pc, #24]	; (800bc70 <_close_r+0x20>)
 800bc56:	0004      	movs	r4, r0
 800bc58:	0008      	movs	r0, r1
 800bc5a:	602b      	str	r3, [r5, #0]
 800bc5c:	f7f8 f805 	bl	8003c6a <_close>
 800bc60:	1c43      	adds	r3, r0, #1
 800bc62:	d103      	bne.n	800bc6c <_close_r+0x1c>
 800bc64:	682b      	ldr	r3, [r5, #0]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d000      	beq.n	800bc6c <_close_r+0x1c>
 800bc6a:	6023      	str	r3, [r4, #0]
 800bc6c:	bd70      	pop	{r4, r5, r6, pc}
 800bc6e:	46c0      	nop			; (mov r8, r8)
 800bc70:	20000da0 	.word	0x20000da0

0800bc74 <_lseek_r>:
 800bc74:	b570      	push	{r4, r5, r6, lr}
 800bc76:	0004      	movs	r4, r0
 800bc78:	0008      	movs	r0, r1
 800bc7a:	0011      	movs	r1, r2
 800bc7c:	001a      	movs	r2, r3
 800bc7e:	2300      	movs	r3, #0
 800bc80:	4d05      	ldr	r5, [pc, #20]	; (800bc98 <_lseek_r+0x24>)
 800bc82:	602b      	str	r3, [r5, #0]
 800bc84:	f7f8 f812 	bl	8003cac <_lseek>
 800bc88:	1c43      	adds	r3, r0, #1
 800bc8a:	d103      	bne.n	800bc94 <_lseek_r+0x20>
 800bc8c:	682b      	ldr	r3, [r5, #0]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d000      	beq.n	800bc94 <_lseek_r+0x20>
 800bc92:	6023      	str	r3, [r4, #0]
 800bc94:	bd70      	pop	{r4, r5, r6, pc}
 800bc96:	46c0      	nop			; (mov r8, r8)
 800bc98:	20000da0 	.word	0x20000da0

0800bc9c <_read_r>:
 800bc9c:	b570      	push	{r4, r5, r6, lr}
 800bc9e:	0004      	movs	r4, r0
 800bca0:	0008      	movs	r0, r1
 800bca2:	0011      	movs	r1, r2
 800bca4:	001a      	movs	r2, r3
 800bca6:	2300      	movs	r3, #0
 800bca8:	4d05      	ldr	r5, [pc, #20]	; (800bcc0 <_read_r+0x24>)
 800bcaa:	602b      	str	r3, [r5, #0]
 800bcac:	f7f7 ffa4 	bl	8003bf8 <_read>
 800bcb0:	1c43      	adds	r3, r0, #1
 800bcb2:	d103      	bne.n	800bcbc <_read_r+0x20>
 800bcb4:	682b      	ldr	r3, [r5, #0]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d000      	beq.n	800bcbc <_read_r+0x20>
 800bcba:	6023      	str	r3, [r4, #0]
 800bcbc:	bd70      	pop	{r4, r5, r6, pc}
 800bcbe:	46c0      	nop			; (mov r8, r8)
 800bcc0:	20000da0 	.word	0x20000da0

0800bcc4 <_sbrk_r>:
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	b570      	push	{r4, r5, r6, lr}
 800bcc8:	4d06      	ldr	r5, [pc, #24]	; (800bce4 <_sbrk_r+0x20>)
 800bcca:	0004      	movs	r4, r0
 800bccc:	0008      	movs	r0, r1
 800bcce:	602b      	str	r3, [r5, #0]
 800bcd0:	f7f7 fff8 	bl	8003cc4 <_sbrk>
 800bcd4:	1c43      	adds	r3, r0, #1
 800bcd6:	d103      	bne.n	800bce0 <_sbrk_r+0x1c>
 800bcd8:	682b      	ldr	r3, [r5, #0]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d000      	beq.n	800bce0 <_sbrk_r+0x1c>
 800bcde:	6023      	str	r3, [r4, #0]
 800bce0:	bd70      	pop	{r4, r5, r6, pc}
 800bce2:	46c0      	nop			; (mov r8, r8)
 800bce4:	20000da0 	.word	0x20000da0

0800bce8 <_write_r>:
 800bce8:	b570      	push	{r4, r5, r6, lr}
 800bcea:	0004      	movs	r4, r0
 800bcec:	0008      	movs	r0, r1
 800bcee:	0011      	movs	r1, r2
 800bcf0:	001a      	movs	r2, r3
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	4d05      	ldr	r5, [pc, #20]	; (800bd0c <_write_r+0x24>)
 800bcf6:	602b      	str	r3, [r5, #0]
 800bcf8:	f7f7 ff9b 	bl	8003c32 <_write>
 800bcfc:	1c43      	adds	r3, r0, #1
 800bcfe:	d103      	bne.n	800bd08 <_write_r+0x20>
 800bd00:	682b      	ldr	r3, [r5, #0]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d000      	beq.n	800bd08 <_write_r+0x20>
 800bd06:	6023      	str	r3, [r4, #0]
 800bd08:	bd70      	pop	{r4, r5, r6, pc}
 800bd0a:	46c0      	nop			; (mov r8, r8)
 800bd0c:	20000da0 	.word	0x20000da0

0800bd10 <__errno>:
 800bd10:	4b01      	ldr	r3, [pc, #4]	; (800bd18 <__errno+0x8>)
 800bd12:	6818      	ldr	r0, [r3, #0]
 800bd14:	4770      	bx	lr
 800bd16:	46c0      	nop			; (mov r8, r8)
 800bd18:	200006d0 	.word	0x200006d0

0800bd1c <__libc_init_array>:
 800bd1c:	b570      	push	{r4, r5, r6, lr}
 800bd1e:	2600      	movs	r6, #0
 800bd20:	4c0c      	ldr	r4, [pc, #48]	; (800bd54 <__libc_init_array+0x38>)
 800bd22:	4d0d      	ldr	r5, [pc, #52]	; (800bd58 <__libc_init_array+0x3c>)
 800bd24:	1b64      	subs	r4, r4, r5
 800bd26:	10a4      	asrs	r4, r4, #2
 800bd28:	42a6      	cmp	r6, r4
 800bd2a:	d109      	bne.n	800bd40 <__libc_init_array+0x24>
 800bd2c:	2600      	movs	r6, #0
 800bd2e:	f006 fcc5 	bl	80126bc <_init>
 800bd32:	4c0a      	ldr	r4, [pc, #40]	; (800bd5c <__libc_init_array+0x40>)
 800bd34:	4d0a      	ldr	r5, [pc, #40]	; (800bd60 <__libc_init_array+0x44>)
 800bd36:	1b64      	subs	r4, r4, r5
 800bd38:	10a4      	asrs	r4, r4, #2
 800bd3a:	42a6      	cmp	r6, r4
 800bd3c:	d105      	bne.n	800bd4a <__libc_init_array+0x2e>
 800bd3e:	bd70      	pop	{r4, r5, r6, pc}
 800bd40:	00b3      	lsls	r3, r6, #2
 800bd42:	58eb      	ldr	r3, [r5, r3]
 800bd44:	4798      	blx	r3
 800bd46:	3601      	adds	r6, #1
 800bd48:	e7ee      	b.n	800bd28 <__libc_init_array+0xc>
 800bd4a:	00b3      	lsls	r3, r6, #2
 800bd4c:	58eb      	ldr	r3, [r5, r3]
 800bd4e:	4798      	blx	r3
 800bd50:	3601      	adds	r6, #1
 800bd52:	e7f2      	b.n	800bd3a <__libc_init_array+0x1e>
 800bd54:	08014794 	.word	0x08014794
 800bd58:	08014794 	.word	0x08014794
 800bd5c:	0801479c 	.word	0x0801479c
 800bd60:	08014794 	.word	0x08014794

0800bd64 <__retarget_lock_init_recursive>:
 800bd64:	4770      	bx	lr

0800bd66 <__retarget_lock_close_recursive>:
 800bd66:	4770      	bx	lr

0800bd68 <__retarget_lock_acquire_recursive>:
 800bd68:	4770      	bx	lr

0800bd6a <__retarget_lock_release_recursive>:
 800bd6a:	4770      	bx	lr

0800bd6c <sysconf>:
 800bd6c:	2380      	movs	r3, #128	; 0x80
 800bd6e:	b510      	push	{r4, lr}
 800bd70:	2808      	cmp	r0, #8
 800bd72:	d004      	beq.n	800bd7e <sysconf+0x12>
 800bd74:	f7ff ffcc 	bl	800bd10 <__errno>
 800bd78:	2316      	movs	r3, #22
 800bd7a:	6003      	str	r3, [r0, #0]
 800bd7c:	3b17      	subs	r3, #23
 800bd7e:	0018      	movs	r0, r3
 800bd80:	bd10      	pop	{r4, pc}

0800bd82 <memcpy>:
 800bd82:	2300      	movs	r3, #0
 800bd84:	b510      	push	{r4, lr}
 800bd86:	429a      	cmp	r2, r3
 800bd88:	d100      	bne.n	800bd8c <memcpy+0xa>
 800bd8a:	bd10      	pop	{r4, pc}
 800bd8c:	5ccc      	ldrb	r4, [r1, r3]
 800bd8e:	54c4      	strb	r4, [r0, r3]
 800bd90:	3301      	adds	r3, #1
 800bd92:	e7f8      	b.n	800bd86 <memcpy+0x4>

0800bd94 <nan>:
 800bd94:	2000      	movs	r0, #0
 800bd96:	4901      	ldr	r1, [pc, #4]	; (800bd9c <nan+0x8>)
 800bd98:	4770      	bx	lr
 800bd9a:	46c0      	nop			; (mov r8, r8)
 800bd9c:	7ff80000 	.word	0x7ff80000

0800bda0 <nanf>:
 800bda0:	4800      	ldr	r0, [pc, #0]	; (800bda4 <nanf+0x4>)
 800bda2:	4770      	bx	lr
 800bda4:	7fc00000 	.word	0x7fc00000

0800bda8 <register_fini>:
 800bda8:	4b03      	ldr	r3, [pc, #12]	; (800bdb8 <register_fini+0x10>)
 800bdaa:	b510      	push	{r4, lr}
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d002      	beq.n	800bdb6 <register_fini+0xe>
 800bdb0:	4802      	ldr	r0, [pc, #8]	; (800bdbc <register_fini+0x14>)
 800bdb2:	f000 f805 	bl	800bdc0 <atexit>
 800bdb6:	bd10      	pop	{r4, pc}
 800bdb8:	00000000 	.word	0x00000000
 800bdbc:	0800fb1d 	.word	0x0800fb1d

0800bdc0 <atexit>:
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	b510      	push	{r4, lr}
 800bdc4:	0001      	movs	r1, r0
 800bdc6:	001a      	movs	r2, r3
 800bdc8:	0018      	movs	r0, r3
 800bdca:	f003 fef9 	bl	800fbc0 <__register_exitproc>
 800bdce:	bd10      	pop	{r4, pc}

0800bdd0 <_malloc_trim_r>:
 800bdd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdd2:	0004      	movs	r4, r0
 800bdd4:	2008      	movs	r0, #8
 800bdd6:	000d      	movs	r5, r1
 800bdd8:	f7ff ffc8 	bl	800bd6c <sysconf>
 800bddc:	0006      	movs	r6, r0
 800bdde:	0020      	movs	r0, r4
 800bde0:	f7fe fe7e 	bl	800aae0 <__malloc_lock>
 800bde4:	2203      	movs	r2, #3
 800bde6:	4f21      	ldr	r7, [pc, #132]	; (800be6c <_malloc_trim_r+0x9c>)
 800bde8:	0031      	movs	r1, r6
 800bdea:	68bb      	ldr	r3, [r7, #8]
 800bdec:	685b      	ldr	r3, [r3, #4]
 800bdee:	4393      	bics	r3, r2
 800bdf0:	1b58      	subs	r0, r3, r5
 800bdf2:	3811      	subs	r0, #17
 800bdf4:	1980      	adds	r0, r0, r6
 800bdf6:	9301      	str	r3, [sp, #4]
 800bdf8:	f7f4 f9a0 	bl	800013c <__udivsi3>
 800bdfc:	1e45      	subs	r5, r0, #1
 800bdfe:	4375      	muls	r5, r6
 800be00:	42ae      	cmp	r6, r5
 800be02:	dd04      	ble.n	800be0e <_malloc_trim_r+0x3e>
 800be04:	0020      	movs	r0, r4
 800be06:	f7fe fe73 	bl	800aaf0 <__malloc_unlock>
 800be0a:	2000      	movs	r0, #0
 800be0c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800be0e:	2100      	movs	r1, #0
 800be10:	0020      	movs	r0, r4
 800be12:	f7ff ff57 	bl	800bcc4 <_sbrk_r>
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	9a01      	ldr	r2, [sp, #4]
 800be1a:	189b      	adds	r3, r3, r2
 800be1c:	4298      	cmp	r0, r3
 800be1e:	d1f1      	bne.n	800be04 <_malloc_trim_r+0x34>
 800be20:	0020      	movs	r0, r4
 800be22:	4269      	negs	r1, r5
 800be24:	f7ff ff4e 	bl	800bcc4 <_sbrk_r>
 800be28:	3001      	adds	r0, #1
 800be2a:	d110      	bne.n	800be4e <_malloc_trim_r+0x7e>
 800be2c:	2100      	movs	r1, #0
 800be2e:	0020      	movs	r0, r4
 800be30:	f7ff ff48 	bl	800bcc4 <_sbrk_r>
 800be34:	68ba      	ldr	r2, [r7, #8]
 800be36:	1a81      	subs	r1, r0, r2
 800be38:	290f      	cmp	r1, #15
 800be3a:	dde3      	ble.n	800be04 <_malloc_trim_r+0x34>
 800be3c:	4d0c      	ldr	r5, [pc, #48]	; (800be70 <_malloc_trim_r+0xa0>)
 800be3e:	4b0d      	ldr	r3, [pc, #52]	; (800be74 <_malloc_trim_r+0xa4>)
 800be40:	682d      	ldr	r5, [r5, #0]
 800be42:	1b40      	subs	r0, r0, r5
 800be44:	6018      	str	r0, [r3, #0]
 800be46:	2301      	movs	r3, #1
 800be48:	430b      	orrs	r3, r1
 800be4a:	6053      	str	r3, [r2, #4]
 800be4c:	e7da      	b.n	800be04 <_malloc_trim_r+0x34>
 800be4e:	2601      	movs	r6, #1
 800be50:	9b01      	ldr	r3, [sp, #4]
 800be52:	68ba      	ldr	r2, [r7, #8]
 800be54:	1b5b      	subs	r3, r3, r5
 800be56:	4333      	orrs	r3, r6
 800be58:	6053      	str	r3, [r2, #4]
 800be5a:	4a06      	ldr	r2, [pc, #24]	; (800be74 <_malloc_trim_r+0xa4>)
 800be5c:	0020      	movs	r0, r4
 800be5e:	6813      	ldr	r3, [r2, #0]
 800be60:	1b5b      	subs	r3, r3, r5
 800be62:	6013      	str	r3, [r2, #0]
 800be64:	f7fe fe44 	bl	800aaf0 <__malloc_unlock>
 800be68:	0030      	movs	r0, r6
 800be6a:	e7cf      	b.n	800be0c <_malloc_trim_r+0x3c>
 800be6c:	20000028 	.word	0x20000028
 800be70:	20000430 	.word	0x20000430
 800be74:	20000c30 	.word	0x20000c30

0800be78 <_free_r>:
 800be78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be7a:	1e0d      	subs	r5, r1, #0
 800be7c:	9001      	str	r0, [sp, #4]
 800be7e:	d02d      	beq.n	800bedc <_free_r+0x64>
 800be80:	f7fe fe2e 	bl	800aae0 <__malloc_lock>
 800be84:	2301      	movs	r3, #1
 800be86:	0029      	movs	r1, r5
 800be88:	469c      	mov	ip, r3
 800be8a:	3908      	subs	r1, #8
 800be8c:	684f      	ldr	r7, [r1, #4]
 800be8e:	4662      	mov	r2, ip
 800be90:	003b      	movs	r3, r7
 800be92:	4664      	mov	r4, ip
 800be94:	4393      	bics	r3, r2
 800be96:	18c8      	adds	r0, r1, r3
 800be98:	6845      	ldr	r5, [r0, #4]
 800be9a:	3202      	adds	r2, #2
 800be9c:	4395      	bics	r5, r2
 800be9e:	4a4a      	ldr	r2, [pc, #296]	; (800bfc8 <_free_r+0x150>)
 800bea0:	4027      	ands	r7, r4
 800bea2:	6896      	ldr	r6, [r2, #8]
 800bea4:	4286      	cmp	r6, r0
 800bea6:	d11a      	bne.n	800bede <_free_r+0x66>
 800bea8:	195b      	adds	r3, r3, r5
 800beaa:	2f00      	cmp	r7, #0
 800beac:	d106      	bne.n	800bebc <_free_r+0x44>
 800beae:	6808      	ldr	r0, [r1, #0]
 800beb0:	1a09      	subs	r1, r1, r0
 800beb2:	688d      	ldr	r5, [r1, #8]
 800beb4:	181b      	adds	r3, r3, r0
 800beb6:	68c8      	ldr	r0, [r1, #12]
 800beb8:	60e8      	str	r0, [r5, #12]
 800beba:	6085      	str	r5, [r0, #8]
 800bebc:	2001      	movs	r0, #1
 800bebe:	4318      	orrs	r0, r3
 800bec0:	6048      	str	r0, [r1, #4]
 800bec2:	6091      	str	r1, [r2, #8]
 800bec4:	4a41      	ldr	r2, [pc, #260]	; (800bfcc <_free_r+0x154>)
 800bec6:	6812      	ldr	r2, [r2, #0]
 800bec8:	429a      	cmp	r2, r3
 800beca:	d804      	bhi.n	800bed6 <_free_r+0x5e>
 800becc:	4b40      	ldr	r3, [pc, #256]	; (800bfd0 <_free_r+0x158>)
 800bece:	9801      	ldr	r0, [sp, #4]
 800bed0:	6819      	ldr	r1, [r3, #0]
 800bed2:	f7ff ff7d 	bl	800bdd0 <_malloc_trim_r>
 800bed6:	9801      	ldr	r0, [sp, #4]
 800bed8:	f7fe fe0a 	bl	800aaf0 <__malloc_unlock>
 800bedc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800bede:	2600      	movs	r6, #0
 800bee0:	6045      	str	r5, [r0, #4]
 800bee2:	42b7      	cmp	r7, r6
 800bee4:	d109      	bne.n	800befa <_free_r+0x82>
 800bee6:	680f      	ldr	r7, [r1, #0]
 800bee8:	4c3a      	ldr	r4, [pc, #232]	; (800bfd4 <_free_r+0x15c>)
 800beea:	1bc9      	subs	r1, r1, r7
 800beec:	19db      	adds	r3, r3, r7
 800beee:	688f      	ldr	r7, [r1, #8]
 800bef0:	42a7      	cmp	r7, r4
 800bef2:	d02c      	beq.n	800bf4e <_free_r+0xd6>
 800bef4:	68cc      	ldr	r4, [r1, #12]
 800bef6:	60fc      	str	r4, [r7, #12]
 800bef8:	60a7      	str	r7, [r4, #8]
 800befa:	1947      	adds	r7, r0, r5
 800befc:	687c      	ldr	r4, [r7, #4]
 800befe:	2701      	movs	r7, #1
 800bf00:	423c      	tst	r4, r7
 800bf02:	d10b      	bne.n	800bf1c <_free_r+0xa4>
 800bf04:	195b      	adds	r3, r3, r5
 800bf06:	6885      	ldr	r5, [r0, #8]
 800bf08:	2e00      	cmp	r6, #0
 800bf0a:	d122      	bne.n	800bf52 <_free_r+0xda>
 800bf0c:	4c31      	ldr	r4, [pc, #196]	; (800bfd4 <_free_r+0x15c>)
 800bf0e:	42a5      	cmp	r5, r4
 800bf10:	d11f      	bne.n	800bf52 <_free_r+0xda>
 800bf12:	003e      	movs	r6, r7
 800bf14:	6151      	str	r1, [r2, #20]
 800bf16:	6111      	str	r1, [r2, #16]
 800bf18:	60cd      	str	r5, [r1, #12]
 800bf1a:	608d      	str	r5, [r1, #8]
 800bf1c:	2501      	movs	r5, #1
 800bf1e:	0028      	movs	r0, r5
 800bf20:	4318      	orrs	r0, r3
 800bf22:	6048      	str	r0, [r1, #4]
 800bf24:	50cb      	str	r3, [r1, r3]
 800bf26:	2e00      	cmp	r6, #0
 800bf28:	d1d5      	bne.n	800bed6 <_free_r+0x5e>
 800bf2a:	2080      	movs	r0, #128	; 0x80
 800bf2c:	0080      	lsls	r0, r0, #2
 800bf2e:	4283      	cmp	r3, r0
 800bf30:	d213      	bcs.n	800bf5a <_free_r+0xe2>
 800bf32:	08d8      	lsrs	r0, r3, #3
 800bf34:	095b      	lsrs	r3, r3, #5
 800bf36:	409d      	lsls	r5, r3
 800bf38:	6853      	ldr	r3, [r2, #4]
 800bf3a:	431d      	orrs	r5, r3
 800bf3c:	00c3      	lsls	r3, r0, #3
 800bf3e:	189b      	adds	r3, r3, r2
 800bf40:	6055      	str	r5, [r2, #4]
 800bf42:	689a      	ldr	r2, [r3, #8]
 800bf44:	60cb      	str	r3, [r1, #12]
 800bf46:	608a      	str	r2, [r1, #8]
 800bf48:	6099      	str	r1, [r3, #8]
 800bf4a:	60d1      	str	r1, [r2, #12]
 800bf4c:	e7c3      	b.n	800bed6 <_free_r+0x5e>
 800bf4e:	4666      	mov	r6, ip
 800bf50:	e7d3      	b.n	800befa <_free_r+0x82>
 800bf52:	68c0      	ldr	r0, [r0, #12]
 800bf54:	60e8      	str	r0, [r5, #12]
 800bf56:	6085      	str	r5, [r0, #8]
 800bf58:	e7e0      	b.n	800bf1c <_free_r+0xa4>
 800bf5a:	0a5d      	lsrs	r5, r3, #9
 800bf5c:	2d04      	cmp	r5, #4
 800bf5e:	d812      	bhi.n	800bf86 <_free_r+0x10e>
 800bf60:	0998      	lsrs	r0, r3, #6
 800bf62:	3038      	adds	r0, #56	; 0x38
 800bf64:	00c6      	lsls	r6, r0, #3
 800bf66:	18b6      	adds	r6, r6, r2
 800bf68:	68b5      	ldr	r5, [r6, #8]
 800bf6a:	2703      	movs	r7, #3
 800bf6c:	42ae      	cmp	r6, r5
 800bf6e:	d125      	bne.n	800bfbc <_free_r+0x144>
 800bf70:	2301      	movs	r3, #1
 800bf72:	1080      	asrs	r0, r0, #2
 800bf74:	4083      	lsls	r3, r0
 800bf76:	6850      	ldr	r0, [r2, #4]
 800bf78:	4303      	orrs	r3, r0
 800bf7a:	6053      	str	r3, [r2, #4]
 800bf7c:	60ce      	str	r6, [r1, #12]
 800bf7e:	608d      	str	r5, [r1, #8]
 800bf80:	60b1      	str	r1, [r6, #8]
 800bf82:	60e9      	str	r1, [r5, #12]
 800bf84:	e7a7      	b.n	800bed6 <_free_r+0x5e>
 800bf86:	2d14      	cmp	r5, #20
 800bf88:	d802      	bhi.n	800bf90 <_free_r+0x118>
 800bf8a:	0028      	movs	r0, r5
 800bf8c:	305b      	adds	r0, #91	; 0x5b
 800bf8e:	e7e9      	b.n	800bf64 <_free_r+0xec>
 800bf90:	2d54      	cmp	r5, #84	; 0x54
 800bf92:	d802      	bhi.n	800bf9a <_free_r+0x122>
 800bf94:	0b18      	lsrs	r0, r3, #12
 800bf96:	306e      	adds	r0, #110	; 0x6e
 800bf98:	e7e4      	b.n	800bf64 <_free_r+0xec>
 800bf9a:	20aa      	movs	r0, #170	; 0xaa
 800bf9c:	0040      	lsls	r0, r0, #1
 800bf9e:	4285      	cmp	r5, r0
 800bfa0:	d802      	bhi.n	800bfa8 <_free_r+0x130>
 800bfa2:	0bd8      	lsrs	r0, r3, #15
 800bfa4:	3077      	adds	r0, #119	; 0x77
 800bfa6:	e7dd      	b.n	800bf64 <_free_r+0xec>
 800bfa8:	4e0b      	ldr	r6, [pc, #44]	; (800bfd8 <_free_r+0x160>)
 800bfaa:	207e      	movs	r0, #126	; 0x7e
 800bfac:	42b5      	cmp	r5, r6
 800bfae:	d8d9      	bhi.n	800bf64 <_free_r+0xec>
 800bfb0:	0c98      	lsrs	r0, r3, #18
 800bfb2:	307c      	adds	r0, #124	; 0x7c
 800bfb4:	e7d6      	b.n	800bf64 <_free_r+0xec>
 800bfb6:	68ad      	ldr	r5, [r5, #8]
 800bfb8:	42ae      	cmp	r6, r5
 800bfba:	d003      	beq.n	800bfc4 <_free_r+0x14c>
 800bfbc:	686a      	ldr	r2, [r5, #4]
 800bfbe:	43ba      	bics	r2, r7
 800bfc0:	429a      	cmp	r2, r3
 800bfc2:	d8f8      	bhi.n	800bfb6 <_free_r+0x13e>
 800bfc4:	68ee      	ldr	r6, [r5, #12]
 800bfc6:	e7d9      	b.n	800bf7c <_free_r+0x104>
 800bfc8:	20000028 	.word	0x20000028
 800bfcc:	20000434 	.word	0x20000434
 800bfd0:	20000c60 	.word	0x20000c60
 800bfd4:	20000030 	.word	0x20000030
 800bfd8:	00000554 	.word	0x00000554

0800bfdc <rshift>:
 800bfdc:	0002      	movs	r2, r0
 800bfde:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bfe0:	6904      	ldr	r4, [r0, #16]
 800bfe2:	114b      	asrs	r3, r1, #5
 800bfe4:	b085      	sub	sp, #20
 800bfe6:	3214      	adds	r2, #20
 800bfe8:	9302      	str	r3, [sp, #8]
 800bfea:	114d      	asrs	r5, r1, #5
 800bfec:	0013      	movs	r3, r2
 800bfee:	42ac      	cmp	r4, r5
 800bff0:	dd32      	ble.n	800c058 <rshift+0x7c>
 800bff2:	261f      	movs	r6, #31
 800bff4:	000f      	movs	r7, r1
 800bff6:	114b      	asrs	r3, r1, #5
 800bff8:	009b      	lsls	r3, r3, #2
 800bffa:	00a5      	lsls	r5, r4, #2
 800bffc:	18d3      	adds	r3, r2, r3
 800bffe:	4037      	ands	r7, r6
 800c000:	1955      	adds	r5, r2, r5
 800c002:	9300      	str	r3, [sp, #0]
 800c004:	9701      	str	r7, [sp, #4]
 800c006:	4231      	tst	r1, r6
 800c008:	d10d      	bne.n	800c026 <rshift+0x4a>
 800c00a:	0016      	movs	r6, r2
 800c00c:	0019      	movs	r1, r3
 800c00e:	428d      	cmp	r5, r1
 800c010:	d836      	bhi.n	800c080 <rshift+0xa4>
 800c012:	9900      	ldr	r1, [sp, #0]
 800c014:	2300      	movs	r3, #0
 800c016:	3903      	subs	r1, #3
 800c018:	428d      	cmp	r5, r1
 800c01a:	d302      	bcc.n	800c022 <rshift+0x46>
 800c01c:	9b02      	ldr	r3, [sp, #8]
 800c01e:	1ae4      	subs	r4, r4, r3
 800c020:	00a3      	lsls	r3, r4, #2
 800c022:	18d3      	adds	r3, r2, r3
 800c024:	e018      	b.n	800c058 <rshift+0x7c>
 800c026:	2120      	movs	r1, #32
 800c028:	9e01      	ldr	r6, [sp, #4]
 800c02a:	9f01      	ldr	r7, [sp, #4]
 800c02c:	1b89      	subs	r1, r1, r6
 800c02e:	9e00      	ldr	r6, [sp, #0]
 800c030:	9103      	str	r1, [sp, #12]
 800c032:	ce02      	ldmia	r6!, {r1}
 800c034:	4694      	mov	ip, r2
 800c036:	40f9      	lsrs	r1, r7
 800c038:	42b5      	cmp	r5, r6
 800c03a:	d816      	bhi.n	800c06a <rshift+0x8e>
 800c03c:	9e00      	ldr	r6, [sp, #0]
 800c03e:	2300      	movs	r3, #0
 800c040:	3601      	adds	r6, #1
 800c042:	42b5      	cmp	r5, r6
 800c044:	d303      	bcc.n	800c04e <rshift+0x72>
 800c046:	9b02      	ldr	r3, [sp, #8]
 800c048:	1ae3      	subs	r3, r4, r3
 800c04a:	009b      	lsls	r3, r3, #2
 800c04c:	3b04      	subs	r3, #4
 800c04e:	18d3      	adds	r3, r2, r3
 800c050:	6019      	str	r1, [r3, #0]
 800c052:	2900      	cmp	r1, #0
 800c054:	d000      	beq.n	800c058 <rshift+0x7c>
 800c056:	3304      	adds	r3, #4
 800c058:	1a99      	subs	r1, r3, r2
 800c05a:	1089      	asrs	r1, r1, #2
 800c05c:	6101      	str	r1, [r0, #16]
 800c05e:	4293      	cmp	r3, r2
 800c060:	d101      	bne.n	800c066 <rshift+0x8a>
 800c062:	2300      	movs	r3, #0
 800c064:	6143      	str	r3, [r0, #20]
 800c066:	b005      	add	sp, #20
 800c068:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c06a:	6837      	ldr	r7, [r6, #0]
 800c06c:	9b03      	ldr	r3, [sp, #12]
 800c06e:	409f      	lsls	r7, r3
 800c070:	430f      	orrs	r7, r1
 800c072:	4661      	mov	r1, ip
 800c074:	c180      	stmia	r1!, {r7}
 800c076:	468c      	mov	ip, r1
 800c078:	9b01      	ldr	r3, [sp, #4]
 800c07a:	ce02      	ldmia	r6!, {r1}
 800c07c:	40d9      	lsrs	r1, r3
 800c07e:	e7db      	b.n	800c038 <rshift+0x5c>
 800c080:	c980      	ldmia	r1!, {r7}
 800c082:	c680      	stmia	r6!, {r7}
 800c084:	e7c3      	b.n	800c00e <rshift+0x32>

0800c086 <__hexdig_fun>:
 800c086:	0002      	movs	r2, r0
 800c088:	3a30      	subs	r2, #48	; 0x30
 800c08a:	0003      	movs	r3, r0
 800c08c:	2a09      	cmp	r2, #9
 800c08e:	d802      	bhi.n	800c096 <__hexdig_fun+0x10>
 800c090:	3b20      	subs	r3, #32
 800c092:	b2d8      	uxtb	r0, r3
 800c094:	4770      	bx	lr
 800c096:	0002      	movs	r2, r0
 800c098:	3a61      	subs	r2, #97	; 0x61
 800c09a:	2a05      	cmp	r2, #5
 800c09c:	d801      	bhi.n	800c0a2 <__hexdig_fun+0x1c>
 800c09e:	3b47      	subs	r3, #71	; 0x47
 800c0a0:	e7f7      	b.n	800c092 <__hexdig_fun+0xc>
 800c0a2:	001a      	movs	r2, r3
 800c0a4:	3a41      	subs	r2, #65	; 0x41
 800c0a6:	2000      	movs	r0, #0
 800c0a8:	2a05      	cmp	r2, #5
 800c0aa:	d8f3      	bhi.n	800c094 <__hexdig_fun+0xe>
 800c0ac:	3b27      	subs	r3, #39	; 0x27
 800c0ae:	e7f0      	b.n	800c092 <__hexdig_fun+0xc>

0800c0b0 <__gethex>:
 800c0b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0b2:	b089      	sub	sp, #36	; 0x24
 800c0b4:	9307      	str	r3, [sp, #28]
 800c0b6:	2302      	movs	r3, #2
 800c0b8:	9201      	str	r2, [sp, #4]
 800c0ba:	680a      	ldr	r2, [r1, #0]
 800c0bc:	425b      	negs	r3, r3
 800c0be:	9003      	str	r0, [sp, #12]
 800c0c0:	9106      	str	r1, [sp, #24]
 800c0c2:	1c96      	adds	r6, r2, #2
 800c0c4:	1a9b      	subs	r3, r3, r2
 800c0c6:	199a      	adds	r2, r3, r6
 800c0c8:	9600      	str	r6, [sp, #0]
 800c0ca:	9205      	str	r2, [sp, #20]
 800c0cc:	9a00      	ldr	r2, [sp, #0]
 800c0ce:	3601      	adds	r6, #1
 800c0d0:	7810      	ldrb	r0, [r2, #0]
 800c0d2:	2830      	cmp	r0, #48	; 0x30
 800c0d4:	d0f7      	beq.n	800c0c6 <__gethex+0x16>
 800c0d6:	f7ff ffd6 	bl	800c086 <__hexdig_fun>
 800c0da:	2300      	movs	r3, #0
 800c0dc:	001d      	movs	r5, r3
 800c0de:	9302      	str	r3, [sp, #8]
 800c0e0:	4298      	cmp	r0, r3
 800c0e2:	d11d      	bne.n	800c120 <__gethex+0x70>
 800c0e4:	2201      	movs	r2, #1
 800c0e6:	49a6      	ldr	r1, [pc, #664]	; (800c380 <__gethex+0x2d0>)
 800c0e8:	9800      	ldr	r0, [sp, #0]
 800c0ea:	f7ff fd6d 	bl	800bbc8 <strncmp>
 800c0ee:	0007      	movs	r7, r0
 800c0f0:	42a8      	cmp	r0, r5
 800c0f2:	d169      	bne.n	800c1c8 <__gethex+0x118>
 800c0f4:	9b00      	ldr	r3, [sp, #0]
 800c0f6:	0034      	movs	r4, r6
 800c0f8:	7858      	ldrb	r0, [r3, #1]
 800c0fa:	f7ff ffc4 	bl	800c086 <__hexdig_fun>
 800c0fe:	2301      	movs	r3, #1
 800c100:	9302      	str	r3, [sp, #8]
 800c102:	42a8      	cmp	r0, r5
 800c104:	d02f      	beq.n	800c166 <__gethex+0xb6>
 800c106:	9600      	str	r6, [sp, #0]
 800c108:	9b00      	ldr	r3, [sp, #0]
 800c10a:	7818      	ldrb	r0, [r3, #0]
 800c10c:	2830      	cmp	r0, #48	; 0x30
 800c10e:	d009      	beq.n	800c124 <__gethex+0x74>
 800c110:	f7ff ffb9 	bl	800c086 <__hexdig_fun>
 800c114:	4242      	negs	r2, r0
 800c116:	4142      	adcs	r2, r0
 800c118:	2301      	movs	r3, #1
 800c11a:	0035      	movs	r5, r6
 800c11c:	9202      	str	r2, [sp, #8]
 800c11e:	9305      	str	r3, [sp, #20]
 800c120:	9c00      	ldr	r4, [sp, #0]
 800c122:	e004      	b.n	800c12e <__gethex+0x7e>
 800c124:	9b00      	ldr	r3, [sp, #0]
 800c126:	3301      	adds	r3, #1
 800c128:	9300      	str	r3, [sp, #0]
 800c12a:	e7ed      	b.n	800c108 <__gethex+0x58>
 800c12c:	3401      	adds	r4, #1
 800c12e:	7820      	ldrb	r0, [r4, #0]
 800c130:	f7ff ffa9 	bl	800c086 <__hexdig_fun>
 800c134:	1e07      	subs	r7, r0, #0
 800c136:	d1f9      	bne.n	800c12c <__gethex+0x7c>
 800c138:	2201      	movs	r2, #1
 800c13a:	0020      	movs	r0, r4
 800c13c:	4990      	ldr	r1, [pc, #576]	; (800c380 <__gethex+0x2d0>)
 800c13e:	f7ff fd43 	bl	800bbc8 <strncmp>
 800c142:	2800      	cmp	r0, #0
 800c144:	d10d      	bne.n	800c162 <__gethex+0xb2>
 800c146:	2d00      	cmp	r5, #0
 800c148:	d106      	bne.n	800c158 <__gethex+0xa8>
 800c14a:	3401      	adds	r4, #1
 800c14c:	0025      	movs	r5, r4
 800c14e:	7820      	ldrb	r0, [r4, #0]
 800c150:	f7ff ff99 	bl	800c086 <__hexdig_fun>
 800c154:	2800      	cmp	r0, #0
 800c156:	d102      	bne.n	800c15e <__gethex+0xae>
 800c158:	1b2d      	subs	r5, r5, r4
 800c15a:	00af      	lsls	r7, r5, #2
 800c15c:	e003      	b.n	800c166 <__gethex+0xb6>
 800c15e:	3401      	adds	r4, #1
 800c160:	e7f5      	b.n	800c14e <__gethex+0x9e>
 800c162:	2d00      	cmp	r5, #0
 800c164:	d1f8      	bne.n	800c158 <__gethex+0xa8>
 800c166:	2220      	movs	r2, #32
 800c168:	7823      	ldrb	r3, [r4, #0]
 800c16a:	0026      	movs	r6, r4
 800c16c:	4393      	bics	r3, r2
 800c16e:	2b50      	cmp	r3, #80	; 0x50
 800c170:	d11d      	bne.n	800c1ae <__gethex+0xfe>
 800c172:	7863      	ldrb	r3, [r4, #1]
 800c174:	2b2b      	cmp	r3, #43	; 0x2b
 800c176:	d02c      	beq.n	800c1d2 <__gethex+0x122>
 800c178:	2b2d      	cmp	r3, #45	; 0x2d
 800c17a:	d02e      	beq.n	800c1da <__gethex+0x12a>
 800c17c:	2300      	movs	r3, #0
 800c17e:	1c66      	adds	r6, r4, #1
 800c180:	9304      	str	r3, [sp, #16]
 800c182:	7830      	ldrb	r0, [r6, #0]
 800c184:	f7ff ff7f 	bl	800c086 <__hexdig_fun>
 800c188:	1e43      	subs	r3, r0, #1
 800c18a:	b2db      	uxtb	r3, r3
 800c18c:	2b18      	cmp	r3, #24
 800c18e:	d82b      	bhi.n	800c1e8 <__gethex+0x138>
 800c190:	3810      	subs	r0, #16
 800c192:	0005      	movs	r5, r0
 800c194:	7870      	ldrb	r0, [r6, #1]
 800c196:	f7ff ff76 	bl	800c086 <__hexdig_fun>
 800c19a:	1e43      	subs	r3, r0, #1
 800c19c:	b2db      	uxtb	r3, r3
 800c19e:	3601      	adds	r6, #1
 800c1a0:	2b18      	cmp	r3, #24
 800c1a2:	d91c      	bls.n	800c1de <__gethex+0x12e>
 800c1a4:	9b04      	ldr	r3, [sp, #16]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d000      	beq.n	800c1ac <__gethex+0xfc>
 800c1aa:	426d      	negs	r5, r5
 800c1ac:	197f      	adds	r7, r7, r5
 800c1ae:	9b06      	ldr	r3, [sp, #24]
 800c1b0:	601e      	str	r6, [r3, #0]
 800c1b2:	9b02      	ldr	r3, [sp, #8]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d019      	beq.n	800c1ec <__gethex+0x13c>
 800c1b8:	2600      	movs	r6, #0
 800c1ba:	9b05      	ldr	r3, [sp, #20]
 800c1bc:	42b3      	cmp	r3, r6
 800c1be:	d100      	bne.n	800c1c2 <__gethex+0x112>
 800c1c0:	3606      	adds	r6, #6
 800c1c2:	0030      	movs	r0, r6
 800c1c4:	b009      	add	sp, #36	; 0x24
 800c1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	2700      	movs	r7, #0
 800c1cc:	9c00      	ldr	r4, [sp, #0]
 800c1ce:	9302      	str	r3, [sp, #8]
 800c1d0:	e7c9      	b.n	800c166 <__gethex+0xb6>
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	9304      	str	r3, [sp, #16]
 800c1d6:	1ca6      	adds	r6, r4, #2
 800c1d8:	e7d3      	b.n	800c182 <__gethex+0xd2>
 800c1da:	2301      	movs	r3, #1
 800c1dc:	e7fa      	b.n	800c1d4 <__gethex+0x124>
 800c1de:	230a      	movs	r3, #10
 800c1e0:	435d      	muls	r5, r3
 800c1e2:	182d      	adds	r5, r5, r0
 800c1e4:	3d10      	subs	r5, #16
 800c1e6:	e7d5      	b.n	800c194 <__gethex+0xe4>
 800c1e8:	0026      	movs	r6, r4
 800c1ea:	e7e0      	b.n	800c1ae <__gethex+0xfe>
 800c1ec:	9b00      	ldr	r3, [sp, #0]
 800c1ee:	9902      	ldr	r1, [sp, #8]
 800c1f0:	1ae3      	subs	r3, r4, r3
 800c1f2:	3b01      	subs	r3, #1
 800c1f4:	2b07      	cmp	r3, #7
 800c1f6:	dc0a      	bgt.n	800c20e <__gethex+0x15e>
 800c1f8:	9803      	ldr	r0, [sp, #12]
 800c1fa:	f000 fa5d 	bl	800c6b8 <_Balloc>
 800c1fe:	1e05      	subs	r5, r0, #0
 800c200:	d108      	bne.n	800c214 <__gethex+0x164>
 800c202:	002a      	movs	r2, r5
 800c204:	21e4      	movs	r1, #228	; 0xe4
 800c206:	4b5f      	ldr	r3, [pc, #380]	; (800c384 <__gethex+0x2d4>)
 800c208:	485f      	ldr	r0, [pc, #380]	; (800c388 <__gethex+0x2d8>)
 800c20a:	f003 fd19 	bl	800fc40 <__assert_func>
 800c20e:	3101      	adds	r1, #1
 800c210:	105b      	asrs	r3, r3, #1
 800c212:	e7ef      	b.n	800c1f4 <__gethex+0x144>
 800c214:	0003      	movs	r3, r0
 800c216:	3314      	adds	r3, #20
 800c218:	9302      	str	r3, [sp, #8]
 800c21a:	9305      	str	r3, [sp, #20]
 800c21c:	2300      	movs	r3, #0
 800c21e:	001e      	movs	r6, r3
 800c220:	9304      	str	r3, [sp, #16]
 800c222:	9b00      	ldr	r3, [sp, #0]
 800c224:	42a3      	cmp	r3, r4
 800c226:	d33f      	bcc.n	800c2a8 <__gethex+0x1f8>
 800c228:	9c05      	ldr	r4, [sp, #20]
 800c22a:	9b02      	ldr	r3, [sp, #8]
 800c22c:	c440      	stmia	r4!, {r6}
 800c22e:	1ae4      	subs	r4, r4, r3
 800c230:	10a4      	asrs	r4, r4, #2
 800c232:	0030      	movs	r0, r6
 800c234:	612c      	str	r4, [r5, #16]
 800c236:	f000 fb01 	bl	800c83c <__hi0bits>
 800c23a:	9b01      	ldr	r3, [sp, #4]
 800c23c:	0164      	lsls	r4, r4, #5
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	1a26      	subs	r6, r4, r0
 800c242:	9300      	str	r3, [sp, #0]
 800c244:	429e      	cmp	r6, r3
 800c246:	dd51      	ble.n	800c2ec <__gethex+0x23c>
 800c248:	1af6      	subs	r6, r6, r3
 800c24a:	0031      	movs	r1, r6
 800c24c:	0028      	movs	r0, r5
 800c24e:	f000 fe7b 	bl	800cf48 <__any_on>
 800c252:	1e04      	subs	r4, r0, #0
 800c254:	d016      	beq.n	800c284 <__gethex+0x1d4>
 800c256:	2401      	movs	r4, #1
 800c258:	231f      	movs	r3, #31
 800c25a:	0020      	movs	r0, r4
 800c25c:	1e72      	subs	r2, r6, #1
 800c25e:	4013      	ands	r3, r2
 800c260:	4098      	lsls	r0, r3
 800c262:	0003      	movs	r3, r0
 800c264:	1151      	asrs	r1, r2, #5
 800c266:	9802      	ldr	r0, [sp, #8]
 800c268:	0089      	lsls	r1, r1, #2
 800c26a:	5809      	ldr	r1, [r1, r0]
 800c26c:	4219      	tst	r1, r3
 800c26e:	d009      	beq.n	800c284 <__gethex+0x1d4>
 800c270:	42a2      	cmp	r2, r4
 800c272:	dd06      	ble.n	800c282 <__gethex+0x1d2>
 800c274:	0028      	movs	r0, r5
 800c276:	1eb1      	subs	r1, r6, #2
 800c278:	f000 fe66 	bl	800cf48 <__any_on>
 800c27c:	3402      	adds	r4, #2
 800c27e:	2800      	cmp	r0, #0
 800c280:	d100      	bne.n	800c284 <__gethex+0x1d4>
 800c282:	2402      	movs	r4, #2
 800c284:	0031      	movs	r1, r6
 800c286:	0028      	movs	r0, r5
 800c288:	f7ff fea8 	bl	800bfdc <rshift>
 800c28c:	19bf      	adds	r7, r7, r6
 800c28e:	9b01      	ldr	r3, [sp, #4]
 800c290:	689b      	ldr	r3, [r3, #8]
 800c292:	42bb      	cmp	r3, r7
 800c294:	da3a      	bge.n	800c30c <__gethex+0x25c>
 800c296:	0029      	movs	r1, r5
 800c298:	9803      	ldr	r0, [sp, #12]
 800c29a:	f000 fa35 	bl	800c708 <_Bfree>
 800c29e:	2300      	movs	r3, #0
 800c2a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c2a2:	26a3      	movs	r6, #163	; 0xa3
 800c2a4:	6013      	str	r3, [r2, #0]
 800c2a6:	e78c      	b.n	800c1c2 <__gethex+0x112>
 800c2a8:	3c01      	subs	r4, #1
 800c2aa:	7823      	ldrb	r3, [r4, #0]
 800c2ac:	2b2e      	cmp	r3, #46	; 0x2e
 800c2ae:	d012      	beq.n	800c2d6 <__gethex+0x226>
 800c2b0:	9b04      	ldr	r3, [sp, #16]
 800c2b2:	2b20      	cmp	r3, #32
 800c2b4:	d104      	bne.n	800c2c0 <__gethex+0x210>
 800c2b6:	9b05      	ldr	r3, [sp, #20]
 800c2b8:	c340      	stmia	r3!, {r6}
 800c2ba:	2600      	movs	r6, #0
 800c2bc:	9305      	str	r3, [sp, #20]
 800c2be:	9604      	str	r6, [sp, #16]
 800c2c0:	7820      	ldrb	r0, [r4, #0]
 800c2c2:	f7ff fee0 	bl	800c086 <__hexdig_fun>
 800c2c6:	230f      	movs	r3, #15
 800c2c8:	4018      	ands	r0, r3
 800c2ca:	9b04      	ldr	r3, [sp, #16]
 800c2cc:	4098      	lsls	r0, r3
 800c2ce:	3304      	adds	r3, #4
 800c2d0:	4306      	orrs	r6, r0
 800c2d2:	9304      	str	r3, [sp, #16]
 800c2d4:	e7a5      	b.n	800c222 <__gethex+0x172>
 800c2d6:	9b00      	ldr	r3, [sp, #0]
 800c2d8:	42a3      	cmp	r3, r4
 800c2da:	d8e9      	bhi.n	800c2b0 <__gethex+0x200>
 800c2dc:	2201      	movs	r2, #1
 800c2de:	0020      	movs	r0, r4
 800c2e0:	4927      	ldr	r1, [pc, #156]	; (800c380 <__gethex+0x2d0>)
 800c2e2:	f7ff fc71 	bl	800bbc8 <strncmp>
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	d1e2      	bne.n	800c2b0 <__gethex+0x200>
 800c2ea:	e79a      	b.n	800c222 <__gethex+0x172>
 800c2ec:	9b00      	ldr	r3, [sp, #0]
 800c2ee:	2400      	movs	r4, #0
 800c2f0:	429e      	cmp	r6, r3
 800c2f2:	dacc      	bge.n	800c28e <__gethex+0x1de>
 800c2f4:	1b9e      	subs	r6, r3, r6
 800c2f6:	0029      	movs	r1, r5
 800c2f8:	0032      	movs	r2, r6
 800c2fa:	9803      	ldr	r0, [sp, #12]
 800c2fc:	f000 fbf0 	bl	800cae0 <__lshift>
 800c300:	0003      	movs	r3, r0
 800c302:	3314      	adds	r3, #20
 800c304:	0005      	movs	r5, r0
 800c306:	1bbf      	subs	r7, r7, r6
 800c308:	9302      	str	r3, [sp, #8]
 800c30a:	e7c0      	b.n	800c28e <__gethex+0x1de>
 800c30c:	9b01      	ldr	r3, [sp, #4]
 800c30e:	685e      	ldr	r6, [r3, #4]
 800c310:	42be      	cmp	r6, r7
 800c312:	dd70      	ble.n	800c3f6 <__gethex+0x346>
 800c314:	9b00      	ldr	r3, [sp, #0]
 800c316:	1bf6      	subs	r6, r6, r7
 800c318:	42b3      	cmp	r3, r6
 800c31a:	dc37      	bgt.n	800c38c <__gethex+0x2dc>
 800c31c:	9b01      	ldr	r3, [sp, #4]
 800c31e:	68db      	ldr	r3, [r3, #12]
 800c320:	2b02      	cmp	r3, #2
 800c322:	d024      	beq.n	800c36e <__gethex+0x2be>
 800c324:	2b03      	cmp	r3, #3
 800c326:	d026      	beq.n	800c376 <__gethex+0x2c6>
 800c328:	2b01      	cmp	r3, #1
 800c32a:	d117      	bne.n	800c35c <__gethex+0x2ac>
 800c32c:	9b00      	ldr	r3, [sp, #0]
 800c32e:	42b3      	cmp	r3, r6
 800c330:	d114      	bne.n	800c35c <__gethex+0x2ac>
 800c332:	2b01      	cmp	r3, #1
 800c334:	d10b      	bne.n	800c34e <__gethex+0x29e>
 800c336:	9b01      	ldr	r3, [sp, #4]
 800c338:	9a07      	ldr	r2, [sp, #28]
 800c33a:	685b      	ldr	r3, [r3, #4]
 800c33c:	2662      	movs	r6, #98	; 0x62
 800c33e:	6013      	str	r3, [r2, #0]
 800c340:	2301      	movs	r3, #1
 800c342:	9a02      	ldr	r2, [sp, #8]
 800c344:	612b      	str	r3, [r5, #16]
 800c346:	6013      	str	r3, [r2, #0]
 800c348:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c34a:	601d      	str	r5, [r3, #0]
 800c34c:	e739      	b.n	800c1c2 <__gethex+0x112>
 800c34e:	9900      	ldr	r1, [sp, #0]
 800c350:	0028      	movs	r0, r5
 800c352:	3901      	subs	r1, #1
 800c354:	f000 fdf8 	bl	800cf48 <__any_on>
 800c358:	2800      	cmp	r0, #0
 800c35a:	d1ec      	bne.n	800c336 <__gethex+0x286>
 800c35c:	0029      	movs	r1, r5
 800c35e:	9803      	ldr	r0, [sp, #12]
 800c360:	f000 f9d2 	bl	800c708 <_Bfree>
 800c364:	2300      	movs	r3, #0
 800c366:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c368:	2650      	movs	r6, #80	; 0x50
 800c36a:	6013      	str	r3, [r2, #0]
 800c36c:	e729      	b.n	800c1c2 <__gethex+0x112>
 800c36e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c370:	2b00      	cmp	r3, #0
 800c372:	d1f3      	bne.n	800c35c <__gethex+0x2ac>
 800c374:	e7df      	b.n	800c336 <__gethex+0x286>
 800c376:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d1dc      	bne.n	800c336 <__gethex+0x286>
 800c37c:	e7ee      	b.n	800c35c <__gethex+0x2ac>
 800c37e:	46c0      	nop			; (mov r8, r8)
 800c380:	08014320 	.word	0x08014320
 800c384:	08014481 	.word	0x08014481
 800c388:	08014492 	.word	0x08014492
 800c38c:	1e77      	subs	r7, r6, #1
 800c38e:	2c00      	cmp	r4, #0
 800c390:	d12f      	bne.n	800c3f2 <__gethex+0x342>
 800c392:	2f00      	cmp	r7, #0
 800c394:	d004      	beq.n	800c3a0 <__gethex+0x2f0>
 800c396:	0039      	movs	r1, r7
 800c398:	0028      	movs	r0, r5
 800c39a:	f000 fdd5 	bl	800cf48 <__any_on>
 800c39e:	0004      	movs	r4, r0
 800c3a0:	231f      	movs	r3, #31
 800c3a2:	117a      	asrs	r2, r7, #5
 800c3a4:	401f      	ands	r7, r3
 800c3a6:	3b1e      	subs	r3, #30
 800c3a8:	40bb      	lsls	r3, r7
 800c3aa:	9902      	ldr	r1, [sp, #8]
 800c3ac:	0092      	lsls	r2, r2, #2
 800c3ae:	5852      	ldr	r2, [r2, r1]
 800c3b0:	421a      	tst	r2, r3
 800c3b2:	d001      	beq.n	800c3b8 <__gethex+0x308>
 800c3b4:	2302      	movs	r3, #2
 800c3b6:	431c      	orrs	r4, r3
 800c3b8:	9b00      	ldr	r3, [sp, #0]
 800c3ba:	0031      	movs	r1, r6
 800c3bc:	1b9b      	subs	r3, r3, r6
 800c3be:	2602      	movs	r6, #2
 800c3c0:	0028      	movs	r0, r5
 800c3c2:	9300      	str	r3, [sp, #0]
 800c3c4:	f7ff fe0a 	bl	800bfdc <rshift>
 800c3c8:	9b01      	ldr	r3, [sp, #4]
 800c3ca:	685f      	ldr	r7, [r3, #4]
 800c3cc:	2c00      	cmp	r4, #0
 800c3ce:	d041      	beq.n	800c454 <__gethex+0x3a4>
 800c3d0:	9b01      	ldr	r3, [sp, #4]
 800c3d2:	68db      	ldr	r3, [r3, #12]
 800c3d4:	2b02      	cmp	r3, #2
 800c3d6:	d010      	beq.n	800c3fa <__gethex+0x34a>
 800c3d8:	2b03      	cmp	r3, #3
 800c3da:	d012      	beq.n	800c402 <__gethex+0x352>
 800c3dc:	2b01      	cmp	r3, #1
 800c3de:	d106      	bne.n	800c3ee <__gethex+0x33e>
 800c3e0:	07a2      	lsls	r2, r4, #30
 800c3e2:	d504      	bpl.n	800c3ee <__gethex+0x33e>
 800c3e4:	9a02      	ldr	r2, [sp, #8]
 800c3e6:	6812      	ldr	r2, [r2, #0]
 800c3e8:	4314      	orrs	r4, r2
 800c3ea:	421c      	tst	r4, r3
 800c3ec:	d10c      	bne.n	800c408 <__gethex+0x358>
 800c3ee:	2310      	movs	r3, #16
 800c3f0:	e02f      	b.n	800c452 <__gethex+0x3a2>
 800c3f2:	2401      	movs	r4, #1
 800c3f4:	e7d4      	b.n	800c3a0 <__gethex+0x2f0>
 800c3f6:	2601      	movs	r6, #1
 800c3f8:	e7e8      	b.n	800c3cc <__gethex+0x31c>
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c3fe:	1a9b      	subs	r3, r3, r2
 800c400:	930f      	str	r3, [sp, #60]	; 0x3c
 800c402:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c404:	2b00      	cmp	r3, #0
 800c406:	d0f2      	beq.n	800c3ee <__gethex+0x33e>
 800c408:	692b      	ldr	r3, [r5, #16]
 800c40a:	2000      	movs	r0, #0
 800c40c:	9302      	str	r3, [sp, #8]
 800c40e:	009b      	lsls	r3, r3, #2
 800c410:	9304      	str	r3, [sp, #16]
 800c412:	002b      	movs	r3, r5
 800c414:	9a04      	ldr	r2, [sp, #16]
 800c416:	3314      	adds	r3, #20
 800c418:	1899      	adds	r1, r3, r2
 800c41a:	681a      	ldr	r2, [r3, #0]
 800c41c:	1c54      	adds	r4, r2, #1
 800c41e:	d01e      	beq.n	800c45e <__gethex+0x3ae>
 800c420:	3201      	adds	r2, #1
 800c422:	601a      	str	r2, [r3, #0]
 800c424:	002b      	movs	r3, r5
 800c426:	3314      	adds	r3, #20
 800c428:	2e02      	cmp	r6, #2
 800c42a:	d141      	bne.n	800c4b0 <__gethex+0x400>
 800c42c:	9a01      	ldr	r2, [sp, #4]
 800c42e:	9900      	ldr	r1, [sp, #0]
 800c430:	6812      	ldr	r2, [r2, #0]
 800c432:	3a01      	subs	r2, #1
 800c434:	428a      	cmp	r2, r1
 800c436:	d10b      	bne.n	800c450 <__gethex+0x3a0>
 800c438:	221f      	movs	r2, #31
 800c43a:	9800      	ldr	r0, [sp, #0]
 800c43c:	1149      	asrs	r1, r1, #5
 800c43e:	4002      	ands	r2, r0
 800c440:	2001      	movs	r0, #1
 800c442:	0004      	movs	r4, r0
 800c444:	4094      	lsls	r4, r2
 800c446:	0089      	lsls	r1, r1, #2
 800c448:	58cb      	ldr	r3, [r1, r3]
 800c44a:	4223      	tst	r3, r4
 800c44c:	d000      	beq.n	800c450 <__gethex+0x3a0>
 800c44e:	2601      	movs	r6, #1
 800c450:	2320      	movs	r3, #32
 800c452:	431e      	orrs	r6, r3
 800c454:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c456:	601d      	str	r5, [r3, #0]
 800c458:	9b07      	ldr	r3, [sp, #28]
 800c45a:	601f      	str	r7, [r3, #0]
 800c45c:	e6b1      	b.n	800c1c2 <__gethex+0x112>
 800c45e:	c301      	stmia	r3!, {r0}
 800c460:	4299      	cmp	r1, r3
 800c462:	d8da      	bhi.n	800c41a <__gethex+0x36a>
 800c464:	68ab      	ldr	r3, [r5, #8]
 800c466:	9a02      	ldr	r2, [sp, #8]
 800c468:	429a      	cmp	r2, r3
 800c46a:	db18      	blt.n	800c49e <__gethex+0x3ee>
 800c46c:	6869      	ldr	r1, [r5, #4]
 800c46e:	9803      	ldr	r0, [sp, #12]
 800c470:	3101      	adds	r1, #1
 800c472:	f000 f921 	bl	800c6b8 <_Balloc>
 800c476:	1e04      	subs	r4, r0, #0
 800c478:	d104      	bne.n	800c484 <__gethex+0x3d4>
 800c47a:	0022      	movs	r2, r4
 800c47c:	2184      	movs	r1, #132	; 0x84
 800c47e:	4b1c      	ldr	r3, [pc, #112]	; (800c4f0 <__gethex+0x440>)
 800c480:	481c      	ldr	r0, [pc, #112]	; (800c4f4 <__gethex+0x444>)
 800c482:	e6c2      	b.n	800c20a <__gethex+0x15a>
 800c484:	0029      	movs	r1, r5
 800c486:	692a      	ldr	r2, [r5, #16]
 800c488:	310c      	adds	r1, #12
 800c48a:	3202      	adds	r2, #2
 800c48c:	0092      	lsls	r2, r2, #2
 800c48e:	300c      	adds	r0, #12
 800c490:	f7ff fc77 	bl	800bd82 <memcpy>
 800c494:	0029      	movs	r1, r5
 800c496:	9803      	ldr	r0, [sp, #12]
 800c498:	f000 f936 	bl	800c708 <_Bfree>
 800c49c:	0025      	movs	r5, r4
 800c49e:	692b      	ldr	r3, [r5, #16]
 800c4a0:	1c5a      	adds	r2, r3, #1
 800c4a2:	612a      	str	r2, [r5, #16]
 800c4a4:	2201      	movs	r2, #1
 800c4a6:	3304      	adds	r3, #4
 800c4a8:	009b      	lsls	r3, r3, #2
 800c4aa:	18eb      	adds	r3, r5, r3
 800c4ac:	605a      	str	r2, [r3, #4]
 800c4ae:	e7b9      	b.n	800c424 <__gethex+0x374>
 800c4b0:	692a      	ldr	r2, [r5, #16]
 800c4b2:	9902      	ldr	r1, [sp, #8]
 800c4b4:	428a      	cmp	r2, r1
 800c4b6:	dd09      	ble.n	800c4cc <__gethex+0x41c>
 800c4b8:	2101      	movs	r1, #1
 800c4ba:	0028      	movs	r0, r5
 800c4bc:	f7ff fd8e 	bl	800bfdc <rshift>
 800c4c0:	9b01      	ldr	r3, [sp, #4]
 800c4c2:	3701      	adds	r7, #1
 800c4c4:	689b      	ldr	r3, [r3, #8]
 800c4c6:	42bb      	cmp	r3, r7
 800c4c8:	dac1      	bge.n	800c44e <__gethex+0x39e>
 800c4ca:	e6e4      	b.n	800c296 <__gethex+0x1e6>
 800c4cc:	221f      	movs	r2, #31
 800c4ce:	9c00      	ldr	r4, [sp, #0]
 800c4d0:	9900      	ldr	r1, [sp, #0]
 800c4d2:	2601      	movs	r6, #1
 800c4d4:	4014      	ands	r4, r2
 800c4d6:	4211      	tst	r1, r2
 800c4d8:	d0ba      	beq.n	800c450 <__gethex+0x3a0>
 800c4da:	9a04      	ldr	r2, [sp, #16]
 800c4dc:	189b      	adds	r3, r3, r2
 800c4de:	3b04      	subs	r3, #4
 800c4e0:	6818      	ldr	r0, [r3, #0]
 800c4e2:	f000 f9ab 	bl	800c83c <__hi0bits>
 800c4e6:	2320      	movs	r3, #32
 800c4e8:	1b1b      	subs	r3, r3, r4
 800c4ea:	4298      	cmp	r0, r3
 800c4ec:	dbe4      	blt.n	800c4b8 <__gethex+0x408>
 800c4ee:	e7af      	b.n	800c450 <__gethex+0x3a0>
 800c4f0:	08014481 	.word	0x08014481
 800c4f4:	08014492 	.word	0x08014492

0800c4f8 <L_shift>:
 800c4f8:	2308      	movs	r3, #8
 800c4fa:	b570      	push	{r4, r5, r6, lr}
 800c4fc:	2520      	movs	r5, #32
 800c4fe:	1a9a      	subs	r2, r3, r2
 800c500:	0092      	lsls	r2, r2, #2
 800c502:	1aad      	subs	r5, r5, r2
 800c504:	6843      	ldr	r3, [r0, #4]
 800c506:	6804      	ldr	r4, [r0, #0]
 800c508:	001e      	movs	r6, r3
 800c50a:	40ae      	lsls	r6, r5
 800c50c:	40d3      	lsrs	r3, r2
 800c50e:	4334      	orrs	r4, r6
 800c510:	6004      	str	r4, [r0, #0]
 800c512:	6043      	str	r3, [r0, #4]
 800c514:	3004      	adds	r0, #4
 800c516:	4288      	cmp	r0, r1
 800c518:	d3f4      	bcc.n	800c504 <L_shift+0xc>
 800c51a:	bd70      	pop	{r4, r5, r6, pc}

0800c51c <__match>:
 800c51c:	b530      	push	{r4, r5, lr}
 800c51e:	6803      	ldr	r3, [r0, #0]
 800c520:	780c      	ldrb	r4, [r1, #0]
 800c522:	3301      	adds	r3, #1
 800c524:	2c00      	cmp	r4, #0
 800c526:	d102      	bne.n	800c52e <__match+0x12>
 800c528:	6003      	str	r3, [r0, #0]
 800c52a:	2001      	movs	r0, #1
 800c52c:	bd30      	pop	{r4, r5, pc}
 800c52e:	781a      	ldrb	r2, [r3, #0]
 800c530:	0015      	movs	r5, r2
 800c532:	3d41      	subs	r5, #65	; 0x41
 800c534:	2d19      	cmp	r5, #25
 800c536:	d800      	bhi.n	800c53a <__match+0x1e>
 800c538:	3220      	adds	r2, #32
 800c53a:	3101      	adds	r1, #1
 800c53c:	42a2      	cmp	r2, r4
 800c53e:	d0ef      	beq.n	800c520 <__match+0x4>
 800c540:	2000      	movs	r0, #0
 800c542:	e7f3      	b.n	800c52c <__match+0x10>

0800c544 <__hexnan>:
 800c544:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c546:	680b      	ldr	r3, [r1, #0]
 800c548:	b08b      	sub	sp, #44	; 0x2c
 800c54a:	9201      	str	r2, [sp, #4]
 800c54c:	9901      	ldr	r1, [sp, #4]
 800c54e:	115a      	asrs	r2, r3, #5
 800c550:	0092      	lsls	r2, r2, #2
 800c552:	188a      	adds	r2, r1, r2
 800c554:	9202      	str	r2, [sp, #8]
 800c556:	0019      	movs	r1, r3
 800c558:	221f      	movs	r2, #31
 800c55a:	4011      	ands	r1, r2
 800c55c:	9008      	str	r0, [sp, #32]
 800c55e:	9106      	str	r1, [sp, #24]
 800c560:	4213      	tst	r3, r2
 800c562:	d002      	beq.n	800c56a <__hexnan+0x26>
 800c564:	9b02      	ldr	r3, [sp, #8]
 800c566:	3304      	adds	r3, #4
 800c568:	9302      	str	r3, [sp, #8]
 800c56a:	9b02      	ldr	r3, [sp, #8]
 800c56c:	2500      	movs	r5, #0
 800c56e:	1f1f      	subs	r7, r3, #4
 800c570:	003e      	movs	r6, r7
 800c572:	003c      	movs	r4, r7
 800c574:	9b08      	ldr	r3, [sp, #32]
 800c576:	603d      	str	r5, [r7, #0]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	9507      	str	r5, [sp, #28]
 800c57c:	9305      	str	r3, [sp, #20]
 800c57e:	9503      	str	r5, [sp, #12]
 800c580:	9b05      	ldr	r3, [sp, #20]
 800c582:	3301      	adds	r3, #1
 800c584:	9309      	str	r3, [sp, #36]	; 0x24
 800c586:	9b05      	ldr	r3, [sp, #20]
 800c588:	785b      	ldrb	r3, [r3, #1]
 800c58a:	9304      	str	r3, [sp, #16]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d028      	beq.n	800c5e2 <__hexnan+0x9e>
 800c590:	9804      	ldr	r0, [sp, #16]
 800c592:	f7ff fd78 	bl	800c086 <__hexdig_fun>
 800c596:	2800      	cmp	r0, #0
 800c598:	d154      	bne.n	800c644 <__hexnan+0x100>
 800c59a:	9b04      	ldr	r3, [sp, #16]
 800c59c:	2b20      	cmp	r3, #32
 800c59e:	d819      	bhi.n	800c5d4 <__hexnan+0x90>
 800c5a0:	9b03      	ldr	r3, [sp, #12]
 800c5a2:	9a07      	ldr	r2, [sp, #28]
 800c5a4:	4293      	cmp	r3, r2
 800c5a6:	dd12      	ble.n	800c5ce <__hexnan+0x8a>
 800c5a8:	42b4      	cmp	r4, r6
 800c5aa:	d206      	bcs.n	800c5ba <__hexnan+0x76>
 800c5ac:	2d07      	cmp	r5, #7
 800c5ae:	dc04      	bgt.n	800c5ba <__hexnan+0x76>
 800c5b0:	002a      	movs	r2, r5
 800c5b2:	0031      	movs	r1, r6
 800c5b4:	0020      	movs	r0, r4
 800c5b6:	f7ff ff9f 	bl	800c4f8 <L_shift>
 800c5ba:	9b01      	ldr	r3, [sp, #4]
 800c5bc:	2508      	movs	r5, #8
 800c5be:	429c      	cmp	r4, r3
 800c5c0:	d905      	bls.n	800c5ce <__hexnan+0x8a>
 800c5c2:	1f26      	subs	r6, r4, #4
 800c5c4:	2500      	movs	r5, #0
 800c5c6:	0034      	movs	r4, r6
 800c5c8:	9b03      	ldr	r3, [sp, #12]
 800c5ca:	6035      	str	r5, [r6, #0]
 800c5cc:	9307      	str	r3, [sp, #28]
 800c5ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5d0:	9305      	str	r3, [sp, #20]
 800c5d2:	e7d5      	b.n	800c580 <__hexnan+0x3c>
 800c5d4:	9b04      	ldr	r3, [sp, #16]
 800c5d6:	2b29      	cmp	r3, #41	; 0x29
 800c5d8:	d159      	bne.n	800c68e <__hexnan+0x14a>
 800c5da:	9b05      	ldr	r3, [sp, #20]
 800c5dc:	9a08      	ldr	r2, [sp, #32]
 800c5de:	3302      	adds	r3, #2
 800c5e0:	6013      	str	r3, [r2, #0]
 800c5e2:	9b03      	ldr	r3, [sp, #12]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d052      	beq.n	800c68e <__hexnan+0x14a>
 800c5e8:	42b4      	cmp	r4, r6
 800c5ea:	d206      	bcs.n	800c5fa <__hexnan+0xb6>
 800c5ec:	2d07      	cmp	r5, #7
 800c5ee:	dc04      	bgt.n	800c5fa <__hexnan+0xb6>
 800c5f0:	002a      	movs	r2, r5
 800c5f2:	0031      	movs	r1, r6
 800c5f4:	0020      	movs	r0, r4
 800c5f6:	f7ff ff7f 	bl	800c4f8 <L_shift>
 800c5fa:	9b01      	ldr	r3, [sp, #4]
 800c5fc:	429c      	cmp	r4, r3
 800c5fe:	d935      	bls.n	800c66c <__hexnan+0x128>
 800c600:	001a      	movs	r2, r3
 800c602:	0023      	movs	r3, r4
 800c604:	cb02      	ldmia	r3!, {r1}
 800c606:	c202      	stmia	r2!, {r1}
 800c608:	429f      	cmp	r7, r3
 800c60a:	d2fb      	bcs.n	800c604 <__hexnan+0xc0>
 800c60c:	9b02      	ldr	r3, [sp, #8]
 800c60e:	1c62      	adds	r2, r4, #1
 800c610:	1ed9      	subs	r1, r3, #3
 800c612:	2304      	movs	r3, #4
 800c614:	4291      	cmp	r1, r2
 800c616:	d305      	bcc.n	800c624 <__hexnan+0xe0>
 800c618:	9b02      	ldr	r3, [sp, #8]
 800c61a:	3b04      	subs	r3, #4
 800c61c:	1b1b      	subs	r3, r3, r4
 800c61e:	089b      	lsrs	r3, r3, #2
 800c620:	3301      	adds	r3, #1
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	9a01      	ldr	r2, [sp, #4]
 800c626:	18d3      	adds	r3, r2, r3
 800c628:	2200      	movs	r2, #0
 800c62a:	c304      	stmia	r3!, {r2}
 800c62c:	429f      	cmp	r7, r3
 800c62e:	d2fc      	bcs.n	800c62a <__hexnan+0xe6>
 800c630:	683b      	ldr	r3, [r7, #0]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d104      	bne.n	800c640 <__hexnan+0xfc>
 800c636:	9b01      	ldr	r3, [sp, #4]
 800c638:	429f      	cmp	r7, r3
 800c63a:	d126      	bne.n	800c68a <__hexnan+0x146>
 800c63c:	2301      	movs	r3, #1
 800c63e:	603b      	str	r3, [r7, #0]
 800c640:	2005      	movs	r0, #5
 800c642:	e025      	b.n	800c690 <__hexnan+0x14c>
 800c644:	9b03      	ldr	r3, [sp, #12]
 800c646:	3501      	adds	r5, #1
 800c648:	3301      	adds	r3, #1
 800c64a:	9303      	str	r3, [sp, #12]
 800c64c:	2d08      	cmp	r5, #8
 800c64e:	dd06      	ble.n	800c65e <__hexnan+0x11a>
 800c650:	9b01      	ldr	r3, [sp, #4]
 800c652:	429c      	cmp	r4, r3
 800c654:	d9bb      	bls.n	800c5ce <__hexnan+0x8a>
 800c656:	2300      	movs	r3, #0
 800c658:	2501      	movs	r5, #1
 800c65a:	3c04      	subs	r4, #4
 800c65c:	6023      	str	r3, [r4, #0]
 800c65e:	220f      	movs	r2, #15
 800c660:	6823      	ldr	r3, [r4, #0]
 800c662:	4010      	ands	r0, r2
 800c664:	011b      	lsls	r3, r3, #4
 800c666:	4303      	orrs	r3, r0
 800c668:	6023      	str	r3, [r4, #0]
 800c66a:	e7b0      	b.n	800c5ce <__hexnan+0x8a>
 800c66c:	9b06      	ldr	r3, [sp, #24]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d0de      	beq.n	800c630 <__hexnan+0xec>
 800c672:	2320      	movs	r3, #32
 800c674:	9a06      	ldr	r2, [sp, #24]
 800c676:	9902      	ldr	r1, [sp, #8]
 800c678:	1a9b      	subs	r3, r3, r2
 800c67a:	2201      	movs	r2, #1
 800c67c:	4252      	negs	r2, r2
 800c67e:	40da      	lsrs	r2, r3
 800c680:	3904      	subs	r1, #4
 800c682:	680b      	ldr	r3, [r1, #0]
 800c684:	4013      	ands	r3, r2
 800c686:	600b      	str	r3, [r1, #0]
 800c688:	e7d2      	b.n	800c630 <__hexnan+0xec>
 800c68a:	3f04      	subs	r7, #4
 800c68c:	e7d0      	b.n	800c630 <__hexnan+0xec>
 800c68e:	2004      	movs	r0, #4
 800c690:	b00b      	add	sp, #44	; 0x2c
 800c692:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c694 <__ascii_mbtowc>:
 800c694:	b082      	sub	sp, #8
 800c696:	2900      	cmp	r1, #0
 800c698:	d100      	bne.n	800c69c <__ascii_mbtowc+0x8>
 800c69a:	a901      	add	r1, sp, #4
 800c69c:	1e10      	subs	r0, r2, #0
 800c69e:	d006      	beq.n	800c6ae <__ascii_mbtowc+0x1a>
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d006      	beq.n	800c6b2 <__ascii_mbtowc+0x1e>
 800c6a4:	7813      	ldrb	r3, [r2, #0]
 800c6a6:	600b      	str	r3, [r1, #0]
 800c6a8:	7810      	ldrb	r0, [r2, #0]
 800c6aa:	1e43      	subs	r3, r0, #1
 800c6ac:	4198      	sbcs	r0, r3
 800c6ae:	b002      	add	sp, #8
 800c6b0:	4770      	bx	lr
 800c6b2:	2002      	movs	r0, #2
 800c6b4:	4240      	negs	r0, r0
 800c6b6:	e7fa      	b.n	800c6ae <__ascii_mbtowc+0x1a>

0800c6b8 <_Balloc>:
 800c6b8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c6ba:	b570      	push	{r4, r5, r6, lr}
 800c6bc:	0006      	movs	r6, r0
 800c6be:	000c      	movs	r4, r1
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d012      	beq.n	800c6ea <_Balloc+0x32>
 800c6c4:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800c6c6:	00a2      	lsls	r2, r4, #2
 800c6c8:	189b      	adds	r3, r3, r2
 800c6ca:	6818      	ldr	r0, [r3, #0]
 800c6cc:	2800      	cmp	r0, #0
 800c6ce:	d115      	bne.n	800c6fc <_Balloc+0x44>
 800c6d0:	2101      	movs	r1, #1
 800c6d2:	000d      	movs	r5, r1
 800c6d4:	40a5      	lsls	r5, r4
 800c6d6:	1d6a      	adds	r2, r5, #5
 800c6d8:	0030      	movs	r0, r6
 800c6da:	0092      	lsls	r2, r2, #2
 800c6dc:	f003 face 	bl	800fc7c <_calloc_r>
 800c6e0:	2800      	cmp	r0, #0
 800c6e2:	d009      	beq.n	800c6f8 <_Balloc+0x40>
 800c6e4:	6044      	str	r4, [r0, #4]
 800c6e6:	6085      	str	r5, [r0, #8]
 800c6e8:	e00a      	b.n	800c700 <_Balloc+0x48>
 800c6ea:	2221      	movs	r2, #33	; 0x21
 800c6ec:	2104      	movs	r1, #4
 800c6ee:	f003 fac5 	bl	800fc7c <_calloc_r>
 800c6f2:	6470      	str	r0, [r6, #68]	; 0x44
 800c6f4:	2800      	cmp	r0, #0
 800c6f6:	d1e5      	bne.n	800c6c4 <_Balloc+0xc>
 800c6f8:	2000      	movs	r0, #0
 800c6fa:	bd70      	pop	{r4, r5, r6, pc}
 800c6fc:	6802      	ldr	r2, [r0, #0]
 800c6fe:	601a      	str	r2, [r3, #0]
 800c700:	2300      	movs	r3, #0
 800c702:	6103      	str	r3, [r0, #16]
 800c704:	60c3      	str	r3, [r0, #12]
 800c706:	e7f8      	b.n	800c6fa <_Balloc+0x42>

0800c708 <_Bfree>:
 800c708:	2900      	cmp	r1, #0
 800c70a:	d006      	beq.n	800c71a <_Bfree+0x12>
 800c70c:	684a      	ldr	r2, [r1, #4]
 800c70e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c710:	0092      	lsls	r2, r2, #2
 800c712:	189b      	adds	r3, r3, r2
 800c714:	681a      	ldr	r2, [r3, #0]
 800c716:	600a      	str	r2, [r1, #0]
 800c718:	6019      	str	r1, [r3, #0]
 800c71a:	4770      	bx	lr

0800c71c <__multadd>:
 800c71c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c71e:	000e      	movs	r6, r1
 800c720:	9001      	str	r0, [sp, #4]
 800c722:	000c      	movs	r4, r1
 800c724:	001d      	movs	r5, r3
 800c726:	2000      	movs	r0, #0
 800c728:	690f      	ldr	r7, [r1, #16]
 800c72a:	3614      	adds	r6, #20
 800c72c:	6833      	ldr	r3, [r6, #0]
 800c72e:	3001      	adds	r0, #1
 800c730:	b299      	uxth	r1, r3
 800c732:	4351      	muls	r1, r2
 800c734:	0c1b      	lsrs	r3, r3, #16
 800c736:	4353      	muls	r3, r2
 800c738:	1949      	adds	r1, r1, r5
 800c73a:	0c0d      	lsrs	r5, r1, #16
 800c73c:	195b      	adds	r3, r3, r5
 800c73e:	0c1d      	lsrs	r5, r3, #16
 800c740:	b289      	uxth	r1, r1
 800c742:	041b      	lsls	r3, r3, #16
 800c744:	185b      	adds	r3, r3, r1
 800c746:	c608      	stmia	r6!, {r3}
 800c748:	4287      	cmp	r7, r0
 800c74a:	dcef      	bgt.n	800c72c <__multadd+0x10>
 800c74c:	2d00      	cmp	r5, #0
 800c74e:	d022      	beq.n	800c796 <__multadd+0x7a>
 800c750:	68a3      	ldr	r3, [r4, #8]
 800c752:	42bb      	cmp	r3, r7
 800c754:	dc19      	bgt.n	800c78a <__multadd+0x6e>
 800c756:	6861      	ldr	r1, [r4, #4]
 800c758:	9801      	ldr	r0, [sp, #4]
 800c75a:	3101      	adds	r1, #1
 800c75c:	f7ff ffac 	bl	800c6b8 <_Balloc>
 800c760:	1e06      	subs	r6, r0, #0
 800c762:	d105      	bne.n	800c770 <__multadd+0x54>
 800c764:	0032      	movs	r2, r6
 800c766:	21ba      	movs	r1, #186	; 0xba
 800c768:	4b0c      	ldr	r3, [pc, #48]	; (800c79c <__multadd+0x80>)
 800c76a:	480d      	ldr	r0, [pc, #52]	; (800c7a0 <__multadd+0x84>)
 800c76c:	f003 fa68 	bl	800fc40 <__assert_func>
 800c770:	0021      	movs	r1, r4
 800c772:	6922      	ldr	r2, [r4, #16]
 800c774:	310c      	adds	r1, #12
 800c776:	3202      	adds	r2, #2
 800c778:	0092      	lsls	r2, r2, #2
 800c77a:	300c      	adds	r0, #12
 800c77c:	f7ff fb01 	bl	800bd82 <memcpy>
 800c780:	0021      	movs	r1, r4
 800c782:	9801      	ldr	r0, [sp, #4]
 800c784:	f7ff ffc0 	bl	800c708 <_Bfree>
 800c788:	0034      	movs	r4, r6
 800c78a:	1d3b      	adds	r3, r7, #4
 800c78c:	009b      	lsls	r3, r3, #2
 800c78e:	18e3      	adds	r3, r4, r3
 800c790:	605d      	str	r5, [r3, #4]
 800c792:	1c7b      	adds	r3, r7, #1
 800c794:	6123      	str	r3, [r4, #16]
 800c796:	0020      	movs	r0, r4
 800c798:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c79a:	46c0      	nop			; (mov r8, r8)
 800c79c:	08014481 	.word	0x08014481
 800c7a0:	080144f2 	.word	0x080144f2

0800c7a4 <__s2b>:
 800c7a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7a6:	0006      	movs	r6, r0
 800c7a8:	0018      	movs	r0, r3
 800c7aa:	000c      	movs	r4, r1
 800c7ac:	3008      	adds	r0, #8
 800c7ae:	2109      	movs	r1, #9
 800c7b0:	9301      	str	r3, [sp, #4]
 800c7b2:	0015      	movs	r5, r2
 800c7b4:	f7f3 fd4c 	bl	8000250 <__divsi3>
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	2100      	movs	r1, #0
 800c7bc:	4283      	cmp	r3, r0
 800c7be:	db0a      	blt.n	800c7d6 <__s2b+0x32>
 800c7c0:	0030      	movs	r0, r6
 800c7c2:	f7ff ff79 	bl	800c6b8 <_Balloc>
 800c7c6:	1e01      	subs	r1, r0, #0
 800c7c8:	d108      	bne.n	800c7dc <__s2b+0x38>
 800c7ca:	000a      	movs	r2, r1
 800c7cc:	4b19      	ldr	r3, [pc, #100]	; (800c834 <__s2b+0x90>)
 800c7ce:	481a      	ldr	r0, [pc, #104]	; (800c838 <__s2b+0x94>)
 800c7d0:	31d3      	adds	r1, #211	; 0xd3
 800c7d2:	f003 fa35 	bl	800fc40 <__assert_func>
 800c7d6:	005b      	lsls	r3, r3, #1
 800c7d8:	3101      	adds	r1, #1
 800c7da:	e7ef      	b.n	800c7bc <__s2b+0x18>
 800c7dc:	9b08      	ldr	r3, [sp, #32]
 800c7de:	6143      	str	r3, [r0, #20]
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	6103      	str	r3, [r0, #16]
 800c7e4:	2d09      	cmp	r5, #9
 800c7e6:	dd18      	ble.n	800c81a <__s2b+0x76>
 800c7e8:	0023      	movs	r3, r4
 800c7ea:	3309      	adds	r3, #9
 800c7ec:	001f      	movs	r7, r3
 800c7ee:	9300      	str	r3, [sp, #0]
 800c7f0:	1964      	adds	r4, r4, r5
 800c7f2:	783b      	ldrb	r3, [r7, #0]
 800c7f4:	220a      	movs	r2, #10
 800c7f6:	0030      	movs	r0, r6
 800c7f8:	3b30      	subs	r3, #48	; 0x30
 800c7fa:	f7ff ff8f 	bl	800c71c <__multadd>
 800c7fe:	3701      	adds	r7, #1
 800c800:	0001      	movs	r1, r0
 800c802:	42a7      	cmp	r7, r4
 800c804:	d1f5      	bne.n	800c7f2 <__s2b+0x4e>
 800c806:	002c      	movs	r4, r5
 800c808:	9b00      	ldr	r3, [sp, #0]
 800c80a:	3c08      	subs	r4, #8
 800c80c:	191c      	adds	r4, r3, r4
 800c80e:	002f      	movs	r7, r5
 800c810:	9b01      	ldr	r3, [sp, #4]
 800c812:	429f      	cmp	r7, r3
 800c814:	db04      	blt.n	800c820 <__s2b+0x7c>
 800c816:	0008      	movs	r0, r1
 800c818:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c81a:	2509      	movs	r5, #9
 800c81c:	340a      	adds	r4, #10
 800c81e:	e7f6      	b.n	800c80e <__s2b+0x6a>
 800c820:	1b63      	subs	r3, r4, r5
 800c822:	5ddb      	ldrb	r3, [r3, r7]
 800c824:	220a      	movs	r2, #10
 800c826:	0030      	movs	r0, r6
 800c828:	3b30      	subs	r3, #48	; 0x30
 800c82a:	f7ff ff77 	bl	800c71c <__multadd>
 800c82e:	3701      	adds	r7, #1
 800c830:	0001      	movs	r1, r0
 800c832:	e7ed      	b.n	800c810 <__s2b+0x6c>
 800c834:	08014481 	.word	0x08014481
 800c838:	080144f2 	.word	0x080144f2

0800c83c <__hi0bits>:
 800c83c:	0003      	movs	r3, r0
 800c83e:	0c02      	lsrs	r2, r0, #16
 800c840:	2000      	movs	r0, #0
 800c842:	4282      	cmp	r2, r0
 800c844:	d101      	bne.n	800c84a <__hi0bits+0xe>
 800c846:	041b      	lsls	r3, r3, #16
 800c848:	3010      	adds	r0, #16
 800c84a:	0e1a      	lsrs	r2, r3, #24
 800c84c:	d101      	bne.n	800c852 <__hi0bits+0x16>
 800c84e:	3008      	adds	r0, #8
 800c850:	021b      	lsls	r3, r3, #8
 800c852:	0f1a      	lsrs	r2, r3, #28
 800c854:	d101      	bne.n	800c85a <__hi0bits+0x1e>
 800c856:	3004      	adds	r0, #4
 800c858:	011b      	lsls	r3, r3, #4
 800c85a:	0f9a      	lsrs	r2, r3, #30
 800c85c:	d101      	bne.n	800c862 <__hi0bits+0x26>
 800c85e:	3002      	adds	r0, #2
 800c860:	009b      	lsls	r3, r3, #2
 800c862:	2b00      	cmp	r3, #0
 800c864:	db03      	blt.n	800c86e <__hi0bits+0x32>
 800c866:	3001      	adds	r0, #1
 800c868:	005b      	lsls	r3, r3, #1
 800c86a:	d400      	bmi.n	800c86e <__hi0bits+0x32>
 800c86c:	2020      	movs	r0, #32
 800c86e:	4770      	bx	lr

0800c870 <__lo0bits>:
 800c870:	6803      	ldr	r3, [r0, #0]
 800c872:	0001      	movs	r1, r0
 800c874:	2207      	movs	r2, #7
 800c876:	0018      	movs	r0, r3
 800c878:	4010      	ands	r0, r2
 800c87a:	4213      	tst	r3, r2
 800c87c:	d00d      	beq.n	800c89a <__lo0bits+0x2a>
 800c87e:	3a06      	subs	r2, #6
 800c880:	2000      	movs	r0, #0
 800c882:	4213      	tst	r3, r2
 800c884:	d105      	bne.n	800c892 <__lo0bits+0x22>
 800c886:	3002      	adds	r0, #2
 800c888:	4203      	tst	r3, r0
 800c88a:	d003      	beq.n	800c894 <__lo0bits+0x24>
 800c88c:	40d3      	lsrs	r3, r2
 800c88e:	0010      	movs	r0, r2
 800c890:	600b      	str	r3, [r1, #0]
 800c892:	4770      	bx	lr
 800c894:	089b      	lsrs	r3, r3, #2
 800c896:	600b      	str	r3, [r1, #0]
 800c898:	e7fb      	b.n	800c892 <__lo0bits+0x22>
 800c89a:	b29a      	uxth	r2, r3
 800c89c:	2a00      	cmp	r2, #0
 800c89e:	d101      	bne.n	800c8a4 <__lo0bits+0x34>
 800c8a0:	2010      	movs	r0, #16
 800c8a2:	0c1b      	lsrs	r3, r3, #16
 800c8a4:	b2da      	uxtb	r2, r3
 800c8a6:	2a00      	cmp	r2, #0
 800c8a8:	d101      	bne.n	800c8ae <__lo0bits+0x3e>
 800c8aa:	3008      	adds	r0, #8
 800c8ac:	0a1b      	lsrs	r3, r3, #8
 800c8ae:	071a      	lsls	r2, r3, #28
 800c8b0:	d101      	bne.n	800c8b6 <__lo0bits+0x46>
 800c8b2:	3004      	adds	r0, #4
 800c8b4:	091b      	lsrs	r3, r3, #4
 800c8b6:	079a      	lsls	r2, r3, #30
 800c8b8:	d101      	bne.n	800c8be <__lo0bits+0x4e>
 800c8ba:	3002      	adds	r0, #2
 800c8bc:	089b      	lsrs	r3, r3, #2
 800c8be:	07da      	lsls	r2, r3, #31
 800c8c0:	d4e9      	bmi.n	800c896 <__lo0bits+0x26>
 800c8c2:	3001      	adds	r0, #1
 800c8c4:	085b      	lsrs	r3, r3, #1
 800c8c6:	d1e6      	bne.n	800c896 <__lo0bits+0x26>
 800c8c8:	2020      	movs	r0, #32
 800c8ca:	e7e2      	b.n	800c892 <__lo0bits+0x22>

0800c8cc <__i2b>:
 800c8cc:	b510      	push	{r4, lr}
 800c8ce:	000c      	movs	r4, r1
 800c8d0:	2101      	movs	r1, #1
 800c8d2:	f7ff fef1 	bl	800c6b8 <_Balloc>
 800c8d6:	2800      	cmp	r0, #0
 800c8d8:	d107      	bne.n	800c8ea <__i2b+0x1e>
 800c8da:	2146      	movs	r1, #70	; 0x46
 800c8dc:	4c05      	ldr	r4, [pc, #20]	; (800c8f4 <__i2b+0x28>)
 800c8de:	0002      	movs	r2, r0
 800c8e0:	4b05      	ldr	r3, [pc, #20]	; (800c8f8 <__i2b+0x2c>)
 800c8e2:	0020      	movs	r0, r4
 800c8e4:	31ff      	adds	r1, #255	; 0xff
 800c8e6:	f003 f9ab 	bl	800fc40 <__assert_func>
 800c8ea:	2301      	movs	r3, #1
 800c8ec:	6144      	str	r4, [r0, #20]
 800c8ee:	6103      	str	r3, [r0, #16]
 800c8f0:	bd10      	pop	{r4, pc}
 800c8f2:	46c0      	nop			; (mov r8, r8)
 800c8f4:	080144f2 	.word	0x080144f2
 800c8f8:	08014481 	.word	0x08014481

0800c8fc <__multiply>:
 800c8fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8fe:	0015      	movs	r5, r2
 800c900:	690a      	ldr	r2, [r1, #16]
 800c902:	692b      	ldr	r3, [r5, #16]
 800c904:	000c      	movs	r4, r1
 800c906:	b08b      	sub	sp, #44	; 0x2c
 800c908:	429a      	cmp	r2, r3
 800c90a:	da01      	bge.n	800c910 <__multiply+0x14>
 800c90c:	002c      	movs	r4, r5
 800c90e:	000d      	movs	r5, r1
 800c910:	6927      	ldr	r7, [r4, #16]
 800c912:	692e      	ldr	r6, [r5, #16]
 800c914:	6861      	ldr	r1, [r4, #4]
 800c916:	19bb      	adds	r3, r7, r6
 800c918:	9303      	str	r3, [sp, #12]
 800c91a:	68a3      	ldr	r3, [r4, #8]
 800c91c:	19ba      	adds	r2, r7, r6
 800c91e:	4293      	cmp	r3, r2
 800c920:	da00      	bge.n	800c924 <__multiply+0x28>
 800c922:	3101      	adds	r1, #1
 800c924:	f7ff fec8 	bl	800c6b8 <_Balloc>
 800c928:	9002      	str	r0, [sp, #8]
 800c92a:	2800      	cmp	r0, #0
 800c92c:	d106      	bne.n	800c93c <__multiply+0x40>
 800c92e:	21b1      	movs	r1, #177	; 0xb1
 800c930:	4b48      	ldr	r3, [pc, #288]	; (800ca54 <__multiply+0x158>)
 800c932:	4849      	ldr	r0, [pc, #292]	; (800ca58 <__multiply+0x15c>)
 800c934:	9a02      	ldr	r2, [sp, #8]
 800c936:	0049      	lsls	r1, r1, #1
 800c938:	f003 f982 	bl	800fc40 <__assert_func>
 800c93c:	9b02      	ldr	r3, [sp, #8]
 800c93e:	2200      	movs	r2, #0
 800c940:	3314      	adds	r3, #20
 800c942:	469c      	mov	ip, r3
 800c944:	19bb      	adds	r3, r7, r6
 800c946:	009b      	lsls	r3, r3, #2
 800c948:	4463      	add	r3, ip
 800c94a:	9304      	str	r3, [sp, #16]
 800c94c:	4663      	mov	r3, ip
 800c94e:	9904      	ldr	r1, [sp, #16]
 800c950:	428b      	cmp	r3, r1
 800c952:	d32a      	bcc.n	800c9aa <__multiply+0xae>
 800c954:	0023      	movs	r3, r4
 800c956:	00bf      	lsls	r7, r7, #2
 800c958:	3314      	adds	r3, #20
 800c95a:	3514      	adds	r5, #20
 800c95c:	9308      	str	r3, [sp, #32]
 800c95e:	00b6      	lsls	r6, r6, #2
 800c960:	19db      	adds	r3, r3, r7
 800c962:	9305      	str	r3, [sp, #20]
 800c964:	19ab      	adds	r3, r5, r6
 800c966:	9309      	str	r3, [sp, #36]	; 0x24
 800c968:	2304      	movs	r3, #4
 800c96a:	9306      	str	r3, [sp, #24]
 800c96c:	0023      	movs	r3, r4
 800c96e:	9a05      	ldr	r2, [sp, #20]
 800c970:	3315      	adds	r3, #21
 800c972:	9501      	str	r5, [sp, #4]
 800c974:	429a      	cmp	r2, r3
 800c976:	d305      	bcc.n	800c984 <__multiply+0x88>
 800c978:	1b13      	subs	r3, r2, r4
 800c97a:	3b15      	subs	r3, #21
 800c97c:	089b      	lsrs	r3, r3, #2
 800c97e:	3301      	adds	r3, #1
 800c980:	009b      	lsls	r3, r3, #2
 800c982:	9306      	str	r3, [sp, #24]
 800c984:	9b01      	ldr	r3, [sp, #4]
 800c986:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c988:	4293      	cmp	r3, r2
 800c98a:	d310      	bcc.n	800c9ae <__multiply+0xb2>
 800c98c:	9b03      	ldr	r3, [sp, #12]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	dd05      	ble.n	800c99e <__multiply+0xa2>
 800c992:	9b04      	ldr	r3, [sp, #16]
 800c994:	3b04      	subs	r3, #4
 800c996:	9304      	str	r3, [sp, #16]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d056      	beq.n	800ca4c <__multiply+0x150>
 800c99e:	9b02      	ldr	r3, [sp, #8]
 800c9a0:	9a03      	ldr	r2, [sp, #12]
 800c9a2:	0018      	movs	r0, r3
 800c9a4:	611a      	str	r2, [r3, #16]
 800c9a6:	b00b      	add	sp, #44	; 0x2c
 800c9a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9aa:	c304      	stmia	r3!, {r2}
 800c9ac:	e7cf      	b.n	800c94e <__multiply+0x52>
 800c9ae:	9b01      	ldr	r3, [sp, #4]
 800c9b0:	6818      	ldr	r0, [r3, #0]
 800c9b2:	b280      	uxth	r0, r0
 800c9b4:	2800      	cmp	r0, #0
 800c9b6:	d01e      	beq.n	800c9f6 <__multiply+0xfa>
 800c9b8:	4667      	mov	r7, ip
 800c9ba:	2500      	movs	r5, #0
 800c9bc:	9e08      	ldr	r6, [sp, #32]
 800c9be:	ce02      	ldmia	r6!, {r1}
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	9307      	str	r3, [sp, #28]
 800c9c4:	b28b      	uxth	r3, r1
 800c9c6:	4343      	muls	r3, r0
 800c9c8:	001a      	movs	r2, r3
 800c9ca:	466b      	mov	r3, sp
 800c9cc:	8b9b      	ldrh	r3, [r3, #28]
 800c9ce:	18d3      	adds	r3, r2, r3
 800c9d0:	195b      	adds	r3, r3, r5
 800c9d2:	0c0d      	lsrs	r5, r1, #16
 800c9d4:	4345      	muls	r5, r0
 800c9d6:	9a07      	ldr	r2, [sp, #28]
 800c9d8:	0c11      	lsrs	r1, r2, #16
 800c9da:	1869      	adds	r1, r5, r1
 800c9dc:	0c1a      	lsrs	r2, r3, #16
 800c9de:	188a      	adds	r2, r1, r2
 800c9e0:	b29b      	uxth	r3, r3
 800c9e2:	0c15      	lsrs	r5, r2, #16
 800c9e4:	0412      	lsls	r2, r2, #16
 800c9e6:	431a      	orrs	r2, r3
 800c9e8:	9b05      	ldr	r3, [sp, #20]
 800c9ea:	c704      	stmia	r7!, {r2}
 800c9ec:	42b3      	cmp	r3, r6
 800c9ee:	d8e6      	bhi.n	800c9be <__multiply+0xc2>
 800c9f0:	4663      	mov	r3, ip
 800c9f2:	9a06      	ldr	r2, [sp, #24]
 800c9f4:	509d      	str	r5, [r3, r2]
 800c9f6:	9b01      	ldr	r3, [sp, #4]
 800c9f8:	6818      	ldr	r0, [r3, #0]
 800c9fa:	0c00      	lsrs	r0, r0, #16
 800c9fc:	d020      	beq.n	800ca40 <__multiply+0x144>
 800c9fe:	4663      	mov	r3, ip
 800ca00:	0025      	movs	r5, r4
 800ca02:	4661      	mov	r1, ip
 800ca04:	2700      	movs	r7, #0
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	3514      	adds	r5, #20
 800ca0a:	682a      	ldr	r2, [r5, #0]
 800ca0c:	680e      	ldr	r6, [r1, #0]
 800ca0e:	b292      	uxth	r2, r2
 800ca10:	4342      	muls	r2, r0
 800ca12:	0c36      	lsrs	r6, r6, #16
 800ca14:	1992      	adds	r2, r2, r6
 800ca16:	19d2      	adds	r2, r2, r7
 800ca18:	0416      	lsls	r6, r2, #16
 800ca1a:	b29b      	uxth	r3, r3
 800ca1c:	431e      	orrs	r6, r3
 800ca1e:	600e      	str	r6, [r1, #0]
 800ca20:	cd40      	ldmia	r5!, {r6}
 800ca22:	684b      	ldr	r3, [r1, #4]
 800ca24:	0c36      	lsrs	r6, r6, #16
 800ca26:	4346      	muls	r6, r0
 800ca28:	b29b      	uxth	r3, r3
 800ca2a:	0c12      	lsrs	r2, r2, #16
 800ca2c:	18f3      	adds	r3, r6, r3
 800ca2e:	189b      	adds	r3, r3, r2
 800ca30:	9a05      	ldr	r2, [sp, #20]
 800ca32:	0c1f      	lsrs	r7, r3, #16
 800ca34:	3104      	adds	r1, #4
 800ca36:	42aa      	cmp	r2, r5
 800ca38:	d8e7      	bhi.n	800ca0a <__multiply+0x10e>
 800ca3a:	4662      	mov	r2, ip
 800ca3c:	9906      	ldr	r1, [sp, #24]
 800ca3e:	5053      	str	r3, [r2, r1]
 800ca40:	9b01      	ldr	r3, [sp, #4]
 800ca42:	3304      	adds	r3, #4
 800ca44:	9301      	str	r3, [sp, #4]
 800ca46:	2304      	movs	r3, #4
 800ca48:	449c      	add	ip, r3
 800ca4a:	e79b      	b.n	800c984 <__multiply+0x88>
 800ca4c:	9b03      	ldr	r3, [sp, #12]
 800ca4e:	3b01      	subs	r3, #1
 800ca50:	9303      	str	r3, [sp, #12]
 800ca52:	e79b      	b.n	800c98c <__multiply+0x90>
 800ca54:	08014481 	.word	0x08014481
 800ca58:	080144f2 	.word	0x080144f2

0800ca5c <__pow5mult>:
 800ca5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca5e:	2303      	movs	r3, #3
 800ca60:	0015      	movs	r5, r2
 800ca62:	0007      	movs	r7, r0
 800ca64:	000e      	movs	r6, r1
 800ca66:	401a      	ands	r2, r3
 800ca68:	421d      	tst	r5, r3
 800ca6a:	d008      	beq.n	800ca7e <__pow5mult+0x22>
 800ca6c:	491a      	ldr	r1, [pc, #104]	; (800cad8 <__pow5mult+0x7c>)
 800ca6e:	3a01      	subs	r2, #1
 800ca70:	0092      	lsls	r2, r2, #2
 800ca72:	5852      	ldr	r2, [r2, r1]
 800ca74:	2300      	movs	r3, #0
 800ca76:	0031      	movs	r1, r6
 800ca78:	f7ff fe50 	bl	800c71c <__multadd>
 800ca7c:	0006      	movs	r6, r0
 800ca7e:	10ad      	asrs	r5, r5, #2
 800ca80:	d027      	beq.n	800cad2 <__pow5mult+0x76>
 800ca82:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800ca84:	2c00      	cmp	r4, #0
 800ca86:	d107      	bne.n	800ca98 <__pow5mult+0x3c>
 800ca88:	0038      	movs	r0, r7
 800ca8a:	4914      	ldr	r1, [pc, #80]	; (800cadc <__pow5mult+0x80>)
 800ca8c:	f7ff ff1e 	bl	800c8cc <__i2b>
 800ca90:	2300      	movs	r3, #0
 800ca92:	0004      	movs	r4, r0
 800ca94:	6438      	str	r0, [r7, #64]	; 0x40
 800ca96:	6003      	str	r3, [r0, #0]
 800ca98:	2301      	movs	r3, #1
 800ca9a:	421d      	tst	r5, r3
 800ca9c:	d00a      	beq.n	800cab4 <__pow5mult+0x58>
 800ca9e:	0031      	movs	r1, r6
 800caa0:	0022      	movs	r2, r4
 800caa2:	0038      	movs	r0, r7
 800caa4:	f7ff ff2a 	bl	800c8fc <__multiply>
 800caa8:	0031      	movs	r1, r6
 800caaa:	9001      	str	r0, [sp, #4]
 800caac:	0038      	movs	r0, r7
 800caae:	f7ff fe2b 	bl	800c708 <_Bfree>
 800cab2:	9e01      	ldr	r6, [sp, #4]
 800cab4:	106d      	asrs	r5, r5, #1
 800cab6:	d00c      	beq.n	800cad2 <__pow5mult+0x76>
 800cab8:	6820      	ldr	r0, [r4, #0]
 800caba:	2800      	cmp	r0, #0
 800cabc:	d107      	bne.n	800cace <__pow5mult+0x72>
 800cabe:	0022      	movs	r2, r4
 800cac0:	0021      	movs	r1, r4
 800cac2:	0038      	movs	r0, r7
 800cac4:	f7ff ff1a 	bl	800c8fc <__multiply>
 800cac8:	2300      	movs	r3, #0
 800caca:	6020      	str	r0, [r4, #0]
 800cacc:	6003      	str	r3, [r0, #0]
 800cace:	0004      	movs	r4, r0
 800cad0:	e7e2      	b.n	800ca98 <__pow5mult+0x3c>
 800cad2:	0030      	movs	r0, r6
 800cad4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cad6:	46c0      	nop			; (mov r8, r8)
 800cad8:	08014640 	.word	0x08014640
 800cadc:	00000271 	.word	0x00000271

0800cae0 <__lshift>:
 800cae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cae2:	000c      	movs	r4, r1
 800cae4:	0017      	movs	r7, r2
 800cae6:	6923      	ldr	r3, [r4, #16]
 800cae8:	1155      	asrs	r5, r2, #5
 800caea:	b087      	sub	sp, #28
 800caec:	18eb      	adds	r3, r5, r3
 800caee:	9302      	str	r3, [sp, #8]
 800caf0:	3301      	adds	r3, #1
 800caf2:	9301      	str	r3, [sp, #4]
 800caf4:	6849      	ldr	r1, [r1, #4]
 800caf6:	68a3      	ldr	r3, [r4, #8]
 800caf8:	9004      	str	r0, [sp, #16]
 800cafa:	9a01      	ldr	r2, [sp, #4]
 800cafc:	4293      	cmp	r3, r2
 800cafe:	db10      	blt.n	800cb22 <__lshift+0x42>
 800cb00:	9804      	ldr	r0, [sp, #16]
 800cb02:	f7ff fdd9 	bl	800c6b8 <_Balloc>
 800cb06:	2300      	movs	r3, #0
 800cb08:	0002      	movs	r2, r0
 800cb0a:	0006      	movs	r6, r0
 800cb0c:	0019      	movs	r1, r3
 800cb0e:	3214      	adds	r2, #20
 800cb10:	4298      	cmp	r0, r3
 800cb12:	d10c      	bne.n	800cb2e <__lshift+0x4e>
 800cb14:	31df      	adds	r1, #223	; 0xdf
 800cb16:	0032      	movs	r2, r6
 800cb18:	4b26      	ldr	r3, [pc, #152]	; (800cbb4 <__lshift+0xd4>)
 800cb1a:	4827      	ldr	r0, [pc, #156]	; (800cbb8 <__lshift+0xd8>)
 800cb1c:	31ff      	adds	r1, #255	; 0xff
 800cb1e:	f003 f88f 	bl	800fc40 <__assert_func>
 800cb22:	3101      	adds	r1, #1
 800cb24:	005b      	lsls	r3, r3, #1
 800cb26:	e7e8      	b.n	800cafa <__lshift+0x1a>
 800cb28:	0098      	lsls	r0, r3, #2
 800cb2a:	5011      	str	r1, [r2, r0]
 800cb2c:	3301      	adds	r3, #1
 800cb2e:	42ab      	cmp	r3, r5
 800cb30:	dbfa      	blt.n	800cb28 <__lshift+0x48>
 800cb32:	43eb      	mvns	r3, r5
 800cb34:	17db      	asrs	r3, r3, #31
 800cb36:	401d      	ands	r5, r3
 800cb38:	211f      	movs	r1, #31
 800cb3a:	0023      	movs	r3, r4
 800cb3c:	0038      	movs	r0, r7
 800cb3e:	00ad      	lsls	r5, r5, #2
 800cb40:	1955      	adds	r5, r2, r5
 800cb42:	6922      	ldr	r2, [r4, #16]
 800cb44:	3314      	adds	r3, #20
 800cb46:	0092      	lsls	r2, r2, #2
 800cb48:	4008      	ands	r0, r1
 800cb4a:	4684      	mov	ip, r0
 800cb4c:	189a      	adds	r2, r3, r2
 800cb4e:	420f      	tst	r7, r1
 800cb50:	d02a      	beq.n	800cba8 <__lshift+0xc8>
 800cb52:	3101      	adds	r1, #1
 800cb54:	1a09      	subs	r1, r1, r0
 800cb56:	9105      	str	r1, [sp, #20]
 800cb58:	2100      	movs	r1, #0
 800cb5a:	9503      	str	r5, [sp, #12]
 800cb5c:	4667      	mov	r7, ip
 800cb5e:	6818      	ldr	r0, [r3, #0]
 800cb60:	40b8      	lsls	r0, r7
 800cb62:	4308      	orrs	r0, r1
 800cb64:	9903      	ldr	r1, [sp, #12]
 800cb66:	c101      	stmia	r1!, {r0}
 800cb68:	9103      	str	r1, [sp, #12]
 800cb6a:	9805      	ldr	r0, [sp, #20]
 800cb6c:	cb02      	ldmia	r3!, {r1}
 800cb6e:	40c1      	lsrs	r1, r0
 800cb70:	429a      	cmp	r2, r3
 800cb72:	d8f3      	bhi.n	800cb5c <__lshift+0x7c>
 800cb74:	0020      	movs	r0, r4
 800cb76:	3015      	adds	r0, #21
 800cb78:	2304      	movs	r3, #4
 800cb7a:	4282      	cmp	r2, r0
 800cb7c:	d304      	bcc.n	800cb88 <__lshift+0xa8>
 800cb7e:	1b13      	subs	r3, r2, r4
 800cb80:	3b15      	subs	r3, #21
 800cb82:	089b      	lsrs	r3, r3, #2
 800cb84:	3301      	adds	r3, #1
 800cb86:	009b      	lsls	r3, r3, #2
 800cb88:	50e9      	str	r1, [r5, r3]
 800cb8a:	2900      	cmp	r1, #0
 800cb8c:	d002      	beq.n	800cb94 <__lshift+0xb4>
 800cb8e:	9b02      	ldr	r3, [sp, #8]
 800cb90:	3302      	adds	r3, #2
 800cb92:	9301      	str	r3, [sp, #4]
 800cb94:	9b01      	ldr	r3, [sp, #4]
 800cb96:	9804      	ldr	r0, [sp, #16]
 800cb98:	3b01      	subs	r3, #1
 800cb9a:	0021      	movs	r1, r4
 800cb9c:	6133      	str	r3, [r6, #16]
 800cb9e:	f7ff fdb3 	bl	800c708 <_Bfree>
 800cba2:	0030      	movs	r0, r6
 800cba4:	b007      	add	sp, #28
 800cba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cba8:	cb02      	ldmia	r3!, {r1}
 800cbaa:	c502      	stmia	r5!, {r1}
 800cbac:	429a      	cmp	r2, r3
 800cbae:	d8fb      	bhi.n	800cba8 <__lshift+0xc8>
 800cbb0:	e7f0      	b.n	800cb94 <__lshift+0xb4>
 800cbb2:	46c0      	nop			; (mov r8, r8)
 800cbb4:	08014481 	.word	0x08014481
 800cbb8:	080144f2 	.word	0x080144f2

0800cbbc <__mcmp>:
 800cbbc:	b530      	push	{r4, r5, lr}
 800cbbe:	690b      	ldr	r3, [r1, #16]
 800cbc0:	6904      	ldr	r4, [r0, #16]
 800cbc2:	0002      	movs	r2, r0
 800cbc4:	1ae0      	subs	r0, r4, r3
 800cbc6:	429c      	cmp	r4, r3
 800cbc8:	d10e      	bne.n	800cbe8 <__mcmp+0x2c>
 800cbca:	3214      	adds	r2, #20
 800cbcc:	009b      	lsls	r3, r3, #2
 800cbce:	3114      	adds	r1, #20
 800cbd0:	0014      	movs	r4, r2
 800cbd2:	18c9      	adds	r1, r1, r3
 800cbd4:	18d2      	adds	r2, r2, r3
 800cbd6:	3a04      	subs	r2, #4
 800cbd8:	3904      	subs	r1, #4
 800cbda:	6815      	ldr	r5, [r2, #0]
 800cbdc:	680b      	ldr	r3, [r1, #0]
 800cbde:	429d      	cmp	r5, r3
 800cbe0:	d003      	beq.n	800cbea <__mcmp+0x2e>
 800cbe2:	2001      	movs	r0, #1
 800cbe4:	429d      	cmp	r5, r3
 800cbe6:	d303      	bcc.n	800cbf0 <__mcmp+0x34>
 800cbe8:	bd30      	pop	{r4, r5, pc}
 800cbea:	4294      	cmp	r4, r2
 800cbec:	d3f3      	bcc.n	800cbd6 <__mcmp+0x1a>
 800cbee:	e7fb      	b.n	800cbe8 <__mcmp+0x2c>
 800cbf0:	4240      	negs	r0, r0
 800cbf2:	e7f9      	b.n	800cbe8 <__mcmp+0x2c>

0800cbf4 <__mdiff>:
 800cbf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbf6:	000e      	movs	r6, r1
 800cbf8:	0007      	movs	r7, r0
 800cbfa:	0011      	movs	r1, r2
 800cbfc:	0030      	movs	r0, r6
 800cbfe:	b087      	sub	sp, #28
 800cc00:	0014      	movs	r4, r2
 800cc02:	f7ff ffdb 	bl	800cbbc <__mcmp>
 800cc06:	1e05      	subs	r5, r0, #0
 800cc08:	d110      	bne.n	800cc2c <__mdiff+0x38>
 800cc0a:	0001      	movs	r1, r0
 800cc0c:	0038      	movs	r0, r7
 800cc0e:	f7ff fd53 	bl	800c6b8 <_Balloc>
 800cc12:	1e02      	subs	r2, r0, #0
 800cc14:	d104      	bne.n	800cc20 <__mdiff+0x2c>
 800cc16:	4b3f      	ldr	r3, [pc, #252]	; (800cd14 <__mdiff+0x120>)
 800cc18:	483f      	ldr	r0, [pc, #252]	; (800cd18 <__mdiff+0x124>)
 800cc1a:	4940      	ldr	r1, [pc, #256]	; (800cd1c <__mdiff+0x128>)
 800cc1c:	f003 f810 	bl	800fc40 <__assert_func>
 800cc20:	2301      	movs	r3, #1
 800cc22:	6145      	str	r5, [r0, #20]
 800cc24:	6103      	str	r3, [r0, #16]
 800cc26:	0010      	movs	r0, r2
 800cc28:	b007      	add	sp, #28
 800cc2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	9301      	str	r3, [sp, #4]
 800cc30:	2800      	cmp	r0, #0
 800cc32:	db04      	blt.n	800cc3e <__mdiff+0x4a>
 800cc34:	0023      	movs	r3, r4
 800cc36:	0034      	movs	r4, r6
 800cc38:	001e      	movs	r6, r3
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	9301      	str	r3, [sp, #4]
 800cc3e:	0038      	movs	r0, r7
 800cc40:	6861      	ldr	r1, [r4, #4]
 800cc42:	f7ff fd39 	bl	800c6b8 <_Balloc>
 800cc46:	1e02      	subs	r2, r0, #0
 800cc48:	d103      	bne.n	800cc52 <__mdiff+0x5e>
 800cc4a:	4b32      	ldr	r3, [pc, #200]	; (800cd14 <__mdiff+0x120>)
 800cc4c:	4832      	ldr	r0, [pc, #200]	; (800cd18 <__mdiff+0x124>)
 800cc4e:	4934      	ldr	r1, [pc, #208]	; (800cd20 <__mdiff+0x12c>)
 800cc50:	e7e4      	b.n	800cc1c <__mdiff+0x28>
 800cc52:	9b01      	ldr	r3, [sp, #4]
 800cc54:	2700      	movs	r7, #0
 800cc56:	60c3      	str	r3, [r0, #12]
 800cc58:	6920      	ldr	r0, [r4, #16]
 800cc5a:	3414      	adds	r4, #20
 800cc5c:	0083      	lsls	r3, r0, #2
 800cc5e:	18e3      	adds	r3, r4, r3
 800cc60:	0021      	movs	r1, r4
 800cc62:	9401      	str	r4, [sp, #4]
 800cc64:	0034      	movs	r4, r6
 800cc66:	9302      	str	r3, [sp, #8]
 800cc68:	6933      	ldr	r3, [r6, #16]
 800cc6a:	3414      	adds	r4, #20
 800cc6c:	009b      	lsls	r3, r3, #2
 800cc6e:	18e3      	adds	r3, r4, r3
 800cc70:	9303      	str	r3, [sp, #12]
 800cc72:	0013      	movs	r3, r2
 800cc74:	3314      	adds	r3, #20
 800cc76:	469c      	mov	ip, r3
 800cc78:	9305      	str	r3, [sp, #20]
 800cc7a:	9104      	str	r1, [sp, #16]
 800cc7c:	9b04      	ldr	r3, [sp, #16]
 800cc7e:	cc02      	ldmia	r4!, {r1}
 800cc80:	cb20      	ldmia	r3!, {r5}
 800cc82:	9304      	str	r3, [sp, #16]
 800cc84:	b2ab      	uxth	r3, r5
 800cc86:	19df      	adds	r7, r3, r7
 800cc88:	b28b      	uxth	r3, r1
 800cc8a:	1afb      	subs	r3, r7, r3
 800cc8c:	0c09      	lsrs	r1, r1, #16
 800cc8e:	0c2d      	lsrs	r5, r5, #16
 800cc90:	1a6d      	subs	r5, r5, r1
 800cc92:	1419      	asrs	r1, r3, #16
 800cc94:	1869      	adds	r1, r5, r1
 800cc96:	b29b      	uxth	r3, r3
 800cc98:	140f      	asrs	r7, r1, #16
 800cc9a:	0409      	lsls	r1, r1, #16
 800cc9c:	4319      	orrs	r1, r3
 800cc9e:	4663      	mov	r3, ip
 800cca0:	c302      	stmia	r3!, {r1}
 800cca2:	469c      	mov	ip, r3
 800cca4:	9b03      	ldr	r3, [sp, #12]
 800cca6:	42a3      	cmp	r3, r4
 800cca8:	d8e8      	bhi.n	800cc7c <__mdiff+0x88>
 800ccaa:	0031      	movs	r1, r6
 800ccac:	9c03      	ldr	r4, [sp, #12]
 800ccae:	3115      	adds	r1, #21
 800ccb0:	2304      	movs	r3, #4
 800ccb2:	428c      	cmp	r4, r1
 800ccb4:	d304      	bcc.n	800ccc0 <__mdiff+0xcc>
 800ccb6:	1ba3      	subs	r3, r4, r6
 800ccb8:	3b15      	subs	r3, #21
 800ccba:	089b      	lsrs	r3, r3, #2
 800ccbc:	3301      	adds	r3, #1
 800ccbe:	009b      	lsls	r3, r3, #2
 800ccc0:	9901      	ldr	r1, [sp, #4]
 800ccc2:	18cd      	adds	r5, r1, r3
 800ccc4:	9905      	ldr	r1, [sp, #20]
 800ccc6:	002e      	movs	r6, r5
 800ccc8:	18cb      	adds	r3, r1, r3
 800ccca:	469c      	mov	ip, r3
 800cccc:	9902      	ldr	r1, [sp, #8]
 800ccce:	428e      	cmp	r6, r1
 800ccd0:	d310      	bcc.n	800ccf4 <__mdiff+0x100>
 800ccd2:	9e02      	ldr	r6, [sp, #8]
 800ccd4:	1ee9      	subs	r1, r5, #3
 800ccd6:	2400      	movs	r4, #0
 800ccd8:	428e      	cmp	r6, r1
 800ccda:	d304      	bcc.n	800cce6 <__mdiff+0xf2>
 800ccdc:	0031      	movs	r1, r6
 800ccde:	3103      	adds	r1, #3
 800cce0:	1b49      	subs	r1, r1, r5
 800cce2:	0889      	lsrs	r1, r1, #2
 800cce4:	008c      	lsls	r4, r1, #2
 800cce6:	191b      	adds	r3, r3, r4
 800cce8:	3b04      	subs	r3, #4
 800ccea:	6819      	ldr	r1, [r3, #0]
 800ccec:	2900      	cmp	r1, #0
 800ccee:	d00f      	beq.n	800cd10 <__mdiff+0x11c>
 800ccf0:	6110      	str	r0, [r2, #16]
 800ccf2:	e798      	b.n	800cc26 <__mdiff+0x32>
 800ccf4:	ce02      	ldmia	r6!, {r1}
 800ccf6:	b28c      	uxth	r4, r1
 800ccf8:	19e4      	adds	r4, r4, r7
 800ccfa:	0c0f      	lsrs	r7, r1, #16
 800ccfc:	1421      	asrs	r1, r4, #16
 800ccfe:	1879      	adds	r1, r7, r1
 800cd00:	b2a4      	uxth	r4, r4
 800cd02:	140f      	asrs	r7, r1, #16
 800cd04:	0409      	lsls	r1, r1, #16
 800cd06:	4321      	orrs	r1, r4
 800cd08:	4664      	mov	r4, ip
 800cd0a:	c402      	stmia	r4!, {r1}
 800cd0c:	46a4      	mov	ip, r4
 800cd0e:	e7dd      	b.n	800cccc <__mdiff+0xd8>
 800cd10:	3801      	subs	r0, #1
 800cd12:	e7e9      	b.n	800cce8 <__mdiff+0xf4>
 800cd14:	08014481 	.word	0x08014481
 800cd18:	080144f2 	.word	0x080144f2
 800cd1c:	00000237 	.word	0x00000237
 800cd20:	00000245 	.word	0x00000245

0800cd24 <__ulp>:
 800cd24:	2000      	movs	r0, #0
 800cd26:	4b0b      	ldr	r3, [pc, #44]	; (800cd54 <__ulp+0x30>)
 800cd28:	4019      	ands	r1, r3
 800cd2a:	4b0b      	ldr	r3, [pc, #44]	; (800cd58 <__ulp+0x34>)
 800cd2c:	18c9      	adds	r1, r1, r3
 800cd2e:	4281      	cmp	r1, r0
 800cd30:	dc06      	bgt.n	800cd40 <__ulp+0x1c>
 800cd32:	4249      	negs	r1, r1
 800cd34:	150b      	asrs	r3, r1, #20
 800cd36:	2b13      	cmp	r3, #19
 800cd38:	dc03      	bgt.n	800cd42 <__ulp+0x1e>
 800cd3a:	2180      	movs	r1, #128	; 0x80
 800cd3c:	0309      	lsls	r1, r1, #12
 800cd3e:	4119      	asrs	r1, r3
 800cd40:	4770      	bx	lr
 800cd42:	3b14      	subs	r3, #20
 800cd44:	2001      	movs	r0, #1
 800cd46:	2b1e      	cmp	r3, #30
 800cd48:	dc02      	bgt.n	800cd50 <__ulp+0x2c>
 800cd4a:	2080      	movs	r0, #128	; 0x80
 800cd4c:	0600      	lsls	r0, r0, #24
 800cd4e:	40d8      	lsrs	r0, r3
 800cd50:	2100      	movs	r1, #0
 800cd52:	e7f5      	b.n	800cd40 <__ulp+0x1c>
 800cd54:	7ff00000 	.word	0x7ff00000
 800cd58:	fcc00000 	.word	0xfcc00000

0800cd5c <__b2d>:
 800cd5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd5e:	0006      	movs	r6, r0
 800cd60:	6903      	ldr	r3, [r0, #16]
 800cd62:	3614      	adds	r6, #20
 800cd64:	009b      	lsls	r3, r3, #2
 800cd66:	18f3      	adds	r3, r6, r3
 800cd68:	1f1d      	subs	r5, r3, #4
 800cd6a:	682c      	ldr	r4, [r5, #0]
 800cd6c:	000f      	movs	r7, r1
 800cd6e:	0020      	movs	r0, r4
 800cd70:	9301      	str	r3, [sp, #4]
 800cd72:	f7ff fd63 	bl	800c83c <__hi0bits>
 800cd76:	2220      	movs	r2, #32
 800cd78:	1a12      	subs	r2, r2, r0
 800cd7a:	603a      	str	r2, [r7, #0]
 800cd7c:	0003      	movs	r3, r0
 800cd7e:	4a1c      	ldr	r2, [pc, #112]	; (800cdf0 <__b2d+0x94>)
 800cd80:	280a      	cmp	r0, #10
 800cd82:	dc15      	bgt.n	800cdb0 <__b2d+0x54>
 800cd84:	210b      	movs	r1, #11
 800cd86:	0027      	movs	r7, r4
 800cd88:	1a09      	subs	r1, r1, r0
 800cd8a:	40cf      	lsrs	r7, r1
 800cd8c:	433a      	orrs	r2, r7
 800cd8e:	468c      	mov	ip, r1
 800cd90:	0011      	movs	r1, r2
 800cd92:	2200      	movs	r2, #0
 800cd94:	42ae      	cmp	r6, r5
 800cd96:	d202      	bcs.n	800cd9e <__b2d+0x42>
 800cd98:	9a01      	ldr	r2, [sp, #4]
 800cd9a:	3a08      	subs	r2, #8
 800cd9c:	6812      	ldr	r2, [r2, #0]
 800cd9e:	3315      	adds	r3, #21
 800cda0:	409c      	lsls	r4, r3
 800cda2:	4663      	mov	r3, ip
 800cda4:	0027      	movs	r7, r4
 800cda6:	40da      	lsrs	r2, r3
 800cda8:	4317      	orrs	r7, r2
 800cdaa:	0038      	movs	r0, r7
 800cdac:	b003      	add	sp, #12
 800cdae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cdb0:	2700      	movs	r7, #0
 800cdb2:	42ae      	cmp	r6, r5
 800cdb4:	d202      	bcs.n	800cdbc <__b2d+0x60>
 800cdb6:	9d01      	ldr	r5, [sp, #4]
 800cdb8:	3d08      	subs	r5, #8
 800cdba:	682f      	ldr	r7, [r5, #0]
 800cdbc:	210b      	movs	r1, #11
 800cdbe:	4249      	negs	r1, r1
 800cdc0:	468c      	mov	ip, r1
 800cdc2:	449c      	add	ip, r3
 800cdc4:	2b0b      	cmp	r3, #11
 800cdc6:	d010      	beq.n	800cdea <__b2d+0x8e>
 800cdc8:	4661      	mov	r1, ip
 800cdca:	2320      	movs	r3, #32
 800cdcc:	408c      	lsls	r4, r1
 800cdce:	1a5b      	subs	r3, r3, r1
 800cdd0:	0039      	movs	r1, r7
 800cdd2:	40d9      	lsrs	r1, r3
 800cdd4:	430c      	orrs	r4, r1
 800cdd6:	4322      	orrs	r2, r4
 800cdd8:	0011      	movs	r1, r2
 800cdda:	2200      	movs	r2, #0
 800cddc:	42b5      	cmp	r5, r6
 800cdde:	d901      	bls.n	800cde4 <__b2d+0x88>
 800cde0:	3d04      	subs	r5, #4
 800cde2:	682a      	ldr	r2, [r5, #0]
 800cde4:	4664      	mov	r4, ip
 800cde6:	40a7      	lsls	r7, r4
 800cde8:	e7dd      	b.n	800cda6 <__b2d+0x4a>
 800cdea:	4322      	orrs	r2, r4
 800cdec:	0011      	movs	r1, r2
 800cdee:	e7dc      	b.n	800cdaa <__b2d+0x4e>
 800cdf0:	3ff00000 	.word	0x3ff00000

0800cdf4 <__d2b>:
 800cdf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdf6:	2101      	movs	r1, #1
 800cdf8:	0014      	movs	r4, r2
 800cdfa:	001d      	movs	r5, r3
 800cdfc:	9f08      	ldr	r7, [sp, #32]
 800cdfe:	f7ff fc5b 	bl	800c6b8 <_Balloc>
 800ce02:	1e06      	subs	r6, r0, #0
 800ce04:	d105      	bne.n	800ce12 <__d2b+0x1e>
 800ce06:	0032      	movs	r2, r6
 800ce08:	4b24      	ldr	r3, [pc, #144]	; (800ce9c <__d2b+0xa8>)
 800ce0a:	4825      	ldr	r0, [pc, #148]	; (800cea0 <__d2b+0xac>)
 800ce0c:	4925      	ldr	r1, [pc, #148]	; (800cea4 <__d2b+0xb0>)
 800ce0e:	f002 ff17 	bl	800fc40 <__assert_func>
 800ce12:	032b      	lsls	r3, r5, #12
 800ce14:	006d      	lsls	r5, r5, #1
 800ce16:	0b1b      	lsrs	r3, r3, #12
 800ce18:	0d6d      	lsrs	r5, r5, #21
 800ce1a:	d125      	bne.n	800ce68 <__d2b+0x74>
 800ce1c:	9301      	str	r3, [sp, #4]
 800ce1e:	2c00      	cmp	r4, #0
 800ce20:	d028      	beq.n	800ce74 <__d2b+0x80>
 800ce22:	4668      	mov	r0, sp
 800ce24:	9400      	str	r4, [sp, #0]
 800ce26:	f7ff fd23 	bl	800c870 <__lo0bits>
 800ce2a:	9b01      	ldr	r3, [sp, #4]
 800ce2c:	9900      	ldr	r1, [sp, #0]
 800ce2e:	2800      	cmp	r0, #0
 800ce30:	d01e      	beq.n	800ce70 <__d2b+0x7c>
 800ce32:	2220      	movs	r2, #32
 800ce34:	001c      	movs	r4, r3
 800ce36:	1a12      	subs	r2, r2, r0
 800ce38:	4094      	lsls	r4, r2
 800ce3a:	0022      	movs	r2, r4
 800ce3c:	40c3      	lsrs	r3, r0
 800ce3e:	430a      	orrs	r2, r1
 800ce40:	6172      	str	r2, [r6, #20]
 800ce42:	9301      	str	r3, [sp, #4]
 800ce44:	9c01      	ldr	r4, [sp, #4]
 800ce46:	61b4      	str	r4, [r6, #24]
 800ce48:	1e63      	subs	r3, r4, #1
 800ce4a:	419c      	sbcs	r4, r3
 800ce4c:	3401      	adds	r4, #1
 800ce4e:	6134      	str	r4, [r6, #16]
 800ce50:	2d00      	cmp	r5, #0
 800ce52:	d017      	beq.n	800ce84 <__d2b+0x90>
 800ce54:	2435      	movs	r4, #53	; 0x35
 800ce56:	4b14      	ldr	r3, [pc, #80]	; (800cea8 <__d2b+0xb4>)
 800ce58:	18ed      	adds	r5, r5, r3
 800ce5a:	182d      	adds	r5, r5, r0
 800ce5c:	603d      	str	r5, [r7, #0]
 800ce5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce60:	1a24      	subs	r4, r4, r0
 800ce62:	601c      	str	r4, [r3, #0]
 800ce64:	0030      	movs	r0, r6
 800ce66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ce68:	2280      	movs	r2, #128	; 0x80
 800ce6a:	0352      	lsls	r2, r2, #13
 800ce6c:	4313      	orrs	r3, r2
 800ce6e:	e7d5      	b.n	800ce1c <__d2b+0x28>
 800ce70:	6171      	str	r1, [r6, #20]
 800ce72:	e7e7      	b.n	800ce44 <__d2b+0x50>
 800ce74:	a801      	add	r0, sp, #4
 800ce76:	f7ff fcfb 	bl	800c870 <__lo0bits>
 800ce7a:	9b01      	ldr	r3, [sp, #4]
 800ce7c:	2401      	movs	r4, #1
 800ce7e:	6173      	str	r3, [r6, #20]
 800ce80:	3020      	adds	r0, #32
 800ce82:	e7e4      	b.n	800ce4e <__d2b+0x5a>
 800ce84:	4b09      	ldr	r3, [pc, #36]	; (800ceac <__d2b+0xb8>)
 800ce86:	18c0      	adds	r0, r0, r3
 800ce88:	4b09      	ldr	r3, [pc, #36]	; (800ceb0 <__d2b+0xbc>)
 800ce8a:	6038      	str	r0, [r7, #0]
 800ce8c:	18e3      	adds	r3, r4, r3
 800ce8e:	009b      	lsls	r3, r3, #2
 800ce90:	18f3      	adds	r3, r6, r3
 800ce92:	6958      	ldr	r0, [r3, #20]
 800ce94:	f7ff fcd2 	bl	800c83c <__hi0bits>
 800ce98:	0164      	lsls	r4, r4, #5
 800ce9a:	e7e0      	b.n	800ce5e <__d2b+0x6a>
 800ce9c:	08014481 	.word	0x08014481
 800cea0:	080144f2 	.word	0x080144f2
 800cea4:	0000030f 	.word	0x0000030f
 800cea8:	fffffbcd 	.word	0xfffffbcd
 800ceac:	fffffbce 	.word	0xfffffbce
 800ceb0:	3fffffff 	.word	0x3fffffff

0800ceb4 <__ratio>:
 800ceb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ceb6:	b087      	sub	sp, #28
 800ceb8:	000f      	movs	r7, r1
 800ceba:	a904      	add	r1, sp, #16
 800cebc:	0006      	movs	r6, r0
 800cebe:	f7ff ff4d 	bl	800cd5c <__b2d>
 800cec2:	9000      	str	r0, [sp, #0]
 800cec4:	9101      	str	r1, [sp, #4]
 800cec6:	9c00      	ldr	r4, [sp, #0]
 800cec8:	9d01      	ldr	r5, [sp, #4]
 800ceca:	0038      	movs	r0, r7
 800cecc:	a905      	add	r1, sp, #20
 800cece:	f7ff ff45 	bl	800cd5c <__b2d>
 800ced2:	9002      	str	r0, [sp, #8]
 800ced4:	9103      	str	r1, [sp, #12]
 800ced6:	9a02      	ldr	r2, [sp, #8]
 800ced8:	9b03      	ldr	r3, [sp, #12]
 800ceda:	6930      	ldr	r0, [r6, #16]
 800cedc:	6939      	ldr	r1, [r7, #16]
 800cede:	9e04      	ldr	r6, [sp, #16]
 800cee0:	1a40      	subs	r0, r0, r1
 800cee2:	9905      	ldr	r1, [sp, #20]
 800cee4:	0140      	lsls	r0, r0, #5
 800cee6:	1a71      	subs	r1, r6, r1
 800cee8:	1841      	adds	r1, r0, r1
 800ceea:	0508      	lsls	r0, r1, #20
 800ceec:	2900      	cmp	r1, #0
 800ceee:	dd07      	ble.n	800cf00 <__ratio+0x4c>
 800cef0:	9901      	ldr	r1, [sp, #4]
 800cef2:	1845      	adds	r5, r0, r1
 800cef4:	0020      	movs	r0, r4
 800cef6:	0029      	movs	r1, r5
 800cef8:	f7f3 ffbe 	bl	8000e78 <__aeabi_ddiv>
 800cefc:	b007      	add	sp, #28
 800cefe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf00:	9903      	ldr	r1, [sp, #12]
 800cf02:	1a0b      	subs	r3, r1, r0
 800cf04:	e7f6      	b.n	800cef4 <__ratio+0x40>

0800cf06 <__copybits>:
 800cf06:	b570      	push	{r4, r5, r6, lr}
 800cf08:	0014      	movs	r4, r2
 800cf0a:	0005      	movs	r5, r0
 800cf0c:	3901      	subs	r1, #1
 800cf0e:	6913      	ldr	r3, [r2, #16]
 800cf10:	1149      	asrs	r1, r1, #5
 800cf12:	3101      	adds	r1, #1
 800cf14:	0089      	lsls	r1, r1, #2
 800cf16:	3414      	adds	r4, #20
 800cf18:	009b      	lsls	r3, r3, #2
 800cf1a:	1841      	adds	r1, r0, r1
 800cf1c:	18e3      	adds	r3, r4, r3
 800cf1e:	42a3      	cmp	r3, r4
 800cf20:	d80d      	bhi.n	800cf3e <__copybits+0x38>
 800cf22:	0014      	movs	r4, r2
 800cf24:	3411      	adds	r4, #17
 800cf26:	2500      	movs	r5, #0
 800cf28:	429c      	cmp	r4, r3
 800cf2a:	d803      	bhi.n	800cf34 <__copybits+0x2e>
 800cf2c:	1a9b      	subs	r3, r3, r2
 800cf2e:	3b11      	subs	r3, #17
 800cf30:	089b      	lsrs	r3, r3, #2
 800cf32:	009d      	lsls	r5, r3, #2
 800cf34:	2300      	movs	r3, #0
 800cf36:	1940      	adds	r0, r0, r5
 800cf38:	4281      	cmp	r1, r0
 800cf3a:	d803      	bhi.n	800cf44 <__copybits+0x3e>
 800cf3c:	bd70      	pop	{r4, r5, r6, pc}
 800cf3e:	cc40      	ldmia	r4!, {r6}
 800cf40:	c540      	stmia	r5!, {r6}
 800cf42:	e7ec      	b.n	800cf1e <__copybits+0x18>
 800cf44:	c008      	stmia	r0!, {r3}
 800cf46:	e7f7      	b.n	800cf38 <__copybits+0x32>

0800cf48 <__any_on>:
 800cf48:	0002      	movs	r2, r0
 800cf4a:	6900      	ldr	r0, [r0, #16]
 800cf4c:	b510      	push	{r4, lr}
 800cf4e:	3214      	adds	r2, #20
 800cf50:	114b      	asrs	r3, r1, #5
 800cf52:	4298      	cmp	r0, r3
 800cf54:	db13      	blt.n	800cf7e <__any_on+0x36>
 800cf56:	dd0c      	ble.n	800cf72 <__any_on+0x2a>
 800cf58:	241f      	movs	r4, #31
 800cf5a:	0008      	movs	r0, r1
 800cf5c:	4020      	ands	r0, r4
 800cf5e:	4221      	tst	r1, r4
 800cf60:	d007      	beq.n	800cf72 <__any_on+0x2a>
 800cf62:	0099      	lsls	r1, r3, #2
 800cf64:	588c      	ldr	r4, [r1, r2]
 800cf66:	0021      	movs	r1, r4
 800cf68:	40c1      	lsrs	r1, r0
 800cf6a:	4081      	lsls	r1, r0
 800cf6c:	2001      	movs	r0, #1
 800cf6e:	428c      	cmp	r4, r1
 800cf70:	d104      	bne.n	800cf7c <__any_on+0x34>
 800cf72:	009b      	lsls	r3, r3, #2
 800cf74:	18d3      	adds	r3, r2, r3
 800cf76:	4293      	cmp	r3, r2
 800cf78:	d803      	bhi.n	800cf82 <__any_on+0x3a>
 800cf7a:	2000      	movs	r0, #0
 800cf7c:	bd10      	pop	{r4, pc}
 800cf7e:	0003      	movs	r3, r0
 800cf80:	e7f7      	b.n	800cf72 <__any_on+0x2a>
 800cf82:	3b04      	subs	r3, #4
 800cf84:	6819      	ldr	r1, [r3, #0]
 800cf86:	2900      	cmp	r1, #0
 800cf88:	d0f5      	beq.n	800cf76 <__any_on+0x2e>
 800cf8a:	2001      	movs	r0, #1
 800cf8c:	e7f6      	b.n	800cf7c <__any_on+0x34>

0800cf8e <__ascii_wctomb>:
 800cf8e:	0003      	movs	r3, r0
 800cf90:	1e08      	subs	r0, r1, #0
 800cf92:	d005      	beq.n	800cfa0 <__ascii_wctomb+0x12>
 800cf94:	2aff      	cmp	r2, #255	; 0xff
 800cf96:	d904      	bls.n	800cfa2 <__ascii_wctomb+0x14>
 800cf98:	228a      	movs	r2, #138	; 0x8a
 800cf9a:	2001      	movs	r0, #1
 800cf9c:	601a      	str	r2, [r3, #0]
 800cf9e:	4240      	negs	r0, r0
 800cfa0:	4770      	bx	lr
 800cfa2:	2001      	movs	r0, #1
 800cfa4:	700a      	strb	r2, [r1, #0]
 800cfa6:	e7fb      	b.n	800cfa0 <__ascii_wctomb+0x12>

0800cfa8 <_svfprintf_r>:
 800cfa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfaa:	b0d9      	sub	sp, #356	; 0x164
 800cfac:	001c      	movs	r4, r3
 800cfae:	910b      	str	r1, [sp, #44]	; 0x2c
 800cfb0:	9208      	str	r2, [sp, #32]
 800cfb2:	900a      	str	r0, [sp, #40]	; 0x28
 800cfb4:	f002 fdae 	bl	800fb14 <_localeconv_r>
 800cfb8:	6803      	ldr	r3, [r0, #0]
 800cfba:	0018      	movs	r0, r3
 800cfbc:	931c      	str	r3, [sp, #112]	; 0x70
 800cfbe:	f7f3 f8a1 	bl	8000104 <strlen>
 800cfc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfc4:	9016      	str	r0, [sp, #88]	; 0x58
 800cfc6:	899b      	ldrh	r3, [r3, #12]
 800cfc8:	061b      	lsls	r3, r3, #24
 800cfca:	d517      	bpl.n	800cffc <_svfprintf_r+0x54>
 800cfcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfce:	691b      	ldr	r3, [r3, #16]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d113      	bne.n	800cffc <_svfprintf_r+0x54>
 800cfd4:	2140      	movs	r1, #64	; 0x40
 800cfd6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cfd8:	f7fd fb6e 	bl	800a6b8 <_malloc_r>
 800cfdc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfde:	6018      	str	r0, [r3, #0]
 800cfe0:	6118      	str	r0, [r3, #16]
 800cfe2:	2800      	cmp	r0, #0
 800cfe4:	d107      	bne.n	800cff6 <_svfprintf_r+0x4e>
 800cfe6:	230c      	movs	r3, #12
 800cfe8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cfea:	6013      	str	r3, [r2, #0]
 800cfec:	3b0d      	subs	r3, #13
 800cfee:	9317      	str	r3, [sp, #92]	; 0x5c
 800cff0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800cff2:	b059      	add	sp, #356	; 0x164
 800cff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cff6:	2340      	movs	r3, #64	; 0x40
 800cff8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cffa:	6153      	str	r3, [r2, #20]
 800cffc:	2300      	movs	r3, #0
 800cffe:	2200      	movs	r2, #0
 800d000:	932e      	str	r3, [sp, #184]	; 0xb8
 800d002:	932d      	str	r3, [sp, #180]	; 0xb4
 800d004:	930e      	str	r3, [sp, #56]	; 0x38
 800d006:	2300      	movs	r3, #0
 800d008:	9214      	str	r2, [sp, #80]	; 0x50
 800d00a:	9315      	str	r3, [sp, #84]	; 0x54
 800d00c:	2300      	movs	r3, #0
 800d00e:	af2f      	add	r7, sp, #188	; 0xbc
 800d010:	972c      	str	r7, [sp, #176]	; 0xb0
 800d012:	931f      	str	r3, [sp, #124]	; 0x7c
 800d014:	931e      	str	r3, [sp, #120]	; 0x78
 800d016:	9312      	str	r3, [sp, #72]	; 0x48
 800d018:	931b      	str	r3, [sp, #108]	; 0x6c
 800d01a:	931d      	str	r3, [sp, #116]	; 0x74
 800d01c:	9317      	str	r3, [sp, #92]	; 0x5c
 800d01e:	9d08      	ldr	r5, [sp, #32]
 800d020:	782b      	ldrb	r3, [r5, #0]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d002      	beq.n	800d02c <_svfprintf_r+0x84>
 800d026:	2b25      	cmp	r3, #37	; 0x25
 800d028:	d000      	beq.n	800d02c <_svfprintf_r+0x84>
 800d02a:	e091      	b.n	800d150 <_svfprintf_r+0x1a8>
 800d02c:	9b08      	ldr	r3, [sp, #32]
 800d02e:	1aee      	subs	r6, r5, r3
 800d030:	429d      	cmp	r5, r3
 800d032:	d016      	beq.n	800d062 <_svfprintf_r+0xba>
 800d034:	603b      	str	r3, [r7, #0]
 800d036:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d038:	607e      	str	r6, [r7, #4]
 800d03a:	199b      	adds	r3, r3, r6
 800d03c:	932e      	str	r3, [sp, #184]	; 0xb8
 800d03e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d040:	3708      	adds	r7, #8
 800d042:	3301      	adds	r3, #1
 800d044:	932d      	str	r3, [sp, #180]	; 0xb4
 800d046:	2b07      	cmp	r3, #7
 800d048:	dd08      	ble.n	800d05c <_svfprintf_r+0xb4>
 800d04a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d04c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d04e:	aa2c      	add	r2, sp, #176	; 0xb0
 800d050:	f004 f8c0 	bl	80111d4 <__ssprint_r>
 800d054:	2800      	cmp	r0, #0
 800d056:	d000      	beq.n	800d05a <_svfprintf_r+0xb2>
 800d058:	e1cf      	b.n	800d3fa <_svfprintf_r+0x452>
 800d05a:	af2f      	add	r7, sp, #188	; 0xbc
 800d05c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d05e:	199b      	adds	r3, r3, r6
 800d060:	9317      	str	r3, [sp, #92]	; 0x5c
 800d062:	782b      	ldrb	r3, [r5, #0]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d101      	bne.n	800d06c <_svfprintf_r+0xc4>
 800d068:	f001 f99e 	bl	800e3a8 <_svfprintf_r+0x1400>
 800d06c:	221b      	movs	r2, #27
 800d06e:	2300      	movs	r3, #0
 800d070:	a91e      	add	r1, sp, #120	; 0x78
 800d072:	1852      	adds	r2, r2, r1
 800d074:	7013      	strb	r3, [r2, #0]
 800d076:	2201      	movs	r2, #1
 800d078:	001e      	movs	r6, r3
 800d07a:	4252      	negs	r2, r2
 800d07c:	3501      	adds	r5, #1
 800d07e:	9209      	str	r2, [sp, #36]	; 0x24
 800d080:	9318      	str	r3, [sp, #96]	; 0x60
 800d082:	1c6b      	adds	r3, r5, #1
 800d084:	9313      	str	r3, [sp, #76]	; 0x4c
 800d086:	782b      	ldrb	r3, [r5, #0]
 800d088:	930f      	str	r3, [sp, #60]	; 0x3c
 800d08a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800d08c:	3820      	subs	r0, #32
 800d08e:	285a      	cmp	r0, #90	; 0x5a
 800d090:	d901      	bls.n	800d096 <_svfprintf_r+0xee>
 800d092:	f000 fe20 	bl	800dcd6 <_svfprintf_r+0xd2e>
 800d096:	f7f3 f847 	bl	8000128 <__gnu_thumb1_case_uhi>
 800d09a:	0078      	.short	0x0078
 800d09c:	061e061e 	.word	0x061e061e
 800d0a0:	061e0082 	.word	0x061e0082
 800d0a4:	061e061e 	.word	0x061e061e
 800d0a8:	061e005d 	.word	0x061e005d
 800d0ac:	0084061e 	.word	0x0084061e
 800d0b0:	061e008c 	.word	0x061e008c
 800d0b4:	0091008a 	.word	0x0091008a
 800d0b8:	00b2061e 	.word	0x00b2061e
 800d0bc:	00b400b4 	.word	0x00b400b4
 800d0c0:	00b400b4 	.word	0x00b400b4
 800d0c4:	00b400b4 	.word	0x00b400b4
 800d0c8:	00b400b4 	.word	0x00b400b4
 800d0cc:	061e00b4 	.word	0x061e00b4
 800d0d0:	061e061e 	.word	0x061e061e
 800d0d4:	061e061e 	.word	0x061e061e
 800d0d8:	061e061e 	.word	0x061e061e
 800d0dc:	061e013b 	.word	0x061e013b
 800d0e0:	00f400e0 	.word	0x00f400e0
 800d0e4:	013b013b 	.word	0x013b013b
 800d0e8:	061e013b 	.word	0x061e013b
 800d0ec:	061e061e 	.word	0x061e061e
 800d0f0:	00c7061e 	.word	0x00c7061e
 800d0f4:	061e061e 	.word	0x061e061e
 800d0f8:	061e04c7 	.word	0x061e04c7
 800d0fc:	061e061e 	.word	0x061e061e
 800d100:	061e050a 	.word	0x061e050a
 800d104:	061e052a 	.word	0x061e052a
 800d108:	055c061e 	.word	0x055c061e
 800d10c:	061e061e 	.word	0x061e061e
 800d110:	061e061e 	.word	0x061e061e
 800d114:	061e061e 	.word	0x061e061e
 800d118:	061e061e 	.word	0x061e061e
 800d11c:	061e013b 	.word	0x061e013b
 800d120:	00f600e0 	.word	0x00f600e0
 800d124:	013b013b 	.word	0x013b013b
 800d128:	00c9013b 	.word	0x00c9013b
 800d12c:	00dc00f6 	.word	0x00dc00f6
 800d130:	00d5061e 	.word	0x00d5061e
 800d134:	04a7061e 	.word	0x04a7061e
 800d138:	04fa04c9 	.word	0x04fa04c9
 800d13c:	061e00dc 	.word	0x061e00dc
 800d140:	0080050a 	.word	0x0080050a
 800d144:	061e052c 	.word	0x061e052c
 800d148:	057c061e 	.word	0x057c061e
 800d14c:	0080061e 	.word	0x0080061e
 800d150:	3501      	adds	r5, #1
 800d152:	e765      	b.n	800d020 <_svfprintf_r+0x78>
 800d154:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d156:	f002 fcdd 	bl	800fb14 <_localeconv_r>
 800d15a:	6843      	ldr	r3, [r0, #4]
 800d15c:	0018      	movs	r0, r3
 800d15e:	931d      	str	r3, [sp, #116]	; 0x74
 800d160:	f7f2 ffd0 	bl	8000104 <strlen>
 800d164:	901b      	str	r0, [sp, #108]	; 0x6c
 800d166:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d168:	f002 fcd4 	bl	800fb14 <_localeconv_r>
 800d16c:	6883      	ldr	r3, [r0, #8]
 800d16e:	9312      	str	r3, [sp, #72]	; 0x48
 800d170:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d172:	2b00      	cmp	r3, #0
 800d174:	d011      	beq.n	800d19a <_svfprintf_r+0x1f2>
 800d176:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d00e      	beq.n	800d19a <_svfprintf_r+0x1f2>
 800d17c:	781b      	ldrb	r3, [r3, #0]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d00b      	beq.n	800d19a <_svfprintf_r+0x1f2>
 800d182:	2380      	movs	r3, #128	; 0x80
 800d184:	00db      	lsls	r3, r3, #3
 800d186:	431e      	orrs	r6, r3
 800d188:	e007      	b.n	800d19a <_svfprintf_r+0x1f2>
 800d18a:	231b      	movs	r3, #27
 800d18c:	aa1e      	add	r2, sp, #120	; 0x78
 800d18e:	189b      	adds	r3, r3, r2
 800d190:	781a      	ldrb	r2, [r3, #0]
 800d192:	2a00      	cmp	r2, #0
 800d194:	d101      	bne.n	800d19a <_svfprintf_r+0x1f2>
 800d196:	3220      	adds	r2, #32
 800d198:	701a      	strb	r2, [r3, #0]
 800d19a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800d19c:	e771      	b.n	800d082 <_svfprintf_r+0xda>
 800d19e:	2301      	movs	r3, #1
 800d1a0:	e7f1      	b.n	800d186 <_svfprintf_r+0x1de>
 800d1a2:	cc08      	ldmia	r4!, {r3}
 800d1a4:	9318      	str	r3, [sp, #96]	; 0x60
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	daf7      	bge.n	800d19a <_svfprintf_r+0x1f2>
 800d1aa:	425b      	negs	r3, r3
 800d1ac:	9318      	str	r3, [sp, #96]	; 0x60
 800d1ae:	2304      	movs	r3, #4
 800d1b0:	e7e9      	b.n	800d186 <_svfprintf_r+0x1de>
 800d1b2:	231b      	movs	r3, #27
 800d1b4:	aa1e      	add	r2, sp, #120	; 0x78
 800d1b6:	189b      	adds	r3, r3, r2
 800d1b8:	222b      	movs	r2, #43	; 0x2b
 800d1ba:	e7ed      	b.n	800d198 <_svfprintf_r+0x1f0>
 800d1bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d1be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d1c0:	7812      	ldrb	r2, [r2, #0]
 800d1c2:	3301      	adds	r3, #1
 800d1c4:	920f      	str	r2, [sp, #60]	; 0x3c
 800d1c6:	2a2a      	cmp	r2, #42	; 0x2a
 800d1c8:	d010      	beq.n	800d1ec <_svfprintf_r+0x244>
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	9209      	str	r2, [sp, #36]	; 0x24
 800d1ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d1d0:	9313      	str	r3, [sp, #76]	; 0x4c
 800d1d2:	3a30      	subs	r2, #48	; 0x30
 800d1d4:	2a09      	cmp	r2, #9
 800d1d6:	d900      	bls.n	800d1da <_svfprintf_r+0x232>
 800d1d8:	e757      	b.n	800d08a <_svfprintf_r+0xe2>
 800d1da:	200a      	movs	r0, #10
 800d1dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d1de:	4341      	muls	r1, r0
 800d1e0:	188a      	adds	r2, r1, r2
 800d1e2:	9209      	str	r2, [sp, #36]	; 0x24
 800d1e4:	781a      	ldrb	r2, [r3, #0]
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	920f      	str	r2, [sp, #60]	; 0x3c
 800d1ea:	e7f0      	b.n	800d1ce <_svfprintf_r+0x226>
 800d1ec:	cc04      	ldmia	r4!, {r2}
 800d1ee:	9209      	str	r2, [sp, #36]	; 0x24
 800d1f0:	2a00      	cmp	r2, #0
 800d1f2:	da02      	bge.n	800d1fa <_svfprintf_r+0x252>
 800d1f4:	2201      	movs	r2, #1
 800d1f6:	4252      	negs	r2, r2
 800d1f8:	9209      	str	r2, [sp, #36]	; 0x24
 800d1fa:	9313      	str	r3, [sp, #76]	; 0x4c
 800d1fc:	e7cd      	b.n	800d19a <_svfprintf_r+0x1f2>
 800d1fe:	2380      	movs	r3, #128	; 0x80
 800d200:	e7c1      	b.n	800d186 <_svfprintf_r+0x1de>
 800d202:	2200      	movs	r2, #0
 800d204:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d206:	9218      	str	r2, [sp, #96]	; 0x60
 800d208:	210a      	movs	r1, #10
 800d20a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d20c:	434a      	muls	r2, r1
 800d20e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d210:	3930      	subs	r1, #48	; 0x30
 800d212:	188a      	adds	r2, r1, r2
 800d214:	9218      	str	r2, [sp, #96]	; 0x60
 800d216:	001a      	movs	r2, r3
 800d218:	7812      	ldrb	r2, [r2, #0]
 800d21a:	3301      	adds	r3, #1
 800d21c:	920f      	str	r2, [sp, #60]	; 0x3c
 800d21e:	3a30      	subs	r2, #48	; 0x30
 800d220:	9313      	str	r3, [sp, #76]	; 0x4c
 800d222:	2a09      	cmp	r2, #9
 800d224:	d9f0      	bls.n	800d208 <_svfprintf_r+0x260>
 800d226:	e730      	b.n	800d08a <_svfprintf_r+0xe2>
 800d228:	2308      	movs	r3, #8
 800d22a:	e7ac      	b.n	800d186 <_svfprintf_r+0x1de>
 800d22c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d22e:	781b      	ldrb	r3, [r3, #0]
 800d230:	2b68      	cmp	r3, #104	; 0x68
 800d232:	d105      	bne.n	800d240 <_svfprintf_r+0x298>
 800d234:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d236:	3301      	adds	r3, #1
 800d238:	9313      	str	r3, [sp, #76]	; 0x4c
 800d23a:	2380      	movs	r3, #128	; 0x80
 800d23c:	009b      	lsls	r3, r3, #2
 800d23e:	e7a2      	b.n	800d186 <_svfprintf_r+0x1de>
 800d240:	2340      	movs	r3, #64	; 0x40
 800d242:	e7a0      	b.n	800d186 <_svfprintf_r+0x1de>
 800d244:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d246:	781b      	ldrb	r3, [r3, #0]
 800d248:	2b6c      	cmp	r3, #108	; 0x6c
 800d24a:	d104      	bne.n	800d256 <_svfprintf_r+0x2ae>
 800d24c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d24e:	3301      	adds	r3, #1
 800d250:	9313      	str	r3, [sp, #76]	; 0x4c
 800d252:	2320      	movs	r3, #32
 800d254:	e797      	b.n	800d186 <_svfprintf_r+0x1de>
 800d256:	2310      	movs	r3, #16
 800d258:	e795      	b.n	800d186 <_svfprintf_r+0x1de>
 800d25a:	0021      	movs	r1, r4
 800d25c:	c904      	ldmia	r1!, {r2}
 800d25e:	ab3f      	add	r3, sp, #252	; 0xfc
 800d260:	910d      	str	r1, [sp, #52]	; 0x34
 800d262:	211b      	movs	r1, #27
 800d264:	701a      	strb	r2, [r3, #0]
 800d266:	2200      	movs	r2, #0
 800d268:	a81e      	add	r0, sp, #120	; 0x78
 800d26a:	1809      	adds	r1, r1, r0
 800d26c:	700a      	strb	r2, [r1, #0]
 800d26e:	920c      	str	r2, [sp, #48]	; 0x30
 800d270:	3201      	adds	r2, #1
 800d272:	9209      	str	r2, [sp, #36]	; 0x24
 800d274:	2200      	movs	r2, #0
 800d276:	9308      	str	r3, [sp, #32]
 800d278:	0015      	movs	r5, r2
 800d27a:	9219      	str	r2, [sp, #100]	; 0x64
 800d27c:	9210      	str	r2, [sp, #64]	; 0x40
 800d27e:	9211      	str	r2, [sp, #68]	; 0x44
 800d280:	e1f1      	b.n	800d666 <_svfprintf_r+0x6be>
 800d282:	2310      	movs	r3, #16
 800d284:	431e      	orrs	r6, r3
 800d286:	06b3      	lsls	r3, r6, #26
 800d288:	d531      	bpl.n	800d2ee <_svfprintf_r+0x346>
 800d28a:	2307      	movs	r3, #7
 800d28c:	3407      	adds	r4, #7
 800d28e:	439c      	bics	r4, r3
 800d290:	0022      	movs	r2, r4
 800d292:	ca18      	ldmia	r2!, {r3, r4}
 800d294:	9306      	str	r3, [sp, #24]
 800d296:	9407      	str	r4, [sp, #28]
 800d298:	920d      	str	r2, [sp, #52]	; 0x34
 800d29a:	9a07      	ldr	r2, [sp, #28]
 800d29c:	2301      	movs	r3, #1
 800d29e:	2a00      	cmp	r2, #0
 800d2a0:	da0b      	bge.n	800d2ba <_svfprintf_r+0x312>
 800d2a2:	9c06      	ldr	r4, [sp, #24]
 800d2a4:	9d07      	ldr	r5, [sp, #28]
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	4261      	negs	r1, r4
 800d2aa:	41aa      	sbcs	r2, r5
 800d2ac:	9106      	str	r1, [sp, #24]
 800d2ae:	9207      	str	r2, [sp, #28]
 800d2b0:	221b      	movs	r2, #27
 800d2b2:	a91e      	add	r1, sp, #120	; 0x78
 800d2b4:	1852      	adds	r2, r2, r1
 800d2b6:	212d      	movs	r1, #45	; 0x2d
 800d2b8:	7011      	strb	r1, [r2, #0]
 800d2ba:	9907      	ldr	r1, [sp, #28]
 800d2bc:	9a06      	ldr	r2, [sp, #24]
 800d2be:	430a      	orrs	r2, r1
 800d2c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d2c2:	3101      	adds	r1, #1
 800d2c4:	d101      	bne.n	800d2ca <_svfprintf_r+0x322>
 800d2c6:	f001 f87b 	bl	800e3c0 <_svfprintf_r+0x1418>
 800d2ca:	2180      	movs	r1, #128	; 0x80
 800d2cc:	0034      	movs	r4, r6
 800d2ce:	438c      	bics	r4, r1
 800d2d0:	2a00      	cmp	r2, #0
 800d2d2:	d001      	beq.n	800d2d8 <_svfprintf_r+0x330>
 800d2d4:	f001 f879 	bl	800e3ca <_svfprintf_r+0x1422>
 800d2d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d2da:	2a00      	cmp	r2, #0
 800d2dc:	d101      	bne.n	800d2e2 <_svfprintf_r+0x33a>
 800d2de:	f000 fcef 	bl	800dcc0 <_svfprintf_r+0xd18>
 800d2e2:	2b01      	cmp	r3, #1
 800d2e4:	d001      	beq.n	800d2ea <_svfprintf_r+0x342>
 800d2e6:	f001 f874 	bl	800e3d2 <_svfprintf_r+0x142a>
 800d2ea:	f000 fc79 	bl	800dbe0 <_svfprintf_r+0xc38>
 800d2ee:	0022      	movs	r2, r4
 800d2f0:	ca08      	ldmia	r2!, {r3}
 800d2f2:	920d      	str	r2, [sp, #52]	; 0x34
 800d2f4:	06f2      	lsls	r2, r6, #27
 800d2f6:	d503      	bpl.n	800d300 <_svfprintf_r+0x358>
 800d2f8:	9306      	str	r3, [sp, #24]
 800d2fa:	17db      	asrs	r3, r3, #31
 800d2fc:	9307      	str	r3, [sp, #28]
 800d2fe:	e7cc      	b.n	800d29a <_svfprintf_r+0x2f2>
 800d300:	0672      	lsls	r2, r6, #25
 800d302:	d501      	bpl.n	800d308 <_svfprintf_r+0x360>
 800d304:	b21b      	sxth	r3, r3
 800d306:	e7f7      	b.n	800d2f8 <_svfprintf_r+0x350>
 800d308:	05b2      	lsls	r2, r6, #22
 800d30a:	d5f5      	bpl.n	800d2f8 <_svfprintf_r+0x350>
 800d30c:	b25b      	sxtb	r3, r3
 800d30e:	e7f3      	b.n	800d2f8 <_svfprintf_r+0x350>
 800d310:	2307      	movs	r3, #7
 800d312:	3407      	adds	r4, #7
 800d314:	439c      	bics	r4, r3
 800d316:	0022      	movs	r2, r4
 800d318:	ca18      	ldmia	r2!, {r3, r4}
 800d31a:	920d      	str	r2, [sp, #52]	; 0x34
 800d31c:	2201      	movs	r2, #1
 800d31e:	9314      	str	r3, [sp, #80]	; 0x50
 800d320:	9415      	str	r4, [sp, #84]	; 0x54
 800d322:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d324:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d326:	005c      	lsls	r4, r3, #1
 800d328:	0864      	lsrs	r4, r4, #1
 800d32a:	0028      	movs	r0, r5
 800d32c:	0021      	movs	r1, r4
 800d32e:	4b3e      	ldr	r3, [pc, #248]	; (800d428 <_svfprintf_r+0x480>)
 800d330:	4252      	negs	r2, r2
 800d332:	f7f4 ffdf 	bl	80022f4 <__aeabi_dcmpun>
 800d336:	2800      	cmp	r0, #0
 800d338:	d126      	bne.n	800d388 <_svfprintf_r+0x3e0>
 800d33a:	2201      	movs	r2, #1
 800d33c:	0028      	movs	r0, r5
 800d33e:	0021      	movs	r1, r4
 800d340:	4b39      	ldr	r3, [pc, #228]	; (800d428 <_svfprintf_r+0x480>)
 800d342:	4252      	negs	r2, r2
 800d344:	f7f3 f890 	bl	8000468 <__aeabi_dcmple>
 800d348:	2800      	cmp	r0, #0
 800d34a:	d11d      	bne.n	800d388 <_svfprintf_r+0x3e0>
 800d34c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d34e:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d350:	2200      	movs	r2, #0
 800d352:	2300      	movs	r3, #0
 800d354:	f7f3 f87e 	bl	8000454 <__aeabi_dcmplt>
 800d358:	2800      	cmp	r0, #0
 800d35a:	d004      	beq.n	800d366 <_svfprintf_r+0x3be>
 800d35c:	231b      	movs	r3, #27
 800d35e:	aa1e      	add	r2, sp, #120	; 0x78
 800d360:	189b      	adds	r3, r3, r2
 800d362:	222d      	movs	r2, #45	; 0x2d
 800d364:	701a      	strb	r2, [r3, #0]
 800d366:	4b31      	ldr	r3, [pc, #196]	; (800d42c <_svfprintf_r+0x484>)
 800d368:	9308      	str	r3, [sp, #32]
 800d36a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d36c:	2b47      	cmp	r3, #71	; 0x47
 800d36e:	dd01      	ble.n	800d374 <_svfprintf_r+0x3cc>
 800d370:	4b2f      	ldr	r3, [pc, #188]	; (800d430 <_svfprintf_r+0x488>)
 800d372:	9308      	str	r3, [sp, #32]
 800d374:	2380      	movs	r3, #128	; 0x80
 800d376:	439e      	bics	r6, r3
 800d378:	2300      	movs	r3, #0
 800d37a:	930c      	str	r3, [sp, #48]	; 0x30
 800d37c:	3303      	adds	r3, #3
 800d37e:	9309      	str	r3, [sp, #36]	; 0x24
 800d380:	2300      	movs	r3, #0
 800d382:	9319      	str	r3, [sp, #100]	; 0x64
 800d384:	f000 fc78 	bl	800dc78 <_svfprintf_r+0xcd0>
 800d388:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d38a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d38c:	0010      	movs	r0, r2
 800d38e:	0019      	movs	r1, r3
 800d390:	f7f4 ffb0 	bl	80022f4 <__aeabi_dcmpun>
 800d394:	2800      	cmp	r0, #0
 800d396:	d00e      	beq.n	800d3b6 <_svfprintf_r+0x40e>
 800d398:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	da04      	bge.n	800d3a8 <_svfprintf_r+0x400>
 800d39e:	231b      	movs	r3, #27
 800d3a0:	aa1e      	add	r2, sp, #120	; 0x78
 800d3a2:	189b      	adds	r3, r3, r2
 800d3a4:	222d      	movs	r2, #45	; 0x2d
 800d3a6:	701a      	strb	r2, [r3, #0]
 800d3a8:	4b22      	ldr	r3, [pc, #136]	; (800d434 <_svfprintf_r+0x48c>)
 800d3aa:	9308      	str	r3, [sp, #32]
 800d3ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d3ae:	2b47      	cmp	r3, #71	; 0x47
 800d3b0:	dde0      	ble.n	800d374 <_svfprintf_r+0x3cc>
 800d3b2:	4b21      	ldr	r3, [pc, #132]	; (800d438 <_svfprintf_r+0x490>)
 800d3b4:	e7dd      	b.n	800d372 <_svfprintf_r+0x3ca>
 800d3b6:	2320      	movs	r3, #32
 800d3b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d3ba:	439a      	bics	r2, r3
 800d3bc:	9210      	str	r2, [sp, #64]	; 0x40
 800d3be:	2a41      	cmp	r2, #65	; 0x41
 800d3c0:	d123      	bne.n	800d40a <_svfprintf_r+0x462>
 800d3c2:	2230      	movs	r2, #48	; 0x30
 800d3c4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d3c6:	ab25      	add	r3, sp, #148	; 0x94
 800d3c8:	701a      	strb	r2, [r3, #0]
 800d3ca:	3248      	adds	r2, #72	; 0x48
 800d3cc:	2961      	cmp	r1, #97	; 0x61
 800d3ce:	d000      	beq.n	800d3d2 <_svfprintf_r+0x42a>
 800d3d0:	3a20      	subs	r2, #32
 800d3d2:	705a      	strb	r2, [r3, #1]
 800d3d4:	2302      	movs	r3, #2
 800d3d6:	431e      	orrs	r6, r3
 800d3d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3da:	2b63      	cmp	r3, #99	; 0x63
 800d3dc:	dd2e      	ble.n	800d43c <_svfprintf_r+0x494>
 800d3de:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d3e0:	1c59      	adds	r1, r3, #1
 800d3e2:	f7fd f969 	bl	800a6b8 <_malloc_r>
 800d3e6:	9008      	str	r0, [sp, #32]
 800d3e8:	2800      	cmp	r0, #0
 800d3ea:	d000      	beq.n	800d3ee <_svfprintf_r+0x446>
 800d3ec:	e216      	b.n	800d81c <_svfprintf_r+0x874>
 800d3ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3f0:	899a      	ldrh	r2, [r3, #12]
 800d3f2:	2340      	movs	r3, #64	; 0x40
 800d3f4:	4313      	orrs	r3, r2
 800d3f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d3f8:	8193      	strh	r3, [r2, #12]
 800d3fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3fc:	899b      	ldrh	r3, [r3, #12]
 800d3fe:	065b      	lsls	r3, r3, #25
 800d400:	d400      	bmi.n	800d404 <_svfprintf_r+0x45c>
 800d402:	e5f5      	b.n	800cff0 <_svfprintf_r+0x48>
 800d404:	2301      	movs	r3, #1
 800d406:	425b      	negs	r3, r3
 800d408:	e5f1      	b.n	800cfee <_svfprintf_r+0x46>
 800d40a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d40c:	900c      	str	r0, [sp, #48]	; 0x30
 800d40e:	3301      	adds	r3, #1
 800d410:	d100      	bne.n	800d414 <_svfprintf_r+0x46c>
 800d412:	e206      	b.n	800d822 <_svfprintf_r+0x87a>
 800d414:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d416:	2b47      	cmp	r3, #71	; 0x47
 800d418:	d114      	bne.n	800d444 <_svfprintf_r+0x49c>
 800d41a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d111      	bne.n	800d444 <_svfprintf_r+0x49c>
 800d420:	3301      	adds	r3, #1
 800d422:	9309      	str	r3, [sp, #36]	; 0x24
 800d424:	e00e      	b.n	800d444 <_svfprintf_r+0x49c>
 800d426:	46c0      	nop			; (mov r8, r8)
 800d428:	7fefffff 	.word	0x7fefffff
 800d42c:	0801464c 	.word	0x0801464c
 800d430:	08014650 	.word	0x08014650
 800d434:	08014654 	.word	0x08014654
 800d438:	08014658 	.word	0x08014658
 800d43c:	2300      	movs	r3, #0
 800d43e:	930c      	str	r3, [sp, #48]	; 0x30
 800d440:	ab3f      	add	r3, sp, #252	; 0xfc
 800d442:	9308      	str	r3, [sp, #32]
 800d444:	2380      	movs	r3, #128	; 0x80
 800d446:	005b      	lsls	r3, r3, #1
 800d448:	4333      	orrs	r3, r6
 800d44a:	931a      	str	r3, [sp, #104]	; 0x68
 800d44c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d44e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d450:	2b00      	cmp	r3, #0
 800d452:	db00      	blt.n	800d456 <_svfprintf_r+0x4ae>
 800d454:	e1e7      	b.n	800d826 <_svfprintf_r+0x87e>
 800d456:	2280      	movs	r2, #128	; 0x80
 800d458:	0612      	lsls	r2, r2, #24
 800d45a:	4694      	mov	ip, r2
 800d45c:	4463      	add	r3, ip
 800d45e:	930e      	str	r3, [sp, #56]	; 0x38
 800d460:	232d      	movs	r3, #45	; 0x2d
 800d462:	9322      	str	r3, [sp, #136]	; 0x88
 800d464:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d466:	2b41      	cmp	r3, #65	; 0x41
 800d468:	d000      	beq.n	800d46c <_svfprintf_r+0x4c4>
 800d46a:	e1f5      	b.n	800d858 <_svfprintf_r+0x8b0>
 800d46c:	0028      	movs	r0, r5
 800d46e:	aa26      	add	r2, sp, #152	; 0x98
 800d470:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d472:	f002 fb73 	bl	800fb5c <frexp>
 800d476:	23ff      	movs	r3, #255	; 0xff
 800d478:	2200      	movs	r2, #0
 800d47a:	059b      	lsls	r3, r3, #22
 800d47c:	f7f4 f8f6 	bl	800166c <__aeabi_dmul>
 800d480:	2200      	movs	r2, #0
 800d482:	2300      	movs	r3, #0
 800d484:	0004      	movs	r4, r0
 800d486:	000d      	movs	r5, r1
 800d488:	f7f2 ffde 	bl	8000448 <__aeabi_dcmpeq>
 800d48c:	2800      	cmp	r0, #0
 800d48e:	d001      	beq.n	800d494 <_svfprintf_r+0x4ec>
 800d490:	2301      	movs	r3, #1
 800d492:	9326      	str	r3, [sp, #152]	; 0x98
 800d494:	4bda      	ldr	r3, [pc, #872]	; (800d800 <_svfprintf_r+0x858>)
 800d496:	9319      	str	r3, [sp, #100]	; 0x64
 800d498:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d49a:	2b61      	cmp	r3, #97	; 0x61
 800d49c:	d001      	beq.n	800d4a2 <_svfprintf_r+0x4fa>
 800d49e:	4bd9      	ldr	r3, [pc, #868]	; (800d804 <_svfprintf_r+0x85c>)
 800d4a0:	9319      	str	r3, [sp, #100]	; 0x64
 800d4a2:	9b08      	ldr	r3, [sp, #32]
 800d4a4:	930e      	str	r3, [sp, #56]	; 0x38
 800d4a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4a8:	3b01      	subs	r3, #1
 800d4aa:	9311      	str	r3, [sp, #68]	; 0x44
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	4bd6      	ldr	r3, [pc, #856]	; (800d808 <_svfprintf_r+0x860>)
 800d4b0:	0020      	movs	r0, r4
 800d4b2:	0029      	movs	r1, r5
 800d4b4:	f7f4 f8da 	bl	800166c <__aeabi_dmul>
 800d4b8:	000d      	movs	r5, r1
 800d4ba:	0004      	movs	r4, r0
 800d4bc:	f7f4 ff38 	bl	8002330 <__aeabi_d2iz>
 800d4c0:	9021      	str	r0, [sp, #132]	; 0x84
 800d4c2:	f7f4 ff6b 	bl	800239c <__aeabi_i2d>
 800d4c6:	0002      	movs	r2, r0
 800d4c8:	000b      	movs	r3, r1
 800d4ca:	0020      	movs	r0, r4
 800d4cc:	0029      	movs	r1, r5
 800d4ce:	f7f4 fb8f 	bl	8001bf0 <__aeabi_dsub>
 800d4d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d4d4:	000d      	movs	r5, r1
 800d4d6:	001a      	movs	r2, r3
 800d4d8:	3201      	adds	r2, #1
 800d4da:	9921      	ldr	r1, [sp, #132]	; 0x84
 800d4dc:	920e      	str	r2, [sp, #56]	; 0x38
 800d4de:	9223      	str	r2, [sp, #140]	; 0x8c
 800d4e0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d4e2:	0004      	movs	r4, r0
 800d4e4:	5c52      	ldrb	r2, [r2, r1]
 800d4e6:	701a      	strb	r2, [r3, #0]
 800d4e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d4ea:	9320      	str	r3, [sp, #128]	; 0x80
 800d4ec:	3301      	adds	r3, #1
 800d4ee:	d00a      	beq.n	800d506 <_svfprintf_r+0x55e>
 800d4f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	3b01      	subs	r3, #1
 800d4f6:	9311      	str	r3, [sp, #68]	; 0x44
 800d4f8:	0020      	movs	r0, r4
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	0029      	movs	r1, r5
 800d4fe:	f7f2 ffa3 	bl	8000448 <__aeabi_dcmpeq>
 800d502:	2800      	cmp	r0, #0
 800d504:	d0d2      	beq.n	800d4ac <_svfprintf_r+0x504>
 800d506:	2200      	movs	r2, #0
 800d508:	0020      	movs	r0, r4
 800d50a:	0029      	movs	r1, r5
 800d50c:	4bbf      	ldr	r3, [pc, #764]	; (800d80c <_svfprintf_r+0x864>)
 800d50e:	f7f2 ffb5 	bl	800047c <__aeabi_dcmpgt>
 800d512:	2800      	cmp	r0, #0
 800d514:	d10c      	bne.n	800d530 <_svfprintf_r+0x588>
 800d516:	2200      	movs	r2, #0
 800d518:	0020      	movs	r0, r4
 800d51a:	0029      	movs	r1, r5
 800d51c:	4bbb      	ldr	r3, [pc, #748]	; (800d80c <_svfprintf_r+0x864>)
 800d51e:	f7f2 ff93 	bl	8000448 <__aeabi_dcmpeq>
 800d522:	2800      	cmp	r0, #0
 800d524:	d100      	bne.n	800d528 <_svfprintf_r+0x580>
 800d526:	e191      	b.n	800d84c <_svfprintf_r+0x8a4>
 800d528:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d52a:	07db      	lsls	r3, r3, #31
 800d52c:	d400      	bmi.n	800d530 <_svfprintf_r+0x588>
 800d52e:	e18d      	b.n	800d84c <_svfprintf_r+0x8a4>
 800d530:	2030      	movs	r0, #48	; 0x30
 800d532:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d534:	932a      	str	r3, [sp, #168]	; 0xa8
 800d536:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d538:	7bdb      	ldrb	r3, [r3, #15]
 800d53a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800d53c:	3a01      	subs	r2, #1
 800d53e:	922a      	str	r2, [sp, #168]	; 0xa8
 800d540:	7811      	ldrb	r1, [r2, #0]
 800d542:	4299      	cmp	r1, r3
 800d544:	d100      	bne.n	800d548 <_svfprintf_r+0x5a0>
 800d546:	e171      	b.n	800d82c <_svfprintf_r+0x884>
 800d548:	1c4b      	adds	r3, r1, #1
 800d54a:	b2db      	uxtb	r3, r3
 800d54c:	2939      	cmp	r1, #57	; 0x39
 800d54e:	d101      	bne.n	800d554 <_svfprintf_r+0x5ac>
 800d550:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d552:	7a9b      	ldrb	r3, [r3, #10]
 800d554:	7013      	strb	r3, [r2, #0]
 800d556:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d558:	9a08      	ldr	r2, [sp, #32]
 800d55a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800d55c:	1a9b      	subs	r3, r3, r2
 800d55e:	930e      	str	r3, [sp, #56]	; 0x38
 800d560:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d562:	2b47      	cmp	r3, #71	; 0x47
 800d564:	d000      	beq.n	800d568 <_svfprintf_r+0x5c0>
 800d566:	e1c4      	b.n	800d8f2 <_svfprintf_r+0x94a>
 800d568:	1ceb      	adds	r3, r5, #3
 800d56a:	db03      	blt.n	800d574 <_svfprintf_r+0x5cc>
 800d56c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d56e:	42ab      	cmp	r3, r5
 800d570:	db00      	blt.n	800d574 <_svfprintf_r+0x5cc>
 800d572:	e1e6      	b.n	800d942 <_svfprintf_r+0x99a>
 800d574:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d576:	3b02      	subs	r3, #2
 800d578:	930f      	str	r3, [sp, #60]	; 0x3c
 800d57a:	223c      	movs	r2, #60	; 0x3c
 800d57c:	466b      	mov	r3, sp
 800d57e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d580:	189b      	adds	r3, r3, r2
 800d582:	1e6c      	subs	r4, r5, #1
 800d584:	3a1c      	subs	r2, #28
 800d586:	2000      	movs	r0, #0
 800d588:	781b      	ldrb	r3, [r3, #0]
 800d58a:	9426      	str	r4, [sp, #152]	; 0x98
 800d58c:	4391      	bics	r1, r2
 800d58e:	2941      	cmp	r1, #65	; 0x41
 800d590:	d102      	bne.n	800d598 <_svfprintf_r+0x5f0>
 800d592:	330f      	adds	r3, #15
 800d594:	b2db      	uxtb	r3, r3
 800d596:	3001      	adds	r0, #1
 800d598:	a928      	add	r1, sp, #160	; 0xa0
 800d59a:	700b      	strb	r3, [r1, #0]
 800d59c:	232b      	movs	r3, #43	; 0x2b
 800d59e:	2c00      	cmp	r4, #0
 800d5a0:	da02      	bge.n	800d5a8 <_svfprintf_r+0x600>
 800d5a2:	2401      	movs	r4, #1
 800d5a4:	3302      	adds	r3, #2
 800d5a6:	1b64      	subs	r4, r4, r5
 800d5a8:	704b      	strb	r3, [r1, #1]
 800d5aa:	2c09      	cmp	r4, #9
 800d5ac:	dc00      	bgt.n	800d5b0 <_svfprintf_r+0x608>
 800d5ae:	e1ba      	b.n	800d926 <_svfprintf_r+0x97e>
 800d5b0:	2337      	movs	r3, #55	; 0x37
 800d5b2:	250a      	movs	r5, #10
 800d5b4:	aa1e      	add	r2, sp, #120	; 0x78
 800d5b6:	189b      	adds	r3, r3, r2
 800d5b8:	9310      	str	r3, [sp, #64]	; 0x40
 800d5ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d5bc:	0020      	movs	r0, r4
 800d5be:	9309      	str	r3, [sp, #36]	; 0x24
 800d5c0:	0029      	movs	r1, r5
 800d5c2:	3b01      	subs	r3, #1
 800d5c4:	9310      	str	r3, [sp, #64]	; 0x40
 800d5c6:	f7f2 ff29 	bl	800041c <__aeabi_idivmod>
 800d5ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d5cc:	3130      	adds	r1, #48	; 0x30
 800d5ce:	7019      	strb	r1, [r3, #0]
 800d5d0:	0020      	movs	r0, r4
 800d5d2:	0029      	movs	r1, r5
 800d5d4:	9411      	str	r4, [sp, #68]	; 0x44
 800d5d6:	f7f2 fe3b 	bl	8000250 <__divsi3>
 800d5da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d5dc:	0004      	movs	r4, r0
 800d5de:	2b63      	cmp	r3, #99	; 0x63
 800d5e0:	dceb      	bgt.n	800d5ba <_svfprintf_r+0x612>
 800d5e2:	222a      	movs	r2, #42	; 0x2a
 800d5e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5e6:	a81e      	add	r0, sp, #120	; 0x78
 800d5e8:	1e99      	subs	r1, r3, #2
 800d5ea:	1812      	adds	r2, r2, r0
 800d5ec:	2037      	movs	r0, #55	; 0x37
 800d5ee:	000b      	movs	r3, r1
 800d5f0:	3430      	adds	r4, #48	; 0x30
 800d5f2:	700c      	strb	r4, [r1, #0]
 800d5f4:	ac1e      	add	r4, sp, #120	; 0x78
 800d5f6:	1900      	adds	r0, r0, r4
 800d5f8:	4283      	cmp	r3, r0
 800d5fa:	d200      	bcs.n	800d5fe <_svfprintf_r+0x656>
 800d5fc:	e18e      	b.n	800d91c <_svfprintf_r+0x974>
 800d5fe:	2300      	movs	r3, #0
 800d600:	4281      	cmp	r1, r0
 800d602:	d804      	bhi.n	800d60e <_svfprintf_r+0x666>
 800d604:	aa1e      	add	r2, sp, #120	; 0x78
 800d606:	3339      	adds	r3, #57	; 0x39
 800d608:	189b      	adds	r3, r3, r2
 800d60a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d60c:	1a9b      	subs	r3, r3, r2
 800d60e:	222a      	movs	r2, #42	; 0x2a
 800d610:	a91e      	add	r1, sp, #120	; 0x78
 800d612:	1852      	adds	r2, r2, r1
 800d614:	18d3      	adds	r3, r2, r3
 800d616:	aa28      	add	r2, sp, #160	; 0xa0
 800d618:	1a9b      	subs	r3, r3, r2
 800d61a:	931e      	str	r3, [sp, #120]	; 0x78
 800d61c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d61e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d620:	4694      	mov	ip, r2
 800d622:	4463      	add	r3, ip
 800d624:	9309      	str	r3, [sp, #36]	; 0x24
 800d626:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d628:	2b01      	cmp	r3, #1
 800d62a:	dc01      	bgt.n	800d630 <_svfprintf_r+0x688>
 800d62c:	07f3      	lsls	r3, r6, #31
 800d62e:	d504      	bpl.n	800d63a <_svfprintf_r+0x692>
 800d630:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d634:	4694      	mov	ip, r2
 800d636:	4463      	add	r3, ip
 800d638:	9309      	str	r3, [sp, #36]	; 0x24
 800d63a:	2280      	movs	r2, #128	; 0x80
 800d63c:	4b74      	ldr	r3, [pc, #464]	; (800d810 <_svfprintf_r+0x868>)
 800d63e:	0052      	lsls	r2, r2, #1
 800d640:	4033      	ands	r3, r6
 800d642:	431a      	orrs	r2, r3
 800d644:	2300      	movs	r3, #0
 800d646:	001d      	movs	r5, r3
 800d648:	921a      	str	r2, [sp, #104]	; 0x68
 800d64a:	9310      	str	r3, [sp, #64]	; 0x40
 800d64c:	9311      	str	r3, [sp, #68]	; 0x44
 800d64e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d650:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800d652:	9319      	str	r3, [sp, #100]	; 0x64
 800d654:	2b00      	cmp	r3, #0
 800d656:	d006      	beq.n	800d666 <_svfprintf_r+0x6be>
 800d658:	231b      	movs	r3, #27
 800d65a:	aa1e      	add	r2, sp, #120	; 0x78
 800d65c:	189b      	adds	r3, r3, r2
 800d65e:	222d      	movs	r2, #45	; 0x2d
 800d660:	701a      	strb	r2, [r3, #0]
 800d662:	2300      	movs	r3, #0
 800d664:	9319      	str	r3, [sp, #100]	; 0x64
 800d666:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d668:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d66a:	931a      	str	r3, [sp, #104]	; 0x68
 800d66c:	4293      	cmp	r3, r2
 800d66e:	da00      	bge.n	800d672 <_svfprintf_r+0x6ca>
 800d670:	921a      	str	r2, [sp, #104]	; 0x68
 800d672:	231b      	movs	r3, #27
 800d674:	aa1e      	add	r2, sp, #120	; 0x78
 800d676:	189b      	adds	r3, r3, r2
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	1e5a      	subs	r2, r3, #1
 800d67c:	4193      	sbcs	r3, r2
 800d67e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d680:	18d3      	adds	r3, r2, r3
 800d682:	931a      	str	r3, [sp, #104]	; 0x68
 800d684:	0032      	movs	r2, r6
 800d686:	2302      	movs	r3, #2
 800d688:	401a      	ands	r2, r3
 800d68a:	9220      	str	r2, [sp, #128]	; 0x80
 800d68c:	421e      	tst	r6, r3
 800d68e:	d002      	beq.n	800d696 <_svfprintf_r+0x6ee>
 800d690:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d692:	3302      	adds	r3, #2
 800d694:	931a      	str	r3, [sp, #104]	; 0x68
 800d696:	2384      	movs	r3, #132	; 0x84
 800d698:	0032      	movs	r2, r6
 800d69a:	401a      	ands	r2, r3
 800d69c:	9221      	str	r2, [sp, #132]	; 0x84
 800d69e:	421e      	tst	r6, r3
 800d6a0:	d11f      	bne.n	800d6e2 <_svfprintf_r+0x73a>
 800d6a2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d6a4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d6a6:	1a9c      	subs	r4, r3, r2
 800d6a8:	2c00      	cmp	r4, #0
 800d6aa:	dd1a      	ble.n	800d6e2 <_svfprintf_r+0x73a>
 800d6ac:	0039      	movs	r1, r7
 800d6ae:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d6b0:	4858      	ldr	r0, [pc, #352]	; (800d814 <_svfprintf_r+0x86c>)
 800d6b2:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d6b4:	3301      	adds	r3, #1
 800d6b6:	3108      	adds	r1, #8
 800d6b8:	6038      	str	r0, [r7, #0]
 800d6ba:	2c10      	cmp	r4, #16
 800d6bc:	dd00      	ble.n	800d6c0 <_svfprintf_r+0x718>
 800d6be:	e31c      	b.n	800dcfa <_svfprintf_r+0xd52>
 800d6c0:	607c      	str	r4, [r7, #4]
 800d6c2:	18a4      	adds	r4, r4, r2
 800d6c4:	000f      	movs	r7, r1
 800d6c6:	942e      	str	r4, [sp, #184]	; 0xb8
 800d6c8:	932d      	str	r3, [sp, #180]	; 0xb4
 800d6ca:	2b07      	cmp	r3, #7
 800d6cc:	dd09      	ble.n	800d6e2 <_svfprintf_r+0x73a>
 800d6ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d6d0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d6d2:	aa2c      	add	r2, sp, #176	; 0xb0
 800d6d4:	f003 fd7e 	bl	80111d4 <__ssprint_r>
 800d6d8:	2800      	cmp	r0, #0
 800d6da:	d001      	beq.n	800d6e0 <_svfprintf_r+0x738>
 800d6dc:	f000 fe43 	bl	800e366 <_svfprintf_r+0x13be>
 800d6e0:	af2f      	add	r7, sp, #188	; 0xbc
 800d6e2:	221b      	movs	r2, #27
 800d6e4:	a91e      	add	r1, sp, #120	; 0x78
 800d6e6:	1852      	adds	r2, r2, r1
 800d6e8:	7811      	ldrb	r1, [r2, #0]
 800d6ea:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d6ec:	2900      	cmp	r1, #0
 800d6ee:	d014      	beq.n	800d71a <_svfprintf_r+0x772>
 800d6f0:	603a      	str	r2, [r7, #0]
 800d6f2:	2201      	movs	r2, #1
 800d6f4:	189b      	adds	r3, r3, r2
 800d6f6:	932e      	str	r3, [sp, #184]	; 0xb8
 800d6f8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d6fa:	607a      	str	r2, [r7, #4]
 800d6fc:	189b      	adds	r3, r3, r2
 800d6fe:	932d      	str	r3, [sp, #180]	; 0xb4
 800d700:	3708      	adds	r7, #8
 800d702:	2b07      	cmp	r3, #7
 800d704:	dd09      	ble.n	800d71a <_svfprintf_r+0x772>
 800d706:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d708:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d70a:	aa2c      	add	r2, sp, #176	; 0xb0
 800d70c:	f003 fd62 	bl	80111d4 <__ssprint_r>
 800d710:	2800      	cmp	r0, #0
 800d712:	d001      	beq.n	800d718 <_svfprintf_r+0x770>
 800d714:	f000 fe27 	bl	800e366 <_svfprintf_r+0x13be>
 800d718:	af2f      	add	r7, sp, #188	; 0xbc
 800d71a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d71c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d71e:	2a00      	cmp	r2, #0
 800d720:	d015      	beq.n	800d74e <_svfprintf_r+0x7a6>
 800d722:	aa25      	add	r2, sp, #148	; 0x94
 800d724:	603a      	str	r2, [r7, #0]
 800d726:	2202      	movs	r2, #2
 800d728:	189b      	adds	r3, r3, r2
 800d72a:	932e      	str	r3, [sp, #184]	; 0xb8
 800d72c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d72e:	607a      	str	r2, [r7, #4]
 800d730:	3301      	adds	r3, #1
 800d732:	932d      	str	r3, [sp, #180]	; 0xb4
 800d734:	3708      	adds	r7, #8
 800d736:	2b07      	cmp	r3, #7
 800d738:	dd09      	ble.n	800d74e <_svfprintf_r+0x7a6>
 800d73a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d73c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d73e:	aa2c      	add	r2, sp, #176	; 0xb0
 800d740:	f003 fd48 	bl	80111d4 <__ssprint_r>
 800d744:	2800      	cmp	r0, #0
 800d746:	d001      	beq.n	800d74c <_svfprintf_r+0x7a4>
 800d748:	f000 fe0d 	bl	800e366 <_svfprintf_r+0x13be>
 800d74c:	af2f      	add	r7, sp, #188	; 0xbc
 800d74e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d750:	2b80      	cmp	r3, #128	; 0x80
 800d752:	d11f      	bne.n	800d794 <_svfprintf_r+0x7ec>
 800d754:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d756:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d758:	1a9c      	subs	r4, r3, r2
 800d75a:	2c00      	cmp	r4, #0
 800d75c:	dd1a      	ble.n	800d794 <_svfprintf_r+0x7ec>
 800d75e:	0039      	movs	r1, r7
 800d760:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d762:	482d      	ldr	r0, [pc, #180]	; (800d818 <_svfprintf_r+0x870>)
 800d764:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d766:	3301      	adds	r3, #1
 800d768:	3108      	adds	r1, #8
 800d76a:	6038      	str	r0, [r7, #0]
 800d76c:	2c10      	cmp	r4, #16
 800d76e:	dd00      	ble.n	800d772 <_svfprintf_r+0x7ca>
 800d770:	e2d6      	b.n	800dd20 <_svfprintf_r+0xd78>
 800d772:	607c      	str	r4, [r7, #4]
 800d774:	18a4      	adds	r4, r4, r2
 800d776:	000f      	movs	r7, r1
 800d778:	942e      	str	r4, [sp, #184]	; 0xb8
 800d77a:	932d      	str	r3, [sp, #180]	; 0xb4
 800d77c:	2b07      	cmp	r3, #7
 800d77e:	dd09      	ble.n	800d794 <_svfprintf_r+0x7ec>
 800d780:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d782:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d784:	aa2c      	add	r2, sp, #176	; 0xb0
 800d786:	f003 fd25 	bl	80111d4 <__ssprint_r>
 800d78a:	2800      	cmp	r0, #0
 800d78c:	d001      	beq.n	800d792 <_svfprintf_r+0x7ea>
 800d78e:	f000 fdea 	bl	800e366 <_svfprintf_r+0x13be>
 800d792:	af2f      	add	r7, sp, #188	; 0xbc
 800d794:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d796:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d798:	1a9c      	subs	r4, r3, r2
 800d79a:	2c00      	cmp	r4, #0
 800d79c:	dd1a      	ble.n	800d7d4 <_svfprintf_r+0x82c>
 800d79e:	0039      	movs	r1, r7
 800d7a0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d7a2:	481d      	ldr	r0, [pc, #116]	; (800d818 <_svfprintf_r+0x870>)
 800d7a4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d7a6:	3301      	adds	r3, #1
 800d7a8:	3108      	adds	r1, #8
 800d7aa:	6038      	str	r0, [r7, #0]
 800d7ac:	2c10      	cmp	r4, #16
 800d7ae:	dd00      	ble.n	800d7b2 <_svfprintf_r+0x80a>
 800d7b0:	e2c9      	b.n	800dd46 <_svfprintf_r+0xd9e>
 800d7b2:	18a2      	adds	r2, r4, r2
 800d7b4:	607c      	str	r4, [r7, #4]
 800d7b6:	922e      	str	r2, [sp, #184]	; 0xb8
 800d7b8:	000f      	movs	r7, r1
 800d7ba:	932d      	str	r3, [sp, #180]	; 0xb4
 800d7bc:	2b07      	cmp	r3, #7
 800d7be:	dd09      	ble.n	800d7d4 <_svfprintf_r+0x82c>
 800d7c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d7c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d7c4:	aa2c      	add	r2, sp, #176	; 0xb0
 800d7c6:	f003 fd05 	bl	80111d4 <__ssprint_r>
 800d7ca:	2800      	cmp	r0, #0
 800d7cc:	d001      	beq.n	800d7d2 <_svfprintf_r+0x82a>
 800d7ce:	f000 fdca 	bl	800e366 <_svfprintf_r+0x13be>
 800d7d2:	af2f      	add	r7, sp, #188	; 0xbc
 800d7d4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d7d6:	9319      	str	r3, [sp, #100]	; 0x64
 800d7d8:	05f3      	lsls	r3, r6, #23
 800d7da:	d500      	bpl.n	800d7de <_svfprintf_r+0x836>
 800d7dc:	e2ce      	b.n	800dd7c <_svfprintf_r+0xdd4>
 800d7de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d7e0:	9b08      	ldr	r3, [sp, #32]
 800d7e2:	4694      	mov	ip, r2
 800d7e4:	603b      	str	r3, [r7, #0]
 800d7e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7e8:	607b      	str	r3, [r7, #4]
 800d7ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d7ec:	4463      	add	r3, ip
 800d7ee:	932e      	str	r3, [sp, #184]	; 0xb8
 800d7f0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d7f2:	3301      	adds	r3, #1
 800d7f4:	932d      	str	r3, [sp, #180]	; 0xb4
 800d7f6:	2b07      	cmp	r3, #7
 800d7f8:	dd00      	ble.n	800d7fc <_svfprintf_r+0x854>
 800d7fa:	e3a3      	b.n	800df44 <_svfprintf_r+0xf9c>
 800d7fc:	3708      	adds	r7, #8
 800d7fe:	e301      	b.n	800de04 <_svfprintf_r+0xe5c>
 800d800:	0801465c 	.word	0x0801465c
 800d804:	0801466d 	.word	0x0801466d
 800d808:	40300000 	.word	0x40300000
 800d80c:	3fe00000 	.word	0x3fe00000
 800d810:	fffffbff 	.word	0xfffffbff
 800d814:	08014680 	.word	0x08014680
 800d818:	08014690 	.word	0x08014690
 800d81c:	9b08      	ldr	r3, [sp, #32]
 800d81e:	930c      	str	r3, [sp, #48]	; 0x30
 800d820:	e610      	b.n	800d444 <_svfprintf_r+0x49c>
 800d822:	2306      	movs	r3, #6
 800d824:	e5fd      	b.n	800d422 <_svfprintf_r+0x47a>
 800d826:	930e      	str	r3, [sp, #56]	; 0x38
 800d828:	2300      	movs	r3, #0
 800d82a:	e61a      	b.n	800d462 <_svfprintf_r+0x4ba>
 800d82c:	7010      	strb	r0, [r2, #0]
 800d82e:	e684      	b.n	800d53a <_svfprintf_r+0x592>
 800d830:	7018      	strb	r0, [r3, #0]
 800d832:	3301      	adds	r3, #1
 800d834:	1aca      	subs	r2, r1, r3
 800d836:	d5fb      	bpl.n	800d830 <_svfprintf_r+0x888>
 800d838:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d83a:	2300      	movs	r3, #0
 800d83c:	3201      	adds	r2, #1
 800d83e:	db01      	blt.n	800d844 <_svfprintf_r+0x89c>
 800d840:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d842:	3301      	adds	r3, #1
 800d844:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d846:	18d3      	adds	r3, r2, r3
 800d848:	9323      	str	r3, [sp, #140]	; 0x8c
 800d84a:	e684      	b.n	800d556 <_svfprintf_r+0x5ae>
 800d84c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d84e:	9920      	ldr	r1, [sp, #128]	; 0x80
 800d850:	2030      	movs	r0, #48	; 0x30
 800d852:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d854:	1851      	adds	r1, r2, r1
 800d856:	e7ed      	b.n	800d834 <_svfprintf_r+0x88c>
 800d858:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d85a:	2303      	movs	r3, #3
 800d85c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d85e:	2a46      	cmp	r2, #70	; 0x46
 800d860:	d006      	beq.n	800d870 <_svfprintf_r+0x8c8>
 800d862:	0014      	movs	r4, r2
 800d864:	3c45      	subs	r4, #69	; 0x45
 800d866:	4262      	negs	r2, r4
 800d868:	4154      	adcs	r4, r2
 800d86a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d86c:	3b01      	subs	r3, #1
 800d86e:	1914      	adds	r4, r2, r4
 800d870:	aa2a      	add	r2, sp, #168	; 0xa8
 800d872:	9204      	str	r2, [sp, #16]
 800d874:	aa27      	add	r2, sp, #156	; 0x9c
 800d876:	9203      	str	r2, [sp, #12]
 800d878:	aa26      	add	r2, sp, #152	; 0x98
 800d87a:	9202      	str	r2, [sp, #8]
 800d87c:	9300      	str	r3, [sp, #0]
 800d87e:	002a      	movs	r2, r5
 800d880:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d882:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d884:	9401      	str	r4, [sp, #4]
 800d886:	f002 fad7 	bl	800fe38 <_dtoa_r>
 800d88a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d88c:	9008      	str	r0, [sp, #32]
 800d88e:	2b47      	cmp	r3, #71	; 0x47
 800d890:	d103      	bne.n	800d89a <_svfprintf_r+0x8f2>
 800d892:	07f3      	lsls	r3, r6, #31
 800d894:	d401      	bmi.n	800d89a <_svfprintf_r+0x8f2>
 800d896:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d898:	e65e      	b.n	800d558 <_svfprintf_r+0x5b0>
 800d89a:	9b08      	ldr	r3, [sp, #32]
 800d89c:	191b      	adds	r3, r3, r4
 800d89e:	9311      	str	r3, [sp, #68]	; 0x44
 800d8a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d8a2:	2b46      	cmp	r3, #70	; 0x46
 800d8a4:	d112      	bne.n	800d8cc <_svfprintf_r+0x924>
 800d8a6:	9b08      	ldr	r3, [sp, #32]
 800d8a8:	781b      	ldrb	r3, [r3, #0]
 800d8aa:	2b30      	cmp	r3, #48	; 0x30
 800d8ac:	d10a      	bne.n	800d8c4 <_svfprintf_r+0x91c>
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	0028      	movs	r0, r5
 800d8b4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d8b6:	f7f2 fdc7 	bl	8000448 <__aeabi_dcmpeq>
 800d8ba:	2800      	cmp	r0, #0
 800d8bc:	d102      	bne.n	800d8c4 <_svfprintf_r+0x91c>
 800d8be:	2301      	movs	r3, #1
 800d8c0:	1b1b      	subs	r3, r3, r4
 800d8c2:	9326      	str	r3, [sp, #152]	; 0x98
 800d8c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d8c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d8c8:	18d3      	adds	r3, r2, r3
 800d8ca:	9311      	str	r3, [sp, #68]	; 0x44
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	0028      	movs	r0, r5
 800d8d2:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d8d4:	f7f2 fdb8 	bl	8000448 <__aeabi_dcmpeq>
 800d8d8:	2800      	cmp	r0, #0
 800d8da:	d001      	beq.n	800d8e0 <_svfprintf_r+0x938>
 800d8dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d8de:	932a      	str	r3, [sp, #168]	; 0xa8
 800d8e0:	2230      	movs	r2, #48	; 0x30
 800d8e2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d8e4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d8e6:	4299      	cmp	r1, r3
 800d8e8:	d9d5      	bls.n	800d896 <_svfprintf_r+0x8ee>
 800d8ea:	1c59      	adds	r1, r3, #1
 800d8ec:	912a      	str	r1, [sp, #168]	; 0xa8
 800d8ee:	701a      	strb	r2, [r3, #0]
 800d8f0:	e7f7      	b.n	800d8e2 <_svfprintf_r+0x93a>
 800d8f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d8f4:	2b46      	cmp	r3, #70	; 0x46
 800d8f6:	d000      	beq.n	800d8fa <_svfprintf_r+0x952>
 800d8f8:	e63f      	b.n	800d57a <_svfprintf_r+0x5d2>
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	0033      	movs	r3, r6
 800d8fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d900:	4013      	ands	r3, r2
 800d902:	430b      	orrs	r3, r1
 800d904:	2d00      	cmp	r5, #0
 800d906:	dd2c      	ble.n	800d962 <_svfprintf_r+0x9ba>
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d046      	beq.n	800d99a <_svfprintf_r+0x9f2>
 800d90c:	000a      	movs	r2, r1
 800d90e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d910:	18eb      	adds	r3, r5, r3
 800d912:	18d3      	adds	r3, r2, r3
 800d914:	9309      	str	r3, [sp, #36]	; 0x24
 800d916:	2366      	movs	r3, #102	; 0x66
 800d918:	930f      	str	r3, [sp, #60]	; 0x3c
 800d91a:	e030      	b.n	800d97e <_svfprintf_r+0x9d6>
 800d91c:	781c      	ldrb	r4, [r3, #0]
 800d91e:	3301      	adds	r3, #1
 800d920:	7014      	strb	r4, [r2, #0]
 800d922:	3201      	adds	r2, #1
 800d924:	e668      	b.n	800d5f8 <_svfprintf_r+0x650>
 800d926:	222a      	movs	r2, #42	; 0x2a
 800d928:	ab1e      	add	r3, sp, #120	; 0x78
 800d92a:	18d2      	adds	r2, r2, r3
 800d92c:	2800      	cmp	r0, #0
 800d92e:	d104      	bne.n	800d93a <_svfprintf_r+0x992>
 800d930:	2330      	movs	r3, #48	; 0x30
 800d932:	222b      	movs	r2, #43	; 0x2b
 800d934:	708b      	strb	r3, [r1, #2]
 800d936:	ab1e      	add	r3, sp, #120	; 0x78
 800d938:	18d2      	adds	r2, r2, r3
 800d93a:	3430      	adds	r4, #48	; 0x30
 800d93c:	1c53      	adds	r3, r2, #1
 800d93e:	7014      	strb	r4, [r2, #0]
 800d940:	e669      	b.n	800d616 <_svfprintf_r+0x66e>
 800d942:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d944:	42ab      	cmp	r3, r5
 800d946:	dd12      	ble.n	800d96e <_svfprintf_r+0x9c6>
 800d948:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d94a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d94c:	4694      	mov	ip, r2
 800d94e:	4463      	add	r3, ip
 800d950:	9309      	str	r3, [sp, #36]	; 0x24
 800d952:	2367      	movs	r3, #103	; 0x67
 800d954:	930f      	str	r3, [sp, #60]	; 0x3c
 800d956:	2d00      	cmp	r5, #0
 800d958:	dc11      	bgt.n	800d97e <_svfprintf_r+0x9d6>
 800d95a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d95c:	1b5b      	subs	r3, r3, r5
 800d95e:	3301      	adds	r3, #1
 800d960:	e00c      	b.n	800d97c <_svfprintf_r+0x9d4>
 800d962:	2b00      	cmp	r3, #0
 800d964:	d01b      	beq.n	800d99e <_svfprintf_r+0x9f6>
 800d966:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d968:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d96a:	3301      	adds	r3, #1
 800d96c:	e7d1      	b.n	800d912 <_svfprintf_r+0x96a>
 800d96e:	2367      	movs	r3, #103	; 0x67
 800d970:	9509      	str	r5, [sp, #36]	; 0x24
 800d972:	930f      	str	r3, [sp, #60]	; 0x3c
 800d974:	07f3      	lsls	r3, r6, #31
 800d976:	d502      	bpl.n	800d97e <_svfprintf_r+0x9d6>
 800d978:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d97a:	18eb      	adds	r3, r5, r3
 800d97c:	9309      	str	r3, [sp, #36]	; 0x24
 800d97e:	2380      	movs	r3, #128	; 0x80
 800d980:	0032      	movs	r2, r6
 800d982:	00db      	lsls	r3, r3, #3
 800d984:	401a      	ands	r2, r3
 800d986:	9211      	str	r2, [sp, #68]	; 0x44
 800d988:	2200      	movs	r2, #0
 800d98a:	9210      	str	r2, [sp, #64]	; 0x40
 800d98c:	421e      	tst	r6, r3
 800d98e:	d100      	bne.n	800d992 <_svfprintf_r+0x9ea>
 800d990:	e65d      	b.n	800d64e <_svfprintf_r+0x6a6>
 800d992:	4295      	cmp	r5, r2
 800d994:	dc25      	bgt.n	800d9e2 <_svfprintf_r+0xa3a>
 800d996:	9211      	str	r2, [sp, #68]	; 0x44
 800d998:	e659      	b.n	800d64e <_svfprintf_r+0x6a6>
 800d99a:	9509      	str	r5, [sp, #36]	; 0x24
 800d99c:	e7bb      	b.n	800d916 <_svfprintf_r+0x96e>
 800d99e:	2366      	movs	r3, #102	; 0x66
 800d9a0:	9209      	str	r2, [sp, #36]	; 0x24
 800d9a2:	930f      	str	r3, [sp, #60]	; 0x3c
 800d9a4:	e7eb      	b.n	800d97e <_svfprintf_r+0x9d6>
 800d9a6:	42ab      	cmp	r3, r5
 800d9a8:	da0e      	bge.n	800d9c8 <_svfprintf_r+0xa20>
 800d9aa:	1aed      	subs	r5, r5, r3
 800d9ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d9ae:	785b      	ldrb	r3, [r3, #1]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d012      	beq.n	800d9da <_svfprintf_r+0xa32>
 800d9b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9b6:	3301      	adds	r3, #1
 800d9b8:	9311      	str	r3, [sp, #68]	; 0x44
 800d9ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d9bc:	3301      	adds	r3, #1
 800d9be:	9312      	str	r3, [sp, #72]	; 0x48
 800d9c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d9c2:	781b      	ldrb	r3, [r3, #0]
 800d9c4:	2bff      	cmp	r3, #255	; 0xff
 800d9c6:	d1ee      	bne.n	800d9a6 <_svfprintf_r+0x9fe>
 800d9c8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d9ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9cc:	189b      	adds	r3, r3, r2
 800d9ce:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d9d0:	4353      	muls	r3, r2
 800d9d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9d4:	189b      	adds	r3, r3, r2
 800d9d6:	9309      	str	r3, [sp, #36]	; 0x24
 800d9d8:	e639      	b.n	800d64e <_svfprintf_r+0x6a6>
 800d9da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d9dc:	3301      	adds	r3, #1
 800d9de:	9310      	str	r3, [sp, #64]	; 0x40
 800d9e0:	e7ee      	b.n	800d9c0 <_svfprintf_r+0xa18>
 800d9e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d9e4:	9311      	str	r3, [sp, #68]	; 0x44
 800d9e6:	e7eb      	b.n	800d9c0 <_svfprintf_r+0xa18>
 800d9e8:	1d23      	adds	r3, r4, #4
 800d9ea:	930d      	str	r3, [sp, #52]	; 0x34
 800d9ec:	06b3      	lsls	r3, r6, #26
 800d9ee:	d509      	bpl.n	800da04 <_svfprintf_r+0xa5c>
 800d9f0:	6823      	ldr	r3, [r4, #0]
 800d9f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d9f4:	601a      	str	r2, [r3, #0]
 800d9f6:	17d2      	asrs	r2, r2, #31
 800d9f8:	605a      	str	r2, [r3, #4]
 800d9fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d9fc:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800d9fe:	9308      	str	r3, [sp, #32]
 800da00:	f7ff fb0d 	bl	800d01e <_svfprintf_r+0x76>
 800da04:	06f3      	lsls	r3, r6, #27
 800da06:	d503      	bpl.n	800da10 <_svfprintf_r+0xa68>
 800da08:	6823      	ldr	r3, [r4, #0]
 800da0a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800da0c:	601a      	str	r2, [r3, #0]
 800da0e:	e7f4      	b.n	800d9fa <_svfprintf_r+0xa52>
 800da10:	0673      	lsls	r3, r6, #25
 800da12:	d503      	bpl.n	800da1c <_svfprintf_r+0xa74>
 800da14:	6823      	ldr	r3, [r4, #0]
 800da16:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800da18:	801a      	strh	r2, [r3, #0]
 800da1a:	e7ee      	b.n	800d9fa <_svfprintf_r+0xa52>
 800da1c:	05b6      	lsls	r6, r6, #22
 800da1e:	d5f3      	bpl.n	800da08 <_svfprintf_r+0xa60>
 800da20:	6823      	ldr	r3, [r4, #0]
 800da22:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800da24:	701a      	strb	r2, [r3, #0]
 800da26:	e7e8      	b.n	800d9fa <_svfprintf_r+0xa52>
 800da28:	2310      	movs	r3, #16
 800da2a:	431e      	orrs	r6, r3
 800da2c:	2320      	movs	r3, #32
 800da2e:	0030      	movs	r0, r6
 800da30:	4018      	ands	r0, r3
 800da32:	421e      	tst	r6, r3
 800da34:	d00f      	beq.n	800da56 <_svfprintf_r+0xaae>
 800da36:	3b19      	subs	r3, #25
 800da38:	3407      	adds	r4, #7
 800da3a:	439c      	bics	r4, r3
 800da3c:	0022      	movs	r2, r4
 800da3e:	ca18      	ldmia	r2!, {r3, r4}
 800da40:	9306      	str	r3, [sp, #24]
 800da42:	9407      	str	r4, [sp, #28]
 800da44:	920d      	str	r2, [sp, #52]	; 0x34
 800da46:	4bc9      	ldr	r3, [pc, #804]	; (800dd6c <_svfprintf_r+0xdc4>)
 800da48:	401e      	ands	r6, r3
 800da4a:	2300      	movs	r3, #0
 800da4c:	221b      	movs	r2, #27
 800da4e:	a91e      	add	r1, sp, #120	; 0x78
 800da50:	1852      	adds	r2, r2, r1
 800da52:	2100      	movs	r1, #0
 800da54:	e430      	b.n	800d2b8 <_svfprintf_r+0x310>
 800da56:	0022      	movs	r2, r4
 800da58:	ca08      	ldmia	r2!, {r3}
 800da5a:	0031      	movs	r1, r6
 800da5c:	920d      	str	r2, [sp, #52]	; 0x34
 800da5e:	2210      	movs	r2, #16
 800da60:	4011      	ands	r1, r2
 800da62:	4216      	tst	r6, r2
 800da64:	d002      	beq.n	800da6c <_svfprintf_r+0xac4>
 800da66:	9306      	str	r3, [sp, #24]
 800da68:	9007      	str	r0, [sp, #28]
 800da6a:	e7ec      	b.n	800da46 <_svfprintf_r+0xa9e>
 800da6c:	2240      	movs	r2, #64	; 0x40
 800da6e:	0030      	movs	r0, r6
 800da70:	4010      	ands	r0, r2
 800da72:	4216      	tst	r6, r2
 800da74:	d003      	beq.n	800da7e <_svfprintf_r+0xad6>
 800da76:	b29b      	uxth	r3, r3
 800da78:	9306      	str	r3, [sp, #24]
 800da7a:	9107      	str	r1, [sp, #28]
 800da7c:	e7e3      	b.n	800da46 <_svfprintf_r+0xa9e>
 800da7e:	2280      	movs	r2, #128	; 0x80
 800da80:	0031      	movs	r1, r6
 800da82:	0092      	lsls	r2, r2, #2
 800da84:	4011      	ands	r1, r2
 800da86:	4216      	tst	r6, r2
 800da88:	d0f6      	beq.n	800da78 <_svfprintf_r+0xad0>
 800da8a:	b2db      	uxtb	r3, r3
 800da8c:	e7eb      	b.n	800da66 <_svfprintf_r+0xabe>
 800da8e:	0023      	movs	r3, r4
 800da90:	cb04      	ldmia	r3!, {r2}
 800da92:	49b7      	ldr	r1, [pc, #732]	; (800dd70 <_svfprintf_r+0xdc8>)
 800da94:	9206      	str	r2, [sp, #24]
 800da96:	aa25      	add	r2, sp, #148	; 0x94
 800da98:	8011      	strh	r1, [r2, #0]
 800da9a:	4ab6      	ldr	r2, [pc, #728]	; (800dd74 <_svfprintf_r+0xdcc>)
 800da9c:	930d      	str	r3, [sp, #52]	; 0x34
 800da9e:	2300      	movs	r3, #0
 800daa0:	921f      	str	r2, [sp, #124]	; 0x7c
 800daa2:	2278      	movs	r2, #120	; 0x78
 800daa4:	9307      	str	r3, [sp, #28]
 800daa6:	3302      	adds	r3, #2
 800daa8:	431e      	orrs	r6, r3
 800daaa:	920f      	str	r2, [sp, #60]	; 0x3c
 800daac:	e7ce      	b.n	800da4c <_svfprintf_r+0xaa4>
 800daae:	0023      	movs	r3, r4
 800dab0:	cb04      	ldmia	r3!, {r2}
 800dab2:	2400      	movs	r4, #0
 800dab4:	930d      	str	r3, [sp, #52]	; 0x34
 800dab6:	231b      	movs	r3, #27
 800dab8:	9208      	str	r2, [sp, #32]
 800daba:	aa1e      	add	r2, sp, #120	; 0x78
 800dabc:	189b      	adds	r3, r3, r2
 800dabe:	701c      	strb	r4, [r3, #0]
 800dac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dac2:	3301      	adds	r3, #1
 800dac4:	d00e      	beq.n	800dae4 <_svfprintf_r+0xb3c>
 800dac6:	0021      	movs	r1, r4
 800dac8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800daca:	9808      	ldr	r0, [sp, #32]
 800dacc:	f002 f83a 	bl	800fb44 <memchr>
 800dad0:	900c      	str	r0, [sp, #48]	; 0x30
 800dad2:	42a0      	cmp	r0, r4
 800dad4:	d100      	bne.n	800dad8 <_svfprintf_r+0xb30>
 800dad6:	e10d      	b.n	800dcf4 <_svfprintf_r+0xd4c>
 800dad8:	9a08      	ldr	r2, [sp, #32]
 800dada:	1a83      	subs	r3, r0, r2
 800dadc:	9309      	str	r3, [sp, #36]	; 0x24
 800dade:	0023      	movs	r3, r4
 800dae0:	940c      	str	r4, [sp, #48]	; 0x30
 800dae2:	e44e      	b.n	800d382 <_svfprintf_r+0x3da>
 800dae4:	9808      	ldr	r0, [sp, #32]
 800dae6:	f7f2 fb0d 	bl	8000104 <strlen>
 800daea:	9009      	str	r0, [sp, #36]	; 0x24
 800daec:	e7f7      	b.n	800dade <_svfprintf_r+0xb36>
 800daee:	2310      	movs	r3, #16
 800daf0:	431e      	orrs	r6, r3
 800daf2:	2320      	movs	r3, #32
 800daf4:	0030      	movs	r0, r6
 800daf6:	4018      	ands	r0, r3
 800daf8:	421e      	tst	r6, r3
 800dafa:	d009      	beq.n	800db10 <_svfprintf_r+0xb68>
 800dafc:	3b19      	subs	r3, #25
 800dafe:	3407      	adds	r4, #7
 800db00:	439c      	bics	r4, r3
 800db02:	0022      	movs	r2, r4
 800db04:	ca18      	ldmia	r2!, {r3, r4}
 800db06:	9306      	str	r3, [sp, #24]
 800db08:	9407      	str	r4, [sp, #28]
 800db0a:	920d      	str	r2, [sp, #52]	; 0x34
 800db0c:	2301      	movs	r3, #1
 800db0e:	e79d      	b.n	800da4c <_svfprintf_r+0xaa4>
 800db10:	0023      	movs	r3, r4
 800db12:	cb04      	ldmia	r3!, {r2}
 800db14:	0031      	movs	r1, r6
 800db16:	930d      	str	r3, [sp, #52]	; 0x34
 800db18:	2310      	movs	r3, #16
 800db1a:	4019      	ands	r1, r3
 800db1c:	421e      	tst	r6, r3
 800db1e:	d003      	beq.n	800db28 <_svfprintf_r+0xb80>
 800db20:	9206      	str	r2, [sp, #24]
 800db22:	9007      	str	r0, [sp, #28]
 800db24:	3b0f      	subs	r3, #15
 800db26:	e791      	b.n	800da4c <_svfprintf_r+0xaa4>
 800db28:	2340      	movs	r3, #64	; 0x40
 800db2a:	0030      	movs	r0, r6
 800db2c:	4018      	ands	r0, r3
 800db2e:	421e      	tst	r6, r3
 800db30:	d003      	beq.n	800db3a <_svfprintf_r+0xb92>
 800db32:	b293      	uxth	r3, r2
 800db34:	9306      	str	r3, [sp, #24]
 800db36:	9107      	str	r1, [sp, #28]
 800db38:	e7e8      	b.n	800db0c <_svfprintf_r+0xb64>
 800db3a:	2380      	movs	r3, #128	; 0x80
 800db3c:	0031      	movs	r1, r6
 800db3e:	009b      	lsls	r3, r3, #2
 800db40:	4019      	ands	r1, r3
 800db42:	421e      	tst	r6, r3
 800db44:	d003      	beq.n	800db4e <_svfprintf_r+0xba6>
 800db46:	b2d3      	uxtb	r3, r2
 800db48:	9306      	str	r3, [sp, #24]
 800db4a:	9007      	str	r0, [sp, #28]
 800db4c:	e7de      	b.n	800db0c <_svfprintf_r+0xb64>
 800db4e:	9206      	str	r2, [sp, #24]
 800db50:	e7f1      	b.n	800db36 <_svfprintf_r+0xb8e>
 800db52:	4b89      	ldr	r3, [pc, #548]	; (800dd78 <_svfprintf_r+0xdd0>)
 800db54:	0030      	movs	r0, r6
 800db56:	931f      	str	r3, [sp, #124]	; 0x7c
 800db58:	2320      	movs	r3, #32
 800db5a:	4018      	ands	r0, r3
 800db5c:	421e      	tst	r6, r3
 800db5e:	d01a      	beq.n	800db96 <_svfprintf_r+0xbee>
 800db60:	3b19      	subs	r3, #25
 800db62:	3407      	adds	r4, #7
 800db64:	439c      	bics	r4, r3
 800db66:	0022      	movs	r2, r4
 800db68:	ca18      	ldmia	r2!, {r3, r4}
 800db6a:	9306      	str	r3, [sp, #24]
 800db6c:	9407      	str	r4, [sp, #28]
 800db6e:	920d      	str	r2, [sp, #52]	; 0x34
 800db70:	07f3      	lsls	r3, r6, #31
 800db72:	d50a      	bpl.n	800db8a <_svfprintf_r+0xbe2>
 800db74:	9b06      	ldr	r3, [sp, #24]
 800db76:	9a07      	ldr	r2, [sp, #28]
 800db78:	4313      	orrs	r3, r2
 800db7a:	d006      	beq.n	800db8a <_svfprintf_r+0xbe2>
 800db7c:	2230      	movs	r2, #48	; 0x30
 800db7e:	ab25      	add	r3, sp, #148	; 0x94
 800db80:	701a      	strb	r2, [r3, #0]
 800db82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800db84:	705a      	strb	r2, [r3, #1]
 800db86:	2302      	movs	r3, #2
 800db88:	431e      	orrs	r6, r3
 800db8a:	4b78      	ldr	r3, [pc, #480]	; (800dd6c <_svfprintf_r+0xdc4>)
 800db8c:	401e      	ands	r6, r3
 800db8e:	2302      	movs	r3, #2
 800db90:	e75c      	b.n	800da4c <_svfprintf_r+0xaa4>
 800db92:	4b78      	ldr	r3, [pc, #480]	; (800dd74 <_svfprintf_r+0xdcc>)
 800db94:	e7de      	b.n	800db54 <_svfprintf_r+0xbac>
 800db96:	0023      	movs	r3, r4
 800db98:	cb04      	ldmia	r3!, {r2}
 800db9a:	0031      	movs	r1, r6
 800db9c:	930d      	str	r3, [sp, #52]	; 0x34
 800db9e:	2310      	movs	r3, #16
 800dba0:	4019      	ands	r1, r3
 800dba2:	421e      	tst	r6, r3
 800dba4:	d002      	beq.n	800dbac <_svfprintf_r+0xc04>
 800dba6:	9206      	str	r2, [sp, #24]
 800dba8:	9007      	str	r0, [sp, #28]
 800dbaa:	e7e1      	b.n	800db70 <_svfprintf_r+0xbc8>
 800dbac:	2340      	movs	r3, #64	; 0x40
 800dbae:	0030      	movs	r0, r6
 800dbb0:	4018      	ands	r0, r3
 800dbb2:	421e      	tst	r6, r3
 800dbb4:	d003      	beq.n	800dbbe <_svfprintf_r+0xc16>
 800dbb6:	b293      	uxth	r3, r2
 800dbb8:	9306      	str	r3, [sp, #24]
 800dbba:	9107      	str	r1, [sp, #28]
 800dbbc:	e7d8      	b.n	800db70 <_svfprintf_r+0xbc8>
 800dbbe:	2380      	movs	r3, #128	; 0x80
 800dbc0:	0031      	movs	r1, r6
 800dbc2:	009b      	lsls	r3, r3, #2
 800dbc4:	4019      	ands	r1, r3
 800dbc6:	421e      	tst	r6, r3
 800dbc8:	d002      	beq.n	800dbd0 <_svfprintf_r+0xc28>
 800dbca:	b2d3      	uxtb	r3, r2
 800dbcc:	9306      	str	r3, [sp, #24]
 800dbce:	e7eb      	b.n	800dba8 <_svfprintf_r+0xc00>
 800dbd0:	9206      	str	r2, [sp, #24]
 800dbd2:	e7f2      	b.n	800dbba <_svfprintf_r+0xc12>
 800dbd4:	9b07      	ldr	r3, [sp, #28]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d10a      	bne.n	800dbf0 <_svfprintf_r+0xc48>
 800dbda:	9b06      	ldr	r3, [sp, #24]
 800dbdc:	2b09      	cmp	r3, #9
 800dbde:	d807      	bhi.n	800dbf0 <_svfprintf_r+0xc48>
 800dbe0:	23e7      	movs	r3, #231	; 0xe7
 800dbe2:	aa1e      	add	r2, sp, #120	; 0x78
 800dbe4:	189b      	adds	r3, r3, r2
 800dbe6:	9a06      	ldr	r2, [sp, #24]
 800dbe8:	3230      	adds	r2, #48	; 0x30
 800dbea:	701a      	strb	r2, [r3, #0]
 800dbec:	f000 fc18 	bl	800e420 <_svfprintf_r+0x1478>
 800dbf0:	2680      	movs	r6, #128	; 0x80
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	00f6      	lsls	r6, r6, #3
 800dbf6:	930e      	str	r3, [sp, #56]	; 0x38
 800dbf8:	ad58      	add	r5, sp, #352	; 0x160
 800dbfa:	4026      	ands	r6, r4
 800dbfc:	220a      	movs	r2, #10
 800dbfe:	9806      	ldr	r0, [sp, #24]
 800dc00:	9907      	ldr	r1, [sp, #28]
 800dc02:	2300      	movs	r3, #0
 800dc04:	f7f2 fc4e 	bl	80004a4 <__aeabi_uldivmod>
 800dc08:	1e6b      	subs	r3, r5, #1
 800dc0a:	3230      	adds	r2, #48	; 0x30
 800dc0c:	9308      	str	r3, [sp, #32]
 800dc0e:	701a      	strb	r2, [r3, #0]
 800dc10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc12:	900c      	str	r0, [sp, #48]	; 0x30
 800dc14:	3301      	adds	r3, #1
 800dc16:	9110      	str	r1, [sp, #64]	; 0x40
 800dc18:	930e      	str	r3, [sp, #56]	; 0x38
 800dc1a:	2e00      	cmp	r6, #0
 800dc1c:	d01d      	beq.n	800dc5a <_svfprintf_r+0xcb2>
 800dc1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dc20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	429a      	cmp	r2, r3
 800dc26:	d118      	bne.n	800dc5a <_svfprintf_r+0xcb2>
 800dc28:	2aff      	cmp	r2, #255	; 0xff
 800dc2a:	d016      	beq.n	800dc5a <_svfprintf_r+0xcb2>
 800dc2c:	9b07      	ldr	r3, [sp, #28]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d102      	bne.n	800dc38 <_svfprintf_r+0xc90>
 800dc32:	9b06      	ldr	r3, [sp, #24]
 800dc34:	2b09      	cmp	r3, #9
 800dc36:	d910      	bls.n	800dc5a <_svfprintf_r+0xcb2>
 800dc38:	9b08      	ldr	r3, [sp, #32]
 800dc3a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800dc3c:	991d      	ldr	r1, [sp, #116]	; 0x74
 800dc3e:	1a9b      	subs	r3, r3, r2
 800dc40:	0018      	movs	r0, r3
 800dc42:	9308      	str	r3, [sp, #32]
 800dc44:	f7fd ffd1 	bl	800bbea <strncpy>
 800dc48:	2200      	movs	r2, #0
 800dc4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dc4c:	920e      	str	r2, [sp, #56]	; 0x38
 800dc4e:	785b      	ldrb	r3, [r3, #1]
 800dc50:	1e5a      	subs	r2, r3, #1
 800dc52:	4193      	sbcs	r3, r2
 800dc54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dc56:	18d3      	adds	r3, r2, r3
 800dc58:	9312      	str	r3, [sp, #72]	; 0x48
 800dc5a:	9b07      	ldr	r3, [sp, #28]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d10f      	bne.n	800dc80 <_svfprintf_r+0xcd8>
 800dc60:	9b06      	ldr	r3, [sp, #24]
 800dc62:	2b09      	cmp	r3, #9
 800dc64:	d80c      	bhi.n	800dc80 <_svfprintf_r+0xcd8>
 800dc66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc68:	9a08      	ldr	r2, [sp, #32]
 800dc6a:	9319      	str	r3, [sp, #100]	; 0x64
 800dc6c:	ab58      	add	r3, sp, #352	; 0x160
 800dc6e:	1a9b      	subs	r3, r3, r2
 800dc70:	9309      	str	r3, [sp, #36]	; 0x24
 800dc72:	2300      	movs	r3, #0
 800dc74:	0026      	movs	r6, r4
 800dc76:	930c      	str	r3, [sp, #48]	; 0x30
 800dc78:	001d      	movs	r5, r3
 800dc7a:	9310      	str	r3, [sp, #64]	; 0x40
 800dc7c:	9311      	str	r3, [sp, #68]	; 0x44
 800dc7e:	e4f2      	b.n	800d666 <_svfprintf_r+0x6be>
 800dc80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc82:	9d08      	ldr	r5, [sp, #32]
 800dc84:	9306      	str	r3, [sp, #24]
 800dc86:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc88:	9307      	str	r3, [sp, #28]
 800dc8a:	e7b7      	b.n	800dbfc <_svfprintf_r+0xc54>
 800dc8c:	200f      	movs	r0, #15
 800dc8e:	ab58      	add	r3, sp, #352	; 0x160
 800dc90:	9308      	str	r3, [sp, #32]
 800dc92:	9b08      	ldr	r3, [sp, #32]
 800dc94:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800dc96:	3b01      	subs	r3, #1
 800dc98:	9308      	str	r3, [sp, #32]
 800dc9a:	9b06      	ldr	r3, [sp, #24]
 800dc9c:	4003      	ands	r3, r0
 800dc9e:	5cd3      	ldrb	r3, [r2, r3]
 800dca0:	9a08      	ldr	r2, [sp, #32]
 800dca2:	7013      	strb	r3, [r2, #0]
 800dca4:	9b07      	ldr	r3, [sp, #28]
 800dca6:	0719      	lsls	r1, r3, #28
 800dca8:	9b06      	ldr	r3, [sp, #24]
 800dcaa:	091a      	lsrs	r2, r3, #4
 800dcac:	9b07      	ldr	r3, [sp, #28]
 800dcae:	4311      	orrs	r1, r2
 800dcb0:	091b      	lsrs	r3, r3, #4
 800dcb2:	9307      	str	r3, [sp, #28]
 800dcb4:	000b      	movs	r3, r1
 800dcb6:	9a07      	ldr	r2, [sp, #28]
 800dcb8:	9106      	str	r1, [sp, #24]
 800dcba:	4313      	orrs	r3, r2
 800dcbc:	d1e9      	bne.n	800dc92 <_svfprintf_r+0xcea>
 800dcbe:	e7d2      	b.n	800dc66 <_svfprintf_r+0xcbe>
 800dcc0:	aa58      	add	r2, sp, #352	; 0x160
 800dcc2:	9208      	str	r2, [sp, #32]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d1ce      	bne.n	800dc66 <_svfprintf_r+0xcbe>
 800dcc8:	07f6      	lsls	r6, r6, #31
 800dcca:	d5cc      	bpl.n	800dc66 <_svfprintf_r+0xcbe>
 800dccc:	aa1e      	add	r2, sp, #120	; 0x78
 800dcce:	33e7      	adds	r3, #231	; 0xe7
 800dcd0:	189b      	adds	r3, r3, r2
 800dcd2:	2230      	movs	r2, #48	; 0x30
 800dcd4:	e789      	b.n	800dbea <_svfprintf_r+0xc42>
 800dcd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d100      	bne.n	800dcde <_svfprintf_r+0xd36>
 800dcdc:	e364      	b.n	800e3a8 <_svfprintf_r+0x1400>
 800dcde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dce0:	211b      	movs	r1, #27
 800dce2:	ab3f      	add	r3, sp, #252	; 0xfc
 800dce4:	701a      	strb	r2, [r3, #0]
 800dce6:	2200      	movs	r2, #0
 800dce8:	a81e      	add	r0, sp, #120	; 0x78
 800dcea:	1809      	adds	r1, r1, r0
 800dcec:	700a      	strb	r2, [r1, #0]
 800dcee:	940d      	str	r4, [sp, #52]	; 0x34
 800dcf0:	f7ff fabd 	bl	800d26e <_svfprintf_r+0x2c6>
 800dcf4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dcf6:	f7ff fb44 	bl	800d382 <_svfprintf_r+0x3da>
 800dcfa:	2010      	movs	r0, #16
 800dcfc:	1812      	adds	r2, r2, r0
 800dcfe:	6078      	str	r0, [r7, #4]
 800dd00:	922e      	str	r2, [sp, #184]	; 0xb8
 800dd02:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd04:	2b07      	cmp	r3, #7
 800dd06:	dd08      	ble.n	800dd1a <_svfprintf_r+0xd72>
 800dd08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd0a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd0c:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd0e:	f003 fa61 	bl	80111d4 <__ssprint_r>
 800dd12:	2800      	cmp	r0, #0
 800dd14:	d000      	beq.n	800dd18 <_svfprintf_r+0xd70>
 800dd16:	e326      	b.n	800e366 <_svfprintf_r+0x13be>
 800dd18:	a92f      	add	r1, sp, #188	; 0xbc
 800dd1a:	000f      	movs	r7, r1
 800dd1c:	3c10      	subs	r4, #16
 800dd1e:	e4c5      	b.n	800d6ac <_svfprintf_r+0x704>
 800dd20:	2010      	movs	r0, #16
 800dd22:	1812      	adds	r2, r2, r0
 800dd24:	6078      	str	r0, [r7, #4]
 800dd26:	922e      	str	r2, [sp, #184]	; 0xb8
 800dd28:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd2a:	2b07      	cmp	r3, #7
 800dd2c:	dd08      	ble.n	800dd40 <_svfprintf_r+0xd98>
 800dd2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd30:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd32:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd34:	f003 fa4e 	bl	80111d4 <__ssprint_r>
 800dd38:	2800      	cmp	r0, #0
 800dd3a:	d000      	beq.n	800dd3e <_svfprintf_r+0xd96>
 800dd3c:	e313      	b.n	800e366 <_svfprintf_r+0x13be>
 800dd3e:	a92f      	add	r1, sp, #188	; 0xbc
 800dd40:	000f      	movs	r7, r1
 800dd42:	3c10      	subs	r4, #16
 800dd44:	e50b      	b.n	800d75e <_svfprintf_r+0x7b6>
 800dd46:	2010      	movs	r0, #16
 800dd48:	1812      	adds	r2, r2, r0
 800dd4a:	6078      	str	r0, [r7, #4]
 800dd4c:	922e      	str	r2, [sp, #184]	; 0xb8
 800dd4e:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd50:	2b07      	cmp	r3, #7
 800dd52:	dd08      	ble.n	800dd66 <_svfprintf_r+0xdbe>
 800dd54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd56:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd58:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd5a:	f003 fa3b 	bl	80111d4 <__ssprint_r>
 800dd5e:	2800      	cmp	r0, #0
 800dd60:	d000      	beq.n	800dd64 <_svfprintf_r+0xdbc>
 800dd62:	e300      	b.n	800e366 <_svfprintf_r+0x13be>
 800dd64:	a92f      	add	r1, sp, #188	; 0xbc
 800dd66:	000f      	movs	r7, r1
 800dd68:	3c10      	subs	r4, #16
 800dd6a:	e518      	b.n	800d79e <_svfprintf_r+0x7f6>
 800dd6c:	fffffbff 	.word	0xfffffbff
 800dd70:	00007830 	.word	0x00007830
 800dd74:	0801465c 	.word	0x0801465c
 800dd78:	0801466d 	.word	0x0801466d
 800dd7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dd7e:	2b65      	cmp	r3, #101	; 0x65
 800dd80:	dc00      	bgt.n	800dd84 <_svfprintf_r+0xddc>
 800dd82:	e241      	b.n	800e208 <_svfprintf_r+0x1260>
 800dd84:	9814      	ldr	r0, [sp, #80]	; 0x50
 800dd86:	9915      	ldr	r1, [sp, #84]	; 0x54
 800dd88:	2200      	movs	r2, #0
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	f7f2 fb5c 	bl	8000448 <__aeabi_dcmpeq>
 800dd90:	2800      	cmp	r0, #0
 800dd92:	d077      	beq.n	800de84 <_svfprintf_r+0xedc>
 800dd94:	4bca      	ldr	r3, [pc, #808]	; (800e0c0 <_svfprintf_r+0x1118>)
 800dd96:	603b      	str	r3, [r7, #0]
 800dd98:	2301      	movs	r3, #1
 800dd9a:	607b      	str	r3, [r7, #4]
 800dd9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dd9e:	3708      	adds	r7, #8
 800dda0:	3301      	adds	r3, #1
 800dda2:	932e      	str	r3, [sp, #184]	; 0xb8
 800dda4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dda6:	3301      	adds	r3, #1
 800dda8:	932d      	str	r3, [sp, #180]	; 0xb4
 800ddaa:	2b07      	cmp	r3, #7
 800ddac:	dd08      	ble.n	800ddc0 <_svfprintf_r+0xe18>
 800ddae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddb0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddb2:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddb4:	f003 fa0e 	bl	80111d4 <__ssprint_r>
 800ddb8:	2800      	cmp	r0, #0
 800ddba:	d000      	beq.n	800ddbe <_svfprintf_r+0xe16>
 800ddbc:	e2d3      	b.n	800e366 <_svfprintf_r+0x13be>
 800ddbe:	af2f      	add	r7, sp, #188	; 0xbc
 800ddc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ddc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ddc4:	4293      	cmp	r3, r2
 800ddc6:	db01      	blt.n	800ddcc <_svfprintf_r+0xe24>
 800ddc8:	07f3      	lsls	r3, r6, #31
 800ddca:	d51b      	bpl.n	800de04 <_svfprintf_r+0xe5c>
 800ddcc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ddce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ddd0:	603b      	str	r3, [r7, #0]
 800ddd2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ddd4:	607b      	str	r3, [r7, #4]
 800ddd6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ddd8:	3708      	adds	r7, #8
 800ddda:	189b      	adds	r3, r3, r2
 800dddc:	932e      	str	r3, [sp, #184]	; 0xb8
 800ddde:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dde0:	3301      	adds	r3, #1
 800dde2:	932d      	str	r3, [sp, #180]	; 0xb4
 800dde4:	2b07      	cmp	r3, #7
 800dde6:	dd08      	ble.n	800ddfa <_svfprintf_r+0xe52>
 800dde8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddea:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddec:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddee:	f003 f9f1 	bl	80111d4 <__ssprint_r>
 800ddf2:	2800      	cmp	r0, #0
 800ddf4:	d000      	beq.n	800ddf8 <_svfprintf_r+0xe50>
 800ddf6:	e2b6      	b.n	800e366 <_svfprintf_r+0x13be>
 800ddf8:	af2f      	add	r7, sp, #188	; 0xbc
 800ddfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ddfc:	2510      	movs	r5, #16
 800ddfe:	1e5c      	subs	r4, r3, #1
 800de00:	2c00      	cmp	r4, #0
 800de02:	dc2e      	bgt.n	800de62 <_svfprintf_r+0xeba>
 800de04:	0776      	lsls	r6, r6, #29
 800de06:	d500      	bpl.n	800de0a <_svfprintf_r+0xe62>
 800de08:	e290      	b.n	800e32c <_svfprintf_r+0x1384>
 800de0a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800de0c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800de0e:	4293      	cmp	r3, r2
 800de10:	da00      	bge.n	800de14 <_svfprintf_r+0xe6c>
 800de12:	0013      	movs	r3, r2
 800de14:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800de16:	18d3      	adds	r3, r2, r3
 800de18:	9317      	str	r3, [sp, #92]	; 0x5c
 800de1a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d007      	beq.n	800de30 <_svfprintf_r+0xe88>
 800de20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de22:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de24:	aa2c      	add	r2, sp, #176	; 0xb0
 800de26:	f003 f9d5 	bl	80111d4 <__ssprint_r>
 800de2a:	2800      	cmp	r0, #0
 800de2c:	d000      	beq.n	800de30 <_svfprintf_r+0xe88>
 800de2e:	e29a      	b.n	800e366 <_svfprintf_r+0x13be>
 800de30:	2300      	movs	r3, #0
 800de32:	932d      	str	r3, [sp, #180]	; 0xb4
 800de34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de36:	2b00      	cmp	r3, #0
 800de38:	d000      	beq.n	800de3c <_svfprintf_r+0xe94>
 800de3a:	e2b0      	b.n	800e39e <_svfprintf_r+0x13f6>
 800de3c:	af2f      	add	r7, sp, #188	; 0xbc
 800de3e:	e5dc      	b.n	800d9fa <_svfprintf_r+0xa52>
 800de40:	3210      	adds	r2, #16
 800de42:	607d      	str	r5, [r7, #4]
 800de44:	922e      	str	r2, [sp, #184]	; 0xb8
 800de46:	932d      	str	r3, [sp, #180]	; 0xb4
 800de48:	2b07      	cmp	r3, #7
 800de4a:	dd08      	ble.n	800de5e <_svfprintf_r+0xeb6>
 800de4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de4e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de50:	aa2c      	add	r2, sp, #176	; 0xb0
 800de52:	f003 f9bf 	bl	80111d4 <__ssprint_r>
 800de56:	2800      	cmp	r0, #0
 800de58:	d000      	beq.n	800de5c <_svfprintf_r+0xeb4>
 800de5a:	e284      	b.n	800e366 <_svfprintf_r+0x13be>
 800de5c:	a92f      	add	r1, sp, #188	; 0xbc
 800de5e:	000f      	movs	r7, r1
 800de60:	3c10      	subs	r4, #16
 800de62:	0039      	movs	r1, r7
 800de64:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de66:	4897      	ldr	r0, [pc, #604]	; (800e0c4 <_svfprintf_r+0x111c>)
 800de68:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800de6a:	3301      	adds	r3, #1
 800de6c:	3108      	adds	r1, #8
 800de6e:	6038      	str	r0, [r7, #0]
 800de70:	2c10      	cmp	r4, #16
 800de72:	dce5      	bgt.n	800de40 <_svfprintf_r+0xe98>
 800de74:	607c      	str	r4, [r7, #4]
 800de76:	18a4      	adds	r4, r4, r2
 800de78:	942e      	str	r4, [sp, #184]	; 0xb8
 800de7a:	000f      	movs	r7, r1
 800de7c:	932d      	str	r3, [sp, #180]	; 0xb4
 800de7e:	2b07      	cmp	r3, #7
 800de80:	ddc0      	ble.n	800de04 <_svfprintf_r+0xe5c>
 800de82:	e05f      	b.n	800df44 <_svfprintf_r+0xf9c>
 800de84:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800de86:	2b00      	cmp	r3, #0
 800de88:	dc78      	bgt.n	800df7c <_svfprintf_r+0xfd4>
 800de8a:	4b8d      	ldr	r3, [pc, #564]	; (800e0c0 <_svfprintf_r+0x1118>)
 800de8c:	603b      	str	r3, [r7, #0]
 800de8e:	2301      	movs	r3, #1
 800de90:	607b      	str	r3, [r7, #4]
 800de92:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800de94:	3708      	adds	r7, #8
 800de96:	3301      	adds	r3, #1
 800de98:	932e      	str	r3, [sp, #184]	; 0xb8
 800de9a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de9c:	3301      	adds	r3, #1
 800de9e:	932d      	str	r3, [sp, #180]	; 0xb4
 800dea0:	2b07      	cmp	r3, #7
 800dea2:	dd08      	ble.n	800deb6 <_svfprintf_r+0xf0e>
 800dea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dea6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dea8:	aa2c      	add	r2, sp, #176	; 0xb0
 800deaa:	f003 f993 	bl	80111d4 <__ssprint_r>
 800deae:	2800      	cmp	r0, #0
 800deb0:	d000      	beq.n	800deb4 <_svfprintf_r+0xf0c>
 800deb2:	e258      	b.n	800e366 <_svfprintf_r+0x13be>
 800deb4:	af2f      	add	r7, sp, #188	; 0xbc
 800deb6:	990e      	ldr	r1, [sp, #56]	; 0x38
 800deb8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800deba:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800debc:	430b      	orrs	r3, r1
 800debe:	2101      	movs	r1, #1
 800dec0:	4031      	ands	r1, r6
 800dec2:	430b      	orrs	r3, r1
 800dec4:	d09e      	beq.n	800de04 <_svfprintf_r+0xe5c>
 800dec6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800dec8:	603b      	str	r3, [r7, #0]
 800deca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800decc:	607b      	str	r3, [r7, #4]
 800dece:	189a      	adds	r2, r3, r2
 800ded0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ded2:	922e      	str	r2, [sp, #184]	; 0xb8
 800ded4:	3301      	adds	r3, #1
 800ded6:	932d      	str	r3, [sp, #180]	; 0xb4
 800ded8:	3708      	adds	r7, #8
 800deda:	2b07      	cmp	r3, #7
 800dedc:	dd08      	ble.n	800def0 <_svfprintf_r+0xf48>
 800dede:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dee0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dee2:	aa2c      	add	r2, sp, #176	; 0xb0
 800dee4:	f003 f976 	bl	80111d4 <__ssprint_r>
 800dee8:	2800      	cmp	r0, #0
 800deea:	d000      	beq.n	800deee <_svfprintf_r+0xf46>
 800deec:	e23b      	b.n	800e366 <_svfprintf_r+0x13be>
 800deee:	af2f      	add	r7, sp, #188	; 0xbc
 800def0:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800def2:	2c00      	cmp	r4, #0
 800def4:	da19      	bge.n	800df2a <_svfprintf_r+0xf82>
 800def6:	0038      	movs	r0, r7
 800def8:	2510      	movs	r5, #16
 800defa:	4264      	negs	r4, r4
 800defc:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800defe:	4a71      	ldr	r2, [pc, #452]	; (800e0c4 <_svfprintf_r+0x111c>)
 800df00:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800df02:	3101      	adds	r1, #1
 800df04:	3708      	adds	r7, #8
 800df06:	6002      	str	r2, [r0, #0]
 800df08:	2c10      	cmp	r4, #16
 800df0a:	dc25      	bgt.n	800df58 <_svfprintf_r+0xfb0>
 800df0c:	6044      	str	r4, [r0, #4]
 800df0e:	18e4      	adds	r4, r4, r3
 800df10:	942e      	str	r4, [sp, #184]	; 0xb8
 800df12:	912d      	str	r1, [sp, #180]	; 0xb4
 800df14:	2907      	cmp	r1, #7
 800df16:	dd08      	ble.n	800df2a <_svfprintf_r+0xf82>
 800df18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df1a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df1c:	aa2c      	add	r2, sp, #176	; 0xb0
 800df1e:	f003 f959 	bl	80111d4 <__ssprint_r>
 800df22:	2800      	cmp	r0, #0
 800df24:	d000      	beq.n	800df28 <_svfprintf_r+0xf80>
 800df26:	e21e      	b.n	800e366 <_svfprintf_r+0x13be>
 800df28:	af2f      	add	r7, sp, #188	; 0xbc
 800df2a:	9b08      	ldr	r3, [sp, #32]
 800df2c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800df2e:	603b      	str	r3, [r7, #0]
 800df30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df32:	18d2      	adds	r2, r2, r3
 800df34:	922e      	str	r2, [sp, #184]	; 0xb8
 800df36:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800df38:	607b      	str	r3, [r7, #4]
 800df3a:	3201      	adds	r2, #1
 800df3c:	922d      	str	r2, [sp, #180]	; 0xb4
 800df3e:	2a07      	cmp	r2, #7
 800df40:	dc00      	bgt.n	800df44 <_svfprintf_r+0xf9c>
 800df42:	e45b      	b.n	800d7fc <_svfprintf_r+0x854>
 800df44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df46:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df48:	aa2c      	add	r2, sp, #176	; 0xb0
 800df4a:	f003 f943 	bl	80111d4 <__ssprint_r>
 800df4e:	2800      	cmp	r0, #0
 800df50:	d000      	beq.n	800df54 <_svfprintf_r+0xfac>
 800df52:	e208      	b.n	800e366 <_svfprintf_r+0x13be>
 800df54:	af2f      	add	r7, sp, #188	; 0xbc
 800df56:	e755      	b.n	800de04 <_svfprintf_r+0xe5c>
 800df58:	3310      	adds	r3, #16
 800df5a:	6045      	str	r5, [r0, #4]
 800df5c:	932e      	str	r3, [sp, #184]	; 0xb8
 800df5e:	912d      	str	r1, [sp, #180]	; 0xb4
 800df60:	2907      	cmp	r1, #7
 800df62:	dd08      	ble.n	800df76 <_svfprintf_r+0xfce>
 800df64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df66:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df68:	aa2c      	add	r2, sp, #176	; 0xb0
 800df6a:	f003 f933 	bl	80111d4 <__ssprint_r>
 800df6e:	2800      	cmp	r0, #0
 800df70:	d000      	beq.n	800df74 <_svfprintf_r+0xfcc>
 800df72:	e1f8      	b.n	800e366 <_svfprintf_r+0x13be>
 800df74:	af2f      	add	r7, sp, #188	; 0xbc
 800df76:	0038      	movs	r0, r7
 800df78:	3c10      	subs	r4, #16
 800df7a:	e7bf      	b.n	800defc <_svfprintf_r+0xf54>
 800df7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df7e:	002c      	movs	r4, r5
 800df80:	429d      	cmp	r5, r3
 800df82:	dd00      	ble.n	800df86 <_svfprintf_r+0xfde>
 800df84:	001c      	movs	r4, r3
 800df86:	2c00      	cmp	r4, #0
 800df88:	dd14      	ble.n	800dfb4 <_svfprintf_r+0x100c>
 800df8a:	9b08      	ldr	r3, [sp, #32]
 800df8c:	607c      	str	r4, [r7, #4]
 800df8e:	603b      	str	r3, [r7, #0]
 800df90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800df92:	3708      	adds	r7, #8
 800df94:	18e3      	adds	r3, r4, r3
 800df96:	932e      	str	r3, [sp, #184]	; 0xb8
 800df98:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800df9a:	3301      	adds	r3, #1
 800df9c:	932d      	str	r3, [sp, #180]	; 0xb4
 800df9e:	2b07      	cmp	r3, #7
 800dfa0:	dd08      	ble.n	800dfb4 <_svfprintf_r+0x100c>
 800dfa2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dfa4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dfa6:	aa2c      	add	r2, sp, #176	; 0xb0
 800dfa8:	f003 f914 	bl	80111d4 <__ssprint_r>
 800dfac:	2800      	cmp	r0, #0
 800dfae:	d000      	beq.n	800dfb2 <_svfprintf_r+0x100a>
 800dfb0:	e1d9      	b.n	800e366 <_svfprintf_r+0x13be>
 800dfb2:	af2f      	add	r7, sp, #188	; 0xbc
 800dfb4:	43e3      	mvns	r3, r4
 800dfb6:	17db      	asrs	r3, r3, #31
 800dfb8:	401c      	ands	r4, r3
 800dfba:	1b2c      	subs	r4, r5, r4
 800dfbc:	2c00      	cmp	r4, #0
 800dfbe:	dd18      	ble.n	800dff2 <_svfprintf_r+0x104a>
 800dfc0:	0039      	movs	r1, r7
 800dfc2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dfc4:	483f      	ldr	r0, [pc, #252]	; (800e0c4 <_svfprintf_r+0x111c>)
 800dfc6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dfc8:	3301      	adds	r3, #1
 800dfca:	3108      	adds	r1, #8
 800dfcc:	6038      	str	r0, [r7, #0]
 800dfce:	2c10      	cmp	r4, #16
 800dfd0:	dc7a      	bgt.n	800e0c8 <_svfprintf_r+0x1120>
 800dfd2:	607c      	str	r4, [r7, #4]
 800dfd4:	18a4      	adds	r4, r4, r2
 800dfd6:	000f      	movs	r7, r1
 800dfd8:	942e      	str	r4, [sp, #184]	; 0xb8
 800dfda:	932d      	str	r3, [sp, #180]	; 0xb4
 800dfdc:	2b07      	cmp	r3, #7
 800dfde:	dd08      	ble.n	800dff2 <_svfprintf_r+0x104a>
 800dfe0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dfe2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dfe4:	aa2c      	add	r2, sp, #176	; 0xb0
 800dfe6:	f003 f8f5 	bl	80111d4 <__ssprint_r>
 800dfea:	2800      	cmp	r0, #0
 800dfec:	d000      	beq.n	800dff0 <_svfprintf_r+0x1048>
 800dfee:	e1ba      	b.n	800e366 <_svfprintf_r+0x13be>
 800dff0:	af2f      	add	r7, sp, #188	; 0xbc
 800dff2:	9b08      	ldr	r3, [sp, #32]
 800dff4:	195d      	adds	r5, r3, r5
 800dff6:	0573      	lsls	r3, r6, #21
 800dff8:	d50b      	bpl.n	800e012 <_svfprintf_r+0x106a>
 800dffa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d176      	bne.n	800e0ee <_svfprintf_r+0x1146>
 800e000:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e002:	2b00      	cmp	r3, #0
 800e004:	d176      	bne.n	800e0f4 <_svfprintf_r+0x114c>
 800e006:	9b08      	ldr	r3, [sp, #32]
 800e008:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e00a:	189b      	adds	r3, r3, r2
 800e00c:	429d      	cmp	r5, r3
 800e00e:	d900      	bls.n	800e012 <_svfprintf_r+0x106a>
 800e010:	001d      	movs	r5, r3
 800e012:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e014:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e016:	4293      	cmp	r3, r2
 800e018:	db01      	blt.n	800e01e <_svfprintf_r+0x1076>
 800e01a:	07f3      	lsls	r3, r6, #31
 800e01c:	d516      	bpl.n	800e04c <_svfprintf_r+0x10a4>
 800e01e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e020:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e022:	603b      	str	r3, [r7, #0]
 800e024:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e026:	607b      	str	r3, [r7, #4]
 800e028:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e02a:	3708      	adds	r7, #8
 800e02c:	189b      	adds	r3, r3, r2
 800e02e:	932e      	str	r3, [sp, #184]	; 0xb8
 800e030:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e032:	3301      	adds	r3, #1
 800e034:	932d      	str	r3, [sp, #180]	; 0xb4
 800e036:	2b07      	cmp	r3, #7
 800e038:	dd08      	ble.n	800e04c <_svfprintf_r+0x10a4>
 800e03a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e03c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e03e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e040:	f003 f8c8 	bl	80111d4 <__ssprint_r>
 800e044:	2800      	cmp	r0, #0
 800e046:	d000      	beq.n	800e04a <_svfprintf_r+0x10a2>
 800e048:	e18d      	b.n	800e366 <_svfprintf_r+0x13be>
 800e04a:	af2f      	add	r7, sp, #188	; 0xbc
 800e04c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e04e:	9b08      	ldr	r3, [sp, #32]
 800e050:	4694      	mov	ip, r2
 800e052:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800e054:	4463      	add	r3, ip
 800e056:	1b5b      	subs	r3, r3, r5
 800e058:	1b14      	subs	r4, r2, r4
 800e05a:	429c      	cmp	r4, r3
 800e05c:	dd00      	ble.n	800e060 <_svfprintf_r+0x10b8>
 800e05e:	001c      	movs	r4, r3
 800e060:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e062:	2c00      	cmp	r4, #0
 800e064:	dd12      	ble.n	800e08c <_svfprintf_r+0x10e4>
 800e066:	18e3      	adds	r3, r4, r3
 800e068:	932e      	str	r3, [sp, #184]	; 0xb8
 800e06a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e06c:	603d      	str	r5, [r7, #0]
 800e06e:	3301      	adds	r3, #1
 800e070:	607c      	str	r4, [r7, #4]
 800e072:	932d      	str	r3, [sp, #180]	; 0xb4
 800e074:	3708      	adds	r7, #8
 800e076:	2b07      	cmp	r3, #7
 800e078:	dd08      	ble.n	800e08c <_svfprintf_r+0x10e4>
 800e07a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e07c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e07e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e080:	f003 f8a8 	bl	80111d4 <__ssprint_r>
 800e084:	2800      	cmp	r0, #0
 800e086:	d000      	beq.n	800e08a <_svfprintf_r+0x10e2>
 800e088:	e16d      	b.n	800e366 <_svfprintf_r+0x13be>
 800e08a:	af2f      	add	r7, sp, #188	; 0xbc
 800e08c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e08e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e090:	2510      	movs	r5, #16
 800e092:	1ad3      	subs	r3, r2, r3
 800e094:	43e2      	mvns	r2, r4
 800e096:	17d2      	asrs	r2, r2, #31
 800e098:	4014      	ands	r4, r2
 800e09a:	1b1c      	subs	r4, r3, r4
 800e09c:	2c00      	cmp	r4, #0
 800e09e:	dc00      	bgt.n	800e0a2 <_svfprintf_r+0x10fa>
 800e0a0:	e6b0      	b.n	800de04 <_svfprintf_r+0xe5c>
 800e0a2:	0039      	movs	r1, r7
 800e0a4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e0a6:	4807      	ldr	r0, [pc, #28]	; (800e0c4 <_svfprintf_r+0x111c>)
 800e0a8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e0aa:	3301      	adds	r3, #1
 800e0ac:	3108      	adds	r1, #8
 800e0ae:	6038      	str	r0, [r7, #0]
 800e0b0:	2c10      	cmp	r4, #16
 800e0b2:	dd00      	ble.n	800e0b6 <_svfprintf_r+0x110e>
 800e0b4:	e096      	b.n	800e1e4 <_svfprintf_r+0x123c>
 800e0b6:	1912      	adds	r2, r2, r4
 800e0b8:	607c      	str	r4, [r7, #4]
 800e0ba:	922e      	str	r2, [sp, #184]	; 0xb8
 800e0bc:	e6dd      	b.n	800de7a <_svfprintf_r+0xed2>
 800e0be:	46c0      	nop			; (mov r8, r8)
 800e0c0:	0801467e 	.word	0x0801467e
 800e0c4:	08014690 	.word	0x08014690
 800e0c8:	2010      	movs	r0, #16
 800e0ca:	1812      	adds	r2, r2, r0
 800e0cc:	6078      	str	r0, [r7, #4]
 800e0ce:	922e      	str	r2, [sp, #184]	; 0xb8
 800e0d0:	932d      	str	r3, [sp, #180]	; 0xb4
 800e0d2:	2b07      	cmp	r3, #7
 800e0d4:	dd08      	ble.n	800e0e8 <_svfprintf_r+0x1140>
 800e0d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e0d8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e0da:	aa2c      	add	r2, sp, #176	; 0xb0
 800e0dc:	f003 f87a 	bl	80111d4 <__ssprint_r>
 800e0e0:	2800      	cmp	r0, #0
 800e0e2:	d000      	beq.n	800e0e6 <_svfprintf_r+0x113e>
 800e0e4:	e13f      	b.n	800e366 <_svfprintf_r+0x13be>
 800e0e6:	a92f      	add	r1, sp, #188	; 0xbc
 800e0e8:	000f      	movs	r7, r1
 800e0ea:	3c10      	subs	r4, #16
 800e0ec:	e768      	b.n	800dfc0 <_svfprintf_r+0x1018>
 800e0ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d05d      	beq.n	800e1b0 <_svfprintf_r+0x1208>
 800e0f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e0f6:	3b01      	subs	r3, #1
 800e0f8:	9310      	str	r3, [sp, #64]	; 0x40
 800e0fa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e0fc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e0fe:	603b      	str	r3, [r7, #0]
 800e100:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e102:	607b      	str	r3, [r7, #4]
 800e104:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e106:	3708      	adds	r7, #8
 800e108:	189b      	adds	r3, r3, r2
 800e10a:	932e      	str	r3, [sp, #184]	; 0xb8
 800e10c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e10e:	3301      	adds	r3, #1
 800e110:	932d      	str	r3, [sp, #180]	; 0xb4
 800e112:	2b07      	cmp	r3, #7
 800e114:	dd08      	ble.n	800e128 <_svfprintf_r+0x1180>
 800e116:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e118:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e11a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e11c:	f003 f85a 	bl	80111d4 <__ssprint_r>
 800e120:	2800      	cmp	r0, #0
 800e122:	d000      	beq.n	800e126 <_svfprintf_r+0x117e>
 800e124:	e11f      	b.n	800e366 <_svfprintf_r+0x13be>
 800e126:	af2f      	add	r7, sp, #188	; 0xbc
 800e128:	9b08      	ldr	r3, [sp, #32]
 800e12a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e12c:	189c      	adds	r4, r3, r2
 800e12e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e130:	1b64      	subs	r4, r4, r5
 800e132:	781b      	ldrb	r3, [r3, #0]
 800e134:	429c      	cmp	r4, r3
 800e136:	dd00      	ble.n	800e13a <_svfprintf_r+0x1192>
 800e138:	001c      	movs	r4, r3
 800e13a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e13c:	2c00      	cmp	r4, #0
 800e13e:	dd12      	ble.n	800e166 <_svfprintf_r+0x11be>
 800e140:	18e3      	adds	r3, r4, r3
 800e142:	932e      	str	r3, [sp, #184]	; 0xb8
 800e144:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e146:	603d      	str	r5, [r7, #0]
 800e148:	3301      	adds	r3, #1
 800e14a:	607c      	str	r4, [r7, #4]
 800e14c:	932d      	str	r3, [sp, #180]	; 0xb4
 800e14e:	3708      	adds	r7, #8
 800e150:	2b07      	cmp	r3, #7
 800e152:	dd08      	ble.n	800e166 <_svfprintf_r+0x11be>
 800e154:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e156:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e158:	aa2c      	add	r2, sp, #176	; 0xb0
 800e15a:	f003 f83b 	bl	80111d4 <__ssprint_r>
 800e15e:	2800      	cmp	r0, #0
 800e160:	d000      	beq.n	800e164 <_svfprintf_r+0x11bc>
 800e162:	e100      	b.n	800e366 <_svfprintf_r+0x13be>
 800e164:	af2f      	add	r7, sp, #188	; 0xbc
 800e166:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e168:	781a      	ldrb	r2, [r3, #0]
 800e16a:	43e3      	mvns	r3, r4
 800e16c:	17db      	asrs	r3, r3, #31
 800e16e:	401c      	ands	r4, r3
 800e170:	1b14      	subs	r4, r2, r4
 800e172:	2c00      	cmp	r4, #0
 800e174:	dd18      	ble.n	800e1a8 <_svfprintf_r+0x1200>
 800e176:	0039      	movs	r1, r7
 800e178:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e17a:	48aa      	ldr	r0, [pc, #680]	; (800e424 <_svfprintf_r+0x147c>)
 800e17c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e17e:	3301      	adds	r3, #1
 800e180:	3108      	adds	r1, #8
 800e182:	6038      	str	r0, [r7, #0]
 800e184:	2c10      	cmp	r4, #16
 800e186:	dc1a      	bgt.n	800e1be <_svfprintf_r+0x1216>
 800e188:	1912      	adds	r2, r2, r4
 800e18a:	607c      	str	r4, [r7, #4]
 800e18c:	922e      	str	r2, [sp, #184]	; 0xb8
 800e18e:	000f      	movs	r7, r1
 800e190:	932d      	str	r3, [sp, #180]	; 0xb4
 800e192:	2b07      	cmp	r3, #7
 800e194:	dd08      	ble.n	800e1a8 <_svfprintf_r+0x1200>
 800e196:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e198:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e19a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e19c:	f003 f81a 	bl	80111d4 <__ssprint_r>
 800e1a0:	2800      	cmp	r0, #0
 800e1a2:	d000      	beq.n	800e1a6 <_svfprintf_r+0x11fe>
 800e1a4:	e0df      	b.n	800e366 <_svfprintf_r+0x13be>
 800e1a6:	af2f      	add	r7, sp, #188	; 0xbc
 800e1a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e1aa:	781b      	ldrb	r3, [r3, #0]
 800e1ac:	18ed      	adds	r5, r5, r3
 800e1ae:	e724      	b.n	800dffa <_svfprintf_r+0x1052>
 800e1b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e1b2:	3b01      	subs	r3, #1
 800e1b4:	9312      	str	r3, [sp, #72]	; 0x48
 800e1b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e1b8:	3b01      	subs	r3, #1
 800e1ba:	9311      	str	r3, [sp, #68]	; 0x44
 800e1bc:	e79d      	b.n	800e0fa <_svfprintf_r+0x1152>
 800e1be:	2010      	movs	r0, #16
 800e1c0:	1812      	adds	r2, r2, r0
 800e1c2:	6078      	str	r0, [r7, #4]
 800e1c4:	922e      	str	r2, [sp, #184]	; 0xb8
 800e1c6:	932d      	str	r3, [sp, #180]	; 0xb4
 800e1c8:	2b07      	cmp	r3, #7
 800e1ca:	dd08      	ble.n	800e1de <_svfprintf_r+0x1236>
 800e1cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e1ce:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e1d0:	aa2c      	add	r2, sp, #176	; 0xb0
 800e1d2:	f002 ffff 	bl	80111d4 <__ssprint_r>
 800e1d6:	2800      	cmp	r0, #0
 800e1d8:	d000      	beq.n	800e1dc <_svfprintf_r+0x1234>
 800e1da:	e0c4      	b.n	800e366 <_svfprintf_r+0x13be>
 800e1dc:	a92f      	add	r1, sp, #188	; 0xbc
 800e1de:	000f      	movs	r7, r1
 800e1e0:	3c10      	subs	r4, #16
 800e1e2:	e7c8      	b.n	800e176 <_svfprintf_r+0x11ce>
 800e1e4:	3210      	adds	r2, #16
 800e1e6:	607d      	str	r5, [r7, #4]
 800e1e8:	922e      	str	r2, [sp, #184]	; 0xb8
 800e1ea:	932d      	str	r3, [sp, #180]	; 0xb4
 800e1ec:	2b07      	cmp	r3, #7
 800e1ee:	dd08      	ble.n	800e202 <_svfprintf_r+0x125a>
 800e1f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e1f2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e1f4:	aa2c      	add	r2, sp, #176	; 0xb0
 800e1f6:	f002 ffed 	bl	80111d4 <__ssprint_r>
 800e1fa:	2800      	cmp	r0, #0
 800e1fc:	d000      	beq.n	800e200 <_svfprintf_r+0x1258>
 800e1fe:	e0b2      	b.n	800e366 <_svfprintf_r+0x13be>
 800e200:	a92f      	add	r1, sp, #188	; 0xbc
 800e202:	000f      	movs	r7, r1
 800e204:	3c10      	subs	r4, #16
 800e206:	e74c      	b.n	800e0a2 <_svfprintf_r+0x10fa>
 800e208:	003c      	movs	r4, r7
 800e20a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800e20c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e20e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e210:	3101      	adds	r1, #1
 800e212:	3301      	adds	r3, #1
 800e214:	3408      	adds	r4, #8
 800e216:	2a01      	cmp	r2, #1
 800e218:	dc03      	bgt.n	800e222 <_svfprintf_r+0x127a>
 800e21a:	2201      	movs	r2, #1
 800e21c:	4216      	tst	r6, r2
 800e21e:	d100      	bne.n	800e222 <_svfprintf_r+0x127a>
 800e220:	e07f      	b.n	800e322 <_svfprintf_r+0x137a>
 800e222:	9a08      	ldr	r2, [sp, #32]
 800e224:	912e      	str	r1, [sp, #184]	; 0xb8
 800e226:	603a      	str	r2, [r7, #0]
 800e228:	2201      	movs	r2, #1
 800e22a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e22c:	607a      	str	r2, [r7, #4]
 800e22e:	2b07      	cmp	r3, #7
 800e230:	dd08      	ble.n	800e244 <_svfprintf_r+0x129c>
 800e232:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e234:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e236:	aa2c      	add	r2, sp, #176	; 0xb0
 800e238:	f002 ffcc 	bl	80111d4 <__ssprint_r>
 800e23c:	2800      	cmp	r0, #0
 800e23e:	d000      	beq.n	800e242 <_svfprintf_r+0x129a>
 800e240:	e091      	b.n	800e366 <_svfprintf_r+0x13be>
 800e242:	ac2f      	add	r4, sp, #188	; 0xbc
 800e244:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e246:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e248:	6023      	str	r3, [r4, #0]
 800e24a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e24c:	6063      	str	r3, [r4, #4]
 800e24e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e250:	3408      	adds	r4, #8
 800e252:	189b      	adds	r3, r3, r2
 800e254:	932e      	str	r3, [sp, #184]	; 0xb8
 800e256:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e258:	3301      	adds	r3, #1
 800e25a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e25c:	2b07      	cmp	r3, #7
 800e25e:	dd07      	ble.n	800e270 <_svfprintf_r+0x12c8>
 800e260:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e262:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e264:	aa2c      	add	r2, sp, #176	; 0xb0
 800e266:	f002 ffb5 	bl	80111d4 <__ssprint_r>
 800e26a:	2800      	cmp	r0, #0
 800e26c:	d17b      	bne.n	800e366 <_svfprintf_r+0x13be>
 800e26e:	ac2f      	add	r4, sp, #188	; 0xbc
 800e270:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e272:	2200      	movs	r2, #0
 800e274:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e276:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e278:	9309      	str	r3, [sp, #36]	; 0x24
 800e27a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e27c:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800e27e:	1e5d      	subs	r5, r3, #1
 800e280:	2300      	movs	r3, #0
 800e282:	f7f2 f8e1 	bl	8000448 <__aeabi_dcmpeq>
 800e286:	2800      	cmp	r0, #0
 800e288:	d126      	bne.n	800e2d8 <_svfprintf_r+0x1330>
 800e28a:	9b08      	ldr	r3, [sp, #32]
 800e28c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e28e:	3301      	adds	r3, #1
 800e290:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e292:	6023      	str	r3, [r4, #0]
 800e294:	1e7b      	subs	r3, r7, #1
 800e296:	3201      	adds	r2, #1
 800e298:	185b      	adds	r3, r3, r1
 800e29a:	6065      	str	r5, [r4, #4]
 800e29c:	932e      	str	r3, [sp, #184]	; 0xb8
 800e29e:	922d      	str	r2, [sp, #180]	; 0xb4
 800e2a0:	3408      	adds	r4, #8
 800e2a2:	2a07      	cmp	r2, #7
 800e2a4:	dd07      	ble.n	800e2b6 <_svfprintf_r+0x130e>
 800e2a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e2a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e2aa:	aa2c      	add	r2, sp, #176	; 0xb0
 800e2ac:	f002 ff92 	bl	80111d4 <__ssprint_r>
 800e2b0:	2800      	cmp	r0, #0
 800e2b2:	d158      	bne.n	800e366 <_svfprintf_r+0x13be>
 800e2b4:	ac2f      	add	r4, sp, #188	; 0xbc
 800e2b6:	ab28      	add	r3, sp, #160	; 0xa0
 800e2b8:	6023      	str	r3, [r4, #0]
 800e2ba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e2bc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e2be:	6063      	str	r3, [r4, #4]
 800e2c0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e2c2:	189b      	adds	r3, r3, r2
 800e2c4:	932e      	str	r3, [sp, #184]	; 0xb8
 800e2c6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e2c8:	3301      	adds	r3, #1
 800e2ca:	932d      	str	r3, [sp, #180]	; 0xb4
 800e2cc:	2b07      	cmp	r3, #7
 800e2ce:	dd00      	ble.n	800e2d2 <_svfprintf_r+0x132a>
 800e2d0:	e638      	b.n	800df44 <_svfprintf_r+0xf9c>
 800e2d2:	3408      	adds	r4, #8
 800e2d4:	0027      	movs	r7, r4
 800e2d6:	e595      	b.n	800de04 <_svfprintf_r+0xe5c>
 800e2d8:	2710      	movs	r7, #16
 800e2da:	2d00      	cmp	r5, #0
 800e2dc:	ddeb      	ble.n	800e2b6 <_svfprintf_r+0x130e>
 800e2de:	0021      	movs	r1, r4
 800e2e0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e2e2:	4850      	ldr	r0, [pc, #320]	; (800e424 <_svfprintf_r+0x147c>)
 800e2e4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e2e6:	3301      	adds	r3, #1
 800e2e8:	3108      	adds	r1, #8
 800e2ea:	6020      	str	r0, [r4, #0]
 800e2ec:	2d10      	cmp	r5, #16
 800e2ee:	dc07      	bgt.n	800e300 <_svfprintf_r+0x1358>
 800e2f0:	6065      	str	r5, [r4, #4]
 800e2f2:	000c      	movs	r4, r1
 800e2f4:	18ad      	adds	r5, r5, r2
 800e2f6:	952e      	str	r5, [sp, #184]	; 0xb8
 800e2f8:	932d      	str	r3, [sp, #180]	; 0xb4
 800e2fa:	2b07      	cmp	r3, #7
 800e2fc:	dddb      	ble.n	800e2b6 <_svfprintf_r+0x130e>
 800e2fe:	e7d2      	b.n	800e2a6 <_svfprintf_r+0x12fe>
 800e300:	3210      	adds	r2, #16
 800e302:	6067      	str	r7, [r4, #4]
 800e304:	922e      	str	r2, [sp, #184]	; 0xb8
 800e306:	932d      	str	r3, [sp, #180]	; 0xb4
 800e308:	2b07      	cmp	r3, #7
 800e30a:	dd07      	ble.n	800e31c <_svfprintf_r+0x1374>
 800e30c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e30e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e310:	aa2c      	add	r2, sp, #176	; 0xb0
 800e312:	f002 ff5f 	bl	80111d4 <__ssprint_r>
 800e316:	2800      	cmp	r0, #0
 800e318:	d125      	bne.n	800e366 <_svfprintf_r+0x13be>
 800e31a:	a92f      	add	r1, sp, #188	; 0xbc
 800e31c:	000c      	movs	r4, r1
 800e31e:	3d10      	subs	r5, #16
 800e320:	e7dd      	b.n	800e2de <_svfprintf_r+0x1336>
 800e322:	9808      	ldr	r0, [sp, #32]
 800e324:	912e      	str	r1, [sp, #184]	; 0xb8
 800e326:	c705      	stmia	r7!, {r0, r2}
 800e328:	932d      	str	r3, [sp, #180]	; 0xb4
 800e32a:	e7e6      	b.n	800e2fa <_svfprintf_r+0x1352>
 800e32c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e32e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e330:	2510      	movs	r5, #16
 800e332:	1a9c      	subs	r4, r3, r2
 800e334:	2c00      	cmp	r4, #0
 800e336:	dc00      	bgt.n	800e33a <_svfprintf_r+0x1392>
 800e338:	e567      	b.n	800de0a <_svfprintf_r+0xe62>
 800e33a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e33c:	493a      	ldr	r1, [pc, #232]	; (800e428 <_svfprintf_r+0x1480>)
 800e33e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e340:	3301      	adds	r3, #1
 800e342:	6039      	str	r1, [r7, #0]
 800e344:	2c10      	cmp	r4, #16
 800e346:	dc19      	bgt.n	800e37c <_svfprintf_r+0x13d4>
 800e348:	607c      	str	r4, [r7, #4]
 800e34a:	18a4      	adds	r4, r4, r2
 800e34c:	942e      	str	r4, [sp, #184]	; 0xb8
 800e34e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e350:	2b07      	cmp	r3, #7
 800e352:	dc00      	bgt.n	800e356 <_svfprintf_r+0x13ae>
 800e354:	e559      	b.n	800de0a <_svfprintf_r+0xe62>
 800e356:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e358:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e35a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e35c:	f002 ff3a 	bl	80111d4 <__ssprint_r>
 800e360:	2800      	cmp	r0, #0
 800e362:	d100      	bne.n	800e366 <_svfprintf_r+0x13be>
 800e364:	e551      	b.n	800de0a <_svfprintf_r+0xe62>
 800e366:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d101      	bne.n	800e370 <_svfprintf_r+0x13c8>
 800e36c:	f7ff f845 	bl	800d3fa <_svfprintf_r+0x452>
 800e370:	0019      	movs	r1, r3
 800e372:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e374:	f7fd fd80 	bl	800be78 <_free_r>
 800e378:	f7ff f83f 	bl	800d3fa <_svfprintf_r+0x452>
 800e37c:	3210      	adds	r2, #16
 800e37e:	607d      	str	r5, [r7, #4]
 800e380:	922e      	str	r2, [sp, #184]	; 0xb8
 800e382:	932d      	str	r3, [sp, #180]	; 0xb4
 800e384:	3708      	adds	r7, #8
 800e386:	2b07      	cmp	r3, #7
 800e388:	dd07      	ble.n	800e39a <_svfprintf_r+0x13f2>
 800e38a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e38c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e38e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e390:	f002 ff20 	bl	80111d4 <__ssprint_r>
 800e394:	2800      	cmp	r0, #0
 800e396:	d1e6      	bne.n	800e366 <_svfprintf_r+0x13be>
 800e398:	af2f      	add	r7, sp, #188	; 0xbc
 800e39a:	3c10      	subs	r4, #16
 800e39c:	e7cd      	b.n	800e33a <_svfprintf_r+0x1392>
 800e39e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e3a0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e3a2:	f7fd fd69 	bl	800be78 <_free_r>
 800e3a6:	e549      	b.n	800de3c <_svfprintf_r+0xe94>
 800e3a8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d101      	bne.n	800e3b2 <_svfprintf_r+0x140a>
 800e3ae:	f7ff f824 	bl	800d3fa <_svfprintf_r+0x452>
 800e3b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e3b4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e3b6:	aa2c      	add	r2, sp, #176	; 0xb0
 800e3b8:	f002 ff0c 	bl	80111d4 <__ssprint_r>
 800e3bc:	f7ff f81d 	bl	800d3fa <_svfprintf_r+0x452>
 800e3c0:	0034      	movs	r4, r6
 800e3c2:	2a00      	cmp	r2, #0
 800e3c4:	d101      	bne.n	800e3ca <_svfprintf_r+0x1422>
 800e3c6:	f7fe ff8c 	bl	800d2e2 <_svfprintf_r+0x33a>
 800e3ca:	2b01      	cmp	r3, #1
 800e3cc:	d101      	bne.n	800e3d2 <_svfprintf_r+0x142a>
 800e3ce:	f7ff fc01 	bl	800dbd4 <_svfprintf_r+0xc2c>
 800e3d2:	2b02      	cmp	r3, #2
 800e3d4:	d100      	bne.n	800e3d8 <_svfprintf_r+0x1430>
 800e3d6:	e459      	b.n	800dc8c <_svfprintf_r+0xce4>
 800e3d8:	2507      	movs	r5, #7
 800e3da:	ab58      	add	r3, sp, #352	; 0x160
 800e3dc:	9308      	str	r3, [sp, #32]
 800e3de:	9a08      	ldr	r2, [sp, #32]
 800e3e0:	0013      	movs	r3, r2
 800e3e2:	3b01      	subs	r3, #1
 800e3e4:	9308      	str	r3, [sp, #32]
 800e3e6:	9b06      	ldr	r3, [sp, #24]
 800e3e8:	9908      	ldr	r1, [sp, #32]
 800e3ea:	402b      	ands	r3, r5
 800e3ec:	3330      	adds	r3, #48	; 0x30
 800e3ee:	700b      	strb	r3, [r1, #0]
 800e3f0:	9907      	ldr	r1, [sp, #28]
 800e3f2:	074e      	lsls	r6, r1, #29
 800e3f4:	9906      	ldr	r1, [sp, #24]
 800e3f6:	08c8      	lsrs	r0, r1, #3
 800e3f8:	9907      	ldr	r1, [sp, #28]
 800e3fa:	4306      	orrs	r6, r0
 800e3fc:	08c9      	lsrs	r1, r1, #3
 800e3fe:	9107      	str	r1, [sp, #28]
 800e400:	0031      	movs	r1, r6
 800e402:	9807      	ldr	r0, [sp, #28]
 800e404:	9606      	str	r6, [sp, #24]
 800e406:	4301      	orrs	r1, r0
 800e408:	d1e9      	bne.n	800e3de <_svfprintf_r+0x1436>
 800e40a:	07e1      	lsls	r1, r4, #31
 800e40c:	d400      	bmi.n	800e410 <_svfprintf_r+0x1468>
 800e40e:	e42a      	b.n	800dc66 <_svfprintf_r+0xcbe>
 800e410:	2b30      	cmp	r3, #48	; 0x30
 800e412:	d100      	bne.n	800e416 <_svfprintf_r+0x146e>
 800e414:	e427      	b.n	800dc66 <_svfprintf_r+0xcbe>
 800e416:	2130      	movs	r1, #48	; 0x30
 800e418:	9b08      	ldr	r3, [sp, #32]
 800e41a:	3b01      	subs	r3, #1
 800e41c:	7019      	strb	r1, [r3, #0]
 800e41e:	1e93      	subs	r3, r2, #2
 800e420:	9308      	str	r3, [sp, #32]
 800e422:	e420      	b.n	800dc66 <_svfprintf_r+0xcbe>
 800e424:	08014690 	.word	0x08014690
 800e428:	08014680 	.word	0x08014680

0800e42c <__ssvfscanf_r>:
 800e42c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e42e:	4ca7      	ldr	r4, [pc, #668]	; (800e6cc <__ssvfscanf_r+0x2a0>)
 800e430:	44a5      	add	sp, r4
 800e432:	af02      	add	r7, sp, #8
 800e434:	633b      	str	r3, [r7, #48]	; 0x30
 800e436:	000b      	movs	r3, r1
 800e438:	6378      	str	r0, [r7, #52]	; 0x34
 800e43a:	6479      	str	r1, [r7, #68]	; 0x44
 800e43c:	61ba      	str	r2, [r7, #24]
 800e43e:	220c      	movs	r2, #12
 800e440:	5e9a      	ldrsh	r2, [r3, r2]
 800e442:	2380      	movs	r3, #128	; 0x80
 800e444:	019b      	lsls	r3, r3, #6
 800e446:	421a      	tst	r2, r3
 800e448:	d105      	bne.n	800e456 <__ssvfscanf_r+0x2a>
 800e44a:	4313      	orrs	r3, r2
 800e44c:	818b      	strh	r3, [r1, #12]
 800e44e:	4aa0      	ldr	r2, [pc, #640]	; (800e6d0 <__ssvfscanf_r+0x2a4>)
 800e450:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e452:	4013      	ands	r3, r2
 800e454:	664b      	str	r3, [r1, #100]	; 0x64
 800e456:	2300      	movs	r3, #0
 800e458:	617b      	str	r3, [r7, #20]
 800e45a:	643b      	str	r3, [r7, #64]	; 0x40
 800e45c:	62bb      	str	r3, [r7, #40]	; 0x28
 800e45e:	627b      	str	r3, [r7, #36]	; 0x24
 800e460:	63bb      	str	r3, [r7, #56]	; 0x38
 800e462:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e464:	69bb      	ldr	r3, [r7, #24]
 800e466:	69ba      	ldr	r2, [r7, #24]
 800e468:	781b      	ldrb	r3, [r3, #0]
 800e46a:	3201      	adds	r2, #1
 800e46c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e46e:	61ba      	str	r2, [r7, #24]
 800e470:	2b00      	cmp	r3, #0
 800e472:	d100      	bne.n	800e476 <__ssvfscanf_r+0x4a>
 800e474:	e0d7      	b.n	800e626 <__ssvfscanf_r+0x1fa>
 800e476:	2608      	movs	r6, #8
 800e478:	2108      	movs	r1, #8
 800e47a:	4a96      	ldr	r2, [pc, #600]	; (800e6d4 <__ssvfscanf_r+0x2a8>)
 800e47c:	5cd2      	ldrb	r2, [r2, r3]
 800e47e:	4016      	ands	r6, r2
 800e480:	420a      	tst	r2, r1
 800e482:	d01d      	beq.n	800e4c0 <__ssvfscanf_r+0x94>
 800e484:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e486:	685b      	ldr	r3, [r3, #4]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	dd12      	ble.n	800e4b2 <__ssvfscanf_r+0x86>
 800e48c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e48e:	4991      	ldr	r1, [pc, #580]	; (800e6d4 <__ssvfscanf_r+0x2a8>)
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	781a      	ldrb	r2, [r3, #0]
 800e494:	5c8a      	ldrb	r2, [r1, r2]
 800e496:	2108      	movs	r1, #8
 800e498:	420a      	tst	r2, r1
 800e49a:	d0e3      	beq.n	800e464 <__ssvfscanf_r+0x38>
 800e49c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e49e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e4a0:	3201      	adds	r2, #1
 800e4a2:	63ba      	str	r2, [r7, #56]	; 0x38
 800e4a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e4a6:	3301      	adds	r3, #1
 800e4a8:	6852      	ldr	r2, [r2, #4]
 800e4aa:	600b      	str	r3, [r1, #0]
 800e4ac:	3a01      	subs	r2, #1
 800e4ae:	604a      	str	r2, [r1, #4]
 800e4b0:	e7e8      	b.n	800e484 <__ssvfscanf_r+0x58>
 800e4b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e4b4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e4b6:	f002 ff4d 	bl	8011354 <__ssrefill_r>
 800e4ba:	2800      	cmp	r0, #0
 800e4bc:	d0e6      	beq.n	800e48c <__ssvfscanf_r+0x60>
 800e4be:	e7d1      	b.n	800e464 <__ssvfscanf_r+0x38>
 800e4c0:	2b25      	cmp	r3, #37	; 0x25
 800e4c2:	d165      	bne.n	800e590 <__ssvfscanf_r+0x164>
 800e4c4:	250a      	movs	r5, #10
 800e4c6:	2480      	movs	r4, #128	; 0x80
 800e4c8:	69ba      	ldr	r2, [r7, #24]
 800e4ca:	63fe      	str	r6, [r7, #60]	; 0x3c
 800e4cc:	3b16      	subs	r3, #22
 800e4ce:	69b9      	ldr	r1, [r7, #24]
 800e4d0:	3101      	adds	r1, #1
 800e4d2:	61b9      	str	r1, [r7, #24]
 800e4d4:	7811      	ldrb	r1, [r2, #0]
 800e4d6:	0008      	movs	r0, r1
 800e4d8:	3825      	subs	r0, #37	; 0x25
 800e4da:	2855      	cmp	r0, #85	; 0x55
 800e4dc:	d900      	bls.n	800e4e0 <__ssvfscanf_r+0xb4>
 800e4de:	e170      	b.n	800e7c2 <__ssvfscanf_r+0x396>
 800e4e0:	f7f1 fe22 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e4e4:	016f0056 	.word	0x016f0056
 800e4e8:	016f016f 	.word	0x016f016f
 800e4ec:	0081016f 	.word	0x0081016f
 800e4f0:	016f016f 	.word	0x016f016f
 800e4f4:	016f016f 	.word	0x016f016f
 800e4f8:	00b8016f 	.word	0x00b8016f
 800e4fc:	00b800b8 	.word	0x00b800b8
 800e500:	00b800b8 	.word	0x00b800b8
 800e504:	00b800b8 	.word	0x00b800b8
 800e508:	00b800b8 	.word	0x00b800b8
 800e50c:	016f00b8 	.word	0x016f00b8
 800e510:	016f016f 	.word	0x016f016f
 800e514:	016f016f 	.word	0x016f016f
 800e518:	016f016f 	.word	0x016f016f
 800e51c:	016f00d8 	.word	0x016f00d8
 800e520:	00c1010a 	.word	0x00c1010a
 800e524:	00d800d8 	.word	0x00d800d8
 800e528:	016f00d8 	.word	0x016f00d8
 800e52c:	016f016f 	.word	0x016f016f
 800e530:	009f016f 	.word	0x009f016f
 800e534:	016f016f 	.word	0x016f016f
 800e538:	016f00c9 	.word	0x016f00c9
 800e53c:	016f016f 	.word	0x016f016f
 800e540:	016f00f0 	.word	0x016f00f0
 800e544:	016f016f 	.word	0x016f016f
 800e548:	00d1016f 	.word	0x00d1016f
 800e54c:	016f016f 	.word	0x016f016f
 800e550:	016f00fe 	.word	0x016f00fe
 800e554:	016f016f 	.word	0x016f016f
 800e558:	016f016f 	.word	0x016f016f
 800e55c:	016f00d8 	.word	0x016f00d8
 800e560:	00c3010c 	.word	0x00c3010c
 800e564:	00d800d8 	.word	0x00d800d8
 800e568:	009400d8 	.word	0x009400d8
 800e56c:	009f012f 	.word	0x009f012f
 800e570:	0088016f 	.word	0x0088016f
 800e574:	011200a9 	.word	0x011200a9
 800e578:	011000cb 	.word	0x011000cb
 800e57c:	016f016f 	.word	0x016f016f
 800e580:	00a600f2 	.word	0x00a600f2
 800e584:	016f00cf 	.word	0x016f00cf
 800e588:	00d1016f 	.word	0x00d1016f
 800e58c:	00a6016f 	.word	0x00a6016f
 800e590:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e592:	685b      	ldr	r3, [r3, #4]
 800e594:	2b00      	cmp	r3, #0
 800e596:	dd12      	ble.n	800e5be <__ssvfscanf_r+0x192>
 800e598:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e59a:	69ba      	ldr	r2, [r7, #24]
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	3a01      	subs	r2, #1
 800e5a0:	7819      	ldrb	r1, [r3, #0]
 800e5a2:	7812      	ldrb	r2, [r2, #0]
 800e5a4:	4291      	cmp	r1, r2
 800e5a6:	d13e      	bne.n	800e626 <__ssvfscanf_r+0x1fa>
 800e5a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e5aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5ac:	6852      	ldr	r2, [r2, #4]
 800e5ae:	3301      	adds	r3, #1
 800e5b0:	600b      	str	r3, [r1, #0]
 800e5b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5b4:	3a01      	subs	r2, #1
 800e5b6:	604a      	str	r2, [r1, #4]
 800e5b8:	3301      	adds	r3, #1
 800e5ba:	63bb      	str	r3, [r7, #56]	; 0x38
 800e5bc:	e752      	b.n	800e464 <__ssvfscanf_r+0x38>
 800e5be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5c0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e5c2:	f002 fec7 	bl	8011354 <__ssrefill_r>
 800e5c6:	2800      	cmp	r0, #0
 800e5c8:	d0e6      	beq.n	800e598 <__ssvfscanf_r+0x16c>
 800e5ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d003      	beq.n	800e5d8 <__ssvfscanf_r+0x1ac>
 800e5d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e5d2:	899b      	ldrh	r3, [r3, #12]
 800e5d4:	065b      	lsls	r3, r3, #25
 800e5d6:	d526      	bpl.n	800e626 <__ssvfscanf_r+0x1fa>
 800e5d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d000      	beq.n	800e5e0 <__ssvfscanf_r+0x1b4>
 800e5de:	e0f6      	b.n	800e7ce <__ssvfscanf_r+0x3a2>
 800e5e0:	3b01      	subs	r3, #1
 800e5e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e5e4:	e104      	b.n	800e7f0 <__ssvfscanf_r+0x3c4>
 800e5e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e5e8:	4332      	orrs	r2, r6
 800e5ea:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e5ec:	d11b      	bne.n	800e626 <__ssvfscanf_r+0x1fa>
 800e5ee:	2610      	movs	r6, #16
 800e5f0:	69ba      	ldr	r2, [r7, #24]
 800e5f2:	e76c      	b.n	800e4ce <__ssvfscanf_r+0xa2>
 800e5f4:	421e      	tst	r6, r3
 800e5f6:	d116      	bne.n	800e626 <__ssvfscanf_r+0x1fa>
 800e5f8:	7851      	ldrb	r1, [r2, #1]
 800e5fa:	296c      	cmp	r1, #108	; 0x6c
 800e5fc:	d103      	bne.n	800e606 <__ssvfscanf_r+0x1da>
 800e5fe:	3202      	adds	r2, #2
 800e600:	61ba      	str	r2, [r7, #24]
 800e602:	2202      	movs	r2, #2
 800e604:	e000      	b.n	800e608 <__ssvfscanf_r+0x1dc>
 800e606:	2201      	movs	r2, #1
 800e608:	4316      	orrs	r6, r2
 800e60a:	e7f1      	b.n	800e5f0 <__ssvfscanf_r+0x1c4>
 800e60c:	421e      	tst	r6, r3
 800e60e:	d10a      	bne.n	800e626 <__ssvfscanf_r+0x1fa>
 800e610:	7851      	ldrb	r1, [r2, #1]
 800e612:	2968      	cmp	r1, #104	; 0x68
 800e614:	d103      	bne.n	800e61e <__ssvfscanf_r+0x1f2>
 800e616:	3202      	adds	r2, #2
 800e618:	61ba      	str	r2, [r7, #24]
 800e61a:	2208      	movs	r2, #8
 800e61c:	e7f4      	b.n	800e608 <__ssvfscanf_r+0x1dc>
 800e61e:	2204      	movs	r2, #4
 800e620:	e7f2      	b.n	800e608 <__ssvfscanf_r+0x1dc>
 800e622:	421e      	tst	r6, r3
 800e624:	d0ed      	beq.n	800e602 <__ssvfscanf_r+0x1d6>
 800e626:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d000      	beq.n	800e62e <__ssvfscanf_r+0x202>
 800e62c:	e0da      	b.n	800e7e4 <__ssvfscanf_r+0x3b8>
 800e62e:	e0df      	b.n	800e7f0 <__ssvfscanf_r+0x3c4>
 800e630:	421e      	tst	r6, r3
 800e632:	d0dd      	beq.n	800e5f0 <__ssvfscanf_r+0x1c4>
 800e634:	e7f7      	b.n	800e626 <__ssvfscanf_r+0x1fa>
 800e636:	228f      	movs	r2, #143	; 0x8f
 800e638:	218f      	movs	r1, #143	; 0x8f
 800e63a:	4032      	ands	r2, r6
 800e63c:	420e      	tst	r6, r1
 800e63e:	d1f2      	bne.n	800e626 <__ssvfscanf_r+0x1fa>
 800e640:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e642:	2900      	cmp	r1, #0
 800e644:	d104      	bne.n	800e650 <__ssvfscanf_r+0x224>
 800e646:	b082      	sub	sp, #8
 800e648:	a902      	add	r1, sp, #8
 800e64a:	6439      	str	r1, [r7, #64]	; 0x40
 800e64c:	600a      	str	r2, [r1, #0]
 800e64e:	604a      	str	r2, [r1, #4]
 800e650:	4326      	orrs	r6, r4
 800e652:	e7cd      	b.n	800e5f0 <__ssvfscanf_r+0x1c4>
 800e654:	228f      	movs	r2, #143	; 0x8f
 800e656:	4216      	tst	r6, r2
 800e658:	d1e5      	bne.n	800e626 <__ssvfscanf_r+0x1fa>
 800e65a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e65c:	436a      	muls	r2, r5
 800e65e:	3a30      	subs	r2, #48	; 0x30
 800e660:	188a      	adds	r2, r1, r2
 800e662:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e664:	e7c4      	b.n	800e5f0 <__ssvfscanf_r+0x1c4>
 800e666:	2301      	movs	r3, #1
 800e668:	431e      	orrs	r6, r3
 800e66a:	4b1b      	ldr	r3, [pc, #108]	; (800e6d8 <__ssvfscanf_r+0x2ac>)
 800e66c:	617b      	str	r3, [r7, #20]
 800e66e:	230a      	movs	r3, #10
 800e670:	2403      	movs	r4, #3
 800e672:	627b      	str	r3, [r7, #36]	; 0x24
 800e674:	e00f      	b.n	800e696 <__ssvfscanf_r+0x26a>
 800e676:	2301      	movs	r3, #1
 800e678:	431e      	orrs	r6, r3
 800e67a:	4b18      	ldr	r3, [pc, #96]	; (800e6dc <__ssvfscanf_r+0x2b0>)
 800e67c:	617b      	str	r3, [r7, #20]
 800e67e:	2308      	movs	r3, #8
 800e680:	e7f6      	b.n	800e670 <__ssvfscanf_r+0x244>
 800e682:	4b16      	ldr	r3, [pc, #88]	; (800e6dc <__ssvfscanf_r+0x2b0>)
 800e684:	e7f2      	b.n	800e66c <__ssvfscanf_r+0x240>
 800e686:	2380      	movs	r3, #128	; 0x80
 800e688:	009b      	lsls	r3, r3, #2
 800e68a:	431e      	orrs	r6, r3
 800e68c:	4b13      	ldr	r3, [pc, #76]	; (800e6dc <__ssvfscanf_r+0x2b0>)
 800e68e:	617b      	str	r3, [r7, #20]
 800e690:	2310      	movs	r3, #16
 800e692:	e7ed      	b.n	800e670 <__ssvfscanf_r+0x244>
 800e694:	2404      	movs	r4, #4
 800e696:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e698:	685b      	ldr	r3, [r3, #4]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	dd55      	ble.n	800e74a <__ssvfscanf_r+0x31e>
 800e69e:	0673      	lsls	r3, r6, #25
 800e6a0:	d407      	bmi.n	800e6b2 <__ssvfscanf_r+0x286>
 800e6a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e6a4:	490b      	ldr	r1, [pc, #44]	; (800e6d4 <__ssvfscanf_r+0x2a8>)
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	781a      	ldrb	r2, [r3, #0]
 800e6aa:	5c8a      	ldrb	r2, [r1, r2]
 800e6ac:	2108      	movs	r1, #8
 800e6ae:	420a      	tst	r2, r1
 800e6b0:	d152      	bne.n	800e758 <__ssvfscanf_r+0x32c>
 800e6b2:	1e60      	subs	r0, r4, #1
 800e6b4:	2803      	cmp	r0, #3
 800e6b6:	d863      	bhi.n	800e780 <__ssvfscanf_r+0x354>
 800e6b8:	f7f1 fd36 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e6bc:	03bd01da 	.word	0x03bd01da
 800e6c0:	068a0579 	.word	0x068a0579
 800e6c4:	2301      	movs	r3, #1
 800e6c6:	431e      	orrs	r6, r3
 800e6c8:	2402      	movs	r4, #2
 800e6ca:	e7e4      	b.n	800e696 <__ssvfscanf_r+0x26a>
 800e6cc:	fffffd34 	.word	0xfffffd34
 800e6d0:	ffffdfff 	.word	0xffffdfff
 800e6d4:	08014379 	.word	0x08014379
 800e6d8:	0800b87d 	.word	0x0800b87d
 800e6dc:	08010e85 	.word	0x08010e85
 800e6e0:	2248      	movs	r2, #72	; 0x48
 800e6e2:	2318      	movs	r3, #24
 800e6e4:	189b      	adds	r3, r3, r2
 800e6e6:	19d8      	adds	r0, r3, r7
 800e6e8:	69b9      	ldr	r1, [r7, #24]
 800e6ea:	f001 f9d7 	bl	800fa9c <__sccl>
 800e6ee:	2340      	movs	r3, #64	; 0x40
 800e6f0:	2401      	movs	r4, #1
 800e6f2:	61b8      	str	r0, [r7, #24]
 800e6f4:	431e      	orrs	r6, r3
 800e6f6:	e7ce      	b.n	800e696 <__ssvfscanf_r+0x26a>
 800e6f8:	2301      	movs	r3, #1
 800e6fa:	431e      	orrs	r6, r3
 800e6fc:	2340      	movs	r3, #64	; 0x40
 800e6fe:	2400      	movs	r4, #0
 800e700:	431e      	orrs	r6, r3
 800e702:	e7c8      	b.n	800e696 <__ssvfscanf_r+0x26a>
 800e704:	2388      	movs	r3, #136	; 0x88
 800e706:	e7bf      	b.n	800e688 <__ssvfscanf_r+0x25c>
 800e708:	06f3      	lsls	r3, r6, #27
 800e70a:	d500      	bpl.n	800e70e <__ssvfscanf_r+0x2e2>
 800e70c:	e6aa      	b.n	800e464 <__ssvfscanf_r+0x38>
 800e70e:	2108      	movs	r1, #8
 800e710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e712:	cb04      	ldmia	r3!, {r2}
 800e714:	420e      	tst	r6, r1
 800e716:	d003      	beq.n	800e720 <__ssvfscanf_r+0x2f4>
 800e718:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e71a:	7011      	strb	r1, [r2, #0]
 800e71c:	633b      	str	r3, [r7, #48]	; 0x30
 800e71e:	e6a1      	b.n	800e464 <__ssvfscanf_r+0x38>
 800e720:	0771      	lsls	r1, r6, #29
 800e722:	d502      	bpl.n	800e72a <__ssvfscanf_r+0x2fe>
 800e724:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e726:	8011      	strh	r1, [r2, #0]
 800e728:	e7f8      	b.n	800e71c <__ssvfscanf_r+0x2f0>
 800e72a:	07f1      	lsls	r1, r6, #31
 800e72c:	d502      	bpl.n	800e734 <__ssvfscanf_r+0x308>
 800e72e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e730:	6011      	str	r1, [r2, #0]
 800e732:	e7f3      	b.n	800e71c <__ssvfscanf_r+0x2f0>
 800e734:	07b6      	lsls	r6, r6, #30
 800e736:	d5fa      	bpl.n	800e72e <__ssvfscanf_r+0x302>
 800e738:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e73a:	6011      	str	r1, [r2, #0]
 800e73c:	17c9      	asrs	r1, r1, #31
 800e73e:	6051      	str	r1, [r2, #4]
 800e740:	e7ec      	b.n	800e71c <__ssvfscanf_r+0x2f0>
 800e742:	4ba2      	ldr	r3, [pc, #648]	; (800e9cc <__ssvfscanf_r+0x5a0>)
 800e744:	617b      	str	r3, [r7, #20]
 800e746:	2300      	movs	r3, #0
 800e748:	e792      	b.n	800e670 <__ssvfscanf_r+0x244>
 800e74a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e74c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e74e:	f002 fe01 	bl	8011354 <__ssrefill_r>
 800e752:	2800      	cmp	r0, #0
 800e754:	d0a3      	beq.n	800e69e <__ssvfscanf_r+0x272>
 800e756:	e738      	b.n	800e5ca <__ssvfscanf_r+0x19e>
 800e758:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e75a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e75c:	3201      	adds	r2, #1
 800e75e:	63ba      	str	r2, [r7, #56]	; 0x38
 800e760:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e762:	6852      	ldr	r2, [r2, #4]
 800e764:	3a01      	subs	r2, #1
 800e766:	604a      	str	r2, [r1, #4]
 800e768:	2a00      	cmp	r2, #0
 800e76a:	dd02      	ble.n	800e772 <__ssvfscanf_r+0x346>
 800e76c:	3301      	adds	r3, #1
 800e76e:	600b      	str	r3, [r1, #0]
 800e770:	e797      	b.n	800e6a2 <__ssvfscanf_r+0x276>
 800e772:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e774:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e776:	f002 fded 	bl	8011354 <__ssrefill_r>
 800e77a:	2800      	cmp	r0, #0
 800e77c:	d091      	beq.n	800e6a2 <__ssvfscanf_r+0x276>
 800e77e:	e724      	b.n	800e5ca <__ssvfscanf_r+0x19e>
 800e780:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e782:	2301      	movs	r3, #1
 800e784:	2a00      	cmp	r2, #0
 800e786:	d100      	bne.n	800e78a <__ssvfscanf_r+0x35e>
 800e788:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e78a:	2210      	movs	r2, #16
 800e78c:	0034      	movs	r4, r6
 800e78e:	4032      	ands	r2, r6
 800e790:	623a      	str	r2, [r7, #32]
 800e792:	401c      	ands	r4, r3
 800e794:	421e      	tst	r6, r3
 800e796:	d100      	bne.n	800e79a <__ssvfscanf_r+0x36e>
 800e798:	e0f3      	b.n	800e982 <__ssvfscanf_r+0x556>
 800e79a:	2a00      	cmp	r2, #0
 800e79c:	d000      	beq.n	800e7a0 <__ssvfscanf_r+0x374>
 800e79e:	e0b6      	b.n	800e90e <__ssvfscanf_r+0x4e2>
 800e7a0:	2080      	movs	r0, #128	; 0x80
 800e7a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7a4:	cb10      	ldmia	r3!, {r4}
 800e7a6:	613b      	str	r3, [r7, #16]
 800e7a8:	4206      	tst	r6, r0
 800e7aa:	d100      	bne.n	800e7ae <__ssvfscanf_r+0x382>
 800e7ac:	e0b7      	b.n	800e91e <__ssvfscanf_r+0x4f2>
 800e7ae:	2c00      	cmp	r4, #0
 800e7b0:	d007      	beq.n	800e7c2 <__ssvfscanf_r+0x396>
 800e7b2:	f7fb ff6d 	bl	800a690 <malloc>
 800e7b6:	6338      	str	r0, [r7, #48]	; 0x30
 800e7b8:	2800      	cmp	r0, #0
 800e7ba:	d11f      	bne.n	800e7fc <__ssvfscanf_r+0x3d0>
 800e7bc:	2301      	movs	r3, #1
 800e7be:	425b      	negs	r3, r3
 800e7c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e7c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d013      	beq.n	800e7f0 <__ssvfscanf_r+0x3c4>
 800e7c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7ca:	3301      	adds	r3, #1
 800e7cc:	d10a      	bne.n	800e7e4 <__ssvfscanf_r+0x3b8>
 800e7ce:	2400      	movs	r4, #0
 800e7d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7d2:	681d      	ldr	r5, [r3, #0]
 800e7d4:	88db      	ldrh	r3, [r3, #6]
 800e7d6:	42a3      	cmp	r3, r4
 800e7d8:	dd01      	ble.n	800e7de <__ssvfscanf_r+0x3b2>
 800e7da:	f001 f82a 	bl	800f832 <__ssvfscanf_r+0x1406>
 800e7de:	2301      	movs	r3, #1
 800e7e0:	425b      	negs	r3, r3
 800e7e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e7e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7e6:	6818      	ldr	r0, [r3, #0]
 800e7e8:	2800      	cmp	r0, #0
 800e7ea:	d001      	beq.n	800e7f0 <__ssvfscanf_r+0x3c4>
 800e7ec:	f7fb ff5a 	bl	800a6a4 <free>
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e7f4:	23b1      	movs	r3, #177	; 0xb1
 800e7f6:	009b      	lsls	r3, r3, #2
 800e7f8:	449d      	add	sp, r3
 800e7fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7fe:	6023      	str	r3, [r4, #0]
 800e800:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e802:	88de      	ldrh	r6, [r3, #6]
 800e804:	889d      	ldrh	r5, [r3, #4]
 800e806:	42ae      	cmp	r6, r5
 800e808:	d30e      	bcc.n	800e828 <__ssvfscanf_r+0x3fc>
 800e80a:	4b71      	ldr	r3, [pc, #452]	; (800e9d0 <__ssvfscanf_r+0x5a4>)
 800e80c:	429d      	cmp	r5, r3
 800e80e:	d8d5      	bhi.n	800e7bc <__ssvfscanf_r+0x390>
 800e810:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e812:	3508      	adds	r5, #8
 800e814:	b2ad      	uxth	r5, r5
 800e816:	6818      	ldr	r0, [r3, #0]
 800e818:	00a9      	lsls	r1, r5, #2
 800e81a:	f002 f901 	bl	8010a20 <realloc>
 800e81e:	2800      	cmp	r0, #0
 800e820:	d0cc      	beq.n	800e7bc <__ssvfscanf_r+0x390>
 800e822:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e824:	6018      	str	r0, [r3, #0]
 800e826:	809d      	strh	r5, [r3, #4]
 800e828:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e82a:	1c72      	adds	r2, r6, #1
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	00b6      	lsls	r6, r6, #2
 800e830:	50f4      	str	r4, [r6, r3]
 800e832:	2320      	movs	r3, #32
 800e834:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e836:	0026      	movs	r6, r4
 800e838:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800e83a:	80ca      	strh	r2, [r1, #6]
 800e83c:	61fb      	str	r3, [r7, #28]
 800e83e:	2500      	movs	r5, #0
 800e840:	f7fd f9fe 	bl	800bc40 <__locale_mb_cur_max>
 800e844:	42a8      	cmp	r0, r5
 800e846:	d100      	bne.n	800e84a <__ssvfscanf_r+0x41e>
 800e848:	e6bf      	b.n	800e5ca <__ssvfscanf_r+0x19e>
 800e84a:	1c6a      	adds	r2, r5, #1
 800e84c:	60fa      	str	r2, [r7, #12]
 800e84e:	228c      	movs	r2, #140	; 0x8c
 800e850:	2048      	movs	r0, #72	; 0x48
 800e852:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e854:	0052      	lsls	r2, r2, #1
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	1812      	adds	r2, r2, r0
 800e85a:	7819      	ldrb	r1, [r3, #0]
 800e85c:	19d2      	adds	r2, r2, r7
 800e85e:	5551      	strb	r1, [r2, r5]
 800e860:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e862:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e864:	6852      	ldr	r2, [r2, #4]
 800e866:	3301      	adds	r3, #1
 800e868:	600b      	str	r3, [r1, #0]
 800e86a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e86c:	3a01      	subs	r2, #1
 800e86e:	604a      	str	r2, [r1, #4]
 800e870:	2b03      	cmp	r3, #3
 800e872:	d102      	bne.n	800e87a <__ssvfscanf_r+0x44e>
 800e874:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e876:	2b04      	cmp	r3, #4
 800e878:	d007      	beq.n	800e88a <__ssvfscanf_r+0x45e>
 800e87a:	2048      	movs	r0, #72	; 0x48
 800e87c:	2310      	movs	r3, #16
 800e87e:	181b      	adds	r3, r3, r0
 800e880:	2208      	movs	r2, #8
 800e882:	2100      	movs	r1, #0
 800e884:	19d8      	adds	r0, r3, r7
 800e886:	f7fd f997 	bl	800bbb8 <memset>
 800e88a:	2148      	movs	r1, #72	; 0x48
 800e88c:	2310      	movs	r3, #16
 800e88e:	228c      	movs	r2, #140	; 0x8c
 800e890:	185b      	adds	r3, r3, r1
 800e892:	0052      	lsls	r2, r2, #1
 800e894:	19db      	adds	r3, r3, r7
 800e896:	1852      	adds	r2, r2, r1
 800e898:	9300      	str	r3, [sp, #0]
 800e89a:	0021      	movs	r1, r4
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e8a0:	19d2      	adds	r2, r2, r7
 800e8a2:	f002 fc57 	bl	8011154 <_mbrtowc_r>
 800e8a6:	0003      	movs	r3, r0
 800e8a8:	62b8      	str	r0, [r7, #40]	; 0x28
 800e8aa:	3301      	adds	r3, #1
 800e8ac:	d100      	bne.n	800e8b0 <__ssvfscanf_r+0x484>
 800e8ae:	e68c      	b.n	800e5ca <__ssvfscanf_r+0x19e>
 800e8b0:	2800      	cmp	r0, #0
 800e8b2:	d139      	bne.n	800e928 <__ssvfscanf_r+0x4fc>
 800e8b4:	6a3b      	ldr	r3, [r7, #32]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d100      	bne.n	800e8bc <__ssvfscanf_r+0x490>
 800e8ba:	6023      	str	r3, [r4, #0]
 800e8bc:	68fa      	ldr	r2, [r7, #12]
 800e8be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8c0:	4694      	mov	ip, r2
 800e8c2:	4463      	add	r3, ip
 800e8c4:	63bb      	str	r3, [r7, #56]	; 0x38
 800e8c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8c8:	2b03      	cmp	r3, #3
 800e8ca:	d102      	bne.n	800e8d2 <__ssvfscanf_r+0x4a6>
 800e8cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e8ce:	2b04      	cmp	r3, #4
 800e8d0:	d002      	beq.n	800e8d8 <__ssvfscanf_r+0x4ac>
 800e8d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8d4:	3b01      	subs	r3, #1
 800e8d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e8d8:	6a3b      	ldr	r3, [r7, #32]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d115      	bne.n	800e90a <__ssvfscanf_r+0x4de>
 800e8de:	2e00      	cmp	r6, #0
 800e8e0:	d012      	beq.n	800e908 <__ssvfscanf_r+0x4dc>
 800e8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8e4:	69fa      	ldr	r2, [r7, #28]
 800e8e6:	1ae5      	subs	r5, r4, r3
 800e8e8:	10ab      	asrs	r3, r5, #2
 800e8ea:	4293      	cmp	r3, r2
 800e8ec:	d30c      	bcc.n	800e908 <__ssvfscanf_r+0x4dc>
 800e8ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e8f0:	00d1      	lsls	r1, r2, #3
 800e8f2:	f002 f895 	bl	8010a20 <realloc>
 800e8f6:	6338      	str	r0, [r7, #48]	; 0x30
 800e8f8:	2800      	cmp	r0, #0
 800e8fa:	d100      	bne.n	800e8fe <__ssvfscanf_r+0x4d2>
 800e8fc:	e75e      	b.n	800e7bc <__ssvfscanf_r+0x390>
 800e8fe:	69fb      	ldr	r3, [r7, #28]
 800e900:	1944      	adds	r4, r0, r5
 800e902:	005b      	lsls	r3, r3, #1
 800e904:	6030      	str	r0, [r6, #0]
 800e906:	61fb      	str	r3, [r7, #28]
 800e908:	3404      	adds	r4, #4
 800e90a:	2500      	movs	r5, #0
 800e90c:	e010      	b.n	800e930 <__ssvfscanf_r+0x504>
 800e90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e910:	613b      	str	r3, [r7, #16]
 800e912:	2300      	movs	r3, #0
 800e914:	001e      	movs	r6, r3
 800e916:	001c      	movs	r4, r3
 800e918:	61fb      	str	r3, [r7, #28]
 800e91a:	633b      	str	r3, [r7, #48]	; 0x30
 800e91c:	e78f      	b.n	800e83e <__ssvfscanf_r+0x412>
 800e91e:	6a3b      	ldr	r3, [r7, #32]
 800e920:	001e      	movs	r6, r3
 800e922:	61fb      	str	r3, [r7, #28]
 800e924:	633b      	str	r3, [r7, #48]	; 0x30
 800e926:	e78a      	b.n	800e83e <__ssvfscanf_r+0x412>
 800e928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e92a:	68fd      	ldr	r5, [r7, #12]
 800e92c:	3302      	adds	r3, #2
 800e92e:	d1c5      	bne.n	800e8bc <__ssvfscanf_r+0x490>
 800e930:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e932:	685b      	ldr	r3, [r3, #4]
 800e934:	2b00      	cmp	r3, #0
 800e936:	dc12      	bgt.n	800e95e <__ssvfscanf_r+0x532>
 800e938:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e93a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e93c:	f002 fd0a 	bl	8011354 <__ssrefill_r>
 800e940:	2800      	cmp	r0, #0
 800e942:	d00c      	beq.n	800e95e <__ssvfscanf_r+0x532>
 800e944:	2d00      	cmp	r5, #0
 800e946:	d000      	beq.n	800e94a <__ssvfscanf_r+0x51e>
 800e948:	e63f      	b.n	800e5ca <__ssvfscanf_r+0x19e>
 800e94a:	2e00      	cmp	r6, #0
 800e94c:	d10c      	bne.n	800e968 <__ssvfscanf_r+0x53c>
 800e94e:	6a3b      	ldr	r3, [r7, #32]
 800e950:	425a      	negs	r2, r3
 800e952:	4153      	adcs	r3, r2
 800e954:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e956:	18d3      	adds	r3, r2, r3
 800e958:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e95a:	693b      	ldr	r3, [r7, #16]
 800e95c:	e6de      	b.n	800e71c <__ssvfscanf_r+0x2f0>
 800e95e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e960:	2b00      	cmp	r3, #0
 800e962:	d000      	beq.n	800e966 <__ssvfscanf_r+0x53a>
 800e964:	e76c      	b.n	800e840 <__ssvfscanf_r+0x414>
 800e966:	e7f0      	b.n	800e94a <__ssvfscanf_r+0x51e>
 800e968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e96a:	69fa      	ldr	r2, [r7, #28]
 800e96c:	1ae1      	subs	r1, r4, r3
 800e96e:	108b      	asrs	r3, r1, #2
 800e970:	429a      	cmp	r2, r3
 800e972:	d9ec      	bls.n	800e94e <__ssvfscanf_r+0x522>
 800e974:	6830      	ldr	r0, [r6, #0]
 800e976:	f002 f853 	bl	8010a20 <realloc>
 800e97a:	2800      	cmp	r0, #0
 800e97c:	d0e7      	beq.n	800e94e <__ssvfscanf_r+0x522>
 800e97e:	6030      	str	r0, [r6, #0]
 800e980:	e7e5      	b.n	800e94e <__ssvfscanf_r+0x522>
 800e982:	6a3b      	ldr	r3, [r7, #32]
 800e984:	2b00      	cmp	r3, #0
 800e986:	d025      	beq.n	800e9d4 <__ssvfscanf_r+0x5a8>
 800e988:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e98a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e98c:	685b      	ldr	r3, [r3, #4]
 800e98e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e990:	6812      	ldr	r2, [r2, #0]
 800e992:	4299      	cmp	r1, r3
 800e994:	dd11      	ble.n	800e9ba <__ssvfscanf_r+0x58e>
 800e996:	1ac9      	subs	r1, r1, r3
 800e998:	18d2      	adds	r2, r2, r3
 800e99a:	18e4      	adds	r4, r4, r3
 800e99c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e99e:	63f9      	str	r1, [r7, #60]	; 0x3c
 800e9a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e9a2:	0019      	movs	r1, r3
 800e9a4:	601a      	str	r2, [r3, #0]
 800e9a6:	f002 fcd5 	bl	8011354 <__ssrefill_r>
 800e9aa:	2800      	cmp	r0, #0
 800e9ac:	d0ec      	beq.n	800e988 <__ssvfscanf_r+0x55c>
 800e9ae:	2c00      	cmp	r4, #0
 800e9b0:	d100      	bne.n	800e9b4 <__ssvfscanf_r+0x588>
 800e9b2:	e60a      	b.n	800e5ca <__ssvfscanf_r+0x19e>
 800e9b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9b6:	191b      	adds	r3, r3, r4
 800e9b8:	e5ff      	b.n	800e5ba <__ssvfscanf_r+0x18e>
 800e9ba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e9bc:	1a5b      	subs	r3, r3, r1
 800e9be:	1864      	adds	r4, r4, r1
 800e9c0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e9c2:	604b      	str	r3, [r1, #4]
 800e9c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9c6:	18d2      	adds	r2, r2, r3
 800e9c8:	600a      	str	r2, [r1, #0]
 800e9ca:	e7f3      	b.n	800e9b4 <__ssvfscanf_r+0x588>
 800e9cc:	0800b87d 	.word	0x0800b87d
 800e9d0:	0000fff6 	.word	0x0000fff6
 800e9d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9d6:	0034      	movs	r4, r6
 800e9d8:	cb20      	ldmia	r3!, {r5}
 800e9da:	633b      	str	r3, [r7, #48]	; 0x30
 800e9dc:	2380      	movs	r3, #128	; 0x80
 800e9de:	401c      	ands	r4, r3
 800e9e0:	421e      	tst	r6, r3
 800e9e2:	d028      	beq.n	800ea36 <__ssvfscanf_r+0x60a>
 800e9e4:	2d00      	cmp	r5, #0
 800e9e6:	d100      	bne.n	800e9ea <__ssvfscanf_r+0x5be>
 800e9e8:	e61d      	b.n	800e626 <__ssvfscanf_r+0x1fa>
 800e9ea:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e9ec:	f7fb fe50 	bl	800a690 <malloc>
 800e9f0:	6238      	str	r0, [r7, #32]
 800e9f2:	2800      	cmp	r0, #0
 800e9f4:	d100      	bne.n	800e9f8 <__ssvfscanf_r+0x5cc>
 800e9f6:	e5ef      	b.n	800e5d8 <__ssvfscanf_r+0x1ac>
 800e9f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e9fa:	6028      	str	r0, [r5, #0]
 800e9fc:	88de      	ldrh	r6, [r3, #6]
 800e9fe:	889c      	ldrh	r4, [r3, #4]
 800ea00:	6818      	ldr	r0, [r3, #0]
 800ea02:	42a6      	cmp	r6, r4
 800ea04:	d30e      	bcc.n	800ea24 <__ssvfscanf_r+0x5f8>
 800ea06:	4bbf      	ldr	r3, [pc, #764]	; (800ed04 <__ssvfscanf_r+0x8d8>)
 800ea08:	429c      	cmp	r4, r3
 800ea0a:	d900      	bls.n	800ea0e <__ssvfscanf_r+0x5e2>
 800ea0c:	e6df      	b.n	800e7ce <__ssvfscanf_r+0x3a2>
 800ea0e:	3408      	adds	r4, #8
 800ea10:	b2a4      	uxth	r4, r4
 800ea12:	00a1      	lsls	r1, r4, #2
 800ea14:	f002 f804 	bl	8010a20 <realloc>
 800ea18:	2800      	cmp	r0, #0
 800ea1a:	d100      	bne.n	800ea1e <__ssvfscanf_r+0x5f2>
 800ea1c:	e6d7      	b.n	800e7ce <__ssvfscanf_r+0x3a2>
 800ea1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ea20:	6018      	str	r0, [r3, #0]
 800ea22:	809c      	strh	r4, [r3, #4]
 800ea24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ea26:	1c72      	adds	r2, r6, #1
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ea2c:	00b6      	lsls	r6, r6, #2
 800ea2e:	002c      	movs	r4, r5
 800ea30:	50f5      	str	r5, [r6, r3]
 800ea32:	6a3d      	ldr	r5, [r7, #32]
 800ea34:	80ca      	strh	r2, [r1, #6]
 800ea36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ea38:	0029      	movs	r1, r5
 800ea3a:	9300      	str	r3, [sp, #0]
 800ea3c:	2201      	movs	r2, #1
 800ea3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea40:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ea42:	f002 fca6 	bl	8011392 <_sfread_r>
 800ea46:	1e05      	subs	r5, r0, #0
 800ea48:	d100      	bne.n	800ea4c <__ssvfscanf_r+0x620>
 800ea4a:	e5be      	b.n	800e5ca <__ssvfscanf_r+0x19e>
 800ea4c:	2c00      	cmp	r4, #0
 800ea4e:	d009      	beq.n	800ea64 <__ssvfscanf_r+0x638>
 800ea50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea52:	4283      	cmp	r3, r0
 800ea54:	d906      	bls.n	800ea64 <__ssvfscanf_r+0x638>
 800ea56:	0001      	movs	r1, r0
 800ea58:	6820      	ldr	r0, [r4, #0]
 800ea5a:	f001 ffe1 	bl	8010a20 <realloc>
 800ea5e:	2800      	cmp	r0, #0
 800ea60:	d000      	beq.n	800ea64 <__ssvfscanf_r+0x638>
 800ea62:	6020      	str	r0, [r4, #0]
 800ea64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea66:	195b      	adds	r3, r3, r5
 800ea68:	63bb      	str	r3, [r7, #56]	; 0x38
 800ea6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea6c:	3301      	adds	r3, #1
 800ea6e:	e4f8      	b.n	800e462 <__ssvfscanf_r+0x36>
 800ea70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d101      	bne.n	800ea7a <__ssvfscanf_r+0x64e>
 800ea76:	3b01      	subs	r3, #1
 800ea78:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ea7a:	2210      	movs	r2, #16
 800ea7c:	2301      	movs	r3, #1
 800ea7e:	0034      	movs	r4, r6
 800ea80:	4032      	ands	r2, r6
 800ea82:	401c      	ands	r4, r3
 800ea84:	623a      	str	r2, [r7, #32]
 800ea86:	421e      	tst	r6, r3
 800ea88:	d100      	bne.n	800ea8c <__ssvfscanf_r+0x660>
 800ea8a:	e116      	b.n	800ecba <__ssvfscanf_r+0x88e>
 800ea8c:	2a00      	cmp	r2, #0
 800ea8e:	d000      	beq.n	800ea92 <__ssvfscanf_r+0x666>
 800ea90:	e0b0      	b.n	800ebf4 <__ssvfscanf_r+0x7c8>
 800ea92:	2080      	movs	r0, #128	; 0x80
 800ea94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea96:	cb10      	ldmia	r3!, {r4}
 800ea98:	60fb      	str	r3, [r7, #12]
 800ea9a:	4206      	tst	r6, r0
 800ea9c:	d100      	bne.n	800eaa0 <__ssvfscanf_r+0x674>
 800ea9e:	e0b2      	b.n	800ec06 <__ssvfscanf_r+0x7da>
 800eaa0:	2c00      	cmp	r4, #0
 800eaa2:	d100      	bne.n	800eaa6 <__ssvfscanf_r+0x67a>
 800eaa4:	e68d      	b.n	800e7c2 <__ssvfscanf_r+0x396>
 800eaa6:	f7fb fdf3 	bl	800a690 <malloc>
 800eaaa:	6338      	str	r0, [r7, #48]	; 0x30
 800eaac:	2800      	cmp	r0, #0
 800eaae:	d100      	bne.n	800eab2 <__ssvfscanf_r+0x686>
 800eab0:	e684      	b.n	800e7bc <__ssvfscanf_r+0x390>
 800eab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eab4:	6023      	str	r3, [r4, #0]
 800eab6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eab8:	88de      	ldrh	r6, [r3, #6]
 800eaba:	889d      	ldrh	r5, [r3, #4]
 800eabc:	42ae      	cmp	r6, r5
 800eabe:	d310      	bcc.n	800eae2 <__ssvfscanf_r+0x6b6>
 800eac0:	4b90      	ldr	r3, [pc, #576]	; (800ed04 <__ssvfscanf_r+0x8d8>)
 800eac2:	429d      	cmp	r5, r3
 800eac4:	d900      	bls.n	800eac8 <__ssvfscanf_r+0x69c>
 800eac6:	e679      	b.n	800e7bc <__ssvfscanf_r+0x390>
 800eac8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eaca:	3508      	adds	r5, #8
 800eacc:	b2ad      	uxth	r5, r5
 800eace:	6818      	ldr	r0, [r3, #0]
 800ead0:	00a9      	lsls	r1, r5, #2
 800ead2:	f001 ffa5 	bl	8010a20 <realloc>
 800ead6:	2800      	cmp	r0, #0
 800ead8:	d100      	bne.n	800eadc <__ssvfscanf_r+0x6b0>
 800eada:	e66f      	b.n	800e7bc <__ssvfscanf_r+0x390>
 800eadc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eade:	6018      	str	r0, [r3, #0]
 800eae0:	809d      	strh	r5, [r3, #4]
 800eae2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eae4:	1c72      	adds	r2, r6, #1
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	00b6      	lsls	r6, r6, #2
 800eaea:	50f4      	str	r4, [r6, r3]
 800eaec:	2320      	movs	r3, #32
 800eaee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eaf0:	0026      	movs	r6, r4
 800eaf2:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800eaf4:	80ca      	strh	r2, [r1, #6]
 800eaf6:	613b      	str	r3, [r7, #16]
 800eaf8:	2500      	movs	r5, #0
 800eafa:	f7fd f8a1 	bl	800bc40 <__locale_mb_cur_max>
 800eafe:	42a8      	cmp	r0, r5
 800eb00:	d100      	bne.n	800eb04 <__ssvfscanf_r+0x6d8>
 800eb02:	e562      	b.n	800e5ca <__ssvfscanf_r+0x19e>
 800eb04:	1c6a      	adds	r2, r5, #1
 800eb06:	61fa      	str	r2, [r7, #28]
 800eb08:	228c      	movs	r2, #140	; 0x8c
 800eb0a:	2048      	movs	r0, #72	; 0x48
 800eb0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb0e:	0052      	lsls	r2, r2, #1
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	1812      	adds	r2, r2, r0
 800eb14:	7819      	ldrb	r1, [r3, #0]
 800eb16:	19d2      	adds	r2, r2, r7
 800eb18:	5551      	strb	r1, [r2, r5]
 800eb1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eb1c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb1e:	6852      	ldr	r2, [r2, #4]
 800eb20:	3301      	adds	r3, #1
 800eb22:	600b      	str	r3, [r1, #0]
 800eb24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb26:	3a01      	subs	r2, #1
 800eb28:	604a      	str	r2, [r1, #4]
 800eb2a:	2b03      	cmp	r3, #3
 800eb2c:	d102      	bne.n	800eb34 <__ssvfscanf_r+0x708>
 800eb2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eb30:	2b04      	cmp	r3, #4
 800eb32:	d006      	beq.n	800eb42 <__ssvfscanf_r+0x716>
 800eb34:	2048      	movs	r0, #72	; 0x48
 800eb36:	2208      	movs	r2, #8
 800eb38:	1813      	adds	r3, r2, r0
 800eb3a:	2100      	movs	r1, #0
 800eb3c:	19d8      	adds	r0, r3, r7
 800eb3e:	f7fd f83b 	bl	800bbb8 <memset>
 800eb42:	2148      	movs	r1, #72	; 0x48
 800eb44:	2308      	movs	r3, #8
 800eb46:	228c      	movs	r2, #140	; 0x8c
 800eb48:	185b      	adds	r3, r3, r1
 800eb4a:	0052      	lsls	r2, r2, #1
 800eb4c:	19db      	adds	r3, r3, r7
 800eb4e:	1852      	adds	r2, r2, r1
 800eb50:	9300      	str	r3, [sp, #0]
 800eb52:	0021      	movs	r1, r4
 800eb54:	69fb      	ldr	r3, [r7, #28]
 800eb56:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eb58:	19d2      	adds	r2, r2, r7
 800eb5a:	f002 fafb 	bl	8011154 <_mbrtowc_r>
 800eb5e:	0003      	movs	r3, r0
 800eb60:	62b8      	str	r0, [r7, #40]	; 0x28
 800eb62:	3301      	adds	r3, #1
 800eb64:	d100      	bne.n	800eb68 <__ssvfscanf_r+0x73c>
 800eb66:	e530      	b.n	800e5ca <__ssvfscanf_r+0x19e>
 800eb68:	2800      	cmp	r0, #0
 800eb6a:	d151      	bne.n	800ec10 <__ssvfscanf_r+0x7e4>
 800eb6c:	6020      	str	r0, [r4, #0]
 800eb6e:	2301      	movs	r3, #1
 800eb70:	6825      	ldr	r5, [r4, #0]
 800eb72:	425b      	negs	r3, r3
 800eb74:	1c6a      	adds	r2, r5, #1
 800eb76:	d01a      	beq.n	800ebae <__ssvfscanf_r+0x782>
 800eb78:	2048      	movs	r0, #72	; 0x48
 800eb7a:	3311      	adds	r3, #17
 800eb7c:	181b      	adds	r3, r3, r0
 800eb7e:	2208      	movs	r2, #8
 800eb80:	2100      	movs	r1, #0
 800eb82:	19d8      	adds	r0, r3, r7
 800eb84:	f7fd f818 	bl	800bbb8 <memset>
 800eb88:	4b5f      	ldr	r3, [pc, #380]	; (800ed08 <__ssvfscanf_r+0x8dc>)
 800eb8a:	2148      	movs	r1, #72	; 0x48
 800eb8c:	33e0      	adds	r3, #224	; 0xe0
 800eb8e:	681a      	ldr	r2, [r3, #0]
 800eb90:	2310      	movs	r3, #16
 800eb92:	4694      	mov	ip, r2
 800eb94:	185b      	adds	r3, r3, r1
 800eb96:	002a      	movs	r2, r5
 800eb98:	19db      	adds	r3, r3, r7
 800eb9a:	4665      	mov	r5, ip
 800eb9c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eb9e:	1879      	adds	r1, r7, r1
 800eba0:	47a8      	blx	r5
 800eba2:	2300      	movs	r3, #0
 800eba4:	2801      	cmp	r0, #1
 800eba6:	d102      	bne.n	800ebae <__ssvfscanf_r+0x782>
 800eba8:	3348      	adds	r3, #72	; 0x48
 800ebaa:	18fb      	adds	r3, r7, r3
 800ebac:	781b      	ldrb	r3, [r3, #0]
 800ebae:	2218      	movs	r2, #24
 800ebb0:	2148      	movs	r1, #72	; 0x48
 800ebb2:	1852      	adds	r2, r2, r1
 800ebb4:	19d2      	adds	r2, r2, r7
 800ebb6:	5cd3      	ldrb	r3, [r2, r3]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d149      	bne.n	800ec50 <__ssvfscanf_r+0x824>
 800ebbc:	69fb      	ldr	r3, [r7, #28]
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d137      	bne.n	800ec32 <__ssvfscanf_r+0x806>
 800ebc2:	6a3b      	ldr	r3, [r7, #32]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d113      	bne.n	800ebf0 <__ssvfscanf_r+0x7c4>
 800ebc8:	6023      	str	r3, [r4, #0]
 800ebca:	2e00      	cmp	r6, #0
 800ebcc:	d00d      	beq.n	800ebea <__ssvfscanf_r+0x7be>
 800ebce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebd0:	693a      	ldr	r2, [r7, #16]
 800ebd2:	1ae4      	subs	r4, r4, r3
 800ebd4:	10a3      	asrs	r3, r4, #2
 800ebd6:	3301      	adds	r3, #1
 800ebd8:	429a      	cmp	r2, r3
 800ebda:	d906      	bls.n	800ebea <__ssvfscanf_r+0x7be>
 800ebdc:	6830      	ldr	r0, [r6, #0]
 800ebde:	1d21      	adds	r1, r4, #4
 800ebe0:	f001 ff1e 	bl	8010a20 <realloc>
 800ebe4:	2800      	cmp	r0, #0
 800ebe6:	d000      	beq.n	800ebea <__ssvfscanf_r+0x7be>
 800ebe8:	6030      	str	r0, [r6, #0]
 800ebea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebec:	3301      	adds	r3, #1
 800ebee:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	e593      	b.n	800e71c <__ssvfscanf_r+0x2f0>
 800ebf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf6:	60fb      	str	r3, [r7, #12]
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	001e      	movs	r6, r3
 800ebfc:	613b      	str	r3, [r7, #16]
 800ebfe:	633b      	str	r3, [r7, #48]	; 0x30
 800ec00:	334c      	adds	r3, #76	; 0x4c
 800ec02:	18fc      	adds	r4, r7, r3
 800ec04:	e778      	b.n	800eaf8 <__ssvfscanf_r+0x6cc>
 800ec06:	6a3b      	ldr	r3, [r7, #32]
 800ec08:	001e      	movs	r6, r3
 800ec0a:	613b      	str	r3, [r7, #16]
 800ec0c:	633b      	str	r3, [r7, #48]	; 0x30
 800ec0e:	e773      	b.n	800eaf8 <__ssvfscanf_r+0x6cc>
 800ec10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec12:	69fd      	ldr	r5, [r7, #28]
 800ec14:	3302      	adds	r3, #2
 800ec16:	d1aa      	bne.n	800eb6e <__ssvfscanf_r+0x742>
 800ec18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec1a:	685b      	ldr	r3, [r3, #4]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	dc47      	bgt.n	800ecb0 <__ssvfscanf_r+0x884>
 800ec20:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec22:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ec24:	f002 fb96 	bl	8011354 <__ssrefill_r>
 800ec28:	2800      	cmp	r0, #0
 800ec2a:	d041      	beq.n	800ecb0 <__ssvfscanf_r+0x884>
 800ec2c:	2d00      	cmp	r5, #0
 800ec2e:	d0c8      	beq.n	800ebc2 <__ssvfscanf_r+0x796>
 800ec30:	e4cb      	b.n	800e5ca <__ssvfscanf_r+0x19e>
 800ec32:	69fb      	ldr	r3, [r7, #28]
 800ec34:	2248      	movs	r2, #72	; 0x48
 800ec36:	3b01      	subs	r3, #1
 800ec38:	61fb      	str	r3, [r7, #28]
 800ec3a:	238c      	movs	r3, #140	; 0x8c
 800ec3c:	005b      	lsls	r3, r3, #1
 800ec3e:	189b      	adds	r3, r3, r2
 800ec40:	69fa      	ldr	r2, [r7, #28]
 800ec42:	19db      	adds	r3, r3, r7
 800ec44:	5cd1      	ldrb	r1, [r2, r3]
 800ec46:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ec48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ec4a:	f002 fb47 	bl	80112dc <_sungetc_r>
 800ec4e:	e7b5      	b.n	800ebbc <__ssvfscanf_r+0x790>
 800ec50:	69fa      	ldr	r2, [r7, #28]
 800ec52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec54:	4694      	mov	ip, r2
 800ec56:	4463      	add	r3, ip
 800ec58:	63bb      	str	r3, [r7, #56]	; 0x38
 800ec5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec5c:	2b03      	cmp	r3, #3
 800ec5e:	d102      	bne.n	800ec66 <__ssvfscanf_r+0x83a>
 800ec60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ec62:	2b04      	cmp	r3, #4
 800ec64:	d002      	beq.n	800ec6c <__ssvfscanf_r+0x840>
 800ec66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ec68:	3b01      	subs	r3, #1
 800ec6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ec6c:	6a3b      	ldr	r3, [r7, #32]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d11a      	bne.n	800eca8 <__ssvfscanf_r+0x87c>
 800ec72:	3404      	adds	r4, #4
 800ec74:	2e00      	cmp	r6, #0
 800ec76:	d019      	beq.n	800ecac <__ssvfscanf_r+0x880>
 800ec78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec7a:	693a      	ldr	r2, [r7, #16]
 800ec7c:	1ae3      	subs	r3, r4, r3
 800ec7e:	61fb      	str	r3, [r7, #28]
 800ec80:	6a3d      	ldr	r5, [r7, #32]
 800ec82:	109b      	asrs	r3, r3, #2
 800ec84:	4293      	cmp	r3, r2
 800ec86:	d3c7      	bcc.n	800ec18 <__ssvfscanf_r+0x7ec>
 800ec88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ec8a:	00d1      	lsls	r1, r2, #3
 800ec8c:	f001 fec8 	bl	8010a20 <realloc>
 800ec90:	6338      	str	r0, [r7, #48]	; 0x30
 800ec92:	2800      	cmp	r0, #0
 800ec94:	d100      	bne.n	800ec98 <__ssvfscanf_r+0x86c>
 800ec96:	e591      	b.n	800e7bc <__ssvfscanf_r+0x390>
 800ec98:	4684      	mov	ip, r0
 800ec9a:	693b      	ldr	r3, [r7, #16]
 800ec9c:	69fc      	ldr	r4, [r7, #28]
 800ec9e:	005b      	lsls	r3, r3, #1
 800eca0:	4464      	add	r4, ip
 800eca2:	6030      	str	r0, [r6, #0]
 800eca4:	613b      	str	r3, [r7, #16]
 800eca6:	e7b7      	b.n	800ec18 <__ssvfscanf_r+0x7ec>
 800eca8:	2500      	movs	r5, #0
 800ecaa:	e7b5      	b.n	800ec18 <__ssvfscanf_r+0x7ec>
 800ecac:	0035      	movs	r5, r6
 800ecae:	e7b3      	b.n	800ec18 <__ssvfscanf_r+0x7ec>
 800ecb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d000      	beq.n	800ecb8 <__ssvfscanf_r+0x88c>
 800ecb6:	e720      	b.n	800eafa <__ssvfscanf_r+0x6ce>
 800ecb8:	e783      	b.n	800ebc2 <__ssvfscanf_r+0x796>
 800ecba:	6a3b      	ldr	r3, [r7, #32]
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d025      	beq.n	800ed0c <__ssvfscanf_r+0x8e0>
 800ecc0:	2118      	movs	r1, #24
 800ecc2:	2048      	movs	r0, #72	; 0x48
 800ecc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ecc6:	1809      	adds	r1, r1, r0
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	19c9      	adds	r1, r1, r7
 800eccc:	781a      	ldrb	r2, [r3, #0]
 800ecce:	5c8a      	ldrb	r2, [r1, r2]
 800ecd0:	2a00      	cmp	r2, #0
 800ecd2:	d103      	bne.n	800ecdc <__ssvfscanf_r+0x8b0>
 800ecd4:	2c00      	cmp	r4, #0
 800ecd6:	d000      	beq.n	800ecda <__ssvfscanf_r+0x8ae>
 800ecd8:	e66c      	b.n	800e9b4 <__ssvfscanf_r+0x588>
 800ecda:	e4a4      	b.n	800e626 <__ssvfscanf_r+0x1fa>
 800ecdc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ecde:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ece0:	6852      	ldr	r2, [r2, #4]
 800ece2:	3301      	adds	r3, #1
 800ece4:	600b      	str	r3, [r1, #0]
 800ece6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ece8:	3a01      	subs	r2, #1
 800ecea:	3401      	adds	r4, #1
 800ecec:	604a      	str	r2, [r1, #4]
 800ecee:	429c      	cmp	r4, r3
 800ecf0:	d100      	bne.n	800ecf4 <__ssvfscanf_r+0x8c8>
 800ecf2:	e65f      	b.n	800e9b4 <__ssvfscanf_r+0x588>
 800ecf4:	2a00      	cmp	r2, #0
 800ecf6:	dce3      	bgt.n	800ecc0 <__ssvfscanf_r+0x894>
 800ecf8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ecfa:	f002 fb2b 	bl	8011354 <__ssrefill_r>
 800ecfe:	2800      	cmp	r0, #0
 800ed00:	d0de      	beq.n	800ecc0 <__ssvfscanf_r+0x894>
 800ed02:	e657      	b.n	800e9b4 <__ssvfscanf_r+0x588>
 800ed04:	0000fff6 	.word	0x0000fff6
 800ed08:	20000444 	.word	0x20000444
 800ed0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed0e:	0032      	movs	r2, r6
 800ed10:	cb20      	ldmia	r3!, {r5}
 800ed12:	61fb      	str	r3, [r7, #28]
 800ed14:	2380      	movs	r3, #128	; 0x80
 800ed16:	401a      	ands	r2, r3
 800ed18:	421e      	tst	r6, r3
 800ed1a:	d100      	bne.n	800ed1e <__ssvfscanf_r+0x8f2>
 800ed1c:	e086      	b.n	800ee2c <__ssvfscanf_r+0xa00>
 800ed1e:	2d00      	cmp	r5, #0
 800ed20:	d100      	bne.n	800ed24 <__ssvfscanf_r+0x8f8>
 800ed22:	e480      	b.n	800e626 <__ssvfscanf_r+0x1fa>
 800ed24:	2020      	movs	r0, #32
 800ed26:	f7fb fcb3 	bl	800a690 <malloc>
 800ed2a:	6338      	str	r0, [r7, #48]	; 0x30
 800ed2c:	2800      	cmp	r0, #0
 800ed2e:	d100      	bne.n	800ed32 <__ssvfscanf_r+0x906>
 800ed30:	e452      	b.n	800e5d8 <__ssvfscanf_r+0x1ac>
 800ed32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed34:	6028      	str	r0, [r5, #0]
 800ed36:	88de      	ldrh	r6, [r3, #6]
 800ed38:	889c      	ldrh	r4, [r3, #4]
 800ed3a:	6818      	ldr	r0, [r3, #0]
 800ed3c:	42a6      	cmp	r6, r4
 800ed3e:	d30e      	bcc.n	800ed5e <__ssvfscanf_r+0x932>
 800ed40:	4bc3      	ldr	r3, [pc, #780]	; (800f050 <__ssvfscanf_r+0xc24>)
 800ed42:	429c      	cmp	r4, r3
 800ed44:	d900      	bls.n	800ed48 <__ssvfscanf_r+0x91c>
 800ed46:	e542      	b.n	800e7ce <__ssvfscanf_r+0x3a2>
 800ed48:	3408      	adds	r4, #8
 800ed4a:	b2a4      	uxth	r4, r4
 800ed4c:	00a1      	lsls	r1, r4, #2
 800ed4e:	f001 fe67 	bl	8010a20 <realloc>
 800ed52:	2800      	cmp	r0, #0
 800ed54:	d100      	bne.n	800ed58 <__ssvfscanf_r+0x92c>
 800ed56:	e53a      	b.n	800e7ce <__ssvfscanf_r+0x3a2>
 800ed58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed5a:	6018      	str	r0, [r3, #0]
 800ed5c:	809c      	strh	r4, [r3, #4]
 800ed5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed60:	1c72      	adds	r2, r6, #1
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	00b6      	lsls	r6, r6, #2
 800ed66:	50f5      	str	r5, [r6, r3]
 800ed68:	2320      	movs	r3, #32
 800ed6a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ed6c:	002e      	movs	r6, r5
 800ed6e:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800ed70:	80ca      	strh	r2, [r1, #6]
 800ed72:	623b      	str	r3, [r7, #32]
 800ed74:	002c      	movs	r4, r5
 800ed76:	2118      	movs	r1, #24
 800ed78:	2048      	movs	r0, #72	; 0x48
 800ed7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed7c:	1809      	adds	r1, r1, r0
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	19c9      	adds	r1, r1, r7
 800ed82:	781a      	ldrb	r2, [r3, #0]
 800ed84:	5c8a      	ldrb	r2, [r1, r2]
 800ed86:	2a00      	cmp	r2, #0
 800ed88:	d101      	bne.n	800ed8e <__ssvfscanf_r+0x962>
 800ed8a:	633d      	str	r5, [r7, #48]	; 0x30
 800ed8c:	e031      	b.n	800edf2 <__ssvfscanf_r+0x9c6>
 800ed8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ed90:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ed92:	6852      	ldr	r2, [r2, #4]
 800ed94:	3a01      	subs	r2, #1
 800ed96:	604a      	str	r2, [r1, #4]
 800ed98:	1c5a      	adds	r2, r3, #1
 800ed9a:	600a      	str	r2, [r1, #0]
 800ed9c:	781b      	ldrb	r3, [r3, #0]
 800ed9e:	1c6a      	adds	r2, r5, #1
 800eda0:	633a      	str	r2, [r7, #48]	; 0x30
 800eda2:	702b      	strb	r3, [r5, #0]
 800eda4:	2e00      	cmp	r6, #0
 800eda6:	d010      	beq.n	800edca <__ssvfscanf_r+0x99e>
 800eda8:	6a3b      	ldr	r3, [r7, #32]
 800edaa:	1b15      	subs	r5, r2, r4
 800edac:	429d      	cmp	r5, r3
 800edae:	d30c      	bcc.n	800edca <__ssvfscanf_r+0x99e>
 800edb0:	005b      	lsls	r3, r3, #1
 800edb2:	0020      	movs	r0, r4
 800edb4:	0019      	movs	r1, r3
 800edb6:	623b      	str	r3, [r7, #32]
 800edb8:	f001 fe32 	bl	8010a20 <realloc>
 800edbc:	1e04      	subs	r4, r0, #0
 800edbe:	d101      	bne.n	800edc4 <__ssvfscanf_r+0x998>
 800edc0:	f7ff fc0a 	bl	800e5d8 <__ssvfscanf_r+0x1ac>
 800edc4:	1943      	adds	r3, r0, r5
 800edc6:	633b      	str	r3, [r7, #48]	; 0x30
 800edc8:	6030      	str	r0, [r6, #0]
 800edca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800edcc:	3b01      	subs	r3, #1
 800edce:	63fb      	str	r3, [r7, #60]	; 0x3c
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d00e      	beq.n	800edf2 <__ssvfscanf_r+0x9c6>
 800edd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800edd6:	685b      	ldr	r3, [r3, #4]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	dc2a      	bgt.n	800ee32 <__ssvfscanf_r+0xa06>
 800eddc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800edde:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ede0:	f002 fab8 	bl	8011354 <__ssrefill_r>
 800ede4:	2800      	cmp	r0, #0
 800ede6:	d024      	beq.n	800ee32 <__ssvfscanf_r+0xa06>
 800ede8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edea:	42a3      	cmp	r3, r4
 800edec:	d101      	bne.n	800edf2 <__ssvfscanf_r+0x9c6>
 800edee:	f7ff fbec 	bl	800e5ca <__ssvfscanf_r+0x19e>
 800edf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edf4:	1b1d      	subs	r5, r3, r4
 800edf6:	42a3      	cmp	r3, r4
 800edf8:	d101      	bne.n	800edfe <__ssvfscanf_r+0x9d2>
 800edfa:	f7ff fc14 	bl	800e626 <__ssvfscanf_r+0x1fa>
 800edfe:	2300      	movs	r3, #0
 800ee00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ee02:	7013      	strb	r3, [r2, #0]
 800ee04:	429e      	cmp	r6, r3
 800ee06:	d009      	beq.n	800ee1c <__ssvfscanf_r+0x9f0>
 800ee08:	6a3b      	ldr	r3, [r7, #32]
 800ee0a:	1c69      	adds	r1, r5, #1
 800ee0c:	428b      	cmp	r3, r1
 800ee0e:	d905      	bls.n	800ee1c <__ssvfscanf_r+0x9f0>
 800ee10:	6830      	ldr	r0, [r6, #0]
 800ee12:	f001 fe05 	bl	8010a20 <realloc>
 800ee16:	2800      	cmp	r0, #0
 800ee18:	d000      	beq.n	800ee1c <__ssvfscanf_r+0x9f0>
 800ee1a:	6030      	str	r0, [r6, #0]
 800ee1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee1e:	3301      	adds	r3, #1
 800ee20:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ee22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee24:	195b      	adds	r3, r3, r5
 800ee26:	63bb      	str	r3, [r7, #56]	; 0x38
 800ee28:	69fb      	ldr	r3, [r7, #28]
 800ee2a:	e477      	b.n	800e71c <__ssvfscanf_r+0x2f0>
 800ee2c:	0016      	movs	r6, r2
 800ee2e:	623a      	str	r2, [r7, #32]
 800ee30:	e7a0      	b.n	800ed74 <__ssvfscanf_r+0x948>
 800ee32:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800ee34:	e79f      	b.n	800ed76 <__ssvfscanf_r+0x94a>
 800ee36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d101      	bne.n	800ee40 <__ssvfscanf_r+0xa14>
 800ee3c:	3b01      	subs	r3, #1
 800ee3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ee40:	2210      	movs	r2, #16
 800ee42:	2301      	movs	r3, #1
 800ee44:	0034      	movs	r4, r6
 800ee46:	4032      	ands	r2, r6
 800ee48:	401c      	ands	r4, r3
 800ee4a:	61fa      	str	r2, [r7, #28]
 800ee4c:	421e      	tst	r6, r3
 800ee4e:	d100      	bne.n	800ee52 <__ssvfscanf_r+0xa26>
 800ee50:	e102      	b.n	800f058 <__ssvfscanf_r+0xc2c>
 800ee52:	2a00      	cmp	r2, #0
 800ee54:	d000      	beq.n	800ee58 <__ssvfscanf_r+0xa2c>
 800ee56:	e09f      	b.n	800ef98 <__ssvfscanf_r+0xb6c>
 800ee58:	2080      	movs	r0, #128	; 0x80
 800ee5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee5c:	cb10      	ldmia	r3!, {r4}
 800ee5e:	60fb      	str	r3, [r7, #12]
 800ee60:	4206      	tst	r6, r0
 800ee62:	d100      	bne.n	800ee66 <__ssvfscanf_r+0xa3a>
 800ee64:	e0a1      	b.n	800efaa <__ssvfscanf_r+0xb7e>
 800ee66:	2c00      	cmp	r4, #0
 800ee68:	d100      	bne.n	800ee6c <__ssvfscanf_r+0xa40>
 800ee6a:	e4aa      	b.n	800e7c2 <__ssvfscanf_r+0x396>
 800ee6c:	f7fb fc10 	bl	800a690 <malloc>
 800ee70:	6338      	str	r0, [r7, #48]	; 0x30
 800ee72:	2800      	cmp	r0, #0
 800ee74:	d100      	bne.n	800ee78 <__ssvfscanf_r+0xa4c>
 800ee76:	e4a1      	b.n	800e7bc <__ssvfscanf_r+0x390>
 800ee78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee7a:	6023      	str	r3, [r4, #0]
 800ee7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee7e:	88de      	ldrh	r6, [r3, #6]
 800ee80:	889d      	ldrh	r5, [r3, #4]
 800ee82:	42ae      	cmp	r6, r5
 800ee84:	d310      	bcc.n	800eea8 <__ssvfscanf_r+0xa7c>
 800ee86:	4b72      	ldr	r3, [pc, #456]	; (800f050 <__ssvfscanf_r+0xc24>)
 800ee88:	429d      	cmp	r5, r3
 800ee8a:	d900      	bls.n	800ee8e <__ssvfscanf_r+0xa62>
 800ee8c:	e496      	b.n	800e7bc <__ssvfscanf_r+0x390>
 800ee8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee90:	3508      	adds	r5, #8
 800ee92:	b2ad      	uxth	r5, r5
 800ee94:	6818      	ldr	r0, [r3, #0]
 800ee96:	00a9      	lsls	r1, r5, #2
 800ee98:	f001 fdc2 	bl	8010a20 <realloc>
 800ee9c:	2800      	cmp	r0, #0
 800ee9e:	d100      	bne.n	800eea2 <__ssvfscanf_r+0xa76>
 800eea0:	e48c      	b.n	800e7bc <__ssvfscanf_r+0x390>
 800eea2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eea4:	6018      	str	r0, [r3, #0]
 800eea6:	809d      	strh	r5, [r3, #4]
 800eea8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eeaa:	1c72      	adds	r2, r6, #1
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	00b6      	lsls	r6, r6, #2
 800eeb0:	50f4      	str	r4, [r6, r3]
 800eeb2:	2320      	movs	r3, #32
 800eeb4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eeb6:	0025      	movs	r5, r4
 800eeb8:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800eeba:	80ca      	strh	r2, [r1, #6]
 800eebc:	613b      	str	r3, [r7, #16]
 800eebe:	2300      	movs	r3, #0
 800eec0:	623b      	str	r3, [r7, #32]
 800eec2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eec4:	4a63      	ldr	r2, [pc, #396]	; (800f054 <__ssvfscanf_r+0xc28>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	781b      	ldrb	r3, [r3, #0]
 800eeca:	5cd3      	ldrb	r3, [r2, r3]
 800eecc:	2208      	movs	r2, #8
 800eece:	4213      	tst	r3, r2
 800eed0:	d149      	bne.n	800ef66 <__ssvfscanf_r+0xb3a>
 800eed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d046      	beq.n	800ef66 <__ssvfscanf_r+0xb3a>
 800eed8:	f7fc feb2 	bl	800bc40 <__locale_mb_cur_max>
 800eedc:	6a3b      	ldr	r3, [r7, #32]
 800eede:	4298      	cmp	r0, r3
 800eee0:	d101      	bne.n	800eee6 <__ssvfscanf_r+0xaba>
 800eee2:	f7ff fb72 	bl	800e5ca <__ssvfscanf_r+0x19e>
 800eee6:	6a3a      	ldr	r2, [r7, #32]
 800eee8:	2048      	movs	r0, #72	; 0x48
 800eeea:	1c56      	adds	r6, r2, #1
 800eeec:	228c      	movs	r2, #140	; 0x8c
 800eeee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eef0:	0052      	lsls	r2, r2, #1
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	1812      	adds	r2, r2, r0
 800eef6:	7819      	ldrb	r1, [r3, #0]
 800eef8:	6a38      	ldr	r0, [r7, #32]
 800eefa:	19d2      	adds	r2, r2, r7
 800eefc:	5411      	strb	r1, [r2, r0]
 800eefe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef00:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ef02:	6852      	ldr	r2, [r2, #4]
 800ef04:	3301      	adds	r3, #1
 800ef06:	600b      	str	r3, [r1, #0]
 800ef08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef0a:	3a01      	subs	r2, #1
 800ef0c:	604a      	str	r2, [r1, #4]
 800ef0e:	2b03      	cmp	r3, #3
 800ef10:	d102      	bne.n	800ef18 <__ssvfscanf_r+0xaec>
 800ef12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ef14:	2b04      	cmp	r3, #4
 800ef16:	d007      	beq.n	800ef28 <__ssvfscanf_r+0xafc>
 800ef18:	2048      	movs	r0, #72	; 0x48
 800ef1a:	2310      	movs	r3, #16
 800ef1c:	181b      	adds	r3, r3, r0
 800ef1e:	2208      	movs	r2, #8
 800ef20:	2100      	movs	r1, #0
 800ef22:	19d8      	adds	r0, r3, r7
 800ef24:	f7fc fe48 	bl	800bbb8 <memset>
 800ef28:	2148      	movs	r1, #72	; 0x48
 800ef2a:	2310      	movs	r3, #16
 800ef2c:	228c      	movs	r2, #140	; 0x8c
 800ef2e:	185b      	adds	r3, r3, r1
 800ef30:	0052      	lsls	r2, r2, #1
 800ef32:	19db      	adds	r3, r3, r7
 800ef34:	1852      	adds	r2, r2, r1
 800ef36:	9300      	str	r3, [sp, #0]
 800ef38:	0021      	movs	r1, r4
 800ef3a:	0033      	movs	r3, r6
 800ef3c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ef3e:	19d2      	adds	r2, r2, r7
 800ef40:	f002 f908 	bl	8011154 <_mbrtowc_r>
 800ef44:	0003      	movs	r3, r0
 800ef46:	62b8      	str	r0, [r7, #40]	; 0x28
 800ef48:	3301      	adds	r3, #1
 800ef4a:	d101      	bne.n	800ef50 <__ssvfscanf_r+0xb24>
 800ef4c:	f7ff fb3d 	bl	800e5ca <__ssvfscanf_r+0x19e>
 800ef50:	2800      	cmp	r0, #0
 800ef52:	d12f      	bne.n	800efb4 <__ssvfscanf_r+0xb88>
 800ef54:	6020      	str	r0, [r4, #0]
 800ef56:	6820      	ldr	r0, [r4, #0]
 800ef58:	f002 f91a 	bl	8011190 <iswspace>
 800ef5c:	6238      	str	r0, [r7, #32]
 800ef5e:	2800      	cmp	r0, #0
 800ef60:	d04a      	beq.n	800eff8 <__ssvfscanf_r+0xbcc>
 800ef62:	2e00      	cmp	r6, #0
 800ef64:	d13c      	bne.n	800efe0 <__ssvfscanf_r+0xbb4>
 800ef66:	69fb      	ldr	r3, [r7, #28]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d000      	beq.n	800ef6e <__ssvfscanf_r+0xb42>
 800ef6c:	e640      	b.n	800ebf0 <__ssvfscanf_r+0x7c4>
 800ef6e:	6023      	str	r3, [r4, #0]
 800ef70:	2d00      	cmp	r5, #0
 800ef72:	d100      	bne.n	800ef76 <__ssvfscanf_r+0xb4a>
 800ef74:	e639      	b.n	800ebea <__ssvfscanf_r+0x7be>
 800ef76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef78:	693a      	ldr	r2, [r7, #16]
 800ef7a:	1ae4      	subs	r4, r4, r3
 800ef7c:	10a3      	asrs	r3, r4, #2
 800ef7e:	3301      	adds	r3, #1
 800ef80:	429a      	cmp	r2, r3
 800ef82:	d800      	bhi.n	800ef86 <__ssvfscanf_r+0xb5a>
 800ef84:	e631      	b.n	800ebea <__ssvfscanf_r+0x7be>
 800ef86:	6828      	ldr	r0, [r5, #0]
 800ef88:	1d21      	adds	r1, r4, #4
 800ef8a:	f001 fd49 	bl	8010a20 <realloc>
 800ef8e:	2800      	cmp	r0, #0
 800ef90:	d100      	bne.n	800ef94 <__ssvfscanf_r+0xb68>
 800ef92:	e62a      	b.n	800ebea <__ssvfscanf_r+0x7be>
 800ef94:	6028      	str	r0, [r5, #0]
 800ef96:	e628      	b.n	800ebea <__ssvfscanf_r+0x7be>
 800ef98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef9a:	60fb      	str	r3, [r7, #12]
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	001d      	movs	r5, r3
 800efa0:	613b      	str	r3, [r7, #16]
 800efa2:	633b      	str	r3, [r7, #48]	; 0x30
 800efa4:	334c      	adds	r3, #76	; 0x4c
 800efa6:	18fc      	adds	r4, r7, r3
 800efa8:	e789      	b.n	800eebe <__ssvfscanf_r+0xa92>
 800efaa:	69fb      	ldr	r3, [r7, #28]
 800efac:	001d      	movs	r5, r3
 800efae:	613b      	str	r3, [r7, #16]
 800efb0:	633b      	str	r3, [r7, #48]	; 0x30
 800efb2:	e784      	b.n	800eebe <__ssvfscanf_r+0xa92>
 800efb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efb6:	623e      	str	r6, [r7, #32]
 800efb8:	3302      	adds	r3, #2
 800efba:	d1cc      	bne.n	800ef56 <__ssvfscanf_r+0xb2a>
 800efbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efbe:	685b      	ldr	r3, [r3, #4]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	dd00      	ble.n	800efc6 <__ssvfscanf_r+0xb9a>
 800efc4:	e77d      	b.n	800eec2 <__ssvfscanf_r+0xa96>
 800efc6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800efc8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800efca:	f002 f9c3 	bl	8011354 <__ssrefill_r>
 800efce:	2800      	cmp	r0, #0
 800efd0:	d100      	bne.n	800efd4 <__ssvfscanf_r+0xba8>
 800efd2:	e776      	b.n	800eec2 <__ssvfscanf_r+0xa96>
 800efd4:	6a3b      	ldr	r3, [r7, #32]
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d001      	beq.n	800efde <__ssvfscanf_r+0xbb2>
 800efda:	f7ff faf6 	bl	800e5ca <__ssvfscanf_r+0x19e>
 800efde:	e7c2      	b.n	800ef66 <__ssvfscanf_r+0xb3a>
 800efe0:	238c      	movs	r3, #140	; 0x8c
 800efe2:	2248      	movs	r2, #72	; 0x48
 800efe4:	005b      	lsls	r3, r3, #1
 800efe6:	189b      	adds	r3, r3, r2
 800efe8:	3e01      	subs	r6, #1
 800efea:	19db      	adds	r3, r3, r7
 800efec:	5cf1      	ldrb	r1, [r6, r3]
 800efee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eff0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eff2:	f002 f973 	bl	80112dc <_sungetc_r>
 800eff6:	e7b4      	b.n	800ef62 <__ssvfscanf_r+0xb36>
 800eff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800effa:	199b      	adds	r3, r3, r6
 800effc:	63bb      	str	r3, [r7, #56]	; 0x38
 800effe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f000:	2b03      	cmp	r3, #3
 800f002:	d102      	bne.n	800f00a <__ssvfscanf_r+0xbde>
 800f004:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f006:	2b04      	cmp	r3, #4
 800f008:	d002      	beq.n	800f010 <__ssvfscanf_r+0xbe4>
 800f00a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f00c:	3b01      	subs	r3, #1
 800f00e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f010:	69fb      	ldr	r3, [r7, #28]
 800f012:	2b00      	cmp	r3, #0
 800f014:	d1d2      	bne.n	800efbc <__ssvfscanf_r+0xb90>
 800f016:	3404      	adds	r4, #4
 800f018:	2d00      	cmp	r5, #0
 800f01a:	d016      	beq.n	800f04a <__ssvfscanf_r+0xc1e>
 800f01c:	69fa      	ldr	r2, [r7, #28]
 800f01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f020:	623a      	str	r2, [r7, #32]
 800f022:	693a      	ldr	r2, [r7, #16]
 800f024:	1ae6      	subs	r6, r4, r3
 800f026:	10b3      	asrs	r3, r6, #2
 800f028:	4293      	cmp	r3, r2
 800f02a:	d3c7      	bcc.n	800efbc <__ssvfscanf_r+0xb90>
 800f02c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f02e:	00d1      	lsls	r1, r2, #3
 800f030:	f001 fcf6 	bl	8010a20 <realloc>
 800f034:	6338      	str	r0, [r7, #48]	; 0x30
 800f036:	2800      	cmp	r0, #0
 800f038:	d101      	bne.n	800f03e <__ssvfscanf_r+0xc12>
 800f03a:	f7ff fbbf 	bl	800e7bc <__ssvfscanf_r+0x390>
 800f03e:	693b      	ldr	r3, [r7, #16]
 800f040:	1984      	adds	r4, r0, r6
 800f042:	005b      	lsls	r3, r3, #1
 800f044:	6028      	str	r0, [r5, #0]
 800f046:	613b      	str	r3, [r7, #16]
 800f048:	e7b8      	b.n	800efbc <__ssvfscanf_r+0xb90>
 800f04a:	623d      	str	r5, [r7, #32]
 800f04c:	e7b6      	b.n	800efbc <__ssvfscanf_r+0xb90>
 800f04e:	46c0      	nop			; (mov r8, r8)
 800f050:	0000fff6 	.word	0x0000fff6
 800f054:	08014379 	.word	0x08014379
 800f058:	69fb      	ldr	r3, [r7, #28]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d01c      	beq.n	800f098 <__ssvfscanf_r+0xc6c>
 800f05e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f060:	49bf      	ldr	r1, [pc, #764]	; (800f360 <__ssvfscanf_r+0xf34>)
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	781a      	ldrb	r2, [r3, #0]
 800f066:	5c8a      	ldrb	r2, [r1, r2]
 800f068:	2108      	movs	r1, #8
 800f06a:	420a      	tst	r2, r1
 800f06c:	d000      	beq.n	800f070 <__ssvfscanf_r+0xc44>
 800f06e:	e4a1      	b.n	800e9b4 <__ssvfscanf_r+0x588>
 800f070:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f072:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f074:	6852      	ldr	r2, [r2, #4]
 800f076:	3301      	adds	r3, #1
 800f078:	600b      	str	r3, [r1, #0]
 800f07a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f07c:	3a01      	subs	r2, #1
 800f07e:	3401      	adds	r4, #1
 800f080:	604a      	str	r2, [r1, #4]
 800f082:	429c      	cmp	r4, r3
 800f084:	d100      	bne.n	800f088 <__ssvfscanf_r+0xc5c>
 800f086:	e495      	b.n	800e9b4 <__ssvfscanf_r+0x588>
 800f088:	2a00      	cmp	r2, #0
 800f08a:	dce8      	bgt.n	800f05e <__ssvfscanf_r+0xc32>
 800f08c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f08e:	f002 f961 	bl	8011354 <__ssrefill_r>
 800f092:	2800      	cmp	r0, #0
 800f094:	d0e3      	beq.n	800f05e <__ssvfscanf_r+0xc32>
 800f096:	e48d      	b.n	800e9b4 <__ssvfscanf_r+0x588>
 800f098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f09a:	0032      	movs	r2, r6
 800f09c:	cb10      	ldmia	r3!, {r4}
 800f09e:	61fb      	str	r3, [r7, #28]
 800f0a0:	2380      	movs	r3, #128	; 0x80
 800f0a2:	401a      	ands	r2, r3
 800f0a4:	421e      	tst	r6, r3
 800f0a6:	d039      	beq.n	800f11c <__ssvfscanf_r+0xcf0>
 800f0a8:	2c00      	cmp	r4, #0
 800f0aa:	d101      	bne.n	800f0b0 <__ssvfscanf_r+0xc84>
 800f0ac:	f7ff fabb 	bl	800e626 <__ssvfscanf_r+0x1fa>
 800f0b0:	2020      	movs	r0, #32
 800f0b2:	f7fb faed 	bl	800a690 <malloc>
 800f0b6:	6338      	str	r0, [r7, #48]	; 0x30
 800f0b8:	2800      	cmp	r0, #0
 800f0ba:	d101      	bne.n	800f0c0 <__ssvfscanf_r+0xc94>
 800f0bc:	f7ff fa8c 	bl	800e5d8 <__ssvfscanf_r+0x1ac>
 800f0c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0c2:	6020      	str	r0, [r4, #0]
 800f0c4:	88de      	ldrh	r6, [r3, #6]
 800f0c6:	889d      	ldrh	r5, [r3, #4]
 800f0c8:	6818      	ldr	r0, [r3, #0]
 800f0ca:	42ae      	cmp	r6, r5
 800f0cc:	d310      	bcc.n	800f0f0 <__ssvfscanf_r+0xcc4>
 800f0ce:	4ba5      	ldr	r3, [pc, #660]	; (800f364 <__ssvfscanf_r+0xf38>)
 800f0d0:	429d      	cmp	r5, r3
 800f0d2:	d901      	bls.n	800f0d8 <__ssvfscanf_r+0xcac>
 800f0d4:	f7ff fb7b 	bl	800e7ce <__ssvfscanf_r+0x3a2>
 800f0d8:	3508      	adds	r5, #8
 800f0da:	b2ad      	uxth	r5, r5
 800f0dc:	00a9      	lsls	r1, r5, #2
 800f0de:	f001 fc9f 	bl	8010a20 <realloc>
 800f0e2:	2800      	cmp	r0, #0
 800f0e4:	d101      	bne.n	800f0ea <__ssvfscanf_r+0xcbe>
 800f0e6:	f7ff fb72 	bl	800e7ce <__ssvfscanf_r+0x3a2>
 800f0ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0ec:	6018      	str	r0, [r3, #0]
 800f0ee:	809d      	strh	r5, [r3, #4]
 800f0f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0f2:	1c72      	adds	r2, r6, #1
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	00b6      	lsls	r6, r6, #2
 800f0f8:	50f4      	str	r4, [r6, r3]
 800f0fa:	2320      	movs	r3, #32
 800f0fc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f0fe:	0026      	movs	r6, r4
 800f100:	80ca      	strh	r2, [r1, #6]
 800f102:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f104:	633b      	str	r3, [r7, #48]	; 0x30
 800f106:	0025      	movs	r5, r4
 800f108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f10a:	4995      	ldr	r1, [pc, #596]	; (800f360 <__ssvfscanf_r+0xf34>)
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	781a      	ldrb	r2, [r3, #0]
 800f110:	5c8a      	ldrb	r2, [r1, r2]
 800f112:	2108      	movs	r1, #8
 800f114:	420a      	tst	r2, r1
 800f116:	d004      	beq.n	800f122 <__ssvfscanf_r+0xcf6>
 800f118:	623c      	str	r4, [r7, #32]
 800f11a:	e031      	b.n	800f180 <__ssvfscanf_r+0xd54>
 800f11c:	0016      	movs	r6, r2
 800f11e:	633a      	str	r2, [r7, #48]	; 0x30
 800f120:	e7f1      	b.n	800f106 <__ssvfscanf_r+0xcda>
 800f122:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f124:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f126:	6852      	ldr	r2, [r2, #4]
 800f128:	3a01      	subs	r2, #1
 800f12a:	604a      	str	r2, [r1, #4]
 800f12c:	1c5a      	adds	r2, r3, #1
 800f12e:	600a      	str	r2, [r1, #0]
 800f130:	781b      	ldrb	r3, [r3, #0]
 800f132:	1c62      	adds	r2, r4, #1
 800f134:	623a      	str	r2, [r7, #32]
 800f136:	7023      	strb	r3, [r4, #0]
 800f138:	2e00      	cmp	r6, #0
 800f13a:	d010      	beq.n	800f15e <__ssvfscanf_r+0xd32>
 800f13c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f13e:	1b54      	subs	r4, r2, r5
 800f140:	429c      	cmp	r4, r3
 800f142:	d30c      	bcc.n	800f15e <__ssvfscanf_r+0xd32>
 800f144:	005b      	lsls	r3, r3, #1
 800f146:	0028      	movs	r0, r5
 800f148:	0019      	movs	r1, r3
 800f14a:	633b      	str	r3, [r7, #48]	; 0x30
 800f14c:	f001 fc68 	bl	8010a20 <realloc>
 800f150:	1e05      	subs	r5, r0, #0
 800f152:	d101      	bne.n	800f158 <__ssvfscanf_r+0xd2c>
 800f154:	f7ff fa40 	bl	800e5d8 <__ssvfscanf_r+0x1ac>
 800f158:	1903      	adds	r3, r0, r4
 800f15a:	623b      	str	r3, [r7, #32]
 800f15c:	6030      	str	r0, [r6, #0]
 800f15e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f160:	3b01      	subs	r3, #1
 800f162:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f164:	2b00      	cmp	r3, #0
 800f166:	d00b      	beq.n	800f180 <__ssvfscanf_r+0xd54>
 800f168:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f16a:	685b      	ldr	r3, [r3, #4]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	dd01      	ble.n	800f174 <__ssvfscanf_r+0xd48>
 800f170:	6a3c      	ldr	r4, [r7, #32]
 800f172:	e7c9      	b.n	800f108 <__ssvfscanf_r+0xcdc>
 800f174:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f176:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f178:	f002 f8ec 	bl	8011354 <__ssrefill_r>
 800f17c:	2800      	cmp	r0, #0
 800f17e:	d0f7      	beq.n	800f170 <__ssvfscanf_r+0xd44>
 800f180:	2300      	movs	r3, #0
 800f182:	6a3a      	ldr	r2, [r7, #32]
 800f184:	7013      	strb	r3, [r2, #0]
 800f186:	1b55      	subs	r5, r2, r5
 800f188:	2e00      	cmp	r6, #0
 800f18a:	d009      	beq.n	800f1a0 <__ssvfscanf_r+0xd74>
 800f18c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f18e:	1c69      	adds	r1, r5, #1
 800f190:	428b      	cmp	r3, r1
 800f192:	d905      	bls.n	800f1a0 <__ssvfscanf_r+0xd74>
 800f194:	6830      	ldr	r0, [r6, #0]
 800f196:	f001 fc43 	bl	8010a20 <realloc>
 800f19a:	2800      	cmp	r0, #0
 800f19c:	d000      	beq.n	800f1a0 <__ssvfscanf_r+0xd74>
 800f19e:	6030      	str	r0, [r6, #0]
 800f1a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1a2:	195b      	adds	r3, r3, r5
 800f1a4:	63bb      	str	r3, [r7, #56]	; 0x38
 800f1a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1a8:	3301      	adds	r3, #1
 800f1aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f1ac:	e63c      	b.n	800ee28 <__ssvfscanf_r+0x9fc>
 800f1ae:	22ae      	movs	r2, #174	; 0xae
 800f1b0:	2100      	movs	r1, #0
 800f1b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1b4:	0052      	lsls	r2, r2, #1
 800f1b6:	3b01      	subs	r3, #1
 800f1b8:	6239      	str	r1, [r7, #32]
 800f1ba:	4293      	cmp	r3, r2
 800f1bc:	d906      	bls.n	800f1cc <__ssvfscanf_r+0xda0>
 800f1be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1c0:	3b5e      	subs	r3, #94	; 0x5e
 800f1c2:	3bff      	subs	r3, #255	; 0xff
 800f1c4:	623b      	str	r3, [r7, #32]
 800f1c6:	235e      	movs	r3, #94	; 0x5e
 800f1c8:	33ff      	adds	r3, #255	; 0xff
 800f1ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f1cc:	24d8      	movs	r4, #216	; 0xd8
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	2248      	movs	r2, #72	; 0x48
 800f1d2:	0124      	lsls	r4, r4, #4
 800f1d4:	4334      	orrs	r4, r6
 800f1d6:	2680      	movs	r6, #128	; 0x80
 800f1d8:	61fb      	str	r3, [r7, #28]
 800f1da:	3319      	adds	r3, #25
 800f1dc:	33ff      	adds	r3, #255	; 0xff
 800f1de:	189b      	adds	r3, r3, r2
 800f1e0:	19dd      	adds	r5, r3, r7
 800f1e2:	00b6      	lsls	r6, r6, #2
 800f1e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f1e6:	681a      	ldr	r2, [r3, #0]
 800f1e8:	7813      	ldrb	r3, [r2, #0]
 800f1ea:	2b39      	cmp	r3, #57	; 0x39
 800f1ec:	d80f      	bhi.n	800f20e <__ssvfscanf_r+0xde2>
 800f1ee:	2b2a      	cmp	r3, #42	; 0x2a
 800f1f0:	d91b      	bls.n	800f22a <__ssvfscanf_r+0xdfe>
 800f1f2:	0018      	movs	r0, r3
 800f1f4:	382b      	subs	r0, #43	; 0x2b
 800f1f6:	280e      	cmp	r0, #14
 800f1f8:	d817      	bhi.n	800f22a <__ssvfscanf_r+0xdfe>
 800f1fa:	f7f0 ff8b 	bl	8000114 <__gnu_thumb1_case_uqi>
 800f1fe:	168f      	.short	0x168f
 800f200:	5416168f 	.word	0x5416168f
 800f204:	80808080 	.word	0x80808080
 800f208:	87808080 	.word	0x87808080
 800f20c:	87          	.byte	0x87
 800f20d:	00          	.byte	0x00
 800f20e:	2b66      	cmp	r3, #102	; 0x66
 800f210:	d83a      	bhi.n	800f288 <__ssvfscanf_r+0xe5c>
 800f212:	2b60      	cmp	r3, #96	; 0x60
 800f214:	d803      	bhi.n	800f21e <__ssvfscanf_r+0xdf2>
 800f216:	2b46      	cmp	r3, #70	; 0x46
 800f218:	d805      	bhi.n	800f226 <__ssvfscanf_r+0xdfa>
 800f21a:	2b40      	cmp	r3, #64	; 0x40
 800f21c:	d905      	bls.n	800f22a <__ssvfscanf_r+0xdfe>
 800f21e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f220:	290a      	cmp	r1, #10
 800f222:	dc71      	bgt.n	800f308 <__ssvfscanf_r+0xedc>
 800f224:	e001      	b.n	800f22a <__ssvfscanf_r+0xdfe>
 800f226:	2b58      	cmp	r3, #88	; 0x58
 800f228:	d030      	beq.n	800f28c <__ssvfscanf_r+0xe60>
 800f22a:	05e3      	lsls	r3, r4, #23
 800f22c:	d515      	bpl.n	800f25a <__ssvfscanf_r+0xe2e>
 800f22e:	238c      	movs	r3, #140	; 0x8c
 800f230:	2248      	movs	r2, #72	; 0x48
 800f232:	005b      	lsls	r3, r3, #1
 800f234:	189b      	adds	r3, r3, r2
 800f236:	19db      	adds	r3, r3, r7
 800f238:	429d      	cmp	r5, r3
 800f23a:	d905      	bls.n	800f248 <__ssvfscanf_r+0xe1c>
 800f23c:	3d01      	subs	r5, #1
 800f23e:	7829      	ldrb	r1, [r5, #0]
 800f240:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f242:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f244:	f002 f84a 	bl	80112dc <_sungetc_r>
 800f248:	238c      	movs	r3, #140	; 0x8c
 800f24a:	2248      	movs	r2, #72	; 0x48
 800f24c:	005b      	lsls	r3, r3, #1
 800f24e:	189b      	adds	r3, r3, r2
 800f250:	19db      	adds	r3, r3, r7
 800f252:	429d      	cmp	r5, r3
 800f254:	d101      	bne.n	800f25a <__ssvfscanf_r+0xe2e>
 800f256:	f7ff f9e6 	bl	800e626 <__ssvfscanf_r+0x1fa>
 800f25a:	2310      	movs	r3, #16
 800f25c:	0022      	movs	r2, r4
 800f25e:	401a      	ands	r2, r3
 800f260:	421c      	tst	r4, r3
 800f262:	d171      	bne.n	800f348 <__ssvfscanf_r+0xf1c>
 800f264:	218c      	movs	r1, #140	; 0x8c
 800f266:	2048      	movs	r0, #72	; 0x48
 800f268:	0049      	lsls	r1, r1, #1
 800f26a:	1809      	adds	r1, r1, r0
 800f26c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f26e:	697e      	ldr	r6, [r7, #20]
 800f270:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f272:	19c9      	adds	r1, r1, r7
 800f274:	702a      	strb	r2, [r5, #0]
 800f276:	47b0      	blx	r6
 800f278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f27a:	1d1e      	adds	r6, r3, #4
 800f27c:	06a3      	lsls	r3, r4, #26
 800f27e:	d559      	bpl.n	800f334 <__ssvfscanf_r+0xf08>
 800f280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	6018      	str	r0, [r3, #0]
 800f286:	e05b      	b.n	800f340 <__ssvfscanf_r+0xf14>
 800f288:	2b78      	cmp	r3, #120	; 0x78
 800f28a:	d1ce      	bne.n	800f22a <__ssvfscanf_r+0xdfe>
 800f28c:	21c0      	movs	r1, #192	; 0xc0
 800f28e:	00c9      	lsls	r1, r1, #3
 800f290:	4021      	ands	r1, r4
 800f292:	42b1      	cmp	r1, r6
 800f294:	d1c9      	bne.n	800f22a <__ssvfscanf_r+0xdfe>
 800f296:	4934      	ldr	r1, [pc, #208]	; (800f368 <__ssvfscanf_r+0xf3c>)
 800f298:	4021      	ands	r1, r4
 800f29a:	24a0      	movs	r4, #160	; 0xa0
 800f29c:	00e4      	lsls	r4, r4, #3
 800f29e:	430c      	orrs	r4, r1
 800f2a0:	2110      	movs	r1, #16
 800f2a2:	6279      	str	r1, [r7, #36]	; 0x24
 800f2a4:	e00b      	b.n	800f2be <__ssvfscanf_r+0xe92>
 800f2a6:	0521      	lsls	r1, r4, #20
 800f2a8:	d509      	bpl.n	800f2be <__ssvfscanf_r+0xe92>
 800f2aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f2ac:	2900      	cmp	r1, #0
 800f2ae:	d102      	bne.n	800f2b6 <__ssvfscanf_r+0xe8a>
 800f2b0:	3108      	adds	r1, #8
 800f2b2:	4334      	orrs	r4, r6
 800f2b4:	6279      	str	r1, [r7, #36]	; 0x24
 800f2b6:	0561      	lsls	r1, r4, #21
 800f2b8:	d504      	bpl.n	800f2c4 <__ssvfscanf_r+0xe98>
 800f2ba:	492c      	ldr	r1, [pc, #176]	; (800f36c <__ssvfscanf_r+0xf40>)
 800f2bc:	400c      	ands	r4, r1
 800f2be:	702b      	strb	r3, [r5, #0]
 800f2c0:	3501      	adds	r5, #1
 800f2c2:	e00c      	b.n	800f2de <__ssvfscanf_r+0xeb2>
 800f2c4:	4b2a      	ldr	r3, [pc, #168]	; (800f370 <__ssvfscanf_r+0xf44>)
 800f2c6:	401c      	ands	r4, r3
 800f2c8:	6a3b      	ldr	r3, [r7, #32]
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d004      	beq.n	800f2d8 <__ssvfscanf_r+0xeac>
 800f2ce:	3b01      	subs	r3, #1
 800f2d0:	623b      	str	r3, [r7, #32]
 800f2d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f2d4:	3301      	adds	r3, #1
 800f2d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f2d8:	69fb      	ldr	r3, [r7, #28]
 800f2da:	3301      	adds	r3, #1
 800f2dc:	61fb      	str	r3, [r7, #28]
 800f2de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f2e0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f2e2:	685b      	ldr	r3, [r3, #4]
 800f2e4:	3b01      	subs	r3, #1
 800f2e6:	604b      	str	r3, [r1, #4]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	dd1c      	ble.n	800f326 <__ssvfscanf_r+0xefa>
 800f2ec:	3201      	adds	r2, #1
 800f2ee:	600a      	str	r2, [r1, #0]
 800f2f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f2f2:	3b01      	subs	r3, #1
 800f2f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d000      	beq.n	800f2fc <__ssvfscanf_r+0xed0>
 800f2fa:	e773      	b.n	800f1e4 <__ssvfscanf_r+0xdb8>
 800f2fc:	e795      	b.n	800f22a <__ssvfscanf_r+0xdfe>
 800f2fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f300:	491c      	ldr	r1, [pc, #112]	; (800f374 <__ssvfscanf_r+0xf48>)
 800f302:	0040      	lsls	r0, r0, #1
 800f304:	5e41      	ldrsh	r1, [r0, r1]
 800f306:	6279      	str	r1, [r7, #36]	; 0x24
 800f308:	491b      	ldr	r1, [pc, #108]	; (800f378 <__ssvfscanf_r+0xf4c>)
 800f30a:	e7d7      	b.n	800f2bc <__ssvfscanf_r+0xe90>
 800f30c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f30e:	4919      	ldr	r1, [pc, #100]	; (800f374 <__ssvfscanf_r+0xf48>)
 800f310:	0040      	lsls	r0, r0, #1
 800f312:	5e41      	ldrsh	r1, [r0, r1]
 800f314:	6279      	str	r1, [r7, #36]	; 0x24
 800f316:	2908      	cmp	r1, #8
 800f318:	dcf6      	bgt.n	800f308 <__ssvfscanf_r+0xedc>
 800f31a:	e786      	b.n	800f22a <__ssvfscanf_r+0xdfe>
 800f31c:	2180      	movs	r1, #128	; 0x80
 800f31e:	420c      	tst	r4, r1
 800f320:	d083      	beq.n	800f22a <__ssvfscanf_r+0xdfe>
 800f322:	438c      	bics	r4, r1
 800f324:	e7cb      	b.n	800f2be <__ssvfscanf_r+0xe92>
 800f326:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f328:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f32a:	f002 f813 	bl	8011354 <__ssrefill_r>
 800f32e:	2800      	cmp	r0, #0
 800f330:	d0de      	beq.n	800f2f0 <__ssvfscanf_r+0xec4>
 800f332:	e77a      	b.n	800f22a <__ssvfscanf_r+0xdfe>
 800f334:	2308      	movs	r3, #8
 800f336:	421c      	tst	r4, r3
 800f338:	d020      	beq.n	800f37c <__ssvfscanf_r+0xf50>
 800f33a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	7018      	strb	r0, [r3, #0]
 800f340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f342:	633e      	str	r6, [r7, #48]	; 0x30
 800f344:	3301      	adds	r3, #1
 800f346:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f348:	238c      	movs	r3, #140	; 0x8c
 800f34a:	2248      	movs	r2, #72	; 0x48
 800f34c:	005b      	lsls	r3, r3, #1
 800f34e:	189b      	adds	r3, r3, r2
 800f350:	19db      	adds	r3, r3, r7
 800f352:	1aed      	subs	r5, r5, r3
 800f354:	69fb      	ldr	r3, [r7, #28]
 800f356:	18ed      	adds	r5, r5, r3
 800f358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f35a:	195b      	adds	r3, r3, r5
 800f35c:	f7ff f92d 	bl	800e5ba <__ssvfscanf_r+0x18e>
 800f360:	08014379 	.word	0x08014379
 800f364:	0000fff6 	.word	0x0000fff6
 800f368:	fffffdff 	.word	0xfffffdff
 800f36c:	fffffa7f 	.word	0xfffffa7f
 800f370:	fffffc7f 	.word	0xfffffc7f
 800f374:	080146a6 	.word	0x080146a6
 800f378:	fffff47f 	.word	0xfffff47f
 800f37c:	0763      	lsls	r3, r4, #29
 800f37e:	d503      	bpl.n	800f388 <__ssvfscanf_r+0xf5c>
 800f380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	8018      	strh	r0, [r3, #0]
 800f386:	e7db      	b.n	800f340 <__ssvfscanf_r+0xf14>
 800f388:	2301      	movs	r3, #1
 800f38a:	0022      	movs	r2, r4
 800f38c:	401a      	ands	r2, r3
 800f38e:	421c      	tst	r4, r3
 800f390:	d000      	beq.n	800f394 <__ssvfscanf_r+0xf68>
 800f392:	e775      	b.n	800f280 <__ssvfscanf_r+0xe54>
 800f394:	07a4      	lsls	r4, r4, #30
 800f396:	d400      	bmi.n	800f39a <__ssvfscanf_r+0xf6e>
 800f398:	e772      	b.n	800f280 <__ssvfscanf_r+0xe54>
 800f39a:	4ba8      	ldr	r3, [pc, #672]	; (800f63c <__ssvfscanf_r+0x1210>)
 800f39c:	6979      	ldr	r1, [r7, #20]
 800f39e:	4299      	cmp	r1, r3
 800f3a0:	d10c      	bne.n	800f3bc <__ssvfscanf_r+0xf90>
 800f3a2:	218c      	movs	r1, #140	; 0x8c
 800f3a4:	2048      	movs	r0, #72	; 0x48
 800f3a6:	0049      	lsls	r1, r1, #1
 800f3a8:	1809      	adds	r1, r1, r0
 800f3aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f3ae:	19c9      	adds	r1, r1, r7
 800f3b0:	f001 fecc 	bl	801114c <_strtoull_r>
 800f3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	c303      	stmia	r3!, {r0, r1}
 800f3ba:	e7c1      	b.n	800f340 <__ssvfscanf_r+0xf14>
 800f3bc:	218c      	movs	r1, #140	; 0x8c
 800f3be:	2048      	movs	r0, #72	; 0x48
 800f3c0:	0049      	lsls	r1, r1, #1
 800f3c2:	1809      	adds	r1, r1, r0
 800f3c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3c6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f3c8:	19c9      	adds	r1, r1, r7
 800f3ca:	f001 fe0d 	bl	8010fe8 <_strtoll_r>
 800f3ce:	e7f1      	b.n	800f3b4 <__ssvfscanf_r+0xf88>
 800f3d0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f3d2:	f000 fb9f 	bl	800fb14 <_localeconv_r>
 800f3d6:	22ae      	movs	r2, #174	; 0xae
 800f3d8:	2100      	movs	r1, #0
 800f3da:	6803      	ldr	r3, [r0, #0]
 800f3dc:	0052      	lsls	r2, r2, #1
 800f3de:	603b      	str	r3, [r7, #0]
 800f3e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f3e2:	60f9      	str	r1, [r7, #12]
 800f3e4:	3b01      	subs	r3, #1
 800f3e6:	4293      	cmp	r3, r2
 800f3e8:	d906      	bls.n	800f3f8 <__ssvfscanf_r+0xfcc>
 800f3ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f3ec:	3b5e      	subs	r3, #94	; 0x5e
 800f3ee:	3bff      	subs	r3, #255	; 0xff
 800f3f0:	60fb      	str	r3, [r7, #12]
 800f3f2:	235e      	movs	r3, #94	; 0x5e
 800f3f4:	33ff      	adds	r3, #255	; 0xff
 800f3f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f3f8:	23f0      	movs	r3, #240	; 0xf0
 800f3fa:	00db      	lsls	r3, r3, #3
 800f3fc:	431e      	orrs	r6, r3
 800f3fe:	238c      	movs	r3, #140	; 0x8c
 800f400:	2248      	movs	r2, #72	; 0x48
 800f402:	2400      	movs	r4, #0
 800f404:	005b      	lsls	r3, r3, #1
 800f406:	189b      	adds	r3, r3, r2
 800f408:	623c      	str	r4, [r7, #32]
 800f40a:	607c      	str	r4, [r7, #4]
 800f40c:	60bc      	str	r4, [r7, #8]
 800f40e:	61fc      	str	r4, [r7, #28]
 800f410:	613c      	str	r4, [r7, #16]
 800f412:	19dd      	adds	r5, r3, r7
 800f414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	781a      	ldrb	r2, [r3, #0]
 800f41a:	0010      	movs	r0, r2
 800f41c:	382b      	subs	r0, #43	; 0x2b
 800f41e:	284e      	cmp	r0, #78	; 0x4e
 800f420:	d900      	bls.n	800f424 <__ssvfscanf_r+0xff8>
 800f422:	e133      	b.n	800f68c <__ssvfscanf_r+0x1260>
 800f424:	f7f0 fe80 	bl	8000128 <__gnu_thumb1_case_uhi>
 800f428:	0132009b 	.word	0x0132009b
 800f42c:	0132009b 	.word	0x0132009b
 800f430:	004f0132 	.word	0x004f0132
 800f434:	00720072 	.word	0x00720072
 800f438:	00720072 	.word	0x00720072
 800f43c:	00720072 	.word	0x00720072
 800f440:	00720072 	.word	0x00720072
 800f444:	01320072 	.word	0x01320072
 800f448:	01320132 	.word	0x01320132
 800f44c:	01320132 	.word	0x01320132
 800f450:	01320132 	.word	0x01320132
 800f454:	007b00bc 	.word	0x007b00bc
 800f458:	007b007b 	.word	0x007b007b
 800f45c:	00f7012f 	.word	0x00f7012f
 800f460:	01320132 	.word	0x01320132
 800f464:	013200e3 	.word	0x013200e3
 800f468:	01320132 	.word	0x01320132
 800f46c:	00a00132 	.word	0x00a00132
 800f470:	01120132 	.word	0x01120132
 800f474:	01320132 	.word	0x01320132
 800f478:	01010132 	.word	0x01010132
 800f47c:	01320132 	.word	0x01320132
 800f480:	00820132 	.word	0x00820132
 800f484:	01320105 	.word	0x01320105
 800f488:	01320132 	.word	0x01320132
 800f48c:	01320132 	.word	0x01320132
 800f490:	01320132 	.word	0x01320132
 800f494:	007b00bc 	.word	0x007b00bc
 800f498:	007b007b 	.word	0x007b007b
 800f49c:	00f7012f 	.word	0x00f7012f
 800f4a0:	01320132 	.word	0x01320132
 800f4a4:	013200e3 	.word	0x013200e3
 800f4a8:	01320132 	.word	0x01320132
 800f4ac:	00a00132 	.word	0x00a00132
 800f4b0:	01120132 	.word	0x01120132
 800f4b4:	01320132 	.word	0x01320132
 800f4b8:	01010132 	.word	0x01010132
 800f4bc:	01320132 	.word	0x01320132
 800f4c0:	00820132 	.word	0x00820132
 800f4c4:	0105      	.short	0x0105
 800f4c6:	05f1      	lsls	r1, r6, #23
 800f4c8:	d520      	bpl.n	800f50c <__ssvfscanf_r+0x10e0>
 800f4ca:	2280      	movs	r2, #128	; 0x80
 800f4cc:	4396      	bics	r6, r2
 800f4ce:	69fa      	ldr	r2, [r7, #28]
 800f4d0:	3201      	adds	r2, #1
 800f4d2:	61fa      	str	r2, [r7, #28]
 800f4d4:	68fa      	ldr	r2, [r7, #12]
 800f4d6:	2a00      	cmp	r2, #0
 800f4d8:	d004      	beq.n	800f4e4 <__ssvfscanf_r+0x10b8>
 800f4da:	3a01      	subs	r2, #1
 800f4dc:	60fa      	str	r2, [r7, #12]
 800f4de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f4e0:	3201      	adds	r2, #1
 800f4e2:	63fa      	str	r2, [r7, #60]	; 0x3c
 800f4e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f4e6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f4e8:	3a01      	subs	r2, #1
 800f4ea:	63fa      	str	r2, [r7, #60]	; 0x3c
 800f4ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f4ee:	3201      	adds	r2, #1
 800f4f0:	63ba      	str	r2, [r7, #56]	; 0x38
 800f4f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f4f4:	6852      	ldr	r2, [r2, #4]
 800f4f6:	3a01      	subs	r2, #1
 800f4f8:	604a      	str	r2, [r1, #4]
 800f4fa:	2a00      	cmp	r2, #0
 800f4fc:	dc00      	bgt.n	800f500 <__ssvfscanf_r+0x10d4>
 800f4fe:	e0d6      	b.n	800f6ae <__ssvfscanf_r+0x1282>
 800f500:	3301      	adds	r3, #1
 800f502:	600b      	str	r3, [r1, #0]
 800f504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f506:	2b00      	cmp	r3, #0
 800f508:	d184      	bne.n	800f414 <__ssvfscanf_r+0xfe8>
 800f50a:	e057      	b.n	800f5bc <__ssvfscanf_r+0x1190>
 800f50c:	6a39      	ldr	r1, [r7, #32]
 800f50e:	1909      	adds	r1, r1, r4
 800f510:	2900      	cmp	r1, #0
 800f512:	d153      	bne.n	800f5bc <__ssvfscanf_r+0x1190>
 800f514:	494a      	ldr	r1, [pc, #296]	; (800f640 <__ssvfscanf_r+0x1214>)
 800f516:	400e      	ands	r6, r1
 800f518:	702a      	strb	r2, [r5, #0]
 800f51a:	3501      	adds	r5, #1
 800f51c:	e7e2      	b.n	800f4e4 <__ssvfscanf_r+0x10b8>
 800f51e:	0531      	lsls	r1, r6, #20
 800f520:	d54c      	bpl.n	800f5bc <__ssvfscanf_r+0x1190>
 800f522:	6a39      	ldr	r1, [r7, #32]
 800f524:	1909      	adds	r1, r1, r4
 800f526:	2900      	cmp	r1, #0
 800f528:	d040      	beq.n	800f5ac <__ssvfscanf_r+0x1180>
 800f52a:	e047      	b.n	800f5bc <__ssvfscanf_r+0x1190>
 800f52c:	2198      	movs	r1, #152	; 0x98
 800f52e:	2080      	movs	r0, #128	; 0x80
 800f530:	0109      	lsls	r1, r1, #4
 800f532:	4031      	ands	r1, r6
 800f534:	0040      	lsls	r0, r0, #1
 800f536:	4281      	cmp	r1, r0
 800f538:	d140      	bne.n	800f5bc <__ssvfscanf_r+0x1190>
 800f53a:	69f9      	ldr	r1, [r7, #28]
 800f53c:	2901      	cmp	r1, #1
 800f53e:	d13d      	bne.n	800f5bc <__ssvfscanf_r+0x1190>
 800f540:	2080      	movs	r0, #128	; 0x80
 800f542:	4940      	ldr	r1, [pc, #256]	; (800f644 <__ssvfscanf_r+0x1218>)
 800f544:	0100      	lsls	r0, r0, #4
 800f546:	400e      	ands	r6, r1
 800f548:	3132      	adds	r1, #50	; 0x32
 800f54a:	31ff      	adds	r1, #255	; 0xff
 800f54c:	7029      	strb	r1, [r5, #0]
 800f54e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f550:	4306      	orrs	r6, r0
 800f552:	3901      	subs	r1, #1
 800f554:	63f9      	str	r1, [r7, #60]	; 0x3c
 800f556:	3501      	adds	r5, #1
 800f558:	2100      	movs	r1, #0
 800f55a:	61f9      	str	r1, [r7, #28]
 800f55c:	e7dc      	b.n	800f518 <__ssvfscanf_r+0x10ec>
 800f55e:	2180      	movs	r1, #128	; 0x80
 800f560:	420e      	tst	r6, r1
 800f562:	d02b      	beq.n	800f5bc <__ssvfscanf_r+0x1190>
 800f564:	438e      	bics	r6, r1
 800f566:	e7d7      	b.n	800f518 <__ssvfscanf_r+0x10ec>
 800f568:	6a39      	ldr	r1, [r7, #32]
 800f56a:	2900      	cmp	r1, #0
 800f56c:	d10d      	bne.n	800f58a <__ssvfscanf_r+0x115e>
 800f56e:	69f9      	ldr	r1, [r7, #28]
 800f570:	2900      	cmp	r1, #0
 800f572:	d10e      	bne.n	800f592 <__ssvfscanf_r+0x1166>
 800f574:	21e0      	movs	r1, #224	; 0xe0
 800f576:	0030      	movs	r0, r6
 800f578:	00c9      	lsls	r1, r1, #3
 800f57a:	4008      	ands	r0, r1
 800f57c:	4288      	cmp	r0, r1
 800f57e:	d108      	bne.n	800f592 <__ssvfscanf_r+0x1166>
 800f580:	4931      	ldr	r1, [pc, #196]	; (800f648 <__ssvfscanf_r+0x121c>)
 800f582:	400e      	ands	r6, r1
 800f584:	2101      	movs	r1, #1
 800f586:	6239      	str	r1, [r7, #32]
 800f588:	e7c6      	b.n	800f518 <__ssvfscanf_r+0x10ec>
 800f58a:	6a39      	ldr	r1, [r7, #32]
 800f58c:	2902      	cmp	r1, #2
 800f58e:	d100      	bne.n	800f592 <__ssvfscanf_r+0x1166>
 800f590:	e089      	b.n	800f6a6 <__ssvfscanf_r+0x127a>
 800f592:	2c01      	cmp	r4, #1
 800f594:	d001      	beq.n	800f59a <__ssvfscanf_r+0x116e>
 800f596:	2c04      	cmp	r4, #4
 800f598:	d110      	bne.n	800f5bc <__ssvfscanf_r+0x1190>
 800f59a:	3401      	adds	r4, #1
 800f59c:	b2e4      	uxtb	r4, r4
 800f59e:	e7bb      	b.n	800f518 <__ssvfscanf_r+0x10ec>
 800f5a0:	0531      	lsls	r1, r6, #20
 800f5a2:	d508      	bpl.n	800f5b6 <__ssvfscanf_r+0x118a>
 800f5a4:	6a39      	ldr	r1, [r7, #32]
 800f5a6:	1909      	adds	r1, r1, r4
 800f5a8:	2900      	cmp	r1, #0
 800f5aa:	d104      	bne.n	800f5b6 <__ssvfscanf_r+0x118a>
 800f5ac:	4824      	ldr	r0, [pc, #144]	; (800f640 <__ssvfscanf_r+0x1214>)
 800f5ae:	000c      	movs	r4, r1
 800f5b0:	4006      	ands	r6, r0
 800f5b2:	6239      	str	r1, [r7, #32]
 800f5b4:	e7b0      	b.n	800f518 <__ssvfscanf_r+0x10ec>
 800f5b6:	6a39      	ldr	r1, [r7, #32]
 800f5b8:	2901      	cmp	r1, #1
 800f5ba:	d076      	beq.n	800f6aa <__ssvfscanf_r+0x127e>
 800f5bc:	69fb      	ldr	r3, [r7, #28]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d001      	beq.n	800f5c6 <__ssvfscanf_r+0x119a>
 800f5c2:	4b20      	ldr	r3, [pc, #128]	; (800f644 <__ssvfscanf_r+0x1218>)
 800f5c4:	401e      	ands	r6, r3
 800f5c6:	6a3b      	ldr	r3, [r7, #32]
 800f5c8:	3b01      	subs	r3, #1
 800f5ca:	2b01      	cmp	r3, #1
 800f5cc:	d877      	bhi.n	800f6be <__ssvfscanf_r+0x1292>
 800f5ce:	238c      	movs	r3, #140	; 0x8c
 800f5d0:	2248      	movs	r2, #72	; 0x48
 800f5d2:	005b      	lsls	r3, r3, #1
 800f5d4:	189b      	adds	r3, r3, r2
 800f5d6:	19db      	adds	r3, r3, r7
 800f5d8:	429d      	cmp	r5, r3
 800f5da:	d801      	bhi.n	800f5e0 <__ssvfscanf_r+0x11b4>
 800f5dc:	f7ff f823 	bl	800e626 <__ssvfscanf_r+0x1fa>
 800f5e0:	3d01      	subs	r5, #1
 800f5e2:	7829      	ldrb	r1, [r5, #0]
 800f5e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f5e6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f5e8:	f001 fe78 	bl	80112dc <_sungetc_r>
 800f5ec:	e7ef      	b.n	800f5ce <__ssvfscanf_r+0x11a2>
 800f5ee:	2c00      	cmp	r4, #0
 800f5f0:	d10c      	bne.n	800f60c <__ssvfscanf_r+0x11e0>
 800f5f2:	69f9      	ldr	r1, [r7, #28]
 800f5f4:	2900      	cmp	r1, #0
 800f5f6:	d1e4      	bne.n	800f5c2 <__ssvfscanf_r+0x1196>
 800f5f8:	21e0      	movs	r1, #224	; 0xe0
 800f5fa:	0030      	movs	r0, r6
 800f5fc:	00c9      	lsls	r1, r1, #3
 800f5fe:	4008      	ands	r0, r1
 800f600:	4288      	cmp	r0, r1
 800f602:	d1e0      	bne.n	800f5c6 <__ssvfscanf_r+0x119a>
 800f604:	4910      	ldr	r1, [pc, #64]	; (800f648 <__ssvfscanf_r+0x121c>)
 800f606:	3401      	adds	r4, #1
 800f608:	400e      	ands	r6, r1
 800f60a:	e785      	b.n	800f518 <__ssvfscanf_r+0x10ec>
 800f60c:	20fd      	movs	r0, #253	; 0xfd
 800f60e:	1ee1      	subs	r1, r4, #3
 800f610:	4201      	tst	r1, r0
 800f612:	d1d3      	bne.n	800f5bc <__ssvfscanf_r+0x1190>
 800f614:	e7c1      	b.n	800f59a <__ssvfscanf_r+0x116e>
 800f616:	0531      	lsls	r1, r6, #20
 800f618:	d503      	bpl.n	800f622 <__ssvfscanf_r+0x11f6>
 800f61a:	6a39      	ldr	r1, [r7, #32]
 800f61c:	1909      	adds	r1, r1, r4
 800f61e:	2900      	cmp	r1, #0
 800f620:	d0c4      	beq.n	800f5ac <__ssvfscanf_r+0x1180>
 800f622:	2c02      	cmp	r4, #2
 800f624:	d1ca      	bne.n	800f5bc <__ssvfscanf_r+0x1190>
 800f626:	2403      	movs	r4, #3
 800f628:	e776      	b.n	800f518 <__ssvfscanf_r+0x10ec>
 800f62a:	2c06      	cmp	r4, #6
 800f62c:	d1c6      	bne.n	800f5bc <__ssvfscanf_r+0x1190>
 800f62e:	2407      	movs	r4, #7
 800f630:	e772      	b.n	800f518 <__ssvfscanf_r+0x10ec>
 800f632:	2c07      	cmp	r4, #7
 800f634:	d1c2      	bne.n	800f5bc <__ssvfscanf_r+0x1190>
 800f636:	2408      	movs	r4, #8
 800f638:	e76e      	b.n	800f518 <__ssvfscanf_r+0x10ec>
 800f63a:	46c0      	nop			; (mov r8, r8)
 800f63c:	08010e85 	.word	0x08010e85
 800f640:	fffffe7f 	.word	0xfffffe7f
 800f644:	fffffeff 	.word	0xfffffeff
 800f648:	fffff87f 	.word	0xfffff87f
 800f64c:	0531      	lsls	r1, r6, #20
 800f64e:	d5b5      	bpl.n	800f5bc <__ssvfscanf_r+0x1190>
 800f650:	21a0      	movs	r1, #160	; 0xa0
 800f652:	2080      	movs	r0, #128	; 0x80
 800f654:	00c9      	lsls	r1, r1, #3
 800f656:	00c0      	lsls	r0, r0, #3
 800f658:	4031      	ands	r1, r6
 800f65a:	4281      	cmp	r1, r0
 800f65c:	d004      	beq.n	800f668 <__ssvfscanf_r+0x123c>
 800f65e:	4206      	tst	r6, r0
 800f660:	d0ac      	beq.n	800f5bc <__ssvfscanf_r+0x1190>
 800f662:	69f9      	ldr	r1, [r7, #28]
 800f664:	2900      	cmp	r1, #0
 800f666:	d0ae      	beq.n	800f5c6 <__ssvfscanf_r+0x119a>
 800f668:	2180      	movs	r1, #128	; 0x80
 800f66a:	0089      	lsls	r1, r1, #2
 800f66c:	420e      	tst	r6, r1
 800f66e:	d104      	bne.n	800f67a <__ssvfscanf_r+0x124e>
 800f670:	69f9      	ldr	r1, [r7, #28]
 800f672:	6938      	ldr	r0, [r7, #16]
 800f674:	607d      	str	r5, [r7, #4]
 800f676:	1a09      	subs	r1, r1, r0
 800f678:	60b9      	str	r1, [r7, #8]
 800f67a:	20c0      	movs	r0, #192	; 0xc0
 800f67c:	4973      	ldr	r1, [pc, #460]	; (800f84c <__ssvfscanf_r+0x1420>)
 800f67e:	0040      	lsls	r0, r0, #1
 800f680:	400e      	ands	r6, r1
 800f682:	4306      	orrs	r6, r0
 800f684:	e768      	b.n	800f558 <__ssvfscanf_r+0x112c>
 800f686:	0531      	lsls	r1, r6, #20
 800f688:	d5e2      	bpl.n	800f650 <__ssvfscanf_r+0x1224>
 800f68a:	e74a      	b.n	800f522 <__ssvfscanf_r+0x10f6>
 800f68c:	6839      	ldr	r1, [r7, #0]
 800f68e:	7809      	ldrb	r1, [r1, #0]
 800f690:	4291      	cmp	r1, r2
 800f692:	d193      	bne.n	800f5bc <__ssvfscanf_r+0x1190>
 800f694:	2180      	movs	r1, #128	; 0x80
 800f696:	0089      	lsls	r1, r1, #2
 800f698:	420e      	tst	r6, r1
 800f69a:	d08f      	beq.n	800f5bc <__ssvfscanf_r+0x1190>
 800f69c:	496c      	ldr	r1, [pc, #432]	; (800f850 <__ssvfscanf_r+0x1424>)
 800f69e:	400e      	ands	r6, r1
 800f6a0:	69f9      	ldr	r1, [r7, #28]
 800f6a2:	6139      	str	r1, [r7, #16]
 800f6a4:	e738      	b.n	800f518 <__ssvfscanf_r+0x10ec>
 800f6a6:	2103      	movs	r1, #3
 800f6a8:	e76d      	b.n	800f586 <__ssvfscanf_r+0x115a>
 800f6aa:	2102      	movs	r1, #2
 800f6ac:	e76b      	b.n	800f586 <__ssvfscanf_r+0x115a>
 800f6ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f6b0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f6b2:	f001 fe4f 	bl	8011354 <__ssrefill_r>
 800f6b6:	2800      	cmp	r0, #0
 800f6b8:	d100      	bne.n	800f6bc <__ssvfscanf_r+0x1290>
 800f6ba:	e723      	b.n	800f504 <__ssvfscanf_r+0x10d8>
 800f6bc:	e77e      	b.n	800f5bc <__ssvfscanf_r+0x1190>
 800f6be:	1e63      	subs	r3, r4, #1
 800f6c0:	2b06      	cmp	r3, #6
 800f6c2:	d825      	bhi.n	800f710 <__ssvfscanf_r+0x12e4>
 800f6c4:	2c02      	cmp	r4, #2
 800f6c6:	d837      	bhi.n	800f738 <__ssvfscanf_r+0x130c>
 800f6c8:	238c      	movs	r3, #140	; 0x8c
 800f6ca:	2248      	movs	r2, #72	; 0x48
 800f6cc:	005b      	lsls	r3, r3, #1
 800f6ce:	189b      	adds	r3, r3, r2
 800f6d0:	19db      	adds	r3, r3, r7
 800f6d2:	429d      	cmp	r5, r3
 800f6d4:	d801      	bhi.n	800f6da <__ssvfscanf_r+0x12ae>
 800f6d6:	f7fe ffa6 	bl	800e626 <__ssvfscanf_r+0x1fa>
 800f6da:	3d01      	subs	r5, #1
 800f6dc:	7829      	ldrb	r1, [r5, #0]
 800f6de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f6e0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f6e2:	f001 fdfb 	bl	80112dc <_sungetc_r>
 800f6e6:	e7ef      	b.n	800f6c8 <__ssvfscanf_r+0x129c>
 800f6e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f6ec:	3b01      	subs	r3, #1
 800f6ee:	7819      	ldrb	r1, [r3, #0]
 800f6f0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f6f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f6f4:	f001 fdf2 	bl	80112dc <_sungetc_r>
 800f6f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6fa:	6a3a      	ldr	r2, [r7, #32]
 800f6fc:	189b      	adds	r3, r3, r2
 800f6fe:	b2db      	uxtb	r3, r3
 800f700:	2b03      	cmp	r3, #3
 800f702:	d8f1      	bhi.n	800f6e8 <__ssvfscanf_r+0x12bc>
 800f704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f706:	3c03      	subs	r4, #3
 800f708:	b2e4      	uxtb	r4, r4
 800f70a:	1b1b      	subs	r3, r3, r4
 800f70c:	1b2d      	subs	r5, r5, r4
 800f70e:	63bb      	str	r3, [r7, #56]	; 0x38
 800f710:	05f3      	lsls	r3, r6, #23
 800f712:	d52f      	bpl.n	800f774 <__ssvfscanf_r+0x1348>
 800f714:	0573      	lsls	r3, r6, #21
 800f716:	d514      	bpl.n	800f742 <__ssvfscanf_r+0x1316>
 800f718:	238c      	movs	r3, #140	; 0x8c
 800f71a:	2248      	movs	r2, #72	; 0x48
 800f71c:	005b      	lsls	r3, r3, #1
 800f71e:	189b      	adds	r3, r3, r2
 800f720:	19db      	adds	r3, r3, r7
 800f722:	429d      	cmp	r5, r3
 800f724:	d801      	bhi.n	800f72a <__ssvfscanf_r+0x12fe>
 800f726:	f7fe ff7e 	bl	800e626 <__ssvfscanf_r+0x1fa>
 800f72a:	3d01      	subs	r5, #1
 800f72c:	7829      	ldrb	r1, [r5, #0]
 800f72e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f730:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f732:	f001 fdd3 	bl	80112dc <_sungetc_r>
 800f736:	e7ef      	b.n	800f718 <__ssvfscanf_r+0x12ec>
 800f738:	1b63      	subs	r3, r4, r5
 800f73a:	b2db      	uxtb	r3, r3
 800f73c:	63fd      	str	r5, [r7, #60]	; 0x3c
 800f73e:	623b      	str	r3, [r7, #32]
 800f740:	e7da      	b.n	800f6f8 <__ssvfscanf_r+0x12cc>
 800f742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f744:	1e6c      	subs	r4, r5, #1
 800f746:	7821      	ldrb	r1, [r4, #0]
 800f748:	3b01      	subs	r3, #1
 800f74a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f74c:	2965      	cmp	r1, #101	; 0x65
 800f74e:	d00a      	beq.n	800f766 <__ssvfscanf_r+0x133a>
 800f750:	2945      	cmp	r1, #69	; 0x45
 800f752:	d008      	beq.n	800f766 <__ssvfscanf_r+0x133a>
 800f754:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f756:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f758:	f001 fdc0 	bl	80112dc <_sungetc_r>
 800f75c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f75e:	1eac      	subs	r4, r5, #2
 800f760:	3b02      	subs	r3, #2
 800f762:	7821      	ldrb	r1, [r4, #0]
 800f764:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f766:	0025      	movs	r5, r4
 800f768:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f76a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f76c:	f001 fdb6 	bl	80112dc <_sungetc_r>
 800f770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f772:	63bb      	str	r3, [r7, #56]	; 0x38
 800f774:	2310      	movs	r3, #16
 800f776:	0032      	movs	r2, r6
 800f778:	401a      	ands	r2, r3
 800f77a:	421e      	tst	r6, r3
 800f77c:	d001      	beq.n	800f782 <__ssvfscanf_r+0x1356>
 800f77e:	f7fe fe71 	bl	800e464 <__ssvfscanf_r+0x38>
 800f782:	23c0      	movs	r3, #192	; 0xc0
 800f784:	2180      	movs	r1, #128	; 0x80
 800f786:	00db      	lsls	r3, r3, #3
 800f788:	702a      	strb	r2, [r5, #0]
 800f78a:	4033      	ands	r3, r6
 800f78c:	00c9      	lsls	r1, r1, #3
 800f78e:	428b      	cmp	r3, r1
 800f790:	d11f      	bne.n	800f7d2 <__ssvfscanf_r+0x13a6>
 800f792:	693b      	ldr	r3, [r7, #16]
 800f794:	69fa      	ldr	r2, [r7, #28]
 800f796:	69f9      	ldr	r1, [r7, #28]
 800f798:	1a9a      	subs	r2, r3, r2
 800f79a:	428b      	cmp	r3, r1
 800f79c:	d125      	bne.n	800f7ea <__ssvfscanf_r+0x13be>
 800f79e:	238c      	movs	r3, #140	; 0x8c
 800f7a0:	2148      	movs	r1, #72	; 0x48
 800f7a2:	005b      	lsls	r3, r3, #1
 800f7a4:	185b      	adds	r3, r3, r1
 800f7a6:	19d9      	adds	r1, r3, r7
 800f7a8:	2200      	movs	r2, #0
 800f7aa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f7ac:	f7fb ffca 	bl	800b744 <_strtod_r>
 800f7b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7b2:	0004      	movs	r4, r0
 800f7b4:	3304      	adds	r3, #4
 800f7b6:	000d      	movs	r5, r1
 800f7b8:	623b      	str	r3, [r7, #32]
 800f7ba:	07f3      	lsls	r3, r6, #31
 800f7bc:	d523      	bpl.n	800f806 <__ssvfscanf_r+0x13da>
 800f7be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	601c      	str	r4, [r3, #0]
 800f7c4:	605d      	str	r5, [r3, #4]
 800f7c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7c8:	3301      	adds	r3, #1
 800f7ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f7cc:	6a3b      	ldr	r3, [r7, #32]
 800f7ce:	f7fe ffa5 	bl	800e71c <__ssvfscanf_r+0x2f0>
 800f7d2:	68bb      	ldr	r3, [r7, #8]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d0e2      	beq.n	800f79e <__ssvfscanf_r+0x1372>
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f7dc:	1c59      	adds	r1, r3, #1
 800f7de:	230a      	movs	r3, #10
 800f7e0:	f7fc f84c 	bl	800b87c <_strtol_r>
 800f7e4:	68bb      	ldr	r3, [r7, #8]
 800f7e6:	687d      	ldr	r5, [r7, #4]
 800f7e8:	1ac2      	subs	r2, r0, r3
 800f7ea:	2148      	movs	r1, #72	; 0x48
 800f7ec:	4b19      	ldr	r3, [pc, #100]	; (800f854 <__ssvfscanf_r+0x1428>)
 800f7ee:	185b      	adds	r3, r3, r1
 800f7f0:	19db      	adds	r3, r3, r7
 800f7f2:	429d      	cmp	r5, r3
 800f7f4:	d302      	bcc.n	800f7fc <__ssvfscanf_r+0x13d0>
 800f7f6:	4b18      	ldr	r3, [pc, #96]	; (800f858 <__ssvfscanf_r+0x142c>)
 800f7f8:	185b      	adds	r3, r3, r1
 800f7fa:	19dd      	adds	r5, r3, r7
 800f7fc:	0028      	movs	r0, r5
 800f7fe:	4917      	ldr	r1, [pc, #92]	; (800f85c <__ssvfscanf_r+0x1430>)
 800f800:	f7fc f944 	bl	800ba8c <sprintf>
 800f804:	e7cb      	b.n	800f79e <__ssvfscanf_r+0x1372>
 800f806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f80c:	07b6      	lsls	r6, r6, #30
 800f80e:	d4d8      	bmi.n	800f7c2 <__ssvfscanf_r+0x1396>
 800f810:	0002      	movs	r2, r0
 800f812:	000b      	movs	r3, r1
 800f814:	f7f2 fd6e 	bl	80022f4 <__aeabi_dcmpun>
 800f818:	2800      	cmp	r0, #0
 800f81a:	d005      	beq.n	800f828 <__ssvfscanf_r+0x13fc>
 800f81c:	4810      	ldr	r0, [pc, #64]	; (800f860 <__ssvfscanf_r+0x1434>)
 800f81e:	f7fc fabf 	bl	800bda0 <nanf>
 800f822:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f824:	6018      	str	r0, [r3, #0]
 800f826:	e7ce      	b.n	800f7c6 <__ssvfscanf_r+0x139a>
 800f828:	0020      	movs	r0, r4
 800f82a:	0029      	movs	r1, r5
 800f82c:	f7f2 fe0c 	bl	8002448 <__aeabi_d2f>
 800f830:	e7f7      	b.n	800f822 <__ssvfscanf_r+0x13f6>
 800f832:	00a3      	lsls	r3, r4, #2
 800f834:	18ed      	adds	r5, r5, r3
 800f836:	682b      	ldr	r3, [r5, #0]
 800f838:	3401      	adds	r4, #1
 800f83a:	6818      	ldr	r0, [r3, #0]
 800f83c:	f7fa ff32 	bl	800a6a4 <free>
 800f840:	2200      	movs	r2, #0
 800f842:	682b      	ldr	r3, [r5, #0]
 800f844:	601a      	str	r2, [r3, #0]
 800f846:	f7fe ffc3 	bl	800e7d0 <__ssvfscanf_r+0x3a4>
 800f84a:	46c0      	nop			; (mov r8, r8)
 800f84c:	fffff07f 	.word	0xfffff07f
 800f850:	fffffd7f 	.word	0xfffffd7f
 800f854:	0000026b 	.word	0x0000026b
 800f858:	0000026a 	.word	0x0000026a
 800f85c:	080146a0 	.word	0x080146a0
 800f860:	08014703 	.word	0x08014703

0800f864 <_fclose_r>:
 800f864:	b570      	push	{r4, r5, r6, lr}
 800f866:	0005      	movs	r5, r0
 800f868:	1e0c      	subs	r4, r1, #0
 800f86a:	d102      	bne.n	800f872 <_fclose_r+0xe>
 800f86c:	2600      	movs	r6, #0
 800f86e:	0030      	movs	r0, r6
 800f870:	bd70      	pop	{r4, r5, r6, pc}
 800f872:	2800      	cmp	r0, #0
 800f874:	d004      	beq.n	800f880 <_fclose_r+0x1c>
 800f876:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d101      	bne.n	800f880 <_fclose_r+0x1c>
 800f87c:	f7fc f89e 	bl	800b9bc <__sinit>
 800f880:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f882:	07db      	lsls	r3, r3, #31
 800f884:	d405      	bmi.n	800f892 <_fclose_r+0x2e>
 800f886:	89a3      	ldrh	r3, [r4, #12]
 800f888:	059b      	lsls	r3, r3, #22
 800f88a:	d402      	bmi.n	800f892 <_fclose_r+0x2e>
 800f88c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f88e:	f7fc fa6b 	bl	800bd68 <__retarget_lock_acquire_recursive>
 800f892:	220c      	movs	r2, #12
 800f894:	5ea3      	ldrsh	r3, [r4, r2]
 800f896:	2b00      	cmp	r3, #0
 800f898:	d109      	bne.n	800f8ae <_fclose_r+0x4a>
 800f89a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f89c:	3301      	adds	r3, #1
 800f89e:	0016      	movs	r6, r2
 800f8a0:	401e      	ands	r6, r3
 800f8a2:	421a      	tst	r2, r3
 800f8a4:	d1e2      	bne.n	800f86c <_fclose_r+0x8>
 800f8a6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f8a8:	f7fc fa5f 	bl	800bd6a <__retarget_lock_release_recursive>
 800f8ac:	e7df      	b.n	800f86e <_fclose_r+0xa>
 800f8ae:	0021      	movs	r1, r4
 800f8b0:	0028      	movs	r0, r5
 800f8b2:	f000 f837 	bl	800f924 <__sflush_r>
 800f8b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800f8b8:	0006      	movs	r6, r0
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d006      	beq.n	800f8cc <_fclose_r+0x68>
 800f8be:	0028      	movs	r0, r5
 800f8c0:	69e1      	ldr	r1, [r4, #28]
 800f8c2:	4798      	blx	r3
 800f8c4:	2800      	cmp	r0, #0
 800f8c6:	da01      	bge.n	800f8cc <_fclose_r+0x68>
 800f8c8:	2601      	movs	r6, #1
 800f8ca:	4276      	negs	r6, r6
 800f8cc:	89a3      	ldrh	r3, [r4, #12]
 800f8ce:	061b      	lsls	r3, r3, #24
 800f8d0:	d503      	bpl.n	800f8da <_fclose_r+0x76>
 800f8d2:	0028      	movs	r0, r5
 800f8d4:	6921      	ldr	r1, [r4, #16]
 800f8d6:	f7fc facf 	bl	800be78 <_free_r>
 800f8da:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f8dc:	2900      	cmp	r1, #0
 800f8de:	d008      	beq.n	800f8f2 <_fclose_r+0x8e>
 800f8e0:	0023      	movs	r3, r4
 800f8e2:	3340      	adds	r3, #64	; 0x40
 800f8e4:	4299      	cmp	r1, r3
 800f8e6:	d002      	beq.n	800f8ee <_fclose_r+0x8a>
 800f8e8:	0028      	movs	r0, r5
 800f8ea:	f7fc fac5 	bl	800be78 <_free_r>
 800f8ee:	2300      	movs	r3, #0
 800f8f0:	6323      	str	r3, [r4, #48]	; 0x30
 800f8f2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800f8f4:	2900      	cmp	r1, #0
 800f8f6:	d004      	beq.n	800f902 <_fclose_r+0x9e>
 800f8f8:	0028      	movs	r0, r5
 800f8fa:	f7fc fabd 	bl	800be78 <_free_r>
 800f8fe:	2300      	movs	r3, #0
 800f900:	6463      	str	r3, [r4, #68]	; 0x44
 800f902:	f7fc f84b 	bl	800b99c <__sfp_lock_acquire>
 800f906:	2300      	movs	r3, #0
 800f908:	81a3      	strh	r3, [r4, #12]
 800f90a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f90c:	07db      	lsls	r3, r3, #31
 800f90e:	d402      	bmi.n	800f916 <_fclose_r+0xb2>
 800f910:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f912:	f7fc fa2a 	bl	800bd6a <__retarget_lock_release_recursive>
 800f916:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f918:	f7fc fa25 	bl	800bd66 <__retarget_lock_close_recursive>
 800f91c:	f7fc f846 	bl	800b9ac <__sfp_lock_release>
 800f920:	e7a5      	b.n	800f86e <_fclose_r+0xa>
	...

0800f924 <__sflush_r>:
 800f924:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f926:	230c      	movs	r3, #12
 800f928:	5eca      	ldrsh	r2, [r1, r3]
 800f92a:	000c      	movs	r4, r1
 800f92c:	0005      	movs	r5, r0
 800f92e:	b291      	uxth	r1, r2
 800f930:	0713      	lsls	r3, r2, #28
 800f932:	d464      	bmi.n	800f9fe <__sflush_r+0xda>
 800f934:	2380      	movs	r3, #128	; 0x80
 800f936:	011b      	lsls	r3, r3, #4
 800f938:	4313      	orrs	r3, r2
 800f93a:	6862      	ldr	r2, [r4, #4]
 800f93c:	81a3      	strh	r3, [r4, #12]
 800f93e:	2a00      	cmp	r2, #0
 800f940:	dc04      	bgt.n	800f94c <__sflush_r+0x28>
 800f942:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800f944:	2a00      	cmp	r2, #0
 800f946:	dc01      	bgt.n	800f94c <__sflush_r+0x28>
 800f948:	2000      	movs	r0, #0
 800f94a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f94c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800f94e:	2f00      	cmp	r7, #0
 800f950:	d0fa      	beq.n	800f948 <__sflush_r+0x24>
 800f952:	2200      	movs	r2, #0
 800f954:	2080      	movs	r0, #128	; 0x80
 800f956:	682e      	ldr	r6, [r5, #0]
 800f958:	602a      	str	r2, [r5, #0]
 800f95a:	001a      	movs	r2, r3
 800f95c:	0140      	lsls	r0, r0, #5
 800f95e:	69e1      	ldr	r1, [r4, #28]
 800f960:	4002      	ands	r2, r0
 800f962:	4203      	tst	r3, r0
 800f964:	d038      	beq.n	800f9d8 <__sflush_r+0xb4>
 800f966:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f968:	89a3      	ldrh	r3, [r4, #12]
 800f96a:	075b      	lsls	r3, r3, #29
 800f96c:	d506      	bpl.n	800f97c <__sflush_r+0x58>
 800f96e:	6863      	ldr	r3, [r4, #4]
 800f970:	1ac0      	subs	r0, r0, r3
 800f972:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800f974:	2b00      	cmp	r3, #0
 800f976:	d001      	beq.n	800f97c <__sflush_r+0x58>
 800f978:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f97a:	1ac0      	subs	r0, r0, r3
 800f97c:	0002      	movs	r2, r0
 800f97e:	2300      	movs	r3, #0
 800f980:	0028      	movs	r0, r5
 800f982:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800f984:	69e1      	ldr	r1, [r4, #28]
 800f986:	47b8      	blx	r7
 800f988:	89a2      	ldrh	r2, [r4, #12]
 800f98a:	1c43      	adds	r3, r0, #1
 800f98c:	d106      	bne.n	800f99c <__sflush_r+0x78>
 800f98e:	6829      	ldr	r1, [r5, #0]
 800f990:	291d      	cmp	r1, #29
 800f992:	d830      	bhi.n	800f9f6 <__sflush_r+0xd2>
 800f994:	4b2c      	ldr	r3, [pc, #176]	; (800fa48 <__sflush_r+0x124>)
 800f996:	410b      	asrs	r3, r1
 800f998:	07db      	lsls	r3, r3, #31
 800f99a:	d42c      	bmi.n	800f9f6 <__sflush_r+0xd2>
 800f99c:	4b2b      	ldr	r3, [pc, #172]	; (800fa4c <__sflush_r+0x128>)
 800f99e:	4013      	ands	r3, r2
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	6062      	str	r2, [r4, #4]
 800f9a4:	6922      	ldr	r2, [r4, #16]
 800f9a6:	b21b      	sxth	r3, r3
 800f9a8:	81a3      	strh	r3, [r4, #12]
 800f9aa:	6022      	str	r2, [r4, #0]
 800f9ac:	04db      	lsls	r3, r3, #19
 800f9ae:	d505      	bpl.n	800f9bc <__sflush_r+0x98>
 800f9b0:	1c43      	adds	r3, r0, #1
 800f9b2:	d102      	bne.n	800f9ba <__sflush_r+0x96>
 800f9b4:	682b      	ldr	r3, [r5, #0]
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d100      	bne.n	800f9bc <__sflush_r+0x98>
 800f9ba:	6520      	str	r0, [r4, #80]	; 0x50
 800f9bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f9be:	602e      	str	r6, [r5, #0]
 800f9c0:	2900      	cmp	r1, #0
 800f9c2:	d0c1      	beq.n	800f948 <__sflush_r+0x24>
 800f9c4:	0023      	movs	r3, r4
 800f9c6:	3340      	adds	r3, #64	; 0x40
 800f9c8:	4299      	cmp	r1, r3
 800f9ca:	d002      	beq.n	800f9d2 <__sflush_r+0xae>
 800f9cc:	0028      	movs	r0, r5
 800f9ce:	f7fc fa53 	bl	800be78 <_free_r>
 800f9d2:	2000      	movs	r0, #0
 800f9d4:	6320      	str	r0, [r4, #48]	; 0x30
 800f9d6:	e7b8      	b.n	800f94a <__sflush_r+0x26>
 800f9d8:	2301      	movs	r3, #1
 800f9da:	0028      	movs	r0, r5
 800f9dc:	47b8      	blx	r7
 800f9de:	1c43      	adds	r3, r0, #1
 800f9e0:	d1c2      	bne.n	800f968 <__sflush_r+0x44>
 800f9e2:	682b      	ldr	r3, [r5, #0]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d0bf      	beq.n	800f968 <__sflush_r+0x44>
 800f9e8:	2b1d      	cmp	r3, #29
 800f9ea:	d001      	beq.n	800f9f0 <__sflush_r+0xcc>
 800f9ec:	2b16      	cmp	r3, #22
 800f9ee:	d101      	bne.n	800f9f4 <__sflush_r+0xd0>
 800f9f0:	602e      	str	r6, [r5, #0]
 800f9f2:	e7a9      	b.n	800f948 <__sflush_r+0x24>
 800f9f4:	89a2      	ldrh	r2, [r4, #12]
 800f9f6:	2340      	movs	r3, #64	; 0x40
 800f9f8:	4313      	orrs	r3, r2
 800f9fa:	81a3      	strh	r3, [r4, #12]
 800f9fc:	e7a5      	b.n	800f94a <__sflush_r+0x26>
 800f9fe:	6926      	ldr	r6, [r4, #16]
 800fa00:	2e00      	cmp	r6, #0
 800fa02:	d0a1      	beq.n	800f948 <__sflush_r+0x24>
 800fa04:	6827      	ldr	r7, [r4, #0]
 800fa06:	6026      	str	r6, [r4, #0]
 800fa08:	1bbb      	subs	r3, r7, r6
 800fa0a:	9301      	str	r3, [sp, #4]
 800fa0c:	2300      	movs	r3, #0
 800fa0e:	0789      	lsls	r1, r1, #30
 800fa10:	d100      	bne.n	800fa14 <__sflush_r+0xf0>
 800fa12:	6963      	ldr	r3, [r4, #20]
 800fa14:	60a3      	str	r3, [r4, #8]
 800fa16:	9b01      	ldr	r3, [sp, #4]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	dc00      	bgt.n	800fa1e <__sflush_r+0xfa>
 800fa1c:	e794      	b.n	800f948 <__sflush_r+0x24>
 800fa1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa20:	0032      	movs	r2, r6
 800fa22:	001f      	movs	r7, r3
 800fa24:	0028      	movs	r0, r5
 800fa26:	9b01      	ldr	r3, [sp, #4]
 800fa28:	69e1      	ldr	r1, [r4, #28]
 800fa2a:	47b8      	blx	r7
 800fa2c:	2800      	cmp	r0, #0
 800fa2e:	dc06      	bgt.n	800fa3e <__sflush_r+0x11a>
 800fa30:	2340      	movs	r3, #64	; 0x40
 800fa32:	2001      	movs	r0, #1
 800fa34:	89a2      	ldrh	r2, [r4, #12]
 800fa36:	4240      	negs	r0, r0
 800fa38:	4313      	orrs	r3, r2
 800fa3a:	81a3      	strh	r3, [r4, #12]
 800fa3c:	e785      	b.n	800f94a <__sflush_r+0x26>
 800fa3e:	9b01      	ldr	r3, [sp, #4]
 800fa40:	1836      	adds	r6, r6, r0
 800fa42:	1a1b      	subs	r3, r3, r0
 800fa44:	9301      	str	r3, [sp, #4]
 800fa46:	e7e6      	b.n	800fa16 <__sflush_r+0xf2>
 800fa48:	dfbffffe 	.word	0xdfbffffe
 800fa4c:	fffff7ff 	.word	0xfffff7ff

0800fa50 <_fflush_r>:
 800fa50:	b570      	push	{r4, r5, r6, lr}
 800fa52:	0005      	movs	r5, r0
 800fa54:	000c      	movs	r4, r1
 800fa56:	2800      	cmp	r0, #0
 800fa58:	d004      	beq.n	800fa64 <_fflush_r+0x14>
 800fa5a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d101      	bne.n	800fa64 <_fflush_r+0x14>
 800fa60:	f7fb ffac 	bl	800b9bc <__sinit>
 800fa64:	220c      	movs	r2, #12
 800fa66:	5ea3      	ldrsh	r3, [r4, r2]
 800fa68:	1e1e      	subs	r6, r3, #0
 800fa6a:	d015      	beq.n	800fa98 <_fflush_r+0x48>
 800fa6c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fa6e:	07d2      	lsls	r2, r2, #31
 800fa70:	d404      	bmi.n	800fa7c <_fflush_r+0x2c>
 800fa72:	059b      	lsls	r3, r3, #22
 800fa74:	d402      	bmi.n	800fa7c <_fflush_r+0x2c>
 800fa76:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fa78:	f7fc f976 	bl	800bd68 <__retarget_lock_acquire_recursive>
 800fa7c:	0021      	movs	r1, r4
 800fa7e:	0028      	movs	r0, r5
 800fa80:	f7ff ff50 	bl	800f924 <__sflush_r>
 800fa84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fa86:	0006      	movs	r6, r0
 800fa88:	07db      	lsls	r3, r3, #31
 800fa8a:	d405      	bmi.n	800fa98 <_fflush_r+0x48>
 800fa8c:	89a3      	ldrh	r3, [r4, #12]
 800fa8e:	059b      	lsls	r3, r3, #22
 800fa90:	d402      	bmi.n	800fa98 <_fflush_r+0x48>
 800fa92:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fa94:	f7fc f969 	bl	800bd6a <__retarget_lock_release_recursive>
 800fa98:	0030      	movs	r0, r6
 800fa9a:	bd70      	pop	{r4, r5, r6, pc}

0800fa9c <__sccl>:
 800fa9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa9e:	780b      	ldrb	r3, [r1, #0]
 800faa0:	0004      	movs	r4, r0
 800faa2:	2b5e      	cmp	r3, #94	; 0x5e
 800faa4:	d019      	beq.n	800fada <__sccl+0x3e>
 800faa6:	2200      	movs	r2, #0
 800faa8:	1c4d      	adds	r5, r1, #1
 800faaa:	0021      	movs	r1, r4
 800faac:	1c60      	adds	r0, r4, #1
 800faae:	30ff      	adds	r0, #255	; 0xff
 800fab0:	700a      	strb	r2, [r1, #0]
 800fab2:	3101      	adds	r1, #1
 800fab4:	4281      	cmp	r1, r0
 800fab6:	d1fb      	bne.n	800fab0 <__sccl+0x14>
 800fab8:	1e68      	subs	r0, r5, #1
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d00c      	beq.n	800fad8 <__sccl+0x3c>
 800fabe:	2101      	movs	r1, #1
 800fac0:	262d      	movs	r6, #45	; 0x2d
 800fac2:	404a      	eors	r2, r1
 800fac4:	0028      	movs	r0, r5
 800fac6:	54e2      	strb	r2, [r4, r3]
 800fac8:	7801      	ldrb	r1, [r0, #0]
 800faca:	1c45      	adds	r5, r0, #1
 800facc:	292d      	cmp	r1, #45	; 0x2d
 800face:	d00c      	beq.n	800faea <__sccl+0x4e>
 800fad0:	295d      	cmp	r1, #93	; 0x5d
 800fad2:	d01d      	beq.n	800fb10 <__sccl+0x74>
 800fad4:	2900      	cmp	r1, #0
 800fad6:	d104      	bne.n	800fae2 <__sccl+0x46>
 800fad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fada:	2201      	movs	r2, #1
 800fadc:	784b      	ldrb	r3, [r1, #1]
 800fade:	1c8d      	adds	r5, r1, #2
 800fae0:	e7e3      	b.n	800faaa <__sccl+0xe>
 800fae2:	000b      	movs	r3, r1
 800fae4:	e7ee      	b.n	800fac4 <__sccl+0x28>
 800fae6:	0033      	movs	r3, r6
 800fae8:	e7ec      	b.n	800fac4 <__sccl+0x28>
 800faea:	7841      	ldrb	r1, [r0, #1]
 800faec:	295d      	cmp	r1, #93	; 0x5d
 800faee:	d0fa      	beq.n	800fae6 <__sccl+0x4a>
 800faf0:	428b      	cmp	r3, r1
 800faf2:	dcf8      	bgt.n	800fae6 <__sccl+0x4a>
 800faf4:	001d      	movs	r5, r3
 800faf6:	3002      	adds	r0, #2
 800faf8:	3501      	adds	r5, #1
 800fafa:	5562      	strb	r2, [r4, r5]
 800fafc:	42a9      	cmp	r1, r5
 800fafe:	dcfb      	bgt.n	800faf8 <__sccl+0x5c>
 800fb00:	2500      	movs	r5, #0
 800fb02:	1c5f      	adds	r7, r3, #1
 800fb04:	428b      	cmp	r3, r1
 800fb06:	da01      	bge.n	800fb0c <__sccl+0x70>
 800fb08:	1acd      	subs	r5, r1, r3
 800fb0a:	3d01      	subs	r5, #1
 800fb0c:	197b      	adds	r3, r7, r5
 800fb0e:	e7db      	b.n	800fac8 <__sccl+0x2c>
 800fb10:	0028      	movs	r0, r5
 800fb12:	e7e1      	b.n	800fad8 <__sccl+0x3c>

0800fb14 <_localeconv_r>:
 800fb14:	4800      	ldr	r0, [pc, #0]	; (800fb18 <_localeconv_r+0x4>)
 800fb16:	4770      	bx	lr
 800fb18:	20000534 	.word	0x20000534

0800fb1c <__libc_fini_array>:
 800fb1c:	b570      	push	{r4, r5, r6, lr}
 800fb1e:	4c07      	ldr	r4, [pc, #28]	; (800fb3c <__libc_fini_array+0x20>)
 800fb20:	4d07      	ldr	r5, [pc, #28]	; (800fb40 <__libc_fini_array+0x24>)
 800fb22:	1b64      	subs	r4, r4, r5
 800fb24:	10a4      	asrs	r4, r4, #2
 800fb26:	2c00      	cmp	r4, #0
 800fb28:	d102      	bne.n	800fb30 <__libc_fini_array+0x14>
 800fb2a:	f002 fdcd 	bl	80126c8 <_fini>
 800fb2e:	bd70      	pop	{r4, r5, r6, pc}
 800fb30:	3c01      	subs	r4, #1
 800fb32:	00a3      	lsls	r3, r4, #2
 800fb34:	58eb      	ldr	r3, [r5, r3]
 800fb36:	4798      	blx	r3
 800fb38:	e7f5      	b.n	800fb26 <__libc_fini_array+0xa>
 800fb3a:	46c0      	nop			; (mov r8, r8)
 800fb3c:	080147a0 	.word	0x080147a0
 800fb40:	0801479c 	.word	0x0801479c

0800fb44 <memchr>:
 800fb44:	b2c9      	uxtb	r1, r1
 800fb46:	1882      	adds	r2, r0, r2
 800fb48:	4290      	cmp	r0, r2
 800fb4a:	d101      	bne.n	800fb50 <memchr+0xc>
 800fb4c:	2000      	movs	r0, #0
 800fb4e:	4770      	bx	lr
 800fb50:	7803      	ldrb	r3, [r0, #0]
 800fb52:	428b      	cmp	r3, r1
 800fb54:	d0fb      	beq.n	800fb4e <memchr+0xa>
 800fb56:	3001      	adds	r0, #1
 800fb58:	e7f6      	b.n	800fb48 <memchr+0x4>
	...

0800fb5c <frexp>:
 800fb5c:	b570      	push	{r4, r5, r6, lr}
 800fb5e:	0014      	movs	r4, r2
 800fb60:	2500      	movs	r5, #0
 800fb62:	6025      	str	r5, [r4, #0]
 800fb64:	4d10      	ldr	r5, [pc, #64]	; (800fba8 <frexp+0x4c>)
 800fb66:	004b      	lsls	r3, r1, #1
 800fb68:	000a      	movs	r2, r1
 800fb6a:	085b      	lsrs	r3, r3, #1
 800fb6c:	42ab      	cmp	r3, r5
 800fb6e:	dc1a      	bgt.n	800fba6 <frexp+0x4a>
 800fb70:	001d      	movs	r5, r3
 800fb72:	4305      	orrs	r5, r0
 800fb74:	d017      	beq.n	800fba6 <frexp+0x4a>
 800fb76:	4d0d      	ldr	r5, [pc, #52]	; (800fbac <frexp+0x50>)
 800fb78:	4229      	tst	r1, r5
 800fb7a:	d109      	bne.n	800fb90 <frexp+0x34>
 800fb7c:	2200      	movs	r2, #0
 800fb7e:	4b0c      	ldr	r3, [pc, #48]	; (800fbb0 <frexp+0x54>)
 800fb80:	f7f1 fd74 	bl	800166c <__aeabi_dmul>
 800fb84:	2536      	movs	r5, #54	; 0x36
 800fb86:	000a      	movs	r2, r1
 800fb88:	004b      	lsls	r3, r1, #1
 800fb8a:	426d      	negs	r5, r5
 800fb8c:	085b      	lsrs	r3, r3, #1
 800fb8e:	6025      	str	r5, [r4, #0]
 800fb90:	4d08      	ldr	r5, [pc, #32]	; (800fbb4 <frexp+0x58>)
 800fb92:	151b      	asrs	r3, r3, #20
 800fb94:	195b      	adds	r3, r3, r5
 800fb96:	6825      	ldr	r5, [r4, #0]
 800fb98:	18eb      	adds	r3, r5, r3
 800fb9a:	6023      	str	r3, [r4, #0]
 800fb9c:	4b06      	ldr	r3, [pc, #24]	; (800fbb8 <frexp+0x5c>)
 800fb9e:	401a      	ands	r2, r3
 800fba0:	4b06      	ldr	r3, [pc, #24]	; (800fbbc <frexp+0x60>)
 800fba2:	4313      	orrs	r3, r2
 800fba4:	0019      	movs	r1, r3
 800fba6:	bd70      	pop	{r4, r5, r6, pc}
 800fba8:	7fefffff 	.word	0x7fefffff
 800fbac:	7ff00000 	.word	0x7ff00000
 800fbb0:	43500000 	.word	0x43500000
 800fbb4:	fffffc02 	.word	0xfffffc02
 800fbb8:	800fffff 	.word	0x800fffff
 800fbbc:	3fe00000 	.word	0x3fe00000

0800fbc0 <__register_exitproc>:
 800fbc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fbc2:	4f1c      	ldr	r7, [pc, #112]	; (800fc34 <__register_exitproc+0x74>)
 800fbc4:	0004      	movs	r4, r0
 800fbc6:	6838      	ldr	r0, [r7, #0]
 800fbc8:	0016      	movs	r6, r2
 800fbca:	9301      	str	r3, [sp, #4]
 800fbcc:	9100      	str	r1, [sp, #0]
 800fbce:	f7fc f8cb 	bl	800bd68 <__retarget_lock_acquire_recursive>
 800fbd2:	4a19      	ldr	r2, [pc, #100]	; (800fc38 <__register_exitproc+0x78>)
 800fbd4:	6813      	ldr	r3, [r2, #0]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d101      	bne.n	800fbde <__register_exitproc+0x1e>
 800fbda:	4b18      	ldr	r3, [pc, #96]	; (800fc3c <__register_exitproc+0x7c>)
 800fbdc:	6013      	str	r3, [r2, #0]
 800fbde:	685a      	ldr	r2, [r3, #4]
 800fbe0:	6838      	ldr	r0, [r7, #0]
 800fbe2:	2a1f      	cmp	r2, #31
 800fbe4:	dd04      	ble.n	800fbf0 <__register_exitproc+0x30>
 800fbe6:	f7fc f8c0 	bl	800bd6a <__retarget_lock_release_recursive>
 800fbea:	2001      	movs	r0, #1
 800fbec:	4240      	negs	r0, r0
 800fbee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fbf0:	2c00      	cmp	r4, #0
 800fbf2:	d014      	beq.n	800fc1e <__register_exitproc+0x5e>
 800fbf4:	0091      	lsls	r1, r2, #2
 800fbf6:	1859      	adds	r1, r3, r1
 800fbf8:	000f      	movs	r7, r1
 800fbfa:	3788      	adds	r7, #136	; 0x88
 800fbfc:	603e      	str	r6, [r7, #0]
 800fbfe:	2701      	movs	r7, #1
 800fc00:	001e      	movs	r6, r3
 800fc02:	4097      	lsls	r7, r2
 800fc04:	3685      	adds	r6, #133	; 0x85
 800fc06:	36ff      	adds	r6, #255	; 0xff
 800fc08:	6875      	ldr	r5, [r6, #4]
 800fc0a:	31fc      	adds	r1, #252	; 0xfc
 800fc0c:	433d      	orrs	r5, r7
 800fc0e:	6075      	str	r5, [r6, #4]
 800fc10:	9d01      	ldr	r5, [sp, #4]
 800fc12:	60cd      	str	r5, [r1, #12]
 800fc14:	2c02      	cmp	r4, #2
 800fc16:	d102      	bne.n	800fc1e <__register_exitproc+0x5e>
 800fc18:	68b1      	ldr	r1, [r6, #8]
 800fc1a:	4339      	orrs	r1, r7
 800fc1c:	60b1      	str	r1, [r6, #8]
 800fc1e:	1c51      	adds	r1, r2, #1
 800fc20:	6059      	str	r1, [r3, #4]
 800fc22:	3202      	adds	r2, #2
 800fc24:	9900      	ldr	r1, [sp, #0]
 800fc26:	0092      	lsls	r2, r2, #2
 800fc28:	50d1      	str	r1, [r2, r3]
 800fc2a:	f7fc f89e 	bl	800bd6a <__retarget_lock_release_recursive>
 800fc2e:	2000      	movs	r0, #0
 800fc30:	e7dd      	b.n	800fbee <__register_exitproc+0x2e>
 800fc32:	46c0      	nop			; (mov r8, r8)
 800fc34:	200006d4 	.word	0x200006d4
 800fc38:	20000da8 	.word	0x20000da8
 800fc3c:	20000dac 	.word	0x20000dac

0800fc40 <__assert_func>:
 800fc40:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800fc42:	0014      	movs	r4, r2
 800fc44:	001a      	movs	r2, r3
 800fc46:	4b09      	ldr	r3, [pc, #36]	; (800fc6c <__assert_func+0x2c>)
 800fc48:	0005      	movs	r5, r0
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	000e      	movs	r6, r1
 800fc4e:	68d8      	ldr	r0, [r3, #12]
 800fc50:	4b07      	ldr	r3, [pc, #28]	; (800fc70 <__assert_func+0x30>)
 800fc52:	2c00      	cmp	r4, #0
 800fc54:	d101      	bne.n	800fc5a <__assert_func+0x1a>
 800fc56:	4b07      	ldr	r3, [pc, #28]	; (800fc74 <__assert_func+0x34>)
 800fc58:	001c      	movs	r4, r3
 800fc5a:	4907      	ldr	r1, [pc, #28]	; (800fc78 <__assert_func+0x38>)
 800fc5c:	9301      	str	r3, [sp, #4]
 800fc5e:	9402      	str	r4, [sp, #8]
 800fc60:	002b      	movs	r3, r5
 800fc62:	9600      	str	r6, [sp, #0]
 800fc64:	f001 faa6 	bl	80111b4 <fiprintf>
 800fc68:	f002 fb8e 	bl	8012388 <abort>
 800fc6c:	200006d0 	.word	0x200006d0
 800fc70:	080146c8 	.word	0x080146c8
 800fc74:	08014703 	.word	0x08014703
 800fc78:	080146d5 	.word	0x080146d5

0800fc7c <_calloc_r>:
 800fc7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc7e:	2400      	movs	r4, #0
 800fc80:	0c0b      	lsrs	r3, r1, #16
 800fc82:	0c16      	lsrs	r6, r2, #16
 800fc84:	42a3      	cmp	r3, r4
 800fc86:	d133      	bne.n	800fcf0 <_calloc_r+0x74>
 800fc88:	42a6      	cmp	r6, r4
 800fc8a:	d121      	bne.n	800fcd0 <_calloc_r+0x54>
 800fc8c:	b28b      	uxth	r3, r1
 800fc8e:	b291      	uxth	r1, r2
 800fc90:	4359      	muls	r1, r3
 800fc92:	f7fa fd11 	bl	800a6b8 <_malloc_r>
 800fc96:	1e05      	subs	r5, r0, #0
 800fc98:	d033      	beq.n	800fd02 <_calloc_r+0x86>
 800fc9a:	0003      	movs	r3, r0
 800fc9c:	3b08      	subs	r3, #8
 800fc9e:	685a      	ldr	r2, [r3, #4]
 800fca0:	2303      	movs	r3, #3
 800fca2:	439a      	bics	r2, r3
 800fca4:	3a04      	subs	r2, #4
 800fca6:	2a24      	cmp	r2, #36	; 0x24
 800fca8:	d832      	bhi.n	800fd10 <_calloc_r+0x94>
 800fcaa:	0003      	movs	r3, r0
 800fcac:	2a13      	cmp	r2, #19
 800fcae:	d90a      	bls.n	800fcc6 <_calloc_r+0x4a>
 800fcb0:	6004      	str	r4, [r0, #0]
 800fcb2:	6044      	str	r4, [r0, #4]
 800fcb4:	3308      	adds	r3, #8
 800fcb6:	2a1b      	cmp	r2, #27
 800fcb8:	d905      	bls.n	800fcc6 <_calloc_r+0x4a>
 800fcba:	6084      	str	r4, [r0, #8]
 800fcbc:	60c4      	str	r4, [r0, #12]
 800fcbe:	2a24      	cmp	r2, #36	; 0x24
 800fcc0:	d021      	beq.n	800fd06 <_calloc_r+0x8a>
 800fcc2:	0003      	movs	r3, r0
 800fcc4:	3310      	adds	r3, #16
 800fcc6:	2200      	movs	r2, #0
 800fcc8:	601a      	str	r2, [r3, #0]
 800fcca:	605a      	str	r2, [r3, #4]
 800fccc:	609a      	str	r2, [r3, #8]
 800fcce:	e018      	b.n	800fd02 <_calloc_r+0x86>
 800fcd0:	1c33      	adds	r3, r6, #0
 800fcd2:	1c0d      	adds	r5, r1, #0
 800fcd4:	b289      	uxth	r1, r1
 800fcd6:	b292      	uxth	r2, r2
 800fcd8:	434a      	muls	r2, r1
 800fcda:	b2ad      	uxth	r5, r5
 800fcdc:	b299      	uxth	r1, r3
 800fcde:	4369      	muls	r1, r5
 800fce0:	0c13      	lsrs	r3, r2, #16
 800fce2:	18c9      	adds	r1, r1, r3
 800fce4:	0c0b      	lsrs	r3, r1, #16
 800fce6:	d107      	bne.n	800fcf8 <_calloc_r+0x7c>
 800fce8:	0409      	lsls	r1, r1, #16
 800fcea:	b292      	uxth	r2, r2
 800fcec:	4311      	orrs	r1, r2
 800fcee:	e7d0      	b.n	800fc92 <_calloc_r+0x16>
 800fcf0:	2e00      	cmp	r6, #0
 800fcf2:	d101      	bne.n	800fcf8 <_calloc_r+0x7c>
 800fcf4:	1c15      	adds	r5, r2, #0
 800fcf6:	e7ed      	b.n	800fcd4 <_calloc_r+0x58>
 800fcf8:	f7fc f80a 	bl	800bd10 <__errno>
 800fcfc:	230c      	movs	r3, #12
 800fcfe:	2500      	movs	r5, #0
 800fd00:	6003      	str	r3, [r0, #0]
 800fd02:	0028      	movs	r0, r5
 800fd04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd06:	0003      	movs	r3, r0
 800fd08:	6104      	str	r4, [r0, #16]
 800fd0a:	3318      	adds	r3, #24
 800fd0c:	6144      	str	r4, [r0, #20]
 800fd0e:	e7da      	b.n	800fcc6 <_calloc_r+0x4a>
 800fd10:	2100      	movs	r1, #0
 800fd12:	f7fb ff51 	bl	800bbb8 <memset>
 800fd16:	e7f4      	b.n	800fd02 <_calloc_r+0x86>

0800fd18 <quorem>:
 800fd18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fd1a:	6902      	ldr	r2, [r0, #16]
 800fd1c:	690b      	ldr	r3, [r1, #16]
 800fd1e:	b089      	sub	sp, #36	; 0x24
 800fd20:	0007      	movs	r7, r0
 800fd22:	9104      	str	r1, [sp, #16]
 800fd24:	2000      	movs	r0, #0
 800fd26:	429a      	cmp	r2, r3
 800fd28:	db69      	blt.n	800fdfe <quorem+0xe6>
 800fd2a:	3b01      	subs	r3, #1
 800fd2c:	009c      	lsls	r4, r3, #2
 800fd2e:	9301      	str	r3, [sp, #4]
 800fd30:	000b      	movs	r3, r1
 800fd32:	3314      	adds	r3, #20
 800fd34:	9306      	str	r3, [sp, #24]
 800fd36:	191b      	adds	r3, r3, r4
 800fd38:	9305      	str	r3, [sp, #20]
 800fd3a:	003b      	movs	r3, r7
 800fd3c:	3314      	adds	r3, #20
 800fd3e:	9303      	str	r3, [sp, #12]
 800fd40:	191c      	adds	r4, r3, r4
 800fd42:	9b05      	ldr	r3, [sp, #20]
 800fd44:	6826      	ldr	r6, [r4, #0]
 800fd46:	681d      	ldr	r5, [r3, #0]
 800fd48:	0030      	movs	r0, r6
 800fd4a:	3501      	adds	r5, #1
 800fd4c:	0029      	movs	r1, r5
 800fd4e:	f7f0 f9f5 	bl	800013c <__udivsi3>
 800fd52:	9002      	str	r0, [sp, #8]
 800fd54:	42ae      	cmp	r6, r5
 800fd56:	d329      	bcc.n	800fdac <quorem+0x94>
 800fd58:	9b06      	ldr	r3, [sp, #24]
 800fd5a:	2600      	movs	r6, #0
 800fd5c:	469c      	mov	ip, r3
 800fd5e:	9d03      	ldr	r5, [sp, #12]
 800fd60:	9606      	str	r6, [sp, #24]
 800fd62:	4662      	mov	r2, ip
 800fd64:	ca08      	ldmia	r2!, {r3}
 800fd66:	6828      	ldr	r0, [r5, #0]
 800fd68:	4694      	mov	ip, r2
 800fd6a:	9a02      	ldr	r2, [sp, #8]
 800fd6c:	b299      	uxth	r1, r3
 800fd6e:	4351      	muls	r1, r2
 800fd70:	0c1b      	lsrs	r3, r3, #16
 800fd72:	4353      	muls	r3, r2
 800fd74:	1989      	adds	r1, r1, r6
 800fd76:	0c0a      	lsrs	r2, r1, #16
 800fd78:	189b      	adds	r3, r3, r2
 800fd7a:	9307      	str	r3, [sp, #28]
 800fd7c:	0c1e      	lsrs	r6, r3, #16
 800fd7e:	9b06      	ldr	r3, [sp, #24]
 800fd80:	b282      	uxth	r2, r0
 800fd82:	18d2      	adds	r2, r2, r3
 800fd84:	466b      	mov	r3, sp
 800fd86:	b289      	uxth	r1, r1
 800fd88:	8b9b      	ldrh	r3, [r3, #28]
 800fd8a:	1a52      	subs	r2, r2, r1
 800fd8c:	0c01      	lsrs	r1, r0, #16
 800fd8e:	1ac9      	subs	r1, r1, r3
 800fd90:	1413      	asrs	r3, r2, #16
 800fd92:	18cb      	adds	r3, r1, r3
 800fd94:	1419      	asrs	r1, r3, #16
 800fd96:	b292      	uxth	r2, r2
 800fd98:	041b      	lsls	r3, r3, #16
 800fd9a:	4313      	orrs	r3, r2
 800fd9c:	c508      	stmia	r5!, {r3}
 800fd9e:	9b05      	ldr	r3, [sp, #20]
 800fda0:	9106      	str	r1, [sp, #24]
 800fda2:	4563      	cmp	r3, ip
 800fda4:	d2dd      	bcs.n	800fd62 <quorem+0x4a>
 800fda6:	6823      	ldr	r3, [r4, #0]
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d030      	beq.n	800fe0e <quorem+0xf6>
 800fdac:	0038      	movs	r0, r7
 800fdae:	9904      	ldr	r1, [sp, #16]
 800fdb0:	f7fc ff04 	bl	800cbbc <__mcmp>
 800fdb4:	2800      	cmp	r0, #0
 800fdb6:	db21      	blt.n	800fdfc <quorem+0xe4>
 800fdb8:	0038      	movs	r0, r7
 800fdba:	2600      	movs	r6, #0
 800fdbc:	9b02      	ldr	r3, [sp, #8]
 800fdbe:	9c04      	ldr	r4, [sp, #16]
 800fdc0:	3301      	adds	r3, #1
 800fdc2:	9302      	str	r3, [sp, #8]
 800fdc4:	3014      	adds	r0, #20
 800fdc6:	3414      	adds	r4, #20
 800fdc8:	6803      	ldr	r3, [r0, #0]
 800fdca:	cc02      	ldmia	r4!, {r1}
 800fdcc:	b29d      	uxth	r5, r3
 800fdce:	19ad      	adds	r5, r5, r6
 800fdd0:	b28a      	uxth	r2, r1
 800fdd2:	1aaa      	subs	r2, r5, r2
 800fdd4:	0c09      	lsrs	r1, r1, #16
 800fdd6:	0c1b      	lsrs	r3, r3, #16
 800fdd8:	1a5b      	subs	r3, r3, r1
 800fdda:	1411      	asrs	r1, r2, #16
 800fddc:	185b      	adds	r3, r3, r1
 800fdde:	141e      	asrs	r6, r3, #16
 800fde0:	b292      	uxth	r2, r2
 800fde2:	041b      	lsls	r3, r3, #16
 800fde4:	4313      	orrs	r3, r2
 800fde6:	c008      	stmia	r0!, {r3}
 800fde8:	9b05      	ldr	r3, [sp, #20]
 800fdea:	42a3      	cmp	r3, r4
 800fdec:	d2ec      	bcs.n	800fdc8 <quorem+0xb0>
 800fdee:	9b01      	ldr	r3, [sp, #4]
 800fdf0:	9a03      	ldr	r2, [sp, #12]
 800fdf2:	009b      	lsls	r3, r3, #2
 800fdf4:	18d3      	adds	r3, r2, r3
 800fdf6:	681a      	ldr	r2, [r3, #0]
 800fdf8:	2a00      	cmp	r2, #0
 800fdfa:	d015      	beq.n	800fe28 <quorem+0x110>
 800fdfc:	9802      	ldr	r0, [sp, #8]
 800fdfe:	b009      	add	sp, #36	; 0x24
 800fe00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fe02:	6823      	ldr	r3, [r4, #0]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d106      	bne.n	800fe16 <quorem+0xfe>
 800fe08:	9b01      	ldr	r3, [sp, #4]
 800fe0a:	3b01      	subs	r3, #1
 800fe0c:	9301      	str	r3, [sp, #4]
 800fe0e:	9b03      	ldr	r3, [sp, #12]
 800fe10:	3c04      	subs	r4, #4
 800fe12:	42a3      	cmp	r3, r4
 800fe14:	d3f5      	bcc.n	800fe02 <quorem+0xea>
 800fe16:	9b01      	ldr	r3, [sp, #4]
 800fe18:	613b      	str	r3, [r7, #16]
 800fe1a:	e7c7      	b.n	800fdac <quorem+0x94>
 800fe1c:	681a      	ldr	r2, [r3, #0]
 800fe1e:	2a00      	cmp	r2, #0
 800fe20:	d106      	bne.n	800fe30 <quorem+0x118>
 800fe22:	9a01      	ldr	r2, [sp, #4]
 800fe24:	3a01      	subs	r2, #1
 800fe26:	9201      	str	r2, [sp, #4]
 800fe28:	9a03      	ldr	r2, [sp, #12]
 800fe2a:	3b04      	subs	r3, #4
 800fe2c:	429a      	cmp	r2, r3
 800fe2e:	d3f5      	bcc.n	800fe1c <quorem+0x104>
 800fe30:	9b01      	ldr	r3, [sp, #4]
 800fe32:	613b      	str	r3, [r7, #16]
 800fe34:	e7e2      	b.n	800fdfc <quorem+0xe4>
	...

0800fe38 <_dtoa_r>:
 800fe38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fe3a:	0014      	movs	r4, r2
 800fe3c:	001d      	movs	r5, r3
 800fe3e:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800fe40:	b09d      	sub	sp, #116	; 0x74
 800fe42:	9408      	str	r4, [sp, #32]
 800fe44:	9509      	str	r5, [sp, #36]	; 0x24
 800fe46:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800fe48:	9004      	str	r0, [sp, #16]
 800fe4a:	2900      	cmp	r1, #0
 800fe4c:	d009      	beq.n	800fe62 <_dtoa_r+0x2a>
 800fe4e:	2301      	movs	r3, #1
 800fe50:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800fe52:	4093      	lsls	r3, r2
 800fe54:	604a      	str	r2, [r1, #4]
 800fe56:	608b      	str	r3, [r1, #8]
 800fe58:	f7fc fc56 	bl	800c708 <_Bfree>
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	9a04      	ldr	r2, [sp, #16]
 800fe60:	6393      	str	r3, [r2, #56]	; 0x38
 800fe62:	2d00      	cmp	r5, #0
 800fe64:	da1e      	bge.n	800fea4 <_dtoa_r+0x6c>
 800fe66:	2301      	movs	r3, #1
 800fe68:	6033      	str	r3, [r6, #0]
 800fe6a:	006b      	lsls	r3, r5, #1
 800fe6c:	085b      	lsrs	r3, r3, #1
 800fe6e:	9309      	str	r3, [sp, #36]	; 0x24
 800fe70:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fe72:	4bb5      	ldr	r3, [pc, #724]	; (8010148 <_dtoa_r+0x310>)
 800fe74:	4ab4      	ldr	r2, [pc, #720]	; (8010148 <_dtoa_r+0x310>)
 800fe76:	403b      	ands	r3, r7
 800fe78:	4293      	cmp	r3, r2
 800fe7a:	d116      	bne.n	800feaa <_dtoa_r+0x72>
 800fe7c:	4bb3      	ldr	r3, [pc, #716]	; (801014c <_dtoa_r+0x314>)
 800fe7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fe80:	6013      	str	r3, [r2, #0]
 800fe82:	033b      	lsls	r3, r7, #12
 800fe84:	0b1b      	lsrs	r3, r3, #12
 800fe86:	4323      	orrs	r3, r4
 800fe88:	d101      	bne.n	800fe8e <_dtoa_r+0x56>
 800fe8a:	f000 fdb2 	bl	80109f2 <_dtoa_r+0xbba>
 800fe8e:	4bb0      	ldr	r3, [pc, #704]	; (8010150 <_dtoa_r+0x318>)
 800fe90:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fe92:	9306      	str	r3, [sp, #24]
 800fe94:	2a00      	cmp	r2, #0
 800fe96:	d002      	beq.n	800fe9e <_dtoa_r+0x66>
 800fe98:	4bae      	ldr	r3, [pc, #696]	; (8010154 <_dtoa_r+0x31c>)
 800fe9a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fe9c:	6013      	str	r3, [r2, #0]
 800fe9e:	9806      	ldr	r0, [sp, #24]
 800fea0:	b01d      	add	sp, #116	; 0x74
 800fea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fea4:	2300      	movs	r3, #0
 800fea6:	6033      	str	r3, [r6, #0]
 800fea8:	e7e2      	b.n	800fe70 <_dtoa_r+0x38>
 800feaa:	9a08      	ldr	r2, [sp, #32]
 800feac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800feae:	9210      	str	r2, [sp, #64]	; 0x40
 800feb0:	9311      	str	r3, [sp, #68]	; 0x44
 800feb2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800feb4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800feb6:	2200      	movs	r2, #0
 800feb8:	2300      	movs	r3, #0
 800feba:	f7f0 fac5 	bl	8000448 <__aeabi_dcmpeq>
 800febe:	1e06      	subs	r6, r0, #0
 800fec0:	d009      	beq.n	800fed6 <_dtoa_r+0x9e>
 800fec2:	2301      	movs	r3, #1
 800fec4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fec6:	6013      	str	r3, [r2, #0]
 800fec8:	4ba3      	ldr	r3, [pc, #652]	; (8010158 <_dtoa_r+0x320>)
 800feca:	9306      	str	r3, [sp, #24]
 800fecc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d0e5      	beq.n	800fe9e <_dtoa_r+0x66>
 800fed2:	4ba2      	ldr	r3, [pc, #648]	; (801015c <_dtoa_r+0x324>)
 800fed4:	e7e1      	b.n	800fe9a <_dtoa_r+0x62>
 800fed6:	ab1a      	add	r3, sp, #104	; 0x68
 800fed8:	9301      	str	r3, [sp, #4]
 800feda:	ab1b      	add	r3, sp, #108	; 0x6c
 800fedc:	9300      	str	r3, [sp, #0]
 800fede:	9804      	ldr	r0, [sp, #16]
 800fee0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fee2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fee4:	f7fc ff86 	bl	800cdf4 <__d2b>
 800fee8:	007a      	lsls	r2, r7, #1
 800feea:	9005      	str	r0, [sp, #20]
 800feec:	0d52      	lsrs	r2, r2, #21
 800feee:	d100      	bne.n	800fef2 <_dtoa_r+0xba>
 800fef0:	e07b      	b.n	800ffea <_dtoa_r+0x1b2>
 800fef2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fef4:	9617      	str	r6, [sp, #92]	; 0x5c
 800fef6:	0319      	lsls	r1, r3, #12
 800fef8:	4b99      	ldr	r3, [pc, #612]	; (8010160 <_dtoa_r+0x328>)
 800fefa:	0b09      	lsrs	r1, r1, #12
 800fefc:	430b      	orrs	r3, r1
 800fefe:	4999      	ldr	r1, [pc, #612]	; (8010164 <_dtoa_r+0x32c>)
 800ff00:	1857      	adds	r7, r2, r1
 800ff02:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ff04:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ff06:	0019      	movs	r1, r3
 800ff08:	2200      	movs	r2, #0
 800ff0a:	4b97      	ldr	r3, [pc, #604]	; (8010168 <_dtoa_r+0x330>)
 800ff0c:	f7f1 fe70 	bl	8001bf0 <__aeabi_dsub>
 800ff10:	4a96      	ldr	r2, [pc, #600]	; (801016c <_dtoa_r+0x334>)
 800ff12:	4b97      	ldr	r3, [pc, #604]	; (8010170 <_dtoa_r+0x338>)
 800ff14:	f7f1 fbaa 	bl	800166c <__aeabi_dmul>
 800ff18:	4a96      	ldr	r2, [pc, #600]	; (8010174 <_dtoa_r+0x33c>)
 800ff1a:	4b97      	ldr	r3, [pc, #604]	; (8010178 <_dtoa_r+0x340>)
 800ff1c:	f7f0 fc4c 	bl	80007b8 <__aeabi_dadd>
 800ff20:	0004      	movs	r4, r0
 800ff22:	0038      	movs	r0, r7
 800ff24:	000d      	movs	r5, r1
 800ff26:	f7f2 fa39 	bl	800239c <__aeabi_i2d>
 800ff2a:	4a94      	ldr	r2, [pc, #592]	; (801017c <_dtoa_r+0x344>)
 800ff2c:	4b94      	ldr	r3, [pc, #592]	; (8010180 <_dtoa_r+0x348>)
 800ff2e:	f7f1 fb9d 	bl	800166c <__aeabi_dmul>
 800ff32:	0002      	movs	r2, r0
 800ff34:	000b      	movs	r3, r1
 800ff36:	0020      	movs	r0, r4
 800ff38:	0029      	movs	r1, r5
 800ff3a:	f7f0 fc3d 	bl	80007b8 <__aeabi_dadd>
 800ff3e:	0004      	movs	r4, r0
 800ff40:	000d      	movs	r5, r1
 800ff42:	f7f2 f9f5 	bl	8002330 <__aeabi_d2iz>
 800ff46:	2200      	movs	r2, #0
 800ff48:	9003      	str	r0, [sp, #12]
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	0020      	movs	r0, r4
 800ff4e:	0029      	movs	r1, r5
 800ff50:	f7f0 fa80 	bl	8000454 <__aeabi_dcmplt>
 800ff54:	2800      	cmp	r0, #0
 800ff56:	d00b      	beq.n	800ff70 <_dtoa_r+0x138>
 800ff58:	9803      	ldr	r0, [sp, #12]
 800ff5a:	f7f2 fa1f 	bl	800239c <__aeabi_i2d>
 800ff5e:	002b      	movs	r3, r5
 800ff60:	0022      	movs	r2, r4
 800ff62:	f7f0 fa71 	bl	8000448 <__aeabi_dcmpeq>
 800ff66:	4243      	negs	r3, r0
 800ff68:	4158      	adcs	r0, r3
 800ff6a:	9b03      	ldr	r3, [sp, #12]
 800ff6c:	1a1b      	subs	r3, r3, r0
 800ff6e:	9303      	str	r3, [sp, #12]
 800ff70:	2301      	movs	r3, #1
 800ff72:	9316      	str	r3, [sp, #88]	; 0x58
 800ff74:	9b03      	ldr	r3, [sp, #12]
 800ff76:	2b16      	cmp	r3, #22
 800ff78:	d810      	bhi.n	800ff9c <_dtoa_r+0x164>
 800ff7a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ff7c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ff7e:	9a03      	ldr	r2, [sp, #12]
 800ff80:	4b80      	ldr	r3, [pc, #512]	; (8010184 <_dtoa_r+0x34c>)
 800ff82:	00d2      	lsls	r2, r2, #3
 800ff84:	189b      	adds	r3, r3, r2
 800ff86:	681a      	ldr	r2, [r3, #0]
 800ff88:	685b      	ldr	r3, [r3, #4]
 800ff8a:	f7f0 fa63 	bl	8000454 <__aeabi_dcmplt>
 800ff8e:	2800      	cmp	r0, #0
 800ff90:	d047      	beq.n	8010022 <_dtoa_r+0x1ea>
 800ff92:	9b03      	ldr	r3, [sp, #12]
 800ff94:	3b01      	subs	r3, #1
 800ff96:	9303      	str	r3, [sp, #12]
 800ff98:	2300      	movs	r3, #0
 800ff9a:	9316      	str	r3, [sp, #88]	; 0x58
 800ff9c:	2200      	movs	r2, #0
 800ff9e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ffa0:	920a      	str	r2, [sp, #40]	; 0x28
 800ffa2:	1bdb      	subs	r3, r3, r7
 800ffa4:	1e5a      	subs	r2, r3, #1
 800ffa6:	d53e      	bpl.n	8010026 <_dtoa_r+0x1ee>
 800ffa8:	2201      	movs	r2, #1
 800ffaa:	1ad3      	subs	r3, r2, r3
 800ffac:	930a      	str	r3, [sp, #40]	; 0x28
 800ffae:	2300      	movs	r3, #0
 800ffb0:	930c      	str	r3, [sp, #48]	; 0x30
 800ffb2:	9b03      	ldr	r3, [sp, #12]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	db38      	blt.n	801002a <_dtoa_r+0x1f2>
 800ffb8:	9a03      	ldr	r2, [sp, #12]
 800ffba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ffbc:	4694      	mov	ip, r2
 800ffbe:	4463      	add	r3, ip
 800ffc0:	930c      	str	r3, [sp, #48]	; 0x30
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	9213      	str	r2, [sp, #76]	; 0x4c
 800ffc6:	930d      	str	r3, [sp, #52]	; 0x34
 800ffc8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ffca:	2401      	movs	r4, #1
 800ffcc:	2b09      	cmp	r3, #9
 800ffce:	d867      	bhi.n	80100a0 <_dtoa_r+0x268>
 800ffd0:	2b05      	cmp	r3, #5
 800ffd2:	dd02      	ble.n	800ffda <_dtoa_r+0x1a2>
 800ffd4:	2400      	movs	r4, #0
 800ffd6:	3b04      	subs	r3, #4
 800ffd8:	9322      	str	r3, [sp, #136]	; 0x88
 800ffda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ffdc:	1e98      	subs	r0, r3, #2
 800ffde:	2803      	cmp	r0, #3
 800ffe0:	d867      	bhi.n	80100b2 <_dtoa_r+0x27a>
 800ffe2:	f7f0 f897 	bl	8000114 <__gnu_thumb1_case_uqi>
 800ffe6:	3a2b      	.short	0x3a2b
 800ffe8:	5b38      	.short	0x5b38
 800ffea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ffec:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800ffee:	18f6      	adds	r6, r6, r3
 800fff0:	4b65      	ldr	r3, [pc, #404]	; (8010188 <_dtoa_r+0x350>)
 800fff2:	18f2      	adds	r2, r6, r3
 800fff4:	2a20      	cmp	r2, #32
 800fff6:	dd0f      	ble.n	8010018 <_dtoa_r+0x1e0>
 800fff8:	2340      	movs	r3, #64	; 0x40
 800fffa:	1a9b      	subs	r3, r3, r2
 800fffc:	409f      	lsls	r7, r3
 800fffe:	4b63      	ldr	r3, [pc, #396]	; (801018c <_dtoa_r+0x354>)
 8010000:	0038      	movs	r0, r7
 8010002:	18f3      	adds	r3, r6, r3
 8010004:	40dc      	lsrs	r4, r3
 8010006:	4320      	orrs	r0, r4
 8010008:	f7f2 f9f8 	bl	80023fc <__aeabi_ui2d>
 801000c:	2201      	movs	r2, #1
 801000e:	4b60      	ldr	r3, [pc, #384]	; (8010190 <_dtoa_r+0x358>)
 8010010:	1e77      	subs	r7, r6, #1
 8010012:	18cb      	adds	r3, r1, r3
 8010014:	9217      	str	r2, [sp, #92]	; 0x5c
 8010016:	e776      	b.n	800ff06 <_dtoa_r+0xce>
 8010018:	2320      	movs	r3, #32
 801001a:	0020      	movs	r0, r4
 801001c:	1a9b      	subs	r3, r3, r2
 801001e:	4098      	lsls	r0, r3
 8010020:	e7f2      	b.n	8010008 <_dtoa_r+0x1d0>
 8010022:	9016      	str	r0, [sp, #88]	; 0x58
 8010024:	e7ba      	b.n	800ff9c <_dtoa_r+0x164>
 8010026:	920c      	str	r2, [sp, #48]	; 0x30
 8010028:	e7c3      	b.n	800ffb2 <_dtoa_r+0x17a>
 801002a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801002c:	9a03      	ldr	r2, [sp, #12]
 801002e:	1a9b      	subs	r3, r3, r2
 8010030:	930a      	str	r3, [sp, #40]	; 0x28
 8010032:	4253      	negs	r3, r2
 8010034:	930d      	str	r3, [sp, #52]	; 0x34
 8010036:	2300      	movs	r3, #0
 8010038:	9313      	str	r3, [sp, #76]	; 0x4c
 801003a:	e7c5      	b.n	800ffc8 <_dtoa_r+0x190>
 801003c:	2300      	movs	r3, #0
 801003e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010040:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010042:	930b      	str	r3, [sp, #44]	; 0x2c
 8010044:	9307      	str	r3, [sp, #28]
 8010046:	2b00      	cmp	r3, #0
 8010048:	dc13      	bgt.n	8010072 <_dtoa_r+0x23a>
 801004a:	2301      	movs	r3, #1
 801004c:	001a      	movs	r2, r3
 801004e:	930b      	str	r3, [sp, #44]	; 0x2c
 8010050:	9307      	str	r3, [sp, #28]
 8010052:	9223      	str	r2, [sp, #140]	; 0x8c
 8010054:	e00d      	b.n	8010072 <_dtoa_r+0x23a>
 8010056:	2301      	movs	r3, #1
 8010058:	e7f1      	b.n	801003e <_dtoa_r+0x206>
 801005a:	2300      	movs	r3, #0
 801005c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 801005e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010060:	4694      	mov	ip, r2
 8010062:	9b03      	ldr	r3, [sp, #12]
 8010064:	4463      	add	r3, ip
 8010066:	930b      	str	r3, [sp, #44]	; 0x2c
 8010068:	3301      	adds	r3, #1
 801006a:	9307      	str	r3, [sp, #28]
 801006c:	2b00      	cmp	r3, #0
 801006e:	dc00      	bgt.n	8010072 <_dtoa_r+0x23a>
 8010070:	2301      	movs	r3, #1
 8010072:	2100      	movs	r1, #0
 8010074:	2204      	movs	r2, #4
 8010076:	0010      	movs	r0, r2
 8010078:	3014      	adds	r0, #20
 801007a:	4298      	cmp	r0, r3
 801007c:	d91d      	bls.n	80100ba <_dtoa_r+0x282>
 801007e:	9b04      	ldr	r3, [sp, #16]
 8010080:	0018      	movs	r0, r3
 8010082:	63d9      	str	r1, [r3, #60]	; 0x3c
 8010084:	f7fc fb18 	bl	800c6b8 <_Balloc>
 8010088:	9006      	str	r0, [sp, #24]
 801008a:	2800      	cmp	r0, #0
 801008c:	d118      	bne.n	80100c0 <_dtoa_r+0x288>
 801008e:	21b0      	movs	r1, #176	; 0xb0
 8010090:	4b40      	ldr	r3, [pc, #256]	; (8010194 <_dtoa_r+0x35c>)
 8010092:	4841      	ldr	r0, [pc, #260]	; (8010198 <_dtoa_r+0x360>)
 8010094:	9a06      	ldr	r2, [sp, #24]
 8010096:	31ff      	adds	r1, #255	; 0xff
 8010098:	f7ff fdd2 	bl	800fc40 <__assert_func>
 801009c:	2301      	movs	r3, #1
 801009e:	e7dd      	b.n	801005c <_dtoa_r+0x224>
 80100a0:	2300      	movs	r3, #0
 80100a2:	940f      	str	r4, [sp, #60]	; 0x3c
 80100a4:	9322      	str	r3, [sp, #136]	; 0x88
 80100a6:	3b01      	subs	r3, #1
 80100a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80100aa:	9307      	str	r3, [sp, #28]
 80100ac:	2200      	movs	r2, #0
 80100ae:	3313      	adds	r3, #19
 80100b0:	e7cf      	b.n	8010052 <_dtoa_r+0x21a>
 80100b2:	2301      	movs	r3, #1
 80100b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80100b6:	3b02      	subs	r3, #2
 80100b8:	e7f6      	b.n	80100a8 <_dtoa_r+0x270>
 80100ba:	3101      	adds	r1, #1
 80100bc:	0052      	lsls	r2, r2, #1
 80100be:	e7da      	b.n	8010076 <_dtoa_r+0x23e>
 80100c0:	9b04      	ldr	r3, [sp, #16]
 80100c2:	9a06      	ldr	r2, [sp, #24]
 80100c4:	639a      	str	r2, [r3, #56]	; 0x38
 80100c6:	9b07      	ldr	r3, [sp, #28]
 80100c8:	2b0e      	cmp	r3, #14
 80100ca:	d900      	bls.n	80100ce <_dtoa_r+0x296>
 80100cc:	e0e3      	b.n	8010296 <_dtoa_r+0x45e>
 80100ce:	2c00      	cmp	r4, #0
 80100d0:	d100      	bne.n	80100d4 <_dtoa_r+0x29c>
 80100d2:	e0e0      	b.n	8010296 <_dtoa_r+0x45e>
 80100d4:	9b03      	ldr	r3, [sp, #12]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	dd62      	ble.n	80101a0 <_dtoa_r+0x368>
 80100da:	210f      	movs	r1, #15
 80100dc:	9a03      	ldr	r2, [sp, #12]
 80100de:	4b29      	ldr	r3, [pc, #164]	; (8010184 <_dtoa_r+0x34c>)
 80100e0:	400a      	ands	r2, r1
 80100e2:	00d2      	lsls	r2, r2, #3
 80100e4:	189b      	adds	r3, r3, r2
 80100e6:	681e      	ldr	r6, [r3, #0]
 80100e8:	685f      	ldr	r7, [r3, #4]
 80100ea:	9b03      	ldr	r3, [sp, #12]
 80100ec:	2402      	movs	r4, #2
 80100ee:	111d      	asrs	r5, r3, #4
 80100f0:	05db      	lsls	r3, r3, #23
 80100f2:	d50a      	bpl.n	801010a <_dtoa_r+0x2d2>
 80100f4:	4b29      	ldr	r3, [pc, #164]	; (801019c <_dtoa_r+0x364>)
 80100f6:	400d      	ands	r5, r1
 80100f8:	6a1a      	ldr	r2, [r3, #32]
 80100fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100fc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80100fe:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010100:	f7f0 feba 	bl	8000e78 <__aeabi_ddiv>
 8010104:	9008      	str	r0, [sp, #32]
 8010106:	9109      	str	r1, [sp, #36]	; 0x24
 8010108:	3401      	adds	r4, #1
 801010a:	4b24      	ldr	r3, [pc, #144]	; (801019c <_dtoa_r+0x364>)
 801010c:	930e      	str	r3, [sp, #56]	; 0x38
 801010e:	2d00      	cmp	r5, #0
 8010110:	d108      	bne.n	8010124 <_dtoa_r+0x2ec>
 8010112:	9808      	ldr	r0, [sp, #32]
 8010114:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010116:	0032      	movs	r2, r6
 8010118:	003b      	movs	r3, r7
 801011a:	f7f0 fead 	bl	8000e78 <__aeabi_ddiv>
 801011e:	9008      	str	r0, [sp, #32]
 8010120:	9109      	str	r1, [sp, #36]	; 0x24
 8010122:	e058      	b.n	80101d6 <_dtoa_r+0x39e>
 8010124:	2301      	movs	r3, #1
 8010126:	421d      	tst	r5, r3
 8010128:	d009      	beq.n	801013e <_dtoa_r+0x306>
 801012a:	18e4      	adds	r4, r4, r3
 801012c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801012e:	0030      	movs	r0, r6
 8010130:	681a      	ldr	r2, [r3, #0]
 8010132:	685b      	ldr	r3, [r3, #4]
 8010134:	0039      	movs	r1, r7
 8010136:	f7f1 fa99 	bl	800166c <__aeabi_dmul>
 801013a:	0006      	movs	r6, r0
 801013c:	000f      	movs	r7, r1
 801013e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010140:	106d      	asrs	r5, r5, #1
 8010142:	3308      	adds	r3, #8
 8010144:	e7e2      	b.n	801010c <_dtoa_r+0x2d4>
 8010146:	46c0      	nop			; (mov r8, r8)
 8010148:	7ff00000 	.word	0x7ff00000
 801014c:	0000270f 	.word	0x0000270f
 8010150:	0801470d 	.word	0x0801470d
 8010154:	08014710 	.word	0x08014710
 8010158:	0801467e 	.word	0x0801467e
 801015c:	0801467f 	.word	0x0801467f
 8010160:	3ff00000 	.word	0x3ff00000
 8010164:	fffffc01 	.word	0xfffffc01
 8010168:	3ff80000 	.word	0x3ff80000
 801016c:	636f4361 	.word	0x636f4361
 8010170:	3fd287a7 	.word	0x3fd287a7
 8010174:	8b60c8b3 	.word	0x8b60c8b3
 8010178:	3fc68a28 	.word	0x3fc68a28
 801017c:	509f79fb 	.word	0x509f79fb
 8010180:	3fd34413 	.word	0x3fd34413
 8010184:	08014578 	.word	0x08014578
 8010188:	00000432 	.word	0x00000432
 801018c:	00000412 	.word	0x00000412
 8010190:	fe100000 	.word	0xfe100000
 8010194:	08014481 	.word	0x08014481
 8010198:	08014711 	.word	0x08014711
 801019c:	08014550 	.word	0x08014550
 80101a0:	9b03      	ldr	r3, [sp, #12]
 80101a2:	2402      	movs	r4, #2
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d016      	beq.n	80101d6 <_dtoa_r+0x39e>
 80101a8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80101aa:	9911      	ldr	r1, [sp, #68]	; 0x44
 80101ac:	220f      	movs	r2, #15
 80101ae:	425d      	negs	r5, r3
 80101b0:	402a      	ands	r2, r5
 80101b2:	4bdd      	ldr	r3, [pc, #884]	; (8010528 <_dtoa_r+0x6f0>)
 80101b4:	00d2      	lsls	r2, r2, #3
 80101b6:	189b      	adds	r3, r3, r2
 80101b8:	681a      	ldr	r2, [r3, #0]
 80101ba:	685b      	ldr	r3, [r3, #4]
 80101bc:	f7f1 fa56 	bl	800166c <__aeabi_dmul>
 80101c0:	2701      	movs	r7, #1
 80101c2:	2300      	movs	r3, #0
 80101c4:	9008      	str	r0, [sp, #32]
 80101c6:	9109      	str	r1, [sp, #36]	; 0x24
 80101c8:	4ed8      	ldr	r6, [pc, #864]	; (801052c <_dtoa_r+0x6f4>)
 80101ca:	112d      	asrs	r5, r5, #4
 80101cc:	2d00      	cmp	r5, #0
 80101ce:	d000      	beq.n	80101d2 <_dtoa_r+0x39a>
 80101d0:	e091      	b.n	80102f6 <_dtoa_r+0x4be>
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d1a3      	bne.n	801011e <_dtoa_r+0x2e6>
 80101d6:	9e08      	ldr	r6, [sp, #32]
 80101d8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80101da:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d100      	bne.n	80101e2 <_dtoa_r+0x3aa>
 80101e0:	e094      	b.n	801030c <_dtoa_r+0x4d4>
 80101e2:	2200      	movs	r2, #0
 80101e4:	0030      	movs	r0, r6
 80101e6:	0039      	movs	r1, r7
 80101e8:	4bd1      	ldr	r3, [pc, #836]	; (8010530 <_dtoa_r+0x6f8>)
 80101ea:	f7f0 f933 	bl	8000454 <__aeabi_dcmplt>
 80101ee:	2800      	cmp	r0, #0
 80101f0:	d100      	bne.n	80101f4 <_dtoa_r+0x3bc>
 80101f2:	e08b      	b.n	801030c <_dtoa_r+0x4d4>
 80101f4:	9b07      	ldr	r3, [sp, #28]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d100      	bne.n	80101fc <_dtoa_r+0x3c4>
 80101fa:	e087      	b.n	801030c <_dtoa_r+0x4d4>
 80101fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80101fe:	2b00      	cmp	r3, #0
 8010200:	dd45      	ble.n	801028e <_dtoa_r+0x456>
 8010202:	9b03      	ldr	r3, [sp, #12]
 8010204:	2200      	movs	r2, #0
 8010206:	3b01      	subs	r3, #1
 8010208:	930e      	str	r3, [sp, #56]	; 0x38
 801020a:	0030      	movs	r0, r6
 801020c:	4bc9      	ldr	r3, [pc, #804]	; (8010534 <_dtoa_r+0x6fc>)
 801020e:	0039      	movs	r1, r7
 8010210:	f7f1 fa2c 	bl	800166c <__aeabi_dmul>
 8010214:	9008      	str	r0, [sp, #32]
 8010216:	9109      	str	r1, [sp, #36]	; 0x24
 8010218:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801021a:	3401      	adds	r4, #1
 801021c:	0020      	movs	r0, r4
 801021e:	9e08      	ldr	r6, [sp, #32]
 8010220:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010222:	9312      	str	r3, [sp, #72]	; 0x48
 8010224:	f7f2 f8ba 	bl	800239c <__aeabi_i2d>
 8010228:	0032      	movs	r2, r6
 801022a:	003b      	movs	r3, r7
 801022c:	f7f1 fa1e 	bl	800166c <__aeabi_dmul>
 8010230:	2200      	movs	r2, #0
 8010232:	4bc1      	ldr	r3, [pc, #772]	; (8010538 <_dtoa_r+0x700>)
 8010234:	f7f0 fac0 	bl	80007b8 <__aeabi_dadd>
 8010238:	4ac0      	ldr	r2, [pc, #768]	; (801053c <_dtoa_r+0x704>)
 801023a:	9014      	str	r0, [sp, #80]	; 0x50
 801023c:	9115      	str	r1, [sp, #84]	; 0x54
 801023e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010240:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8010242:	4694      	mov	ip, r2
 8010244:	9308      	str	r3, [sp, #32]
 8010246:	9409      	str	r4, [sp, #36]	; 0x24
 8010248:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801024a:	4463      	add	r3, ip
 801024c:	9318      	str	r3, [sp, #96]	; 0x60
 801024e:	9309      	str	r3, [sp, #36]	; 0x24
 8010250:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010252:	2b00      	cmp	r3, #0
 8010254:	d15e      	bne.n	8010314 <_dtoa_r+0x4dc>
 8010256:	2200      	movs	r2, #0
 8010258:	4bb9      	ldr	r3, [pc, #740]	; (8010540 <_dtoa_r+0x708>)
 801025a:	0030      	movs	r0, r6
 801025c:	0039      	movs	r1, r7
 801025e:	f7f1 fcc7 	bl	8001bf0 <__aeabi_dsub>
 8010262:	9a08      	ldr	r2, [sp, #32]
 8010264:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8010266:	0004      	movs	r4, r0
 8010268:	000d      	movs	r5, r1
 801026a:	f7f0 f907 	bl	800047c <__aeabi_dcmpgt>
 801026e:	2800      	cmp	r0, #0
 8010270:	d000      	beq.n	8010274 <_dtoa_r+0x43c>
 8010272:	e2b3      	b.n	80107dc <_dtoa_r+0x9a4>
 8010274:	48b3      	ldr	r0, [pc, #716]	; (8010544 <_dtoa_r+0x70c>)
 8010276:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010278:	4684      	mov	ip, r0
 801027a:	4461      	add	r1, ip
 801027c:	000b      	movs	r3, r1
 801027e:	0020      	movs	r0, r4
 8010280:	0029      	movs	r1, r5
 8010282:	9a08      	ldr	r2, [sp, #32]
 8010284:	f7f0 f8e6 	bl	8000454 <__aeabi_dcmplt>
 8010288:	2800      	cmp	r0, #0
 801028a:	d000      	beq.n	801028e <_dtoa_r+0x456>
 801028c:	e2a3      	b.n	80107d6 <_dtoa_r+0x99e>
 801028e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010290:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8010292:	9308      	str	r3, [sp, #32]
 8010294:	9409      	str	r4, [sp, #36]	; 0x24
 8010296:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010298:	2b00      	cmp	r3, #0
 801029a:	da00      	bge.n	801029e <_dtoa_r+0x466>
 801029c:	e179      	b.n	8010592 <_dtoa_r+0x75a>
 801029e:	9a03      	ldr	r2, [sp, #12]
 80102a0:	2a0e      	cmp	r2, #14
 80102a2:	dd00      	ble.n	80102a6 <_dtoa_r+0x46e>
 80102a4:	e175      	b.n	8010592 <_dtoa_r+0x75a>
 80102a6:	4ba0      	ldr	r3, [pc, #640]	; (8010528 <_dtoa_r+0x6f0>)
 80102a8:	00d2      	lsls	r2, r2, #3
 80102aa:	189b      	adds	r3, r3, r2
 80102ac:	681e      	ldr	r6, [r3, #0]
 80102ae:	685f      	ldr	r7, [r3, #4]
 80102b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	db00      	blt.n	80102b8 <_dtoa_r+0x480>
 80102b6:	e0e5      	b.n	8010484 <_dtoa_r+0x64c>
 80102b8:	9b07      	ldr	r3, [sp, #28]
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	dd00      	ble.n	80102c0 <_dtoa_r+0x488>
 80102be:	e0e1      	b.n	8010484 <_dtoa_r+0x64c>
 80102c0:	d000      	beq.n	80102c4 <_dtoa_r+0x48c>
 80102c2:	e288      	b.n	80107d6 <_dtoa_r+0x99e>
 80102c4:	2200      	movs	r2, #0
 80102c6:	0030      	movs	r0, r6
 80102c8:	0039      	movs	r1, r7
 80102ca:	4b9d      	ldr	r3, [pc, #628]	; (8010540 <_dtoa_r+0x708>)
 80102cc:	f7f1 f9ce 	bl	800166c <__aeabi_dmul>
 80102d0:	9a08      	ldr	r2, [sp, #32]
 80102d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102d4:	f7f0 f8dc 	bl	8000490 <__aeabi_dcmpge>
 80102d8:	9e07      	ldr	r6, [sp, #28]
 80102da:	0037      	movs	r7, r6
 80102dc:	2800      	cmp	r0, #0
 80102de:	d000      	beq.n	80102e2 <_dtoa_r+0x4aa>
 80102e0:	e25f      	b.n	80107a2 <_dtoa_r+0x96a>
 80102e2:	9b06      	ldr	r3, [sp, #24]
 80102e4:	9a06      	ldr	r2, [sp, #24]
 80102e6:	3301      	adds	r3, #1
 80102e8:	9308      	str	r3, [sp, #32]
 80102ea:	2331      	movs	r3, #49	; 0x31
 80102ec:	7013      	strb	r3, [r2, #0]
 80102ee:	9b03      	ldr	r3, [sp, #12]
 80102f0:	3301      	adds	r3, #1
 80102f2:	9303      	str	r3, [sp, #12]
 80102f4:	e25a      	b.n	80107ac <_dtoa_r+0x974>
 80102f6:	423d      	tst	r5, r7
 80102f8:	d005      	beq.n	8010306 <_dtoa_r+0x4ce>
 80102fa:	6832      	ldr	r2, [r6, #0]
 80102fc:	6873      	ldr	r3, [r6, #4]
 80102fe:	f7f1 f9b5 	bl	800166c <__aeabi_dmul>
 8010302:	003b      	movs	r3, r7
 8010304:	3401      	adds	r4, #1
 8010306:	106d      	asrs	r5, r5, #1
 8010308:	3608      	adds	r6, #8
 801030a:	e75f      	b.n	80101cc <_dtoa_r+0x394>
 801030c:	9b03      	ldr	r3, [sp, #12]
 801030e:	930e      	str	r3, [sp, #56]	; 0x38
 8010310:	9b07      	ldr	r3, [sp, #28]
 8010312:	e783      	b.n	801021c <_dtoa_r+0x3e4>
 8010314:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010316:	4b84      	ldr	r3, [pc, #528]	; (8010528 <_dtoa_r+0x6f0>)
 8010318:	3a01      	subs	r2, #1
 801031a:	00d2      	lsls	r2, r2, #3
 801031c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801031e:	189b      	adds	r3, r3, r2
 8010320:	9c08      	ldr	r4, [sp, #32]
 8010322:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010324:	681a      	ldr	r2, [r3, #0]
 8010326:	685b      	ldr	r3, [r3, #4]
 8010328:	2900      	cmp	r1, #0
 801032a:	d051      	beq.n	80103d0 <_dtoa_r+0x598>
 801032c:	2000      	movs	r0, #0
 801032e:	4986      	ldr	r1, [pc, #536]	; (8010548 <_dtoa_r+0x710>)
 8010330:	f7f0 fda2 	bl	8000e78 <__aeabi_ddiv>
 8010334:	0022      	movs	r2, r4
 8010336:	002b      	movs	r3, r5
 8010338:	f7f1 fc5a 	bl	8001bf0 <__aeabi_dsub>
 801033c:	9a06      	ldr	r2, [sp, #24]
 801033e:	0004      	movs	r4, r0
 8010340:	4694      	mov	ip, r2
 8010342:	000d      	movs	r5, r1
 8010344:	9b06      	ldr	r3, [sp, #24]
 8010346:	9314      	str	r3, [sp, #80]	; 0x50
 8010348:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801034a:	4463      	add	r3, ip
 801034c:	9318      	str	r3, [sp, #96]	; 0x60
 801034e:	0039      	movs	r1, r7
 8010350:	0030      	movs	r0, r6
 8010352:	f7f1 ffed 	bl	8002330 <__aeabi_d2iz>
 8010356:	9012      	str	r0, [sp, #72]	; 0x48
 8010358:	f7f2 f820 	bl	800239c <__aeabi_i2d>
 801035c:	0002      	movs	r2, r0
 801035e:	000b      	movs	r3, r1
 8010360:	0030      	movs	r0, r6
 8010362:	0039      	movs	r1, r7
 8010364:	f7f1 fc44 	bl	8001bf0 <__aeabi_dsub>
 8010368:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801036a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801036c:	3301      	adds	r3, #1
 801036e:	9308      	str	r3, [sp, #32]
 8010370:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010372:	0006      	movs	r6, r0
 8010374:	3330      	adds	r3, #48	; 0x30
 8010376:	7013      	strb	r3, [r2, #0]
 8010378:	0022      	movs	r2, r4
 801037a:	002b      	movs	r3, r5
 801037c:	000f      	movs	r7, r1
 801037e:	f7f0 f869 	bl	8000454 <__aeabi_dcmplt>
 8010382:	2800      	cmp	r0, #0
 8010384:	d174      	bne.n	8010470 <_dtoa_r+0x638>
 8010386:	0032      	movs	r2, r6
 8010388:	003b      	movs	r3, r7
 801038a:	2000      	movs	r0, #0
 801038c:	4968      	ldr	r1, [pc, #416]	; (8010530 <_dtoa_r+0x6f8>)
 801038e:	f7f1 fc2f 	bl	8001bf0 <__aeabi_dsub>
 8010392:	0022      	movs	r2, r4
 8010394:	002b      	movs	r3, r5
 8010396:	f7f0 f85d 	bl	8000454 <__aeabi_dcmplt>
 801039a:	2800      	cmp	r0, #0
 801039c:	d000      	beq.n	80103a0 <_dtoa_r+0x568>
 801039e:	e0d7      	b.n	8010550 <_dtoa_r+0x718>
 80103a0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80103a2:	9a08      	ldr	r2, [sp, #32]
 80103a4:	4293      	cmp	r3, r2
 80103a6:	d100      	bne.n	80103aa <_dtoa_r+0x572>
 80103a8:	e771      	b.n	801028e <_dtoa_r+0x456>
 80103aa:	2200      	movs	r2, #0
 80103ac:	0020      	movs	r0, r4
 80103ae:	0029      	movs	r1, r5
 80103b0:	4b60      	ldr	r3, [pc, #384]	; (8010534 <_dtoa_r+0x6fc>)
 80103b2:	f7f1 f95b 	bl	800166c <__aeabi_dmul>
 80103b6:	4b5f      	ldr	r3, [pc, #380]	; (8010534 <_dtoa_r+0x6fc>)
 80103b8:	0004      	movs	r4, r0
 80103ba:	000d      	movs	r5, r1
 80103bc:	0030      	movs	r0, r6
 80103be:	0039      	movs	r1, r7
 80103c0:	2200      	movs	r2, #0
 80103c2:	f7f1 f953 	bl	800166c <__aeabi_dmul>
 80103c6:	9b08      	ldr	r3, [sp, #32]
 80103c8:	0006      	movs	r6, r0
 80103ca:	000f      	movs	r7, r1
 80103cc:	9314      	str	r3, [sp, #80]	; 0x50
 80103ce:	e7be      	b.n	801034e <_dtoa_r+0x516>
 80103d0:	0020      	movs	r0, r4
 80103d2:	0029      	movs	r1, r5
 80103d4:	f7f1 f94a 	bl	800166c <__aeabi_dmul>
 80103d8:	9a06      	ldr	r2, [sp, #24]
 80103da:	9b06      	ldr	r3, [sp, #24]
 80103dc:	4694      	mov	ip, r2
 80103de:	9308      	str	r3, [sp, #32]
 80103e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80103e2:	9014      	str	r0, [sp, #80]	; 0x50
 80103e4:	9115      	str	r1, [sp, #84]	; 0x54
 80103e6:	4463      	add	r3, ip
 80103e8:	9319      	str	r3, [sp, #100]	; 0x64
 80103ea:	0030      	movs	r0, r6
 80103ec:	0039      	movs	r1, r7
 80103ee:	f7f1 ff9f 	bl	8002330 <__aeabi_d2iz>
 80103f2:	9018      	str	r0, [sp, #96]	; 0x60
 80103f4:	f7f1 ffd2 	bl	800239c <__aeabi_i2d>
 80103f8:	0002      	movs	r2, r0
 80103fa:	000b      	movs	r3, r1
 80103fc:	0030      	movs	r0, r6
 80103fe:	0039      	movs	r1, r7
 8010400:	f7f1 fbf6 	bl	8001bf0 <__aeabi_dsub>
 8010404:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8010406:	9b08      	ldr	r3, [sp, #32]
 8010408:	3630      	adds	r6, #48	; 0x30
 801040a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801040c:	701e      	strb	r6, [r3, #0]
 801040e:	3301      	adds	r3, #1
 8010410:	0004      	movs	r4, r0
 8010412:	000d      	movs	r5, r1
 8010414:	9308      	str	r3, [sp, #32]
 8010416:	4293      	cmp	r3, r2
 8010418:	d12d      	bne.n	8010476 <_dtoa_r+0x63e>
 801041a:	9814      	ldr	r0, [sp, #80]	; 0x50
 801041c:	9915      	ldr	r1, [sp, #84]	; 0x54
 801041e:	9a06      	ldr	r2, [sp, #24]
 8010420:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010422:	4694      	mov	ip, r2
 8010424:	4463      	add	r3, ip
 8010426:	2200      	movs	r2, #0
 8010428:	9308      	str	r3, [sp, #32]
 801042a:	4b47      	ldr	r3, [pc, #284]	; (8010548 <_dtoa_r+0x710>)
 801042c:	f7f0 f9c4 	bl	80007b8 <__aeabi_dadd>
 8010430:	0002      	movs	r2, r0
 8010432:	000b      	movs	r3, r1
 8010434:	0020      	movs	r0, r4
 8010436:	0029      	movs	r1, r5
 8010438:	f7f0 f820 	bl	800047c <__aeabi_dcmpgt>
 801043c:	2800      	cmp	r0, #0
 801043e:	d000      	beq.n	8010442 <_dtoa_r+0x60a>
 8010440:	e086      	b.n	8010550 <_dtoa_r+0x718>
 8010442:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010444:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010446:	2000      	movs	r0, #0
 8010448:	493f      	ldr	r1, [pc, #252]	; (8010548 <_dtoa_r+0x710>)
 801044a:	f7f1 fbd1 	bl	8001bf0 <__aeabi_dsub>
 801044e:	0002      	movs	r2, r0
 8010450:	000b      	movs	r3, r1
 8010452:	0020      	movs	r0, r4
 8010454:	0029      	movs	r1, r5
 8010456:	f7ef fffd 	bl	8000454 <__aeabi_dcmplt>
 801045a:	2800      	cmp	r0, #0
 801045c:	d100      	bne.n	8010460 <_dtoa_r+0x628>
 801045e:	e716      	b.n	801028e <_dtoa_r+0x456>
 8010460:	9b08      	ldr	r3, [sp, #32]
 8010462:	001a      	movs	r2, r3
 8010464:	3a01      	subs	r2, #1
 8010466:	9208      	str	r2, [sp, #32]
 8010468:	7812      	ldrb	r2, [r2, #0]
 801046a:	2a30      	cmp	r2, #48	; 0x30
 801046c:	d0f8      	beq.n	8010460 <_dtoa_r+0x628>
 801046e:	9308      	str	r3, [sp, #32]
 8010470:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010472:	9303      	str	r3, [sp, #12]
 8010474:	e046      	b.n	8010504 <_dtoa_r+0x6cc>
 8010476:	2200      	movs	r2, #0
 8010478:	4b2e      	ldr	r3, [pc, #184]	; (8010534 <_dtoa_r+0x6fc>)
 801047a:	f7f1 f8f7 	bl	800166c <__aeabi_dmul>
 801047e:	0006      	movs	r6, r0
 8010480:	000f      	movs	r7, r1
 8010482:	e7b2      	b.n	80103ea <_dtoa_r+0x5b2>
 8010484:	9b06      	ldr	r3, [sp, #24]
 8010486:	9a06      	ldr	r2, [sp, #24]
 8010488:	930a      	str	r3, [sp, #40]	; 0x28
 801048a:	9b07      	ldr	r3, [sp, #28]
 801048c:	9c08      	ldr	r4, [sp, #32]
 801048e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010490:	3b01      	subs	r3, #1
 8010492:	189b      	adds	r3, r3, r2
 8010494:	930b      	str	r3, [sp, #44]	; 0x2c
 8010496:	0032      	movs	r2, r6
 8010498:	003b      	movs	r3, r7
 801049a:	0020      	movs	r0, r4
 801049c:	0029      	movs	r1, r5
 801049e:	f7f0 fceb 	bl	8000e78 <__aeabi_ddiv>
 80104a2:	f7f1 ff45 	bl	8002330 <__aeabi_d2iz>
 80104a6:	9007      	str	r0, [sp, #28]
 80104a8:	f7f1 ff78 	bl	800239c <__aeabi_i2d>
 80104ac:	0032      	movs	r2, r6
 80104ae:	003b      	movs	r3, r7
 80104b0:	f7f1 f8dc 	bl	800166c <__aeabi_dmul>
 80104b4:	0002      	movs	r2, r0
 80104b6:	000b      	movs	r3, r1
 80104b8:	0020      	movs	r0, r4
 80104ba:	0029      	movs	r1, r5
 80104bc:	f7f1 fb98 	bl	8001bf0 <__aeabi_dsub>
 80104c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104c2:	001a      	movs	r2, r3
 80104c4:	3201      	adds	r2, #1
 80104c6:	920a      	str	r2, [sp, #40]	; 0x28
 80104c8:	9208      	str	r2, [sp, #32]
 80104ca:	9a07      	ldr	r2, [sp, #28]
 80104cc:	3230      	adds	r2, #48	; 0x30
 80104ce:	701a      	strb	r2, [r3, #0]
 80104d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80104d2:	429a      	cmp	r2, r3
 80104d4:	d14f      	bne.n	8010576 <_dtoa_r+0x73e>
 80104d6:	0002      	movs	r2, r0
 80104d8:	000b      	movs	r3, r1
 80104da:	f7f0 f96d 	bl	80007b8 <__aeabi_dadd>
 80104de:	0032      	movs	r2, r6
 80104e0:	003b      	movs	r3, r7
 80104e2:	0004      	movs	r4, r0
 80104e4:	000d      	movs	r5, r1
 80104e6:	f7ef ffc9 	bl	800047c <__aeabi_dcmpgt>
 80104ea:	2800      	cmp	r0, #0
 80104ec:	d12e      	bne.n	801054c <_dtoa_r+0x714>
 80104ee:	0032      	movs	r2, r6
 80104f0:	003b      	movs	r3, r7
 80104f2:	0020      	movs	r0, r4
 80104f4:	0029      	movs	r1, r5
 80104f6:	f7ef ffa7 	bl	8000448 <__aeabi_dcmpeq>
 80104fa:	2800      	cmp	r0, #0
 80104fc:	d002      	beq.n	8010504 <_dtoa_r+0x6cc>
 80104fe:	9b07      	ldr	r3, [sp, #28]
 8010500:	07de      	lsls	r6, r3, #31
 8010502:	d423      	bmi.n	801054c <_dtoa_r+0x714>
 8010504:	9905      	ldr	r1, [sp, #20]
 8010506:	9804      	ldr	r0, [sp, #16]
 8010508:	f7fc f8fe 	bl	800c708 <_Bfree>
 801050c:	2300      	movs	r3, #0
 801050e:	9a08      	ldr	r2, [sp, #32]
 8010510:	7013      	strb	r3, [r2, #0]
 8010512:	9b03      	ldr	r3, [sp, #12]
 8010514:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010516:	3301      	adds	r3, #1
 8010518:	6013      	str	r3, [r2, #0]
 801051a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801051c:	2b00      	cmp	r3, #0
 801051e:	d100      	bne.n	8010522 <_dtoa_r+0x6ea>
 8010520:	e4bd      	b.n	800fe9e <_dtoa_r+0x66>
 8010522:	9a08      	ldr	r2, [sp, #32]
 8010524:	601a      	str	r2, [r3, #0]
 8010526:	e4ba      	b.n	800fe9e <_dtoa_r+0x66>
 8010528:	08014578 	.word	0x08014578
 801052c:	08014550 	.word	0x08014550
 8010530:	3ff00000 	.word	0x3ff00000
 8010534:	40240000 	.word	0x40240000
 8010538:	401c0000 	.word	0x401c0000
 801053c:	fcc00000 	.word	0xfcc00000
 8010540:	40140000 	.word	0x40140000
 8010544:	7cc00000 	.word	0x7cc00000
 8010548:	3fe00000 	.word	0x3fe00000
 801054c:	9b03      	ldr	r3, [sp, #12]
 801054e:	930e      	str	r3, [sp, #56]	; 0x38
 8010550:	9b08      	ldr	r3, [sp, #32]
 8010552:	9308      	str	r3, [sp, #32]
 8010554:	3b01      	subs	r3, #1
 8010556:	781a      	ldrb	r2, [r3, #0]
 8010558:	2a39      	cmp	r2, #57	; 0x39
 801055a:	d108      	bne.n	801056e <_dtoa_r+0x736>
 801055c:	9a06      	ldr	r2, [sp, #24]
 801055e:	429a      	cmp	r2, r3
 8010560:	d1f7      	bne.n	8010552 <_dtoa_r+0x71a>
 8010562:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010564:	9906      	ldr	r1, [sp, #24]
 8010566:	3201      	adds	r2, #1
 8010568:	920e      	str	r2, [sp, #56]	; 0x38
 801056a:	2230      	movs	r2, #48	; 0x30
 801056c:	700a      	strb	r2, [r1, #0]
 801056e:	781a      	ldrb	r2, [r3, #0]
 8010570:	3201      	adds	r2, #1
 8010572:	701a      	strb	r2, [r3, #0]
 8010574:	e77c      	b.n	8010470 <_dtoa_r+0x638>
 8010576:	2200      	movs	r2, #0
 8010578:	4ba9      	ldr	r3, [pc, #676]	; (8010820 <_dtoa_r+0x9e8>)
 801057a:	f7f1 f877 	bl	800166c <__aeabi_dmul>
 801057e:	2200      	movs	r2, #0
 8010580:	2300      	movs	r3, #0
 8010582:	0004      	movs	r4, r0
 8010584:	000d      	movs	r5, r1
 8010586:	f7ef ff5f 	bl	8000448 <__aeabi_dcmpeq>
 801058a:	2800      	cmp	r0, #0
 801058c:	d100      	bne.n	8010590 <_dtoa_r+0x758>
 801058e:	e782      	b.n	8010496 <_dtoa_r+0x65e>
 8010590:	e7b8      	b.n	8010504 <_dtoa_r+0x6cc>
 8010592:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8010594:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010596:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010598:	2f00      	cmp	r7, #0
 801059a:	d012      	beq.n	80105c2 <_dtoa_r+0x78a>
 801059c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801059e:	2a01      	cmp	r2, #1
 80105a0:	dc6e      	bgt.n	8010680 <_dtoa_r+0x848>
 80105a2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80105a4:	2a00      	cmp	r2, #0
 80105a6:	d065      	beq.n	8010674 <_dtoa_r+0x83c>
 80105a8:	4a9e      	ldr	r2, [pc, #632]	; (8010824 <_dtoa_r+0x9ec>)
 80105aa:	189b      	adds	r3, r3, r2
 80105ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80105ae:	2101      	movs	r1, #1
 80105b0:	18d2      	adds	r2, r2, r3
 80105b2:	920a      	str	r2, [sp, #40]	; 0x28
 80105b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80105b6:	9804      	ldr	r0, [sp, #16]
 80105b8:	18d3      	adds	r3, r2, r3
 80105ba:	930c      	str	r3, [sp, #48]	; 0x30
 80105bc:	f7fc f986 	bl	800c8cc <__i2b>
 80105c0:	0007      	movs	r7, r0
 80105c2:	2c00      	cmp	r4, #0
 80105c4:	d00e      	beq.n	80105e4 <_dtoa_r+0x7ac>
 80105c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	dd0b      	ble.n	80105e4 <_dtoa_r+0x7ac>
 80105cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80105ce:	0023      	movs	r3, r4
 80105d0:	4294      	cmp	r4, r2
 80105d2:	dd00      	ble.n	80105d6 <_dtoa_r+0x79e>
 80105d4:	0013      	movs	r3, r2
 80105d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80105d8:	1ae4      	subs	r4, r4, r3
 80105da:	1ad2      	subs	r2, r2, r3
 80105dc:	920a      	str	r2, [sp, #40]	; 0x28
 80105de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80105e0:	1ad3      	subs	r3, r2, r3
 80105e2:	930c      	str	r3, [sp, #48]	; 0x30
 80105e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d01e      	beq.n	8010628 <_dtoa_r+0x7f0>
 80105ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d05c      	beq.n	80106aa <_dtoa_r+0x872>
 80105f0:	2d00      	cmp	r5, #0
 80105f2:	dd10      	ble.n	8010616 <_dtoa_r+0x7de>
 80105f4:	0039      	movs	r1, r7
 80105f6:	002a      	movs	r2, r5
 80105f8:	9804      	ldr	r0, [sp, #16]
 80105fa:	f7fc fa2f 	bl	800ca5c <__pow5mult>
 80105fe:	9a05      	ldr	r2, [sp, #20]
 8010600:	0001      	movs	r1, r0
 8010602:	0007      	movs	r7, r0
 8010604:	9804      	ldr	r0, [sp, #16]
 8010606:	f7fc f979 	bl	800c8fc <__multiply>
 801060a:	0006      	movs	r6, r0
 801060c:	9905      	ldr	r1, [sp, #20]
 801060e:	9804      	ldr	r0, [sp, #16]
 8010610:	f7fc f87a 	bl	800c708 <_Bfree>
 8010614:	9605      	str	r6, [sp, #20]
 8010616:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010618:	1b5a      	subs	r2, r3, r5
 801061a:	42ab      	cmp	r3, r5
 801061c:	d004      	beq.n	8010628 <_dtoa_r+0x7f0>
 801061e:	9905      	ldr	r1, [sp, #20]
 8010620:	9804      	ldr	r0, [sp, #16]
 8010622:	f7fc fa1b 	bl	800ca5c <__pow5mult>
 8010626:	9005      	str	r0, [sp, #20]
 8010628:	2101      	movs	r1, #1
 801062a:	9804      	ldr	r0, [sp, #16]
 801062c:	f7fc f94e 	bl	800c8cc <__i2b>
 8010630:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010632:	0006      	movs	r6, r0
 8010634:	2b00      	cmp	r3, #0
 8010636:	dd3a      	ble.n	80106ae <_dtoa_r+0x876>
 8010638:	001a      	movs	r2, r3
 801063a:	0001      	movs	r1, r0
 801063c:	9804      	ldr	r0, [sp, #16]
 801063e:	f7fc fa0d 	bl	800ca5c <__pow5mult>
 8010642:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010644:	0006      	movs	r6, r0
 8010646:	2500      	movs	r5, #0
 8010648:	2b01      	cmp	r3, #1
 801064a:	dc38      	bgt.n	80106be <_dtoa_r+0x886>
 801064c:	2500      	movs	r5, #0
 801064e:	9b08      	ldr	r3, [sp, #32]
 8010650:	42ab      	cmp	r3, r5
 8010652:	d130      	bne.n	80106b6 <_dtoa_r+0x87e>
 8010654:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010656:	031b      	lsls	r3, r3, #12
 8010658:	42ab      	cmp	r3, r5
 801065a:	d12c      	bne.n	80106b6 <_dtoa_r+0x87e>
 801065c:	4b72      	ldr	r3, [pc, #456]	; (8010828 <_dtoa_r+0x9f0>)
 801065e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010660:	4213      	tst	r3, r2
 8010662:	d028      	beq.n	80106b6 <_dtoa_r+0x87e>
 8010664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010666:	3501      	adds	r5, #1
 8010668:	3301      	adds	r3, #1
 801066a:	930a      	str	r3, [sp, #40]	; 0x28
 801066c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801066e:	3301      	adds	r3, #1
 8010670:	930c      	str	r3, [sp, #48]	; 0x30
 8010672:	e020      	b.n	80106b6 <_dtoa_r+0x87e>
 8010674:	2336      	movs	r3, #54	; 0x36
 8010676:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010678:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801067a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801067c:	1a9b      	subs	r3, r3, r2
 801067e:	e795      	b.n	80105ac <_dtoa_r+0x774>
 8010680:	9b07      	ldr	r3, [sp, #28]
 8010682:	1e5d      	subs	r5, r3, #1
 8010684:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010686:	42ab      	cmp	r3, r5
 8010688:	db07      	blt.n	801069a <_dtoa_r+0x862>
 801068a:	1b5d      	subs	r5, r3, r5
 801068c:	9b07      	ldr	r3, [sp, #28]
 801068e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010690:	2b00      	cmp	r3, #0
 8010692:	da8b      	bge.n	80105ac <_dtoa_r+0x774>
 8010694:	1ae4      	subs	r4, r4, r3
 8010696:	2300      	movs	r3, #0
 8010698:	e788      	b.n	80105ac <_dtoa_r+0x774>
 801069a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801069c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801069e:	1aeb      	subs	r3, r5, r3
 80106a0:	18d3      	adds	r3, r2, r3
 80106a2:	950d      	str	r5, [sp, #52]	; 0x34
 80106a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80106a6:	2500      	movs	r5, #0
 80106a8:	e7f0      	b.n	801068c <_dtoa_r+0x854>
 80106aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80106ac:	e7b7      	b.n	801061e <_dtoa_r+0x7e6>
 80106ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80106b0:	2500      	movs	r5, #0
 80106b2:	2b01      	cmp	r3, #1
 80106b4:	ddca      	ble.n	801064c <_dtoa_r+0x814>
 80106b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80106b8:	2001      	movs	r0, #1
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d008      	beq.n	80106d0 <_dtoa_r+0x898>
 80106be:	6933      	ldr	r3, [r6, #16]
 80106c0:	3303      	adds	r3, #3
 80106c2:	009b      	lsls	r3, r3, #2
 80106c4:	18f3      	adds	r3, r6, r3
 80106c6:	6858      	ldr	r0, [r3, #4]
 80106c8:	f7fc f8b8 	bl	800c83c <__hi0bits>
 80106cc:	2320      	movs	r3, #32
 80106ce:	1a18      	subs	r0, r3, r0
 80106d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80106d2:	1818      	adds	r0, r3, r0
 80106d4:	0002      	movs	r2, r0
 80106d6:	231f      	movs	r3, #31
 80106d8:	401a      	ands	r2, r3
 80106da:	4218      	tst	r0, r3
 80106dc:	d047      	beq.n	801076e <_dtoa_r+0x936>
 80106de:	3301      	adds	r3, #1
 80106e0:	1a9b      	subs	r3, r3, r2
 80106e2:	2b04      	cmp	r3, #4
 80106e4:	dd3f      	ble.n	8010766 <_dtoa_r+0x92e>
 80106e6:	231c      	movs	r3, #28
 80106e8:	1a9b      	subs	r3, r3, r2
 80106ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80106ec:	18e4      	adds	r4, r4, r3
 80106ee:	18d2      	adds	r2, r2, r3
 80106f0:	920a      	str	r2, [sp, #40]	; 0x28
 80106f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80106f4:	18d3      	adds	r3, r2, r3
 80106f6:	930c      	str	r3, [sp, #48]	; 0x30
 80106f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	dd05      	ble.n	801070a <_dtoa_r+0x8d2>
 80106fe:	001a      	movs	r2, r3
 8010700:	9905      	ldr	r1, [sp, #20]
 8010702:	9804      	ldr	r0, [sp, #16]
 8010704:	f7fc f9ec 	bl	800cae0 <__lshift>
 8010708:	9005      	str	r0, [sp, #20]
 801070a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801070c:	2b00      	cmp	r3, #0
 801070e:	dd05      	ble.n	801071c <_dtoa_r+0x8e4>
 8010710:	0031      	movs	r1, r6
 8010712:	001a      	movs	r2, r3
 8010714:	9804      	ldr	r0, [sp, #16]
 8010716:	f7fc f9e3 	bl	800cae0 <__lshift>
 801071a:	0006      	movs	r6, r0
 801071c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801071e:	2b00      	cmp	r3, #0
 8010720:	d027      	beq.n	8010772 <_dtoa_r+0x93a>
 8010722:	0031      	movs	r1, r6
 8010724:	9805      	ldr	r0, [sp, #20]
 8010726:	f7fc fa49 	bl	800cbbc <__mcmp>
 801072a:	2800      	cmp	r0, #0
 801072c:	da21      	bge.n	8010772 <_dtoa_r+0x93a>
 801072e:	9b03      	ldr	r3, [sp, #12]
 8010730:	220a      	movs	r2, #10
 8010732:	3b01      	subs	r3, #1
 8010734:	9303      	str	r3, [sp, #12]
 8010736:	9905      	ldr	r1, [sp, #20]
 8010738:	2300      	movs	r3, #0
 801073a:	9804      	ldr	r0, [sp, #16]
 801073c:	f7fb ffee 	bl	800c71c <__multadd>
 8010740:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010742:	9005      	str	r0, [sp, #20]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d100      	bne.n	801074a <_dtoa_r+0x912>
 8010748:	e15d      	b.n	8010a06 <_dtoa_r+0xbce>
 801074a:	2300      	movs	r3, #0
 801074c:	0039      	movs	r1, r7
 801074e:	220a      	movs	r2, #10
 8010750:	9804      	ldr	r0, [sp, #16]
 8010752:	f7fb ffe3 	bl	800c71c <__multadd>
 8010756:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010758:	0007      	movs	r7, r0
 801075a:	2b00      	cmp	r3, #0
 801075c:	dc49      	bgt.n	80107f2 <_dtoa_r+0x9ba>
 801075e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010760:	2b02      	cmp	r3, #2
 8010762:	dc0e      	bgt.n	8010782 <_dtoa_r+0x94a>
 8010764:	e045      	b.n	80107f2 <_dtoa_r+0x9ba>
 8010766:	2b04      	cmp	r3, #4
 8010768:	d0c6      	beq.n	80106f8 <_dtoa_r+0x8c0>
 801076a:	331c      	adds	r3, #28
 801076c:	e7bd      	b.n	80106ea <_dtoa_r+0x8b2>
 801076e:	0013      	movs	r3, r2
 8010770:	e7fb      	b.n	801076a <_dtoa_r+0x932>
 8010772:	9b07      	ldr	r3, [sp, #28]
 8010774:	2b00      	cmp	r3, #0
 8010776:	dc36      	bgt.n	80107e6 <_dtoa_r+0x9ae>
 8010778:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801077a:	2b02      	cmp	r3, #2
 801077c:	dd33      	ble.n	80107e6 <_dtoa_r+0x9ae>
 801077e:	9b07      	ldr	r3, [sp, #28]
 8010780:	930b      	str	r3, [sp, #44]	; 0x2c
 8010782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010784:	2b00      	cmp	r3, #0
 8010786:	d10c      	bne.n	80107a2 <_dtoa_r+0x96a>
 8010788:	0031      	movs	r1, r6
 801078a:	2205      	movs	r2, #5
 801078c:	9804      	ldr	r0, [sp, #16]
 801078e:	f7fb ffc5 	bl	800c71c <__multadd>
 8010792:	0006      	movs	r6, r0
 8010794:	0001      	movs	r1, r0
 8010796:	9805      	ldr	r0, [sp, #20]
 8010798:	f7fc fa10 	bl	800cbbc <__mcmp>
 801079c:	2800      	cmp	r0, #0
 801079e:	dd00      	ble.n	80107a2 <_dtoa_r+0x96a>
 80107a0:	e59f      	b.n	80102e2 <_dtoa_r+0x4aa>
 80107a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80107a4:	43db      	mvns	r3, r3
 80107a6:	9303      	str	r3, [sp, #12]
 80107a8:	9b06      	ldr	r3, [sp, #24]
 80107aa:	9308      	str	r3, [sp, #32]
 80107ac:	2500      	movs	r5, #0
 80107ae:	0031      	movs	r1, r6
 80107b0:	9804      	ldr	r0, [sp, #16]
 80107b2:	f7fb ffa9 	bl	800c708 <_Bfree>
 80107b6:	2f00      	cmp	r7, #0
 80107b8:	d100      	bne.n	80107bc <_dtoa_r+0x984>
 80107ba:	e6a3      	b.n	8010504 <_dtoa_r+0x6cc>
 80107bc:	2d00      	cmp	r5, #0
 80107be:	d005      	beq.n	80107cc <_dtoa_r+0x994>
 80107c0:	42bd      	cmp	r5, r7
 80107c2:	d003      	beq.n	80107cc <_dtoa_r+0x994>
 80107c4:	0029      	movs	r1, r5
 80107c6:	9804      	ldr	r0, [sp, #16]
 80107c8:	f7fb ff9e 	bl	800c708 <_Bfree>
 80107cc:	0039      	movs	r1, r7
 80107ce:	9804      	ldr	r0, [sp, #16]
 80107d0:	f7fb ff9a 	bl	800c708 <_Bfree>
 80107d4:	e696      	b.n	8010504 <_dtoa_r+0x6cc>
 80107d6:	2600      	movs	r6, #0
 80107d8:	0037      	movs	r7, r6
 80107da:	e7e2      	b.n	80107a2 <_dtoa_r+0x96a>
 80107dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107de:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80107e0:	9303      	str	r3, [sp, #12]
 80107e2:	0037      	movs	r7, r6
 80107e4:	e57d      	b.n	80102e2 <_dtoa_r+0x4aa>
 80107e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d100      	bne.n	80107ee <_dtoa_r+0x9b6>
 80107ec:	e0c3      	b.n	8010976 <_dtoa_r+0xb3e>
 80107ee:	9b07      	ldr	r3, [sp, #28]
 80107f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80107f2:	2c00      	cmp	r4, #0
 80107f4:	dd05      	ble.n	8010802 <_dtoa_r+0x9ca>
 80107f6:	0039      	movs	r1, r7
 80107f8:	0022      	movs	r2, r4
 80107fa:	9804      	ldr	r0, [sp, #16]
 80107fc:	f7fc f970 	bl	800cae0 <__lshift>
 8010800:	0007      	movs	r7, r0
 8010802:	0038      	movs	r0, r7
 8010804:	2d00      	cmp	r5, #0
 8010806:	d024      	beq.n	8010852 <_dtoa_r+0xa1a>
 8010808:	6879      	ldr	r1, [r7, #4]
 801080a:	9804      	ldr	r0, [sp, #16]
 801080c:	f7fb ff54 	bl	800c6b8 <_Balloc>
 8010810:	1e04      	subs	r4, r0, #0
 8010812:	d111      	bne.n	8010838 <_dtoa_r+0xa00>
 8010814:	0022      	movs	r2, r4
 8010816:	4b05      	ldr	r3, [pc, #20]	; (801082c <_dtoa_r+0x9f4>)
 8010818:	4805      	ldr	r0, [pc, #20]	; (8010830 <_dtoa_r+0x9f8>)
 801081a:	4906      	ldr	r1, [pc, #24]	; (8010834 <_dtoa_r+0x9fc>)
 801081c:	e43c      	b.n	8010098 <_dtoa_r+0x260>
 801081e:	46c0      	nop			; (mov r8, r8)
 8010820:	40240000 	.word	0x40240000
 8010824:	00000433 	.word	0x00000433
 8010828:	7ff00000 	.word	0x7ff00000
 801082c:	08014481 	.word	0x08014481
 8010830:	08014711 	.word	0x08014711
 8010834:	000002ef 	.word	0x000002ef
 8010838:	0039      	movs	r1, r7
 801083a:	693a      	ldr	r2, [r7, #16]
 801083c:	310c      	adds	r1, #12
 801083e:	3202      	adds	r2, #2
 8010840:	0092      	lsls	r2, r2, #2
 8010842:	300c      	adds	r0, #12
 8010844:	f7fb fa9d 	bl	800bd82 <memcpy>
 8010848:	2201      	movs	r2, #1
 801084a:	0021      	movs	r1, r4
 801084c:	9804      	ldr	r0, [sp, #16]
 801084e:	f7fc f947 	bl	800cae0 <__lshift>
 8010852:	9b06      	ldr	r3, [sp, #24]
 8010854:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010856:	9307      	str	r3, [sp, #28]
 8010858:	3b01      	subs	r3, #1
 801085a:	189b      	adds	r3, r3, r2
 801085c:	2201      	movs	r2, #1
 801085e:	003d      	movs	r5, r7
 8010860:	0007      	movs	r7, r0
 8010862:	930e      	str	r3, [sp, #56]	; 0x38
 8010864:	9b08      	ldr	r3, [sp, #32]
 8010866:	4013      	ands	r3, r2
 8010868:	930d      	str	r3, [sp, #52]	; 0x34
 801086a:	0031      	movs	r1, r6
 801086c:	9805      	ldr	r0, [sp, #20]
 801086e:	f7ff fa53 	bl	800fd18 <quorem>
 8010872:	0029      	movs	r1, r5
 8010874:	0004      	movs	r4, r0
 8010876:	900b      	str	r0, [sp, #44]	; 0x2c
 8010878:	9805      	ldr	r0, [sp, #20]
 801087a:	f7fc f99f 	bl	800cbbc <__mcmp>
 801087e:	003a      	movs	r2, r7
 8010880:	900c      	str	r0, [sp, #48]	; 0x30
 8010882:	0031      	movs	r1, r6
 8010884:	9804      	ldr	r0, [sp, #16]
 8010886:	f7fc f9b5 	bl	800cbf4 <__mdiff>
 801088a:	2201      	movs	r2, #1
 801088c:	68c3      	ldr	r3, [r0, #12]
 801088e:	3430      	adds	r4, #48	; 0x30
 8010890:	9008      	str	r0, [sp, #32]
 8010892:	920a      	str	r2, [sp, #40]	; 0x28
 8010894:	2b00      	cmp	r3, #0
 8010896:	d104      	bne.n	80108a2 <_dtoa_r+0xa6a>
 8010898:	0001      	movs	r1, r0
 801089a:	9805      	ldr	r0, [sp, #20]
 801089c:	f7fc f98e 	bl	800cbbc <__mcmp>
 80108a0:	900a      	str	r0, [sp, #40]	; 0x28
 80108a2:	9908      	ldr	r1, [sp, #32]
 80108a4:	9804      	ldr	r0, [sp, #16]
 80108a6:	f7fb ff2f 	bl	800c708 <_Bfree>
 80108aa:	9b07      	ldr	r3, [sp, #28]
 80108ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80108ae:	3301      	adds	r3, #1
 80108b0:	9308      	str	r3, [sp, #32]
 80108b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80108b4:	4313      	orrs	r3, r2
 80108b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80108b8:	4313      	orrs	r3, r2
 80108ba:	d109      	bne.n	80108d0 <_dtoa_r+0xa98>
 80108bc:	2c39      	cmp	r4, #57	; 0x39
 80108be:	d022      	beq.n	8010906 <_dtoa_r+0xace>
 80108c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	dd01      	ble.n	80108ca <_dtoa_r+0xa92>
 80108c6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80108c8:	3431      	adds	r4, #49	; 0x31
 80108ca:	9b07      	ldr	r3, [sp, #28]
 80108cc:	701c      	strb	r4, [r3, #0]
 80108ce:	e76e      	b.n	80107ae <_dtoa_r+0x976>
 80108d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	db04      	blt.n	80108e0 <_dtoa_r+0xaa8>
 80108d6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80108d8:	4313      	orrs	r3, r2
 80108da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80108dc:	4313      	orrs	r3, r2
 80108de:	d11e      	bne.n	801091e <_dtoa_r+0xae6>
 80108e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	ddf1      	ble.n	80108ca <_dtoa_r+0xa92>
 80108e6:	9905      	ldr	r1, [sp, #20]
 80108e8:	2201      	movs	r2, #1
 80108ea:	9804      	ldr	r0, [sp, #16]
 80108ec:	f7fc f8f8 	bl	800cae0 <__lshift>
 80108f0:	0031      	movs	r1, r6
 80108f2:	9005      	str	r0, [sp, #20]
 80108f4:	f7fc f962 	bl	800cbbc <__mcmp>
 80108f8:	2800      	cmp	r0, #0
 80108fa:	dc02      	bgt.n	8010902 <_dtoa_r+0xaca>
 80108fc:	d1e5      	bne.n	80108ca <_dtoa_r+0xa92>
 80108fe:	07e3      	lsls	r3, r4, #31
 8010900:	d5e3      	bpl.n	80108ca <_dtoa_r+0xa92>
 8010902:	2c39      	cmp	r4, #57	; 0x39
 8010904:	d1df      	bne.n	80108c6 <_dtoa_r+0xa8e>
 8010906:	2339      	movs	r3, #57	; 0x39
 8010908:	9a07      	ldr	r2, [sp, #28]
 801090a:	7013      	strb	r3, [r2, #0]
 801090c:	9b08      	ldr	r3, [sp, #32]
 801090e:	9308      	str	r3, [sp, #32]
 8010910:	3b01      	subs	r3, #1
 8010912:	781a      	ldrb	r2, [r3, #0]
 8010914:	2a39      	cmp	r2, #57	; 0x39
 8010916:	d063      	beq.n	80109e0 <_dtoa_r+0xba8>
 8010918:	3201      	adds	r2, #1
 801091a:	701a      	strb	r2, [r3, #0]
 801091c:	e747      	b.n	80107ae <_dtoa_r+0x976>
 801091e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010920:	2b00      	cmp	r3, #0
 8010922:	dd03      	ble.n	801092c <_dtoa_r+0xaf4>
 8010924:	2c39      	cmp	r4, #57	; 0x39
 8010926:	d0ee      	beq.n	8010906 <_dtoa_r+0xace>
 8010928:	3401      	adds	r4, #1
 801092a:	e7ce      	b.n	80108ca <_dtoa_r+0xa92>
 801092c:	9b07      	ldr	r3, [sp, #28]
 801092e:	9a07      	ldr	r2, [sp, #28]
 8010930:	701c      	strb	r4, [r3, #0]
 8010932:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010934:	4293      	cmp	r3, r2
 8010936:	d03e      	beq.n	80109b6 <_dtoa_r+0xb7e>
 8010938:	2300      	movs	r3, #0
 801093a:	220a      	movs	r2, #10
 801093c:	9905      	ldr	r1, [sp, #20]
 801093e:	9804      	ldr	r0, [sp, #16]
 8010940:	f7fb feec 	bl	800c71c <__multadd>
 8010944:	2300      	movs	r3, #0
 8010946:	9005      	str	r0, [sp, #20]
 8010948:	220a      	movs	r2, #10
 801094a:	0029      	movs	r1, r5
 801094c:	9804      	ldr	r0, [sp, #16]
 801094e:	42bd      	cmp	r5, r7
 8010950:	d106      	bne.n	8010960 <_dtoa_r+0xb28>
 8010952:	f7fb fee3 	bl	800c71c <__multadd>
 8010956:	0005      	movs	r5, r0
 8010958:	0007      	movs	r7, r0
 801095a:	9b08      	ldr	r3, [sp, #32]
 801095c:	9307      	str	r3, [sp, #28]
 801095e:	e784      	b.n	801086a <_dtoa_r+0xa32>
 8010960:	f7fb fedc 	bl	800c71c <__multadd>
 8010964:	0039      	movs	r1, r7
 8010966:	0005      	movs	r5, r0
 8010968:	2300      	movs	r3, #0
 801096a:	220a      	movs	r2, #10
 801096c:	9804      	ldr	r0, [sp, #16]
 801096e:	f7fb fed5 	bl	800c71c <__multadd>
 8010972:	0007      	movs	r7, r0
 8010974:	e7f1      	b.n	801095a <_dtoa_r+0xb22>
 8010976:	9b07      	ldr	r3, [sp, #28]
 8010978:	930b      	str	r3, [sp, #44]	; 0x2c
 801097a:	2500      	movs	r5, #0
 801097c:	0031      	movs	r1, r6
 801097e:	9805      	ldr	r0, [sp, #20]
 8010980:	f7ff f9ca 	bl	800fd18 <quorem>
 8010984:	9b06      	ldr	r3, [sp, #24]
 8010986:	3030      	adds	r0, #48	; 0x30
 8010988:	5558      	strb	r0, [r3, r5]
 801098a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801098c:	3501      	adds	r5, #1
 801098e:	0004      	movs	r4, r0
 8010990:	42ab      	cmp	r3, r5
 8010992:	dd07      	ble.n	80109a4 <_dtoa_r+0xb6c>
 8010994:	2300      	movs	r3, #0
 8010996:	220a      	movs	r2, #10
 8010998:	9905      	ldr	r1, [sp, #20]
 801099a:	9804      	ldr	r0, [sp, #16]
 801099c:	f7fb febe 	bl	800c71c <__multadd>
 80109a0:	9005      	str	r0, [sp, #20]
 80109a2:	e7eb      	b.n	801097c <_dtoa_r+0xb44>
 80109a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80109a6:	2301      	movs	r3, #1
 80109a8:	2a00      	cmp	r2, #0
 80109aa:	dd00      	ble.n	80109ae <_dtoa_r+0xb76>
 80109ac:	0013      	movs	r3, r2
 80109ae:	2500      	movs	r5, #0
 80109b0:	9a06      	ldr	r2, [sp, #24]
 80109b2:	18d3      	adds	r3, r2, r3
 80109b4:	9308      	str	r3, [sp, #32]
 80109b6:	9905      	ldr	r1, [sp, #20]
 80109b8:	2201      	movs	r2, #1
 80109ba:	9804      	ldr	r0, [sp, #16]
 80109bc:	f7fc f890 	bl	800cae0 <__lshift>
 80109c0:	0031      	movs	r1, r6
 80109c2:	9005      	str	r0, [sp, #20]
 80109c4:	f7fc f8fa 	bl	800cbbc <__mcmp>
 80109c8:	2800      	cmp	r0, #0
 80109ca:	dc9f      	bgt.n	801090c <_dtoa_r+0xad4>
 80109cc:	d101      	bne.n	80109d2 <_dtoa_r+0xb9a>
 80109ce:	07e4      	lsls	r4, r4, #31
 80109d0:	d49c      	bmi.n	801090c <_dtoa_r+0xad4>
 80109d2:	9b08      	ldr	r3, [sp, #32]
 80109d4:	9308      	str	r3, [sp, #32]
 80109d6:	3b01      	subs	r3, #1
 80109d8:	781a      	ldrb	r2, [r3, #0]
 80109da:	2a30      	cmp	r2, #48	; 0x30
 80109dc:	d0fa      	beq.n	80109d4 <_dtoa_r+0xb9c>
 80109de:	e6e6      	b.n	80107ae <_dtoa_r+0x976>
 80109e0:	9a06      	ldr	r2, [sp, #24]
 80109e2:	429a      	cmp	r2, r3
 80109e4:	d193      	bne.n	801090e <_dtoa_r+0xad6>
 80109e6:	9b03      	ldr	r3, [sp, #12]
 80109e8:	3301      	adds	r3, #1
 80109ea:	9303      	str	r3, [sp, #12]
 80109ec:	2331      	movs	r3, #49	; 0x31
 80109ee:	7013      	strb	r3, [r2, #0]
 80109f0:	e6dd      	b.n	80107ae <_dtoa_r+0x976>
 80109f2:	4b09      	ldr	r3, [pc, #36]	; (8010a18 <_dtoa_r+0xbe0>)
 80109f4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80109f6:	9306      	str	r3, [sp, #24]
 80109f8:	4b08      	ldr	r3, [pc, #32]	; (8010a1c <_dtoa_r+0xbe4>)
 80109fa:	2a00      	cmp	r2, #0
 80109fc:	d001      	beq.n	8010a02 <_dtoa_r+0xbca>
 80109fe:	f7ff fa4c 	bl	800fe9a <_dtoa_r+0x62>
 8010a02:	f7ff fa4c 	bl	800fe9e <_dtoa_r+0x66>
 8010a06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	dcb6      	bgt.n	801097a <_dtoa_r+0xb42>
 8010a0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010a0e:	2b02      	cmp	r3, #2
 8010a10:	dd00      	ble.n	8010a14 <_dtoa_r+0xbdc>
 8010a12:	e6b6      	b.n	8010782 <_dtoa_r+0x94a>
 8010a14:	e7b1      	b.n	801097a <_dtoa_r+0xb42>
 8010a16:	46c0      	nop			; (mov r8, r8)
 8010a18:	08014704 	.word	0x08014704
 8010a1c:	0801470c 	.word	0x0801470c

08010a20 <realloc>:
 8010a20:	b510      	push	{r4, lr}
 8010a22:	4b03      	ldr	r3, [pc, #12]	; (8010a30 <realloc+0x10>)
 8010a24:	000a      	movs	r2, r1
 8010a26:	0001      	movs	r1, r0
 8010a28:	6818      	ldr	r0, [r3, #0]
 8010a2a:	f000 f803 	bl	8010a34 <_realloc_r>
 8010a2e:	bd10      	pop	{r4, pc}
 8010a30:	200006d0 	.word	0x200006d0

08010a34 <_realloc_r>:
 8010a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010a36:	b087      	sub	sp, #28
 8010a38:	1e0c      	subs	r4, r1, #0
 8010a3a:	9001      	str	r0, [sp, #4]
 8010a3c:	9205      	str	r2, [sp, #20]
 8010a3e:	d106      	bne.n	8010a4e <_realloc_r+0x1a>
 8010a40:	0011      	movs	r1, r2
 8010a42:	f7f9 fe39 	bl	800a6b8 <_malloc_r>
 8010a46:	0007      	movs	r7, r0
 8010a48:	0038      	movs	r0, r7
 8010a4a:	b007      	add	sp, #28
 8010a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a4e:	9801      	ldr	r0, [sp, #4]
 8010a50:	f7fa f846 	bl	800aae0 <__malloc_lock>
 8010a54:	0023      	movs	r3, r4
 8010a56:	3b08      	subs	r3, #8
 8010a58:	685f      	ldr	r7, [r3, #4]
 8010a5a:	9304      	str	r3, [sp, #16]
 8010a5c:	9b05      	ldr	r3, [sp, #20]
 8010a5e:	330b      	adds	r3, #11
 8010a60:	2b16      	cmp	r3, #22
 8010a62:	d908      	bls.n	8010a76 <_realloc_r+0x42>
 8010a64:	2207      	movs	r2, #7
 8010a66:	4393      	bics	r3, r2
 8010a68:	9300      	str	r3, [sp, #0]
 8010a6a:	d506      	bpl.n	8010a7a <_realloc_r+0x46>
 8010a6c:	230c      	movs	r3, #12
 8010a6e:	9a01      	ldr	r2, [sp, #4]
 8010a70:	2700      	movs	r7, #0
 8010a72:	6013      	str	r3, [r2, #0]
 8010a74:	e7e8      	b.n	8010a48 <_realloc_r+0x14>
 8010a76:	2310      	movs	r3, #16
 8010a78:	9300      	str	r3, [sp, #0]
 8010a7a:	9b00      	ldr	r3, [sp, #0]
 8010a7c:	9a05      	ldr	r2, [sp, #20]
 8010a7e:	4293      	cmp	r3, r2
 8010a80:	d3f4      	bcc.n	8010a6c <_realloc_r+0x38>
 8010a82:	9b04      	ldr	r3, [sp, #16]
 8010a84:	003a      	movs	r2, r7
 8010a86:	9302      	str	r3, [sp, #8]
 8010a88:	2303      	movs	r3, #3
 8010a8a:	439a      	bics	r2, r3
 8010a8c:	9b00      	ldr	r3, [sp, #0]
 8010a8e:	9203      	str	r2, [sp, #12]
 8010a90:	4293      	cmp	r3, r2
 8010a92:	dc00      	bgt.n	8010a96 <_realloc_r+0x62>
 8010a94:	e169      	b.n	8010d6a <_realloc_r+0x336>
 8010a96:	9b04      	ldr	r3, [sp, #16]
 8010a98:	48b8      	ldr	r0, [pc, #736]	; (8010d7c <_realloc_r+0x348>)
 8010a9a:	189b      	adds	r3, r3, r2
 8010a9c:	6882      	ldr	r2, [r0, #8]
 8010a9e:	4694      	mov	ip, r2
 8010aa0:	685a      	ldr	r2, [r3, #4]
 8010aa2:	459c      	cmp	ip, r3
 8010aa4:	d006      	beq.n	8010ab4 <_realloc_r+0x80>
 8010aa6:	2501      	movs	r5, #1
 8010aa8:	0011      	movs	r1, r2
 8010aaa:	43a9      	bics	r1, r5
 8010aac:	1859      	adds	r1, r3, r1
 8010aae:	6849      	ldr	r1, [r1, #4]
 8010ab0:	4229      	tst	r1, r5
 8010ab2:	d144      	bne.n	8010b3e <_realloc_r+0x10a>
 8010ab4:	2103      	movs	r1, #3
 8010ab6:	438a      	bics	r2, r1
 8010ab8:	9903      	ldr	r1, [sp, #12]
 8010aba:	188e      	adds	r6, r1, r2
 8010abc:	9900      	ldr	r1, [sp, #0]
 8010abe:	459c      	cmp	ip, r3
 8010ac0:	d117      	bne.n	8010af2 <_realloc_r+0xbe>
 8010ac2:	3110      	adds	r1, #16
 8010ac4:	42b1      	cmp	r1, r6
 8010ac6:	dc3c      	bgt.n	8010b42 <_realloc_r+0x10e>
 8010ac8:	9a00      	ldr	r2, [sp, #0]
 8010aca:	2101      	movs	r1, #1
 8010acc:	4694      	mov	ip, r2
 8010ace:	1ab6      	subs	r6, r6, r2
 8010ad0:	0022      	movs	r2, r4
 8010ad2:	9b04      	ldr	r3, [sp, #16]
 8010ad4:	430e      	orrs	r6, r1
 8010ad6:	4463      	add	r3, ip
 8010ad8:	6083      	str	r3, [r0, #8]
 8010ada:	3a08      	subs	r2, #8
 8010adc:	605e      	str	r6, [r3, #4]
 8010ade:	6853      	ldr	r3, [r2, #4]
 8010ae0:	9801      	ldr	r0, [sp, #4]
 8010ae2:	400b      	ands	r3, r1
 8010ae4:	4661      	mov	r1, ip
 8010ae6:	430b      	orrs	r3, r1
 8010ae8:	6053      	str	r3, [r2, #4]
 8010aea:	f7fa f801 	bl	800aaf0 <__malloc_unlock>
 8010aee:	0027      	movs	r7, r4
 8010af0:	e7aa      	b.n	8010a48 <_realloc_r+0x14>
 8010af2:	42b1      	cmp	r1, r6
 8010af4:	dc25      	bgt.n	8010b42 <_realloc_r+0x10e>
 8010af6:	68da      	ldr	r2, [r3, #12]
 8010af8:	689b      	ldr	r3, [r3, #8]
 8010afa:	60da      	str	r2, [r3, #12]
 8010afc:	6093      	str	r3, [r2, #8]
 8010afe:	9b00      	ldr	r3, [sp, #0]
 8010b00:	9a02      	ldr	r2, [sp, #8]
 8010b02:	1af4      	subs	r4, r6, r3
 8010b04:	9b02      	ldr	r3, [sp, #8]
 8010b06:	1992      	adds	r2, r2, r6
 8010b08:	6858      	ldr	r0, [r3, #4]
 8010b0a:	2301      	movs	r3, #1
 8010b0c:	4018      	ands	r0, r3
 8010b0e:	2c0f      	cmp	r4, #15
 8010b10:	d800      	bhi.n	8010b14 <_realloc_r+0xe0>
 8010b12:	e12c      	b.n	8010d6e <_realloc_r+0x33a>
 8010b14:	9d00      	ldr	r5, [sp, #0]
 8010b16:	9902      	ldr	r1, [sp, #8]
 8010b18:	4328      	orrs	r0, r5
 8010b1a:	1949      	adds	r1, r1, r5
 8010b1c:	9d02      	ldr	r5, [sp, #8]
 8010b1e:	431c      	orrs	r4, r3
 8010b20:	6068      	str	r0, [r5, #4]
 8010b22:	604c      	str	r4, [r1, #4]
 8010b24:	6850      	ldr	r0, [r2, #4]
 8010b26:	3108      	adds	r1, #8
 8010b28:	4303      	orrs	r3, r0
 8010b2a:	6053      	str	r3, [r2, #4]
 8010b2c:	9801      	ldr	r0, [sp, #4]
 8010b2e:	f7fb f9a3 	bl	800be78 <_free_r>
 8010b32:	9801      	ldr	r0, [sp, #4]
 8010b34:	f7f9 ffdc 	bl	800aaf0 <__malloc_unlock>
 8010b38:	9f02      	ldr	r7, [sp, #8]
 8010b3a:	3708      	adds	r7, #8
 8010b3c:	e784      	b.n	8010a48 <_realloc_r+0x14>
 8010b3e:	2200      	movs	r2, #0
 8010b40:	0013      	movs	r3, r2
 8010b42:	07ff      	lsls	r7, r7, #31
 8010b44:	d500      	bpl.n	8010b48 <_realloc_r+0x114>
 8010b46:	e0c6      	b.n	8010cd6 <_realloc_r+0x2a2>
 8010b48:	0021      	movs	r1, r4
 8010b4a:	2003      	movs	r0, #3
 8010b4c:	3908      	subs	r1, #8
 8010b4e:	680d      	ldr	r5, [r1, #0]
 8010b50:	9904      	ldr	r1, [sp, #16]
 8010b52:	1b4d      	subs	r5, r1, r5
 8010b54:	6869      	ldr	r1, [r5, #4]
 8010b56:	4381      	bics	r1, r0
 8010b58:	9803      	ldr	r0, [sp, #12]
 8010b5a:	180f      	adds	r7, r1, r0
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d100      	bne.n	8010b62 <_realloc_r+0x12e>
 8010b60:	e084      	b.n	8010c6c <_realloc_r+0x238>
 8010b62:	19d6      	adds	r6, r2, r7
 8010b64:	459c      	cmp	ip, r3
 8010b66:	d148      	bne.n	8010bfa <_realloc_r+0x1c6>
 8010b68:	9b00      	ldr	r3, [sp, #0]
 8010b6a:	3310      	adds	r3, #16
 8010b6c:	42b3      	cmp	r3, r6
 8010b6e:	dc7d      	bgt.n	8010c6c <_realloc_r+0x238>
 8010b70:	68aa      	ldr	r2, [r5, #8]
 8010b72:	68eb      	ldr	r3, [r5, #12]
 8010b74:	002f      	movs	r7, r5
 8010b76:	60d3      	str	r3, [r2, #12]
 8010b78:	609a      	str	r2, [r3, #8]
 8010b7a:	0002      	movs	r2, r0
 8010b7c:	3a04      	subs	r2, #4
 8010b7e:	3708      	adds	r7, #8
 8010b80:	2a24      	cmp	r2, #36	; 0x24
 8010b82:	d835      	bhi.n	8010bf0 <_realloc_r+0x1bc>
 8010b84:	003b      	movs	r3, r7
 8010b86:	2a13      	cmp	r2, #19
 8010b88:	d908      	bls.n	8010b9c <_realloc_r+0x168>
 8010b8a:	6823      	ldr	r3, [r4, #0]
 8010b8c:	60ab      	str	r3, [r5, #8]
 8010b8e:	6863      	ldr	r3, [r4, #4]
 8010b90:	60eb      	str	r3, [r5, #12]
 8010b92:	2a1b      	cmp	r2, #27
 8010b94:	d81a      	bhi.n	8010bcc <_realloc_r+0x198>
 8010b96:	002b      	movs	r3, r5
 8010b98:	3408      	adds	r4, #8
 8010b9a:	3310      	adds	r3, #16
 8010b9c:	6822      	ldr	r2, [r4, #0]
 8010b9e:	601a      	str	r2, [r3, #0]
 8010ba0:	6862      	ldr	r2, [r4, #4]
 8010ba2:	605a      	str	r2, [r3, #4]
 8010ba4:	68a2      	ldr	r2, [r4, #8]
 8010ba6:	609a      	str	r2, [r3, #8]
 8010ba8:	9b00      	ldr	r3, [sp, #0]
 8010baa:	4a74      	ldr	r2, [pc, #464]	; (8010d7c <_realloc_r+0x348>)
 8010bac:	18eb      	adds	r3, r5, r3
 8010bae:	6093      	str	r3, [r2, #8]
 8010bb0:	9a00      	ldr	r2, [sp, #0]
 8010bb2:	1ab6      	subs	r6, r6, r2
 8010bb4:	2201      	movs	r2, #1
 8010bb6:	4316      	orrs	r6, r2
 8010bb8:	605e      	str	r6, [r3, #4]
 8010bba:	686b      	ldr	r3, [r5, #4]
 8010bbc:	4013      	ands	r3, r2
 8010bbe:	9a00      	ldr	r2, [sp, #0]
 8010bc0:	4313      	orrs	r3, r2
 8010bc2:	606b      	str	r3, [r5, #4]
 8010bc4:	9801      	ldr	r0, [sp, #4]
 8010bc6:	f7f9 ff93 	bl	800aaf0 <__malloc_unlock>
 8010bca:	e73d      	b.n	8010a48 <_realloc_r+0x14>
 8010bcc:	68a3      	ldr	r3, [r4, #8]
 8010bce:	612b      	str	r3, [r5, #16]
 8010bd0:	68e3      	ldr	r3, [r4, #12]
 8010bd2:	616b      	str	r3, [r5, #20]
 8010bd4:	2a24      	cmp	r2, #36	; 0x24
 8010bd6:	d003      	beq.n	8010be0 <_realloc_r+0x1ac>
 8010bd8:	002b      	movs	r3, r5
 8010bda:	3410      	adds	r4, #16
 8010bdc:	3318      	adds	r3, #24
 8010bde:	e7dd      	b.n	8010b9c <_realloc_r+0x168>
 8010be0:	6923      	ldr	r3, [r4, #16]
 8010be2:	61ab      	str	r3, [r5, #24]
 8010be4:	002b      	movs	r3, r5
 8010be6:	6962      	ldr	r2, [r4, #20]
 8010be8:	3320      	adds	r3, #32
 8010bea:	61ea      	str	r2, [r5, #28]
 8010bec:	3418      	adds	r4, #24
 8010bee:	e7d5      	b.n	8010b9c <_realloc_r+0x168>
 8010bf0:	0021      	movs	r1, r4
 8010bf2:	0038      	movs	r0, r7
 8010bf4:	f001 fbb5 	bl	8012362 <memmove>
 8010bf8:	e7d6      	b.n	8010ba8 <_realloc_r+0x174>
 8010bfa:	9a00      	ldr	r2, [sp, #0]
 8010bfc:	42b2      	cmp	r2, r6
 8010bfe:	dc35      	bgt.n	8010c6c <_realloc_r+0x238>
 8010c00:	0028      	movs	r0, r5
 8010c02:	68da      	ldr	r2, [r3, #12]
 8010c04:	689b      	ldr	r3, [r3, #8]
 8010c06:	3008      	adds	r0, #8
 8010c08:	60da      	str	r2, [r3, #12]
 8010c0a:	6093      	str	r3, [r2, #8]
 8010c0c:	68aa      	ldr	r2, [r5, #8]
 8010c0e:	68eb      	ldr	r3, [r5, #12]
 8010c10:	60d3      	str	r3, [r2, #12]
 8010c12:	609a      	str	r2, [r3, #8]
 8010c14:	9a03      	ldr	r2, [sp, #12]
 8010c16:	3a04      	subs	r2, #4
 8010c18:	2a24      	cmp	r2, #36	; 0x24
 8010c1a:	d823      	bhi.n	8010c64 <_realloc_r+0x230>
 8010c1c:	2a13      	cmp	r2, #19
 8010c1e:	d907      	bls.n	8010c30 <_realloc_r+0x1fc>
 8010c20:	6823      	ldr	r3, [r4, #0]
 8010c22:	60ab      	str	r3, [r5, #8]
 8010c24:	6863      	ldr	r3, [r4, #4]
 8010c26:	60eb      	str	r3, [r5, #12]
 8010c28:	2a1b      	cmp	r2, #27
 8010c2a:	d809      	bhi.n	8010c40 <_realloc_r+0x20c>
 8010c2c:	3408      	adds	r4, #8
 8010c2e:	3008      	adds	r0, #8
 8010c30:	6823      	ldr	r3, [r4, #0]
 8010c32:	6003      	str	r3, [r0, #0]
 8010c34:	6863      	ldr	r3, [r4, #4]
 8010c36:	6043      	str	r3, [r0, #4]
 8010c38:	68a3      	ldr	r3, [r4, #8]
 8010c3a:	6083      	str	r3, [r0, #8]
 8010c3c:	9502      	str	r5, [sp, #8]
 8010c3e:	e75e      	b.n	8010afe <_realloc_r+0xca>
 8010c40:	68a3      	ldr	r3, [r4, #8]
 8010c42:	612b      	str	r3, [r5, #16]
 8010c44:	68e3      	ldr	r3, [r4, #12]
 8010c46:	616b      	str	r3, [r5, #20]
 8010c48:	2a24      	cmp	r2, #36	; 0x24
 8010c4a:	d003      	beq.n	8010c54 <_realloc_r+0x220>
 8010c4c:	0028      	movs	r0, r5
 8010c4e:	3410      	adds	r4, #16
 8010c50:	3018      	adds	r0, #24
 8010c52:	e7ed      	b.n	8010c30 <_realloc_r+0x1fc>
 8010c54:	0028      	movs	r0, r5
 8010c56:	6923      	ldr	r3, [r4, #16]
 8010c58:	3020      	adds	r0, #32
 8010c5a:	61ab      	str	r3, [r5, #24]
 8010c5c:	6963      	ldr	r3, [r4, #20]
 8010c5e:	3418      	adds	r4, #24
 8010c60:	61eb      	str	r3, [r5, #28]
 8010c62:	e7e5      	b.n	8010c30 <_realloc_r+0x1fc>
 8010c64:	0021      	movs	r1, r4
 8010c66:	f001 fb7c 	bl	8012362 <memmove>
 8010c6a:	e7e7      	b.n	8010c3c <_realloc_r+0x208>
 8010c6c:	9b00      	ldr	r3, [sp, #0]
 8010c6e:	42bb      	cmp	r3, r7
 8010c70:	dc31      	bgt.n	8010cd6 <_realloc_r+0x2a2>
 8010c72:	0028      	movs	r0, r5
 8010c74:	68aa      	ldr	r2, [r5, #8]
 8010c76:	68eb      	ldr	r3, [r5, #12]
 8010c78:	3008      	adds	r0, #8
 8010c7a:	60d3      	str	r3, [r2, #12]
 8010c7c:	609a      	str	r2, [r3, #8]
 8010c7e:	9a03      	ldr	r2, [sp, #12]
 8010c80:	3a04      	subs	r2, #4
 8010c82:	2a24      	cmp	r2, #36	; 0x24
 8010c84:	d823      	bhi.n	8010cce <_realloc_r+0x29a>
 8010c86:	2a13      	cmp	r2, #19
 8010c88:	d907      	bls.n	8010c9a <_realloc_r+0x266>
 8010c8a:	6823      	ldr	r3, [r4, #0]
 8010c8c:	60ab      	str	r3, [r5, #8]
 8010c8e:	6863      	ldr	r3, [r4, #4]
 8010c90:	60eb      	str	r3, [r5, #12]
 8010c92:	2a1b      	cmp	r2, #27
 8010c94:	d809      	bhi.n	8010caa <_realloc_r+0x276>
 8010c96:	3408      	adds	r4, #8
 8010c98:	3008      	adds	r0, #8
 8010c9a:	6823      	ldr	r3, [r4, #0]
 8010c9c:	6003      	str	r3, [r0, #0]
 8010c9e:	6863      	ldr	r3, [r4, #4]
 8010ca0:	6043      	str	r3, [r0, #4]
 8010ca2:	68a3      	ldr	r3, [r4, #8]
 8010ca4:	6083      	str	r3, [r0, #8]
 8010ca6:	003e      	movs	r6, r7
 8010ca8:	e7c8      	b.n	8010c3c <_realloc_r+0x208>
 8010caa:	68a3      	ldr	r3, [r4, #8]
 8010cac:	612b      	str	r3, [r5, #16]
 8010cae:	68e3      	ldr	r3, [r4, #12]
 8010cb0:	616b      	str	r3, [r5, #20]
 8010cb2:	2a24      	cmp	r2, #36	; 0x24
 8010cb4:	d003      	beq.n	8010cbe <_realloc_r+0x28a>
 8010cb6:	0028      	movs	r0, r5
 8010cb8:	3410      	adds	r4, #16
 8010cba:	3018      	adds	r0, #24
 8010cbc:	e7ed      	b.n	8010c9a <_realloc_r+0x266>
 8010cbe:	0028      	movs	r0, r5
 8010cc0:	6923      	ldr	r3, [r4, #16]
 8010cc2:	3020      	adds	r0, #32
 8010cc4:	61ab      	str	r3, [r5, #24]
 8010cc6:	6963      	ldr	r3, [r4, #20]
 8010cc8:	3418      	adds	r4, #24
 8010cca:	61eb      	str	r3, [r5, #28]
 8010ccc:	e7e5      	b.n	8010c9a <_realloc_r+0x266>
 8010cce:	0021      	movs	r1, r4
 8010cd0:	f001 fb47 	bl	8012362 <memmove>
 8010cd4:	e7e7      	b.n	8010ca6 <_realloc_r+0x272>
 8010cd6:	9905      	ldr	r1, [sp, #20]
 8010cd8:	9801      	ldr	r0, [sp, #4]
 8010cda:	f7f9 fced 	bl	800a6b8 <_malloc_r>
 8010cde:	1e07      	subs	r7, r0, #0
 8010ce0:	d100      	bne.n	8010ce4 <_realloc_r+0x2b0>
 8010ce2:	e76f      	b.n	8010bc4 <_realloc_r+0x190>
 8010ce4:	0023      	movs	r3, r4
 8010ce6:	2201      	movs	r2, #1
 8010ce8:	3b08      	subs	r3, #8
 8010cea:	685b      	ldr	r3, [r3, #4]
 8010cec:	4393      	bics	r3, r2
 8010cee:	9a04      	ldr	r2, [sp, #16]
 8010cf0:	18d3      	adds	r3, r2, r3
 8010cf2:	0002      	movs	r2, r0
 8010cf4:	3a08      	subs	r2, #8
 8010cf6:	4293      	cmp	r3, r2
 8010cf8:	d105      	bne.n	8010d06 <_realloc_r+0x2d2>
 8010cfa:	685e      	ldr	r6, [r3, #4]
 8010cfc:	2303      	movs	r3, #3
 8010cfe:	439e      	bics	r6, r3
 8010d00:	9b03      	ldr	r3, [sp, #12]
 8010d02:	18f6      	adds	r6, r6, r3
 8010d04:	e6fb      	b.n	8010afe <_realloc_r+0xca>
 8010d06:	9a03      	ldr	r2, [sp, #12]
 8010d08:	3a04      	subs	r2, #4
 8010d0a:	2a24      	cmp	r2, #36	; 0x24
 8010d0c:	d829      	bhi.n	8010d62 <_realloc_r+0x32e>
 8010d0e:	0003      	movs	r3, r0
 8010d10:	0021      	movs	r1, r4
 8010d12:	2a13      	cmp	r2, #19
 8010d14:	d908      	bls.n	8010d28 <_realloc_r+0x2f4>
 8010d16:	6823      	ldr	r3, [r4, #0]
 8010d18:	6003      	str	r3, [r0, #0]
 8010d1a:	6863      	ldr	r3, [r4, #4]
 8010d1c:	6043      	str	r3, [r0, #4]
 8010d1e:	2a1b      	cmp	r2, #27
 8010d20:	d80d      	bhi.n	8010d3e <_realloc_r+0x30a>
 8010d22:	0003      	movs	r3, r0
 8010d24:	3108      	adds	r1, #8
 8010d26:	3308      	adds	r3, #8
 8010d28:	680a      	ldr	r2, [r1, #0]
 8010d2a:	601a      	str	r2, [r3, #0]
 8010d2c:	684a      	ldr	r2, [r1, #4]
 8010d2e:	605a      	str	r2, [r3, #4]
 8010d30:	688a      	ldr	r2, [r1, #8]
 8010d32:	609a      	str	r2, [r3, #8]
 8010d34:	0021      	movs	r1, r4
 8010d36:	9801      	ldr	r0, [sp, #4]
 8010d38:	f7fb f89e 	bl	800be78 <_free_r>
 8010d3c:	e742      	b.n	8010bc4 <_realloc_r+0x190>
 8010d3e:	68a3      	ldr	r3, [r4, #8]
 8010d40:	6083      	str	r3, [r0, #8]
 8010d42:	68e3      	ldr	r3, [r4, #12]
 8010d44:	60c3      	str	r3, [r0, #12]
 8010d46:	2a24      	cmp	r2, #36	; 0x24
 8010d48:	d003      	beq.n	8010d52 <_realloc_r+0x31e>
 8010d4a:	0003      	movs	r3, r0
 8010d4c:	3110      	adds	r1, #16
 8010d4e:	3310      	adds	r3, #16
 8010d50:	e7ea      	b.n	8010d28 <_realloc_r+0x2f4>
 8010d52:	6923      	ldr	r3, [r4, #16]
 8010d54:	3118      	adds	r1, #24
 8010d56:	6103      	str	r3, [r0, #16]
 8010d58:	0003      	movs	r3, r0
 8010d5a:	6962      	ldr	r2, [r4, #20]
 8010d5c:	3318      	adds	r3, #24
 8010d5e:	6142      	str	r2, [r0, #20]
 8010d60:	e7e2      	b.n	8010d28 <_realloc_r+0x2f4>
 8010d62:	0021      	movs	r1, r4
 8010d64:	f001 fafd 	bl	8012362 <memmove>
 8010d68:	e7e4      	b.n	8010d34 <_realloc_r+0x300>
 8010d6a:	9e03      	ldr	r6, [sp, #12]
 8010d6c:	e6c7      	b.n	8010afe <_realloc_r+0xca>
 8010d6e:	9902      	ldr	r1, [sp, #8]
 8010d70:	4306      	orrs	r6, r0
 8010d72:	604e      	str	r6, [r1, #4]
 8010d74:	6851      	ldr	r1, [r2, #4]
 8010d76:	430b      	orrs	r3, r1
 8010d78:	6053      	str	r3, [r2, #4]
 8010d7a:	e6da      	b.n	8010b32 <_realloc_r+0xfe>
 8010d7c:	20000028 	.word	0x20000028

08010d80 <_strtoul_l.constprop.0>:
 8010d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d82:	b087      	sub	sp, #28
 8010d84:	9202      	str	r2, [sp, #8]
 8010d86:	4a3e      	ldr	r2, [pc, #248]	; (8010e80 <_strtoul_l.constprop.0+0x100>)
 8010d88:	001e      	movs	r6, r3
 8010d8a:	9101      	str	r1, [sp, #4]
 8010d8c:	000b      	movs	r3, r1
 8010d8e:	4694      	mov	ip, r2
 8010d90:	2108      	movs	r1, #8
 8010d92:	9005      	str	r0, [sp, #20]
 8010d94:	001a      	movs	r2, r3
 8010d96:	4660      	mov	r0, ip
 8010d98:	7814      	ldrb	r4, [r2, #0]
 8010d9a:	3301      	adds	r3, #1
 8010d9c:	5d00      	ldrb	r0, [r0, r4]
 8010d9e:	001d      	movs	r5, r3
 8010da0:	0007      	movs	r7, r0
 8010da2:	400f      	ands	r7, r1
 8010da4:	4208      	tst	r0, r1
 8010da6:	d1f5      	bne.n	8010d94 <_strtoul_l.constprop.0+0x14>
 8010da8:	2c2d      	cmp	r4, #45	; 0x2d
 8010daa:	d13d      	bne.n	8010e28 <_strtoul_l.constprop.0+0xa8>
 8010dac:	2701      	movs	r7, #1
 8010dae:	781c      	ldrb	r4, [r3, #0]
 8010db0:	1c95      	adds	r5, r2, #2
 8010db2:	2e00      	cmp	r6, #0
 8010db4:	d05f      	beq.n	8010e76 <_strtoul_l.constprop.0+0xf6>
 8010db6:	2e10      	cmp	r6, #16
 8010db8:	d109      	bne.n	8010dce <_strtoul_l.constprop.0+0x4e>
 8010dba:	2c30      	cmp	r4, #48	; 0x30
 8010dbc:	d107      	bne.n	8010dce <_strtoul_l.constprop.0+0x4e>
 8010dbe:	2220      	movs	r2, #32
 8010dc0:	782b      	ldrb	r3, [r5, #0]
 8010dc2:	4393      	bics	r3, r2
 8010dc4:	2b58      	cmp	r3, #88	; 0x58
 8010dc6:	d151      	bne.n	8010e6c <_strtoul_l.constprop.0+0xec>
 8010dc8:	2610      	movs	r6, #16
 8010dca:	786c      	ldrb	r4, [r5, #1]
 8010dcc:	3502      	adds	r5, #2
 8010dce:	2001      	movs	r0, #1
 8010dd0:	0031      	movs	r1, r6
 8010dd2:	4240      	negs	r0, r0
 8010dd4:	f7ef f9b2 	bl	800013c <__udivsi3>
 8010dd8:	9003      	str	r0, [sp, #12]
 8010dda:	2001      	movs	r0, #1
 8010ddc:	0031      	movs	r1, r6
 8010dde:	4240      	negs	r0, r0
 8010de0:	f7ef fa32 	bl	8000248 <__aeabi_uidivmod>
 8010de4:	2300      	movs	r3, #0
 8010de6:	2201      	movs	r2, #1
 8010de8:	9104      	str	r1, [sp, #16]
 8010dea:	2101      	movs	r1, #1
 8010dec:	0018      	movs	r0, r3
 8010dee:	4694      	mov	ip, r2
 8010df0:	4249      	negs	r1, r1
 8010df2:	0022      	movs	r2, r4
 8010df4:	3a30      	subs	r2, #48	; 0x30
 8010df6:	2a09      	cmp	r2, #9
 8010df8:	d903      	bls.n	8010e02 <_strtoul_l.constprop.0+0x82>
 8010dfa:	3a11      	subs	r2, #17
 8010dfc:	2a19      	cmp	r2, #25
 8010dfe:	d818      	bhi.n	8010e32 <_strtoul_l.constprop.0+0xb2>
 8010e00:	320a      	adds	r2, #10
 8010e02:	4296      	cmp	r6, r2
 8010e04:	dd19      	ble.n	8010e3a <_strtoul_l.constprop.0+0xba>
 8010e06:	1c5c      	adds	r4, r3, #1
 8010e08:	d00b      	beq.n	8010e22 <_strtoul_l.constprop.0+0xa2>
 8010e0a:	9c03      	ldr	r4, [sp, #12]
 8010e0c:	000b      	movs	r3, r1
 8010e0e:	4284      	cmp	r4, r0
 8010e10:	d307      	bcc.n	8010e22 <_strtoul_l.constprop.0+0xa2>
 8010e12:	d103      	bne.n	8010e1c <_strtoul_l.constprop.0+0x9c>
 8010e14:	9c04      	ldr	r4, [sp, #16]
 8010e16:	000b      	movs	r3, r1
 8010e18:	4294      	cmp	r4, r2
 8010e1a:	db02      	blt.n	8010e22 <_strtoul_l.constprop.0+0xa2>
 8010e1c:	4663      	mov	r3, ip
 8010e1e:	4370      	muls	r0, r6
 8010e20:	1810      	adds	r0, r2, r0
 8010e22:	782c      	ldrb	r4, [r5, #0]
 8010e24:	3501      	adds	r5, #1
 8010e26:	e7e4      	b.n	8010df2 <_strtoul_l.constprop.0+0x72>
 8010e28:	2c2b      	cmp	r4, #43	; 0x2b
 8010e2a:	d1c2      	bne.n	8010db2 <_strtoul_l.constprop.0+0x32>
 8010e2c:	781c      	ldrb	r4, [r3, #0]
 8010e2e:	1c95      	adds	r5, r2, #2
 8010e30:	e7bf      	b.n	8010db2 <_strtoul_l.constprop.0+0x32>
 8010e32:	0022      	movs	r2, r4
 8010e34:	3a61      	subs	r2, #97	; 0x61
 8010e36:	2a19      	cmp	r2, #25
 8010e38:	d9e2      	bls.n	8010e00 <_strtoul_l.constprop.0+0x80>
 8010e3a:	1c5a      	adds	r2, r3, #1
 8010e3c:	d108      	bne.n	8010e50 <_strtoul_l.constprop.0+0xd0>
 8010e3e:	2222      	movs	r2, #34	; 0x22
 8010e40:	9905      	ldr	r1, [sp, #20]
 8010e42:	0018      	movs	r0, r3
 8010e44:	600a      	str	r2, [r1, #0]
 8010e46:	9a02      	ldr	r2, [sp, #8]
 8010e48:	2a00      	cmp	r2, #0
 8010e4a:	d109      	bne.n	8010e60 <_strtoul_l.constprop.0+0xe0>
 8010e4c:	b007      	add	sp, #28
 8010e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e50:	2f00      	cmp	r7, #0
 8010e52:	d000      	beq.n	8010e56 <_strtoul_l.constprop.0+0xd6>
 8010e54:	4240      	negs	r0, r0
 8010e56:	9a02      	ldr	r2, [sp, #8]
 8010e58:	2a00      	cmp	r2, #0
 8010e5a:	d0f7      	beq.n	8010e4c <_strtoul_l.constprop.0+0xcc>
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d001      	beq.n	8010e64 <_strtoul_l.constprop.0+0xe4>
 8010e60:	1e6b      	subs	r3, r5, #1
 8010e62:	9301      	str	r3, [sp, #4]
 8010e64:	9b02      	ldr	r3, [sp, #8]
 8010e66:	9a01      	ldr	r2, [sp, #4]
 8010e68:	601a      	str	r2, [r3, #0]
 8010e6a:	e7ef      	b.n	8010e4c <_strtoul_l.constprop.0+0xcc>
 8010e6c:	2430      	movs	r4, #48	; 0x30
 8010e6e:	2e00      	cmp	r6, #0
 8010e70:	d1ad      	bne.n	8010dce <_strtoul_l.constprop.0+0x4e>
 8010e72:	3608      	adds	r6, #8
 8010e74:	e7ab      	b.n	8010dce <_strtoul_l.constprop.0+0x4e>
 8010e76:	2c30      	cmp	r4, #48	; 0x30
 8010e78:	d0a1      	beq.n	8010dbe <_strtoul_l.constprop.0+0x3e>
 8010e7a:	260a      	movs	r6, #10
 8010e7c:	e7a7      	b.n	8010dce <_strtoul_l.constprop.0+0x4e>
 8010e7e:	46c0      	nop			; (mov r8, r8)
 8010e80:	08014379 	.word	0x08014379

08010e84 <_strtoul_r>:
 8010e84:	b510      	push	{r4, lr}
 8010e86:	f7ff ff7b 	bl	8010d80 <_strtoul_l.constprop.0>
 8010e8a:	bd10      	pop	{r4, pc}

08010e8c <_strtoll_l.constprop.0>:
 8010e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e8e:	b08d      	sub	sp, #52	; 0x34
 8010e90:	9203      	str	r2, [sp, #12]
 8010e92:	4a53      	ldr	r2, [pc, #332]	; (8010fe0 <_strtoll_l.constprop.0+0x154>)
 8010e94:	001e      	movs	r6, r3
 8010e96:	9102      	str	r1, [sp, #8]
 8010e98:	000b      	movs	r3, r1
 8010e9a:	4694      	mov	ip, r2
 8010e9c:	2108      	movs	r1, #8
 8010e9e:	900a      	str	r0, [sp, #40]	; 0x28
 8010ea0:	001a      	movs	r2, r3
 8010ea2:	4660      	mov	r0, ip
 8010ea4:	7814      	ldrb	r4, [r2, #0]
 8010ea6:	3301      	adds	r3, #1
 8010ea8:	5d00      	ldrb	r0, [r0, r4]
 8010eaa:	001d      	movs	r5, r3
 8010eac:	0007      	movs	r7, r0
 8010eae:	400f      	ands	r7, r1
 8010eb0:	4208      	tst	r0, r1
 8010eb2:	d1f5      	bne.n	8010ea0 <_strtoll_l.constprop.0+0x14>
 8010eb4:	2c2d      	cmp	r4, #45	; 0x2d
 8010eb6:	d153      	bne.n	8010f60 <_strtoll_l.constprop.0+0xd4>
 8010eb8:	781c      	ldrb	r4, [r3, #0]
 8010eba:	2301      	movs	r3, #1
 8010ebc:	1c95      	adds	r5, r2, #2
 8010ebe:	9301      	str	r3, [sp, #4]
 8010ec0:	2e00      	cmp	r6, #0
 8010ec2:	d100      	bne.n	8010ec6 <_strtoll_l.constprop.0+0x3a>
 8010ec4:	e086      	b.n	8010fd4 <_strtoll_l.constprop.0+0x148>
 8010ec6:	2e10      	cmp	r6, #16
 8010ec8:	d10a      	bne.n	8010ee0 <_strtoll_l.constprop.0+0x54>
 8010eca:	2c30      	cmp	r4, #48	; 0x30
 8010ecc:	d108      	bne.n	8010ee0 <_strtoll_l.constprop.0+0x54>
 8010ece:	2220      	movs	r2, #32
 8010ed0:	782b      	ldrb	r3, [r5, #0]
 8010ed2:	4393      	bics	r3, r2
 8010ed4:	2b58      	cmp	r3, #88	; 0x58
 8010ed6:	d000      	beq.n	8010eda <_strtoll_l.constprop.0+0x4e>
 8010ed8:	e076      	b.n	8010fc8 <_strtoll_l.constprop.0+0x13c>
 8010eda:	2610      	movs	r6, #16
 8010edc:	786c      	ldrb	r4, [r5, #1]
 8010ede:	3502      	adds	r5, #2
 8010ee0:	2001      	movs	r0, #1
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	493f      	ldr	r1, [pc, #252]	; (8010fe4 <_strtoll_l.constprop.0+0x158>)
 8010ee6:	9a01      	ldr	r2, [sp, #4]
 8010ee8:	4240      	negs	r0, r0
 8010eea:	1812      	adds	r2, r2, r0
 8010eec:	414b      	adcs	r3, r1
 8010eee:	9204      	str	r2, [sp, #16]
 8010ef0:	9305      	str	r3, [sp, #20]
 8010ef2:	9804      	ldr	r0, [sp, #16]
 8010ef4:	9905      	ldr	r1, [sp, #20]
 8010ef6:	17f3      	asrs	r3, r6, #31
 8010ef8:	0032      	movs	r2, r6
 8010efa:	930b      	str	r3, [sp, #44]	; 0x2c
 8010efc:	f7ef fad2 	bl	80004a4 <__aeabi_uldivmod>
 8010f00:	2300      	movs	r3, #0
 8010f02:	000f      	movs	r7, r1
 8010f04:	9008      	str	r0, [sp, #32]
 8010f06:	2100      	movs	r1, #0
 8010f08:	2000      	movs	r0, #0
 8010f0a:	9209      	str	r2, [sp, #36]	; 0x24
 8010f0c:	0022      	movs	r2, r4
 8010f0e:	3a30      	subs	r2, #48	; 0x30
 8010f10:	2a09      	cmp	r2, #9
 8010f12:	d82b      	bhi.n	8010f6c <_strtoll_l.constprop.0+0xe0>
 8010f14:	0014      	movs	r4, r2
 8010f16:	42a6      	cmp	r6, r4
 8010f18:	dd37      	ble.n	8010f8a <_strtoll_l.constprop.0+0xfe>
 8010f1a:	1c5a      	adds	r2, r3, #1
 8010f1c:	d01d      	beq.n	8010f5a <_strtoll_l.constprop.0+0xce>
 8010f1e:	42b9      	cmp	r1, r7
 8010f20:	d830      	bhi.n	8010f84 <_strtoll_l.constprop.0+0xf8>
 8010f22:	d102      	bne.n	8010f2a <_strtoll_l.constprop.0+0x9e>
 8010f24:	9b08      	ldr	r3, [sp, #32]
 8010f26:	4298      	cmp	r0, r3
 8010f28:	d82c      	bhi.n	8010f84 <_strtoll_l.constprop.0+0xf8>
 8010f2a:	9b08      	ldr	r3, [sp, #32]
 8010f2c:	4283      	cmp	r3, r0
 8010f2e:	d106      	bne.n	8010f3e <_strtoll_l.constprop.0+0xb2>
 8010f30:	428f      	cmp	r7, r1
 8010f32:	d104      	bne.n	8010f3e <_strtoll_l.constprop.0+0xb2>
 8010f34:	2301      	movs	r3, #1
 8010f36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010f38:	425b      	negs	r3, r3
 8010f3a:	42a2      	cmp	r2, r4
 8010f3c:	db0d      	blt.n	8010f5a <_strtoll_l.constprop.0+0xce>
 8010f3e:	000b      	movs	r3, r1
 8010f40:	0002      	movs	r2, r0
 8010f42:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010f44:	0030      	movs	r0, r6
 8010f46:	f7ef facd 	bl	80004e4 <__aeabi_lmul>
 8010f4a:	17e3      	asrs	r3, r4, #31
 8010f4c:	9406      	str	r4, [sp, #24]
 8010f4e:	9307      	str	r3, [sp, #28]
 8010f50:	9b06      	ldr	r3, [sp, #24]
 8010f52:	9c07      	ldr	r4, [sp, #28]
 8010f54:	18c0      	adds	r0, r0, r3
 8010f56:	4161      	adcs	r1, r4
 8010f58:	2301      	movs	r3, #1
 8010f5a:	782c      	ldrb	r4, [r5, #0]
 8010f5c:	3501      	adds	r5, #1
 8010f5e:	e7d5      	b.n	8010f0c <_strtoll_l.constprop.0+0x80>
 8010f60:	9701      	str	r7, [sp, #4]
 8010f62:	2c2b      	cmp	r4, #43	; 0x2b
 8010f64:	d1ac      	bne.n	8010ec0 <_strtoll_l.constprop.0+0x34>
 8010f66:	781c      	ldrb	r4, [r3, #0]
 8010f68:	1c95      	adds	r5, r2, #2
 8010f6a:	e7a9      	b.n	8010ec0 <_strtoll_l.constprop.0+0x34>
 8010f6c:	0022      	movs	r2, r4
 8010f6e:	3a41      	subs	r2, #65	; 0x41
 8010f70:	2a19      	cmp	r2, #25
 8010f72:	d801      	bhi.n	8010f78 <_strtoll_l.constprop.0+0xec>
 8010f74:	3c37      	subs	r4, #55	; 0x37
 8010f76:	e7ce      	b.n	8010f16 <_strtoll_l.constprop.0+0x8a>
 8010f78:	0022      	movs	r2, r4
 8010f7a:	3a61      	subs	r2, #97	; 0x61
 8010f7c:	2a19      	cmp	r2, #25
 8010f7e:	d804      	bhi.n	8010f8a <_strtoll_l.constprop.0+0xfe>
 8010f80:	3c57      	subs	r4, #87	; 0x57
 8010f82:	e7c8      	b.n	8010f16 <_strtoll_l.constprop.0+0x8a>
 8010f84:	2301      	movs	r3, #1
 8010f86:	425b      	negs	r3, r3
 8010f88:	e7e7      	b.n	8010f5a <_strtoll_l.constprop.0+0xce>
 8010f8a:	1c5a      	adds	r2, r3, #1
 8010f8c:	d109      	bne.n	8010fa2 <_strtoll_l.constprop.0+0x116>
 8010f8e:	9804      	ldr	r0, [sp, #16]
 8010f90:	9905      	ldr	r1, [sp, #20]
 8010f92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010f94:	3323      	adds	r3, #35	; 0x23
 8010f96:	6013      	str	r3, [r2, #0]
 8010f98:	9b03      	ldr	r3, [sp, #12]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d10e      	bne.n	8010fbc <_strtoll_l.constprop.0+0x130>
 8010f9e:	b00d      	add	sp, #52	; 0x34
 8010fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fa2:	9a01      	ldr	r2, [sp, #4]
 8010fa4:	2a00      	cmp	r2, #0
 8010fa6:	d004      	beq.n	8010fb2 <_strtoll_l.constprop.0+0x126>
 8010fa8:	0006      	movs	r6, r0
 8010faa:	000f      	movs	r7, r1
 8010fac:	2100      	movs	r1, #0
 8010fae:	4270      	negs	r0, r6
 8010fb0:	41b9      	sbcs	r1, r7
 8010fb2:	9a03      	ldr	r2, [sp, #12]
 8010fb4:	2a00      	cmp	r2, #0
 8010fb6:	d0f2      	beq.n	8010f9e <_strtoll_l.constprop.0+0x112>
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d001      	beq.n	8010fc0 <_strtoll_l.constprop.0+0x134>
 8010fbc:	1e6b      	subs	r3, r5, #1
 8010fbe:	9302      	str	r3, [sp, #8]
 8010fc0:	9b03      	ldr	r3, [sp, #12]
 8010fc2:	9a02      	ldr	r2, [sp, #8]
 8010fc4:	601a      	str	r2, [r3, #0]
 8010fc6:	e7ea      	b.n	8010f9e <_strtoll_l.constprop.0+0x112>
 8010fc8:	2430      	movs	r4, #48	; 0x30
 8010fca:	2e00      	cmp	r6, #0
 8010fcc:	d000      	beq.n	8010fd0 <_strtoll_l.constprop.0+0x144>
 8010fce:	e787      	b.n	8010ee0 <_strtoll_l.constprop.0+0x54>
 8010fd0:	3608      	adds	r6, #8
 8010fd2:	e785      	b.n	8010ee0 <_strtoll_l.constprop.0+0x54>
 8010fd4:	2c30      	cmp	r4, #48	; 0x30
 8010fd6:	d100      	bne.n	8010fda <_strtoll_l.constprop.0+0x14e>
 8010fd8:	e779      	b.n	8010ece <_strtoll_l.constprop.0+0x42>
 8010fda:	260a      	movs	r6, #10
 8010fdc:	e780      	b.n	8010ee0 <_strtoll_l.constprop.0+0x54>
 8010fde:	46c0      	nop			; (mov r8, r8)
 8010fe0:	08014379 	.word	0x08014379
 8010fe4:	7fffffff 	.word	0x7fffffff

08010fe8 <_strtoll_r>:
 8010fe8:	b510      	push	{r4, lr}
 8010fea:	f7ff ff4f 	bl	8010e8c <_strtoll_l.constprop.0>
 8010fee:	bd10      	pop	{r4, pc}

08010ff0 <_strtoull_l.constprop.0>:
 8010ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010ff2:	b08b      	sub	sp, #44	; 0x2c
 8010ff4:	9202      	str	r2, [sp, #8]
 8010ff6:	4a54      	ldr	r2, [pc, #336]	; (8011148 <_strtoull_l.constprop.0+0x158>)
 8010ff8:	001e      	movs	r6, r3
 8010ffa:	9101      	str	r1, [sp, #4]
 8010ffc:	000b      	movs	r3, r1
 8010ffe:	4694      	mov	ip, r2
 8011000:	2108      	movs	r1, #8
 8011002:	9009      	str	r0, [sp, #36]	; 0x24
 8011004:	001a      	movs	r2, r3
 8011006:	4660      	mov	r0, ip
 8011008:	7814      	ldrb	r4, [r2, #0]
 801100a:	3301      	adds	r3, #1
 801100c:	5d00      	ldrb	r0, [r0, r4]
 801100e:	001d      	movs	r5, r3
 8011010:	0007      	movs	r7, r0
 8011012:	400f      	ands	r7, r1
 8011014:	4208      	tst	r0, r1
 8011016:	d1f5      	bne.n	8011004 <_strtoull_l.constprop.0+0x14>
 8011018:	2c2d      	cmp	r4, #45	; 0x2d
 801101a:	d154      	bne.n	80110c6 <_strtoull_l.constprop.0+0xd6>
 801101c:	781c      	ldrb	r4, [r3, #0]
 801101e:	2301      	movs	r3, #1
 8011020:	1c95      	adds	r5, r2, #2
 8011022:	9306      	str	r3, [sp, #24]
 8011024:	2e00      	cmp	r6, #0
 8011026:	d100      	bne.n	801102a <_strtoull_l.constprop.0+0x3a>
 8011028:	e088      	b.n	801113c <_strtoull_l.constprop.0+0x14c>
 801102a:	2e10      	cmp	r6, #16
 801102c:	d10a      	bne.n	8011044 <_strtoull_l.constprop.0+0x54>
 801102e:	2c30      	cmp	r4, #48	; 0x30
 8011030:	d108      	bne.n	8011044 <_strtoull_l.constprop.0+0x54>
 8011032:	2220      	movs	r2, #32
 8011034:	782b      	ldrb	r3, [r5, #0]
 8011036:	4393      	bics	r3, r2
 8011038:	2b58      	cmp	r3, #88	; 0x58
 801103a:	d000      	beq.n	801103e <_strtoull_l.constprop.0+0x4e>
 801103c:	e078      	b.n	8011130 <_strtoull_l.constprop.0+0x140>
 801103e:	2610      	movs	r6, #16
 8011040:	786c      	ldrb	r4, [r5, #1]
 8011042:	3502      	adds	r5, #2
 8011044:	17f7      	asrs	r7, r6, #31
 8011046:	0032      	movs	r2, r6
 8011048:	003b      	movs	r3, r7
 801104a:	2001      	movs	r0, #1
 801104c:	4240      	negs	r0, r0
 801104e:	17c1      	asrs	r1, r0, #31
 8011050:	f7ef fa28 	bl	80004a4 <__aeabi_uldivmod>
 8011054:	0032      	movs	r2, r6
 8011056:	9007      	str	r0, [sp, #28]
 8011058:	9103      	str	r1, [sp, #12]
 801105a:	003b      	movs	r3, r7
 801105c:	2001      	movs	r0, #1
 801105e:	4240      	negs	r0, r0
 8011060:	17c1      	asrs	r1, r0, #31
 8011062:	f7ef fa1f 	bl	80004a4 <__aeabi_uldivmod>
 8011066:	2300      	movs	r3, #0
 8011068:	2000      	movs	r0, #0
 801106a:	2100      	movs	r1, #0
 801106c:	9208      	str	r2, [sp, #32]
 801106e:	0022      	movs	r2, r4
 8011070:	3a30      	subs	r2, #48	; 0x30
 8011072:	2a09      	cmp	r2, #9
 8011074:	d82d      	bhi.n	80110d2 <_strtoull_l.constprop.0+0xe2>
 8011076:	0014      	movs	r4, r2
 8011078:	42a6      	cmp	r6, r4
 801107a:	dd39      	ble.n	80110f0 <_strtoull_l.constprop.0+0x100>
 801107c:	1c5a      	adds	r2, r3, #1
 801107e:	d01f      	beq.n	80110c0 <_strtoull_l.constprop.0+0xd0>
 8011080:	9b03      	ldr	r3, [sp, #12]
 8011082:	4299      	cmp	r1, r3
 8011084:	d831      	bhi.n	80110ea <_strtoull_l.constprop.0+0xfa>
 8011086:	d102      	bne.n	801108e <_strtoull_l.constprop.0+0x9e>
 8011088:	9b07      	ldr	r3, [sp, #28]
 801108a:	4298      	cmp	r0, r3
 801108c:	d82d      	bhi.n	80110ea <_strtoull_l.constprop.0+0xfa>
 801108e:	9b07      	ldr	r3, [sp, #28]
 8011090:	4283      	cmp	r3, r0
 8011092:	d107      	bne.n	80110a4 <_strtoull_l.constprop.0+0xb4>
 8011094:	9b03      	ldr	r3, [sp, #12]
 8011096:	428b      	cmp	r3, r1
 8011098:	d104      	bne.n	80110a4 <_strtoull_l.constprop.0+0xb4>
 801109a:	2301      	movs	r3, #1
 801109c:	9a08      	ldr	r2, [sp, #32]
 801109e:	425b      	negs	r3, r3
 80110a0:	42a2      	cmp	r2, r4
 80110a2:	db0d      	blt.n	80110c0 <_strtoull_l.constprop.0+0xd0>
 80110a4:	000b      	movs	r3, r1
 80110a6:	0002      	movs	r2, r0
 80110a8:	0039      	movs	r1, r7
 80110aa:	0030      	movs	r0, r6
 80110ac:	f7ef fa1a 	bl	80004e4 <__aeabi_lmul>
 80110b0:	17e3      	asrs	r3, r4, #31
 80110b2:	9404      	str	r4, [sp, #16]
 80110b4:	9305      	str	r3, [sp, #20]
 80110b6:	9b04      	ldr	r3, [sp, #16]
 80110b8:	9c05      	ldr	r4, [sp, #20]
 80110ba:	18c0      	adds	r0, r0, r3
 80110bc:	4161      	adcs	r1, r4
 80110be:	2301      	movs	r3, #1
 80110c0:	782c      	ldrb	r4, [r5, #0]
 80110c2:	3501      	adds	r5, #1
 80110c4:	e7d3      	b.n	801106e <_strtoull_l.constprop.0+0x7e>
 80110c6:	9706      	str	r7, [sp, #24]
 80110c8:	2c2b      	cmp	r4, #43	; 0x2b
 80110ca:	d1ab      	bne.n	8011024 <_strtoull_l.constprop.0+0x34>
 80110cc:	781c      	ldrb	r4, [r3, #0]
 80110ce:	1c95      	adds	r5, r2, #2
 80110d0:	e7a8      	b.n	8011024 <_strtoull_l.constprop.0+0x34>
 80110d2:	0022      	movs	r2, r4
 80110d4:	3a41      	subs	r2, #65	; 0x41
 80110d6:	2a19      	cmp	r2, #25
 80110d8:	d801      	bhi.n	80110de <_strtoull_l.constprop.0+0xee>
 80110da:	3c37      	subs	r4, #55	; 0x37
 80110dc:	e7cc      	b.n	8011078 <_strtoull_l.constprop.0+0x88>
 80110de:	0022      	movs	r2, r4
 80110e0:	3a61      	subs	r2, #97	; 0x61
 80110e2:	2a19      	cmp	r2, #25
 80110e4:	d804      	bhi.n	80110f0 <_strtoull_l.constprop.0+0x100>
 80110e6:	3c57      	subs	r4, #87	; 0x57
 80110e8:	e7c6      	b.n	8011078 <_strtoull_l.constprop.0+0x88>
 80110ea:	2301      	movs	r3, #1
 80110ec:	425b      	negs	r3, r3
 80110ee:	e7e7      	b.n	80110c0 <_strtoull_l.constprop.0+0xd0>
 80110f0:	1c5a      	adds	r2, r3, #1
 80110f2:	d10a      	bne.n	801110a <_strtoull_l.constprop.0+0x11a>
 80110f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80110f6:	3323      	adds	r3, #35	; 0x23
 80110f8:	6013      	str	r3, [r2, #0]
 80110fa:	9b02      	ldr	r3, [sp, #8]
 80110fc:	2001      	movs	r0, #1
 80110fe:	4240      	negs	r0, r0
 8011100:	17c1      	asrs	r1, r0, #31
 8011102:	2b00      	cmp	r3, #0
 8011104:	d10e      	bne.n	8011124 <_strtoull_l.constprop.0+0x134>
 8011106:	b00b      	add	sp, #44	; 0x2c
 8011108:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801110a:	9a06      	ldr	r2, [sp, #24]
 801110c:	2a00      	cmp	r2, #0
 801110e:	d004      	beq.n	801111a <_strtoull_l.constprop.0+0x12a>
 8011110:	0006      	movs	r6, r0
 8011112:	000f      	movs	r7, r1
 8011114:	2100      	movs	r1, #0
 8011116:	4270      	negs	r0, r6
 8011118:	41b9      	sbcs	r1, r7
 801111a:	9a02      	ldr	r2, [sp, #8]
 801111c:	2a00      	cmp	r2, #0
 801111e:	d0f2      	beq.n	8011106 <_strtoull_l.constprop.0+0x116>
 8011120:	2b00      	cmp	r3, #0
 8011122:	d001      	beq.n	8011128 <_strtoull_l.constprop.0+0x138>
 8011124:	1e6b      	subs	r3, r5, #1
 8011126:	9301      	str	r3, [sp, #4]
 8011128:	9b02      	ldr	r3, [sp, #8]
 801112a:	9a01      	ldr	r2, [sp, #4]
 801112c:	601a      	str	r2, [r3, #0]
 801112e:	e7ea      	b.n	8011106 <_strtoull_l.constprop.0+0x116>
 8011130:	2430      	movs	r4, #48	; 0x30
 8011132:	2e00      	cmp	r6, #0
 8011134:	d000      	beq.n	8011138 <_strtoull_l.constprop.0+0x148>
 8011136:	e785      	b.n	8011044 <_strtoull_l.constprop.0+0x54>
 8011138:	3608      	adds	r6, #8
 801113a:	e783      	b.n	8011044 <_strtoull_l.constprop.0+0x54>
 801113c:	2c30      	cmp	r4, #48	; 0x30
 801113e:	d100      	bne.n	8011142 <_strtoull_l.constprop.0+0x152>
 8011140:	e777      	b.n	8011032 <_strtoull_l.constprop.0+0x42>
 8011142:	260a      	movs	r6, #10
 8011144:	e77e      	b.n	8011044 <_strtoull_l.constprop.0+0x54>
 8011146:	46c0      	nop			; (mov r8, r8)
 8011148:	08014379 	.word	0x08014379

0801114c <_strtoull_r>:
 801114c:	b510      	push	{r4, lr}
 801114e:	f7ff ff4f 	bl	8010ff0 <_strtoull_l.constprop.0>
 8011152:	bd10      	pop	{r4, pc}

08011154 <_mbrtowc_r>:
 8011154:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011156:	0004      	movs	r4, r0
 8011158:	0010      	movs	r0, r2
 801115a:	4a0b      	ldr	r2, [pc, #44]	; (8011188 <_mbrtowc_r+0x34>)
 801115c:	9d06      	ldr	r5, [sp, #24]
 801115e:	32e4      	adds	r2, #228	; 0xe4
 8011160:	6816      	ldr	r6, [r2, #0]
 8011162:	2800      	cmp	r0, #0
 8011164:	d10c      	bne.n	8011180 <_mbrtowc_r+0x2c>
 8011166:	2301      	movs	r3, #1
 8011168:	0001      	movs	r1, r0
 801116a:	4a08      	ldr	r2, [pc, #32]	; (801118c <_mbrtowc_r+0x38>)
 801116c:	9500      	str	r5, [sp, #0]
 801116e:	0020      	movs	r0, r4
 8011170:	47b0      	blx	r6
 8011172:	1c43      	adds	r3, r0, #1
 8011174:	d103      	bne.n	801117e <_mbrtowc_r+0x2a>
 8011176:	2300      	movs	r3, #0
 8011178:	602b      	str	r3, [r5, #0]
 801117a:	338a      	adds	r3, #138	; 0x8a
 801117c:	6023      	str	r3, [r4, #0]
 801117e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8011180:	0002      	movs	r2, r0
 8011182:	9500      	str	r5, [sp, #0]
 8011184:	e7f3      	b.n	801116e <_mbrtowc_r+0x1a>
 8011186:	46c0      	nop			; (mov r8, r8)
 8011188:	20000444 	.word	0x20000444
 801118c:	08014703 	.word	0x08014703

08011190 <iswspace>:
 8011190:	b510      	push	{r4, lr}
 8011192:	2100      	movs	r1, #0
 8011194:	f000 f802 	bl	801119c <iswspace_l>
 8011198:	bd10      	pop	{r4, pc}
	...

0801119c <iswspace_l>:
 801119c:	0003      	movs	r3, r0
 801119e:	2000      	movs	r0, #0
 80111a0:	2bff      	cmp	r3, #255	; 0xff
 80111a2:	d803      	bhi.n	80111ac <iswspace_l+0x10>
 80111a4:	4a02      	ldr	r2, [pc, #8]	; (80111b0 <iswspace_l+0x14>)
 80111a6:	5cd0      	ldrb	r0, [r2, r3]
 80111a8:	2308      	movs	r3, #8
 80111aa:	4018      	ands	r0, r3
 80111ac:	4770      	bx	lr
 80111ae:	46c0      	nop			; (mov r8, r8)
 80111b0:	08014379 	.word	0x08014379

080111b4 <fiprintf>:
 80111b4:	b40e      	push	{r1, r2, r3}
 80111b6:	b517      	push	{r0, r1, r2, r4, lr}
 80111b8:	4c05      	ldr	r4, [pc, #20]	; (80111d0 <fiprintf+0x1c>)
 80111ba:	ab05      	add	r3, sp, #20
 80111bc:	cb04      	ldmia	r3!, {r2}
 80111be:	0001      	movs	r1, r0
 80111c0:	6820      	ldr	r0, [r4, #0]
 80111c2:	9301      	str	r3, [sp, #4]
 80111c4:	f000 f954 	bl	8011470 <_vfiprintf_r>
 80111c8:	bc1e      	pop	{r1, r2, r3, r4}
 80111ca:	bc08      	pop	{r3}
 80111cc:	b003      	add	sp, #12
 80111ce:	4718      	bx	r3
 80111d0:	200006d0 	.word	0x200006d0

080111d4 <__ssprint_r>:
 80111d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80111d6:	6813      	ldr	r3, [r2, #0]
 80111d8:	b087      	sub	sp, #28
 80111da:	0017      	movs	r7, r2
 80111dc:	9303      	str	r3, [sp, #12]
 80111de:	6893      	ldr	r3, [r2, #8]
 80111e0:	2200      	movs	r2, #0
 80111e2:	000c      	movs	r4, r1
 80111e4:	9005      	str	r0, [sp, #20]
 80111e6:	9202      	str	r2, [sp, #8]
 80111e8:	9201      	str	r2, [sp, #4]
 80111ea:	4293      	cmp	r3, r2
 80111ec:	d10d      	bne.n	801120a <__ssprint_r+0x36>
 80111ee:	2000      	movs	r0, #0
 80111f0:	2300      	movs	r3, #0
 80111f2:	607b      	str	r3, [r7, #4]
 80111f4:	b007      	add	sp, #28
 80111f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80111f8:	9b03      	ldr	r3, [sp, #12]
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	9302      	str	r3, [sp, #8]
 80111fe:	9b03      	ldr	r3, [sp, #12]
 8011200:	685b      	ldr	r3, [r3, #4]
 8011202:	9301      	str	r3, [sp, #4]
 8011204:	9b03      	ldr	r3, [sp, #12]
 8011206:	3308      	adds	r3, #8
 8011208:	9303      	str	r3, [sp, #12]
 801120a:	9a01      	ldr	r2, [sp, #4]
 801120c:	68a6      	ldr	r6, [r4, #8]
 801120e:	6823      	ldr	r3, [r4, #0]
 8011210:	2a00      	cmp	r2, #0
 8011212:	d0f1      	beq.n	80111f8 <__ssprint_r+0x24>
 8011214:	42b2      	cmp	r2, r6
 8011216:	d32e      	bcc.n	8011276 <__ssprint_r+0xa2>
 8011218:	2190      	movs	r1, #144	; 0x90
 801121a:	89a2      	ldrh	r2, [r4, #12]
 801121c:	00c9      	lsls	r1, r1, #3
 801121e:	420a      	tst	r2, r1
 8011220:	d029      	beq.n	8011276 <__ssprint_r+0xa2>
 8011222:	2003      	movs	r0, #3
 8011224:	6921      	ldr	r1, [r4, #16]
 8011226:	1a5b      	subs	r3, r3, r1
 8011228:	9304      	str	r3, [sp, #16]
 801122a:	6963      	ldr	r3, [r4, #20]
 801122c:	4343      	muls	r3, r0
 801122e:	0fdd      	lsrs	r5, r3, #31
 8011230:	18ed      	adds	r5, r5, r3
 8011232:	9b04      	ldr	r3, [sp, #16]
 8011234:	9801      	ldr	r0, [sp, #4]
 8011236:	3301      	adds	r3, #1
 8011238:	181b      	adds	r3, r3, r0
 801123a:	106d      	asrs	r5, r5, #1
 801123c:	42ab      	cmp	r3, r5
 801123e:	d900      	bls.n	8011242 <__ssprint_r+0x6e>
 8011240:	001d      	movs	r5, r3
 8011242:	0552      	lsls	r2, r2, #21
 8011244:	d532      	bpl.n	80112ac <__ssprint_r+0xd8>
 8011246:	0029      	movs	r1, r5
 8011248:	9805      	ldr	r0, [sp, #20]
 801124a:	f7f9 fa35 	bl	800a6b8 <_malloc_r>
 801124e:	1e06      	subs	r6, r0, #0
 8011250:	d036      	beq.n	80112c0 <__ssprint_r+0xec>
 8011252:	9a04      	ldr	r2, [sp, #16]
 8011254:	6921      	ldr	r1, [r4, #16]
 8011256:	f7fa fd94 	bl	800bd82 <memcpy>
 801125a:	89a2      	ldrh	r2, [r4, #12]
 801125c:	4b1e      	ldr	r3, [pc, #120]	; (80112d8 <__ssprint_r+0x104>)
 801125e:	401a      	ands	r2, r3
 8011260:	2380      	movs	r3, #128	; 0x80
 8011262:	4313      	orrs	r3, r2
 8011264:	81a3      	strh	r3, [r4, #12]
 8011266:	9b04      	ldr	r3, [sp, #16]
 8011268:	6126      	str	r6, [r4, #16]
 801126a:	18f6      	adds	r6, r6, r3
 801126c:	6026      	str	r6, [r4, #0]
 801126e:	6165      	str	r5, [r4, #20]
 8011270:	9e01      	ldr	r6, [sp, #4]
 8011272:	1aed      	subs	r5, r5, r3
 8011274:	60a5      	str	r5, [r4, #8]
 8011276:	9b01      	ldr	r3, [sp, #4]
 8011278:	429e      	cmp	r6, r3
 801127a:	d900      	bls.n	801127e <__ssprint_r+0xaa>
 801127c:	001e      	movs	r6, r3
 801127e:	0032      	movs	r2, r6
 8011280:	9902      	ldr	r1, [sp, #8]
 8011282:	6820      	ldr	r0, [r4, #0]
 8011284:	f001 f86d 	bl	8012362 <memmove>
 8011288:	9a01      	ldr	r2, [sp, #4]
 801128a:	68a3      	ldr	r3, [r4, #8]
 801128c:	4694      	mov	ip, r2
 801128e:	1b9b      	subs	r3, r3, r6
 8011290:	60a3      	str	r3, [r4, #8]
 8011292:	6823      	ldr	r3, [r4, #0]
 8011294:	199b      	adds	r3, r3, r6
 8011296:	6023      	str	r3, [r4, #0]
 8011298:	9b02      	ldr	r3, [sp, #8]
 801129a:	4463      	add	r3, ip
 801129c:	9302      	str	r3, [sp, #8]
 801129e:	68bb      	ldr	r3, [r7, #8]
 80112a0:	1a9b      	subs	r3, r3, r2
 80112a2:	60bb      	str	r3, [r7, #8]
 80112a4:	d0a3      	beq.n	80111ee <__ssprint_r+0x1a>
 80112a6:	2300      	movs	r3, #0
 80112a8:	9301      	str	r3, [sp, #4]
 80112aa:	e7ae      	b.n	801120a <__ssprint_r+0x36>
 80112ac:	002a      	movs	r2, r5
 80112ae:	9805      	ldr	r0, [sp, #20]
 80112b0:	f7ff fbc0 	bl	8010a34 <_realloc_r>
 80112b4:	1e06      	subs	r6, r0, #0
 80112b6:	d1d6      	bne.n	8011266 <__ssprint_r+0x92>
 80112b8:	6921      	ldr	r1, [r4, #16]
 80112ba:	9805      	ldr	r0, [sp, #20]
 80112bc:	f7fa fddc 	bl	800be78 <_free_r>
 80112c0:	230c      	movs	r3, #12
 80112c2:	9a05      	ldr	r2, [sp, #20]
 80112c4:	2001      	movs	r0, #1
 80112c6:	6013      	str	r3, [r2, #0]
 80112c8:	89a2      	ldrh	r2, [r4, #12]
 80112ca:	3334      	adds	r3, #52	; 0x34
 80112cc:	4313      	orrs	r3, r2
 80112ce:	81a3      	strh	r3, [r4, #12]
 80112d0:	2300      	movs	r3, #0
 80112d2:	4240      	negs	r0, r0
 80112d4:	60bb      	str	r3, [r7, #8]
 80112d6:	e78b      	b.n	80111f0 <__ssprint_r+0x1c>
 80112d8:	fffffb7f 	.word	0xfffffb7f

080112dc <_sungetc_r>:
 80112dc:	b570      	push	{r4, r5, r6, lr}
 80112de:	0014      	movs	r4, r2
 80112e0:	1c4b      	adds	r3, r1, #1
 80112e2:	d103      	bne.n	80112ec <_sungetc_r+0x10>
 80112e4:	2501      	movs	r5, #1
 80112e6:	426d      	negs	r5, r5
 80112e8:	0028      	movs	r0, r5
 80112ea:	bd70      	pop	{r4, r5, r6, pc}
 80112ec:	8993      	ldrh	r3, [r2, #12]
 80112ee:	2220      	movs	r2, #32
 80112f0:	4393      	bics	r3, r2
 80112f2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80112f4:	81a3      	strh	r3, [r4, #12]
 80112f6:	b2ce      	uxtb	r6, r1
 80112f8:	6863      	ldr	r3, [r4, #4]
 80112fa:	b2cd      	uxtb	r5, r1
 80112fc:	2a00      	cmp	r2, #0
 80112fe:	d010      	beq.n	8011322 <_sungetc_r+0x46>
 8011300:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8011302:	429a      	cmp	r2, r3
 8011304:	dd07      	ble.n	8011316 <_sungetc_r+0x3a>
 8011306:	6823      	ldr	r3, [r4, #0]
 8011308:	3b01      	subs	r3, #1
 801130a:	6023      	str	r3, [r4, #0]
 801130c:	701e      	strb	r6, [r3, #0]
 801130e:	6863      	ldr	r3, [r4, #4]
 8011310:	3301      	adds	r3, #1
 8011312:	6063      	str	r3, [r4, #4]
 8011314:	e7e8      	b.n	80112e8 <_sungetc_r+0xc>
 8011316:	0021      	movs	r1, r4
 8011318:	f000 ff1a 	bl	8012150 <__submore>
 801131c:	2800      	cmp	r0, #0
 801131e:	d0f2      	beq.n	8011306 <_sungetc_r+0x2a>
 8011320:	e7e0      	b.n	80112e4 <_sungetc_r+0x8>
 8011322:	6921      	ldr	r1, [r4, #16]
 8011324:	6822      	ldr	r2, [r4, #0]
 8011326:	2900      	cmp	r1, #0
 8011328:	d007      	beq.n	801133a <_sungetc_r+0x5e>
 801132a:	4291      	cmp	r1, r2
 801132c:	d205      	bcs.n	801133a <_sungetc_r+0x5e>
 801132e:	1e51      	subs	r1, r2, #1
 8011330:	7808      	ldrb	r0, [r1, #0]
 8011332:	42a8      	cmp	r0, r5
 8011334:	d101      	bne.n	801133a <_sungetc_r+0x5e>
 8011336:	6021      	str	r1, [r4, #0]
 8011338:	e7ea      	b.n	8011310 <_sungetc_r+0x34>
 801133a:	63e3      	str	r3, [r4, #60]	; 0x3c
 801133c:	0023      	movs	r3, r4
 801133e:	3340      	adds	r3, #64	; 0x40
 8011340:	6323      	str	r3, [r4, #48]	; 0x30
 8011342:	2303      	movs	r3, #3
 8011344:	6363      	str	r3, [r4, #52]	; 0x34
 8011346:	0023      	movs	r3, r4
 8011348:	3342      	adds	r3, #66	; 0x42
 801134a:	63a2      	str	r2, [r4, #56]	; 0x38
 801134c:	701e      	strb	r6, [r3, #0]
 801134e:	6023      	str	r3, [r4, #0]
 8011350:	2301      	movs	r3, #1
 8011352:	e7de      	b.n	8011312 <_sungetc_r+0x36>

08011354 <__ssrefill_r>:
 8011354:	b510      	push	{r4, lr}
 8011356:	000c      	movs	r4, r1
 8011358:	6b09      	ldr	r1, [r1, #48]	; 0x30
 801135a:	2900      	cmp	r1, #0
 801135c:	d00e      	beq.n	801137c <__ssrefill_r+0x28>
 801135e:	0023      	movs	r3, r4
 8011360:	3340      	adds	r3, #64	; 0x40
 8011362:	4299      	cmp	r1, r3
 8011364:	d001      	beq.n	801136a <__ssrefill_r+0x16>
 8011366:	f7fa fd87 	bl	800be78 <_free_r>
 801136a:	2000      	movs	r0, #0
 801136c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801136e:	6320      	str	r0, [r4, #48]	; 0x30
 8011370:	6063      	str	r3, [r4, #4]
 8011372:	4283      	cmp	r3, r0
 8011374:	d002      	beq.n	801137c <__ssrefill_r+0x28>
 8011376:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011378:	6023      	str	r3, [r4, #0]
 801137a:	bd10      	pop	{r4, pc}
 801137c:	6923      	ldr	r3, [r4, #16]
 801137e:	2001      	movs	r0, #1
 8011380:	6023      	str	r3, [r4, #0]
 8011382:	2300      	movs	r3, #0
 8011384:	89a2      	ldrh	r2, [r4, #12]
 8011386:	6063      	str	r3, [r4, #4]
 8011388:	3320      	adds	r3, #32
 801138a:	4313      	orrs	r3, r2
 801138c:	81a3      	strh	r3, [r4, #12]
 801138e:	4240      	negs	r0, r0
 8011390:	e7f3      	b.n	801137a <__ssrefill_r+0x26>

08011392 <_sfread_r>:
 8011392:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011394:	0014      	movs	r4, r2
 8011396:	435c      	muls	r4, r3
 8011398:	b087      	sub	sp, #28
 801139a:	1e26      	subs	r6, r4, #0
 801139c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801139e:	9005      	str	r0, [sp, #20]
 80113a0:	9101      	str	r1, [sp, #4]
 80113a2:	9202      	str	r2, [sp, #8]
 80113a4:	9303      	str	r3, [sp, #12]
 80113a6:	d11e      	bne.n	80113e6 <_sfread_r+0x54>
 80113a8:	0020      	movs	r0, r4
 80113aa:	b007      	add	sp, #28
 80113ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80113ae:	003a      	movs	r2, r7
 80113b0:	9801      	ldr	r0, [sp, #4]
 80113b2:	f7fa fce6 	bl	800bd82 <memcpy>
 80113b6:	682b      	ldr	r3, [r5, #0]
 80113b8:	0029      	movs	r1, r5
 80113ba:	19db      	adds	r3, r3, r7
 80113bc:	602b      	str	r3, [r5, #0]
 80113be:	2300      	movs	r3, #0
 80113c0:	606b      	str	r3, [r5, #4]
 80113c2:	9b01      	ldr	r3, [sp, #4]
 80113c4:	9805      	ldr	r0, [sp, #20]
 80113c6:	19db      	adds	r3, r3, r7
 80113c8:	9301      	str	r3, [sp, #4]
 80113ca:	1bf3      	subs	r3, r6, r7
 80113cc:	9304      	str	r3, [sp, #16]
 80113ce:	f7ff ffc1 	bl	8011354 <__ssrefill_r>
 80113d2:	2800      	cmp	r0, #0
 80113d4:	d006      	beq.n	80113e4 <_sfread_r+0x52>
 80113d6:	193c      	adds	r4, r7, r4
 80113d8:	1ba0      	subs	r0, r4, r6
 80113da:	9902      	ldr	r1, [sp, #8]
 80113dc:	f7ee feae 	bl	800013c <__udivsi3>
 80113e0:	0004      	movs	r4, r0
 80113e2:	e7e1      	b.n	80113a8 <_sfread_r+0x16>
 80113e4:	9e04      	ldr	r6, [sp, #16]
 80113e6:	686f      	ldr	r7, [r5, #4]
 80113e8:	6829      	ldr	r1, [r5, #0]
 80113ea:	42b7      	cmp	r7, r6
 80113ec:	d3df      	bcc.n	80113ae <_sfread_r+0x1c>
 80113ee:	0032      	movs	r2, r6
 80113f0:	9801      	ldr	r0, [sp, #4]
 80113f2:	f7fa fcc6 	bl	800bd82 <memcpy>
 80113f6:	686b      	ldr	r3, [r5, #4]
 80113f8:	9c03      	ldr	r4, [sp, #12]
 80113fa:	1b9b      	subs	r3, r3, r6
 80113fc:	606b      	str	r3, [r5, #4]
 80113fe:	682b      	ldr	r3, [r5, #0]
 8011400:	199b      	adds	r3, r3, r6
 8011402:	602b      	str	r3, [r5, #0]
 8011404:	e7d0      	b.n	80113a8 <_sfread_r+0x16>

08011406 <__sprint_r>:
 8011406:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011408:	6893      	ldr	r3, [r2, #8]
 801140a:	b085      	sub	sp, #20
 801140c:	9001      	str	r0, [sp, #4]
 801140e:	000d      	movs	r5, r1
 8011410:	0014      	movs	r4, r2
 8011412:	1e18      	subs	r0, r3, #0
 8011414:	d018      	beq.n	8011448 <__sprint_r+0x42>
 8011416:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8011418:	049b      	lsls	r3, r3, #18
 801141a:	d524      	bpl.n	8011466 <__sprint_r+0x60>
 801141c:	6817      	ldr	r7, [r2, #0]
 801141e:	2600      	movs	r6, #0
 8011420:	683b      	ldr	r3, [r7, #0]
 8011422:	9302      	str	r3, [sp, #8]
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	9300      	str	r3, [sp, #0]
 8011428:	089b      	lsrs	r3, r3, #2
 801142a:	9303      	str	r3, [sp, #12]
 801142c:	9b03      	ldr	r3, [sp, #12]
 801142e:	42b3      	cmp	r3, r6
 8011430:	dc0e      	bgt.n	8011450 <__sprint_r+0x4a>
 8011432:	2203      	movs	r2, #3
 8011434:	9b00      	ldr	r3, [sp, #0]
 8011436:	68a0      	ldr	r0, [r4, #8]
 8011438:	4393      	bics	r3, r2
 801143a:	1ac0      	subs	r0, r0, r3
 801143c:	60a0      	str	r0, [r4, #8]
 801143e:	3708      	adds	r7, #8
 8011440:	2800      	cmp	r0, #0
 8011442:	d1ec      	bne.n	801141e <__sprint_r+0x18>
 8011444:	2300      	movs	r3, #0
 8011446:	60a3      	str	r3, [r4, #8]
 8011448:	2300      	movs	r3, #0
 801144a:	6063      	str	r3, [r4, #4]
 801144c:	b005      	add	sp, #20
 801144e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011450:	9902      	ldr	r1, [sp, #8]
 8011452:	00b3      	lsls	r3, r6, #2
 8011454:	58c9      	ldr	r1, [r1, r3]
 8011456:	002a      	movs	r2, r5
 8011458:	9801      	ldr	r0, [sp, #4]
 801145a:	f000 ff59 	bl	8012310 <_fputwc_r>
 801145e:	1c43      	adds	r3, r0, #1
 8011460:	d0f0      	beq.n	8011444 <__sprint_r+0x3e>
 8011462:	3601      	adds	r6, #1
 8011464:	e7e2      	b.n	801142c <__sprint_r+0x26>
 8011466:	9801      	ldr	r0, [sp, #4]
 8011468:	f000 fd14 	bl	8011e94 <__sfvwrite_r>
 801146c:	e7ea      	b.n	8011444 <__sprint_r+0x3e>
	...

08011470 <_vfiprintf_r>:
 8011470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011472:	b0c1      	sub	sp, #260	; 0x104
 8011474:	001c      	movs	r4, r3
 8011476:	001f      	movs	r7, r3
 8011478:	9006      	str	r0, [sp, #24]
 801147a:	9103      	str	r1, [sp, #12]
 801147c:	9207      	str	r2, [sp, #28]
 801147e:	2800      	cmp	r0, #0
 8011480:	d004      	beq.n	801148c <_vfiprintf_r+0x1c>
 8011482:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011484:	2b00      	cmp	r3, #0
 8011486:	d101      	bne.n	801148c <_vfiprintf_r+0x1c>
 8011488:	f7fa fa98 	bl	800b9bc <__sinit>
 801148c:	9b03      	ldr	r3, [sp, #12]
 801148e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011490:	07db      	lsls	r3, r3, #31
 8011492:	d407      	bmi.n	80114a4 <_vfiprintf_r+0x34>
 8011494:	9b03      	ldr	r3, [sp, #12]
 8011496:	899b      	ldrh	r3, [r3, #12]
 8011498:	059b      	lsls	r3, r3, #22
 801149a:	d403      	bmi.n	80114a4 <_vfiprintf_r+0x34>
 801149c:	9b03      	ldr	r3, [sp, #12]
 801149e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80114a0:	f7fa fc62 	bl	800bd68 <__retarget_lock_acquire_recursive>
 80114a4:	9b03      	ldr	r3, [sp, #12]
 80114a6:	220c      	movs	r2, #12
 80114a8:	5e9a      	ldrsh	r2, [r3, r2]
 80114aa:	2380      	movs	r3, #128	; 0x80
 80114ac:	019b      	lsls	r3, r3, #6
 80114ae:	421a      	tst	r2, r3
 80114b0:	d107      	bne.n	80114c2 <_vfiprintf_r+0x52>
 80114b2:	4313      	orrs	r3, r2
 80114b4:	9a03      	ldr	r2, [sp, #12]
 80114b6:	8193      	strh	r3, [r2, #12]
 80114b8:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80114ba:	4aa3      	ldr	r2, [pc, #652]	; (8011748 <_vfiprintf_r+0x2d8>)
 80114bc:	4013      	ands	r3, r2
 80114be:	9a03      	ldr	r2, [sp, #12]
 80114c0:	6653      	str	r3, [r2, #100]	; 0x64
 80114c2:	9b03      	ldr	r3, [sp, #12]
 80114c4:	899b      	ldrh	r3, [r3, #12]
 80114c6:	071b      	lsls	r3, r3, #28
 80114c8:	d503      	bpl.n	80114d2 <_vfiprintf_r+0x62>
 80114ca:	9b03      	ldr	r3, [sp, #12]
 80114cc:	691b      	ldr	r3, [r3, #16]
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d118      	bne.n	8011504 <_vfiprintf_r+0x94>
 80114d2:	9903      	ldr	r1, [sp, #12]
 80114d4:	9806      	ldr	r0, [sp, #24]
 80114d6:	f000 fe79 	bl	80121cc <__swsetup_r>
 80114da:	2800      	cmp	r0, #0
 80114dc:	d012      	beq.n	8011504 <_vfiprintf_r+0x94>
 80114de:	9b03      	ldr	r3, [sp, #12]
 80114e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80114e2:	07db      	lsls	r3, r3, #31
 80114e4:	d505      	bpl.n	80114f2 <_vfiprintf_r+0x82>
 80114e6:	2301      	movs	r3, #1
 80114e8:	425b      	negs	r3, r3
 80114ea:	9308      	str	r3, [sp, #32]
 80114ec:	9808      	ldr	r0, [sp, #32]
 80114ee:	b041      	add	sp, #260	; 0x104
 80114f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80114f2:	9b03      	ldr	r3, [sp, #12]
 80114f4:	899b      	ldrh	r3, [r3, #12]
 80114f6:	059b      	lsls	r3, r3, #22
 80114f8:	d4f5      	bmi.n	80114e6 <_vfiprintf_r+0x76>
 80114fa:	9b03      	ldr	r3, [sp, #12]
 80114fc:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80114fe:	f7fa fc34 	bl	800bd6a <__retarget_lock_release_recursive>
 8011502:	e7f0      	b.n	80114e6 <_vfiprintf_r+0x76>
 8011504:	221a      	movs	r2, #26
 8011506:	9b03      	ldr	r3, [sp, #12]
 8011508:	899b      	ldrh	r3, [r3, #12]
 801150a:	401a      	ands	r2, r3
 801150c:	2a0a      	cmp	r2, #10
 801150e:	d116      	bne.n	801153e <_vfiprintf_r+0xce>
 8011510:	9a03      	ldr	r2, [sp, #12]
 8011512:	210e      	movs	r1, #14
 8011514:	5e52      	ldrsh	r2, [r2, r1]
 8011516:	2a00      	cmp	r2, #0
 8011518:	db11      	blt.n	801153e <_vfiprintf_r+0xce>
 801151a:	9a03      	ldr	r2, [sp, #12]
 801151c:	6e52      	ldr	r2, [r2, #100]	; 0x64
 801151e:	07d2      	lsls	r2, r2, #31
 8011520:	d405      	bmi.n	801152e <_vfiprintf_r+0xbe>
 8011522:	059b      	lsls	r3, r3, #22
 8011524:	d403      	bmi.n	801152e <_vfiprintf_r+0xbe>
 8011526:	9b03      	ldr	r3, [sp, #12]
 8011528:	6d98      	ldr	r0, [r3, #88]	; 0x58
 801152a:	f7fa fc1e 	bl	800bd6a <__retarget_lock_release_recursive>
 801152e:	0023      	movs	r3, r4
 8011530:	9a07      	ldr	r2, [sp, #28]
 8011532:	9903      	ldr	r1, [sp, #12]
 8011534:	9806      	ldr	r0, [sp, #24]
 8011536:	f000 fc69 	bl	8011e0c <__sbprintf>
 801153a:	9008      	str	r0, [sp, #32]
 801153c:	e7d6      	b.n	80114ec <_vfiprintf_r+0x7c>
 801153e:	2300      	movs	r3, #0
 8011540:	ad17      	add	r5, sp, #92	; 0x5c
 8011542:	9514      	str	r5, [sp, #80]	; 0x50
 8011544:	9316      	str	r3, [sp, #88]	; 0x58
 8011546:	9315      	str	r3, [sp, #84]	; 0x54
 8011548:	930c      	str	r3, [sp, #48]	; 0x30
 801154a:	930d      	str	r3, [sp, #52]	; 0x34
 801154c:	930e      	str	r3, [sp, #56]	; 0x38
 801154e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011550:	9308      	str	r3, [sp, #32]
 8011552:	9c07      	ldr	r4, [sp, #28]
 8011554:	7823      	ldrb	r3, [r4, #0]
 8011556:	2b00      	cmp	r3, #0
 8011558:	d002      	beq.n	8011560 <_vfiprintf_r+0xf0>
 801155a:	2b25      	cmp	r3, #37	; 0x25
 801155c:	d000      	beq.n	8011560 <_vfiprintf_r+0xf0>
 801155e:	e08d      	b.n	801167c <_vfiprintf_r+0x20c>
 8011560:	9b07      	ldr	r3, [sp, #28]
 8011562:	1ae6      	subs	r6, r4, r3
 8011564:	429c      	cmp	r4, r3
 8011566:	d016      	beq.n	8011596 <_vfiprintf_r+0x126>
 8011568:	602b      	str	r3, [r5, #0]
 801156a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801156c:	606e      	str	r6, [r5, #4]
 801156e:	199b      	adds	r3, r3, r6
 8011570:	9316      	str	r3, [sp, #88]	; 0x58
 8011572:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011574:	3508      	adds	r5, #8
 8011576:	3301      	adds	r3, #1
 8011578:	9315      	str	r3, [sp, #84]	; 0x54
 801157a:	2b07      	cmp	r3, #7
 801157c:	dd08      	ble.n	8011590 <_vfiprintf_r+0x120>
 801157e:	9903      	ldr	r1, [sp, #12]
 8011580:	9806      	ldr	r0, [sp, #24]
 8011582:	aa14      	add	r2, sp, #80	; 0x50
 8011584:	f7ff ff3f 	bl	8011406 <__sprint_r>
 8011588:	2800      	cmp	r0, #0
 801158a:	d000      	beq.n	801158e <_vfiprintf_r+0x11e>
 801158c:	e3d9      	b.n	8011d42 <_vfiprintf_r+0x8d2>
 801158e:	ad17      	add	r5, sp, #92	; 0x5c
 8011590:	9b08      	ldr	r3, [sp, #32]
 8011592:	199b      	adds	r3, r3, r6
 8011594:	9308      	str	r3, [sp, #32]
 8011596:	7823      	ldrb	r3, [r4, #0]
 8011598:	2b00      	cmp	r3, #0
 801159a:	d101      	bne.n	80115a0 <_vfiprintf_r+0x130>
 801159c:	f000 fbf6 	bl	8011d8c <_vfiprintf_r+0x91c>
 80115a0:	2200      	movs	r2, #0
 80115a2:	a912      	add	r1, sp, #72	; 0x48
 80115a4:	70ca      	strb	r2, [r1, #3]
 80115a6:	2101      	movs	r1, #1
 80115a8:	1c63      	adds	r3, r4, #1
 80115aa:	0014      	movs	r4, r2
 80115ac:	4249      	negs	r1, r1
 80115ae:	9105      	str	r1, [sp, #20]
 80115b0:	9209      	str	r2, [sp, #36]	; 0x24
 80115b2:	1c5a      	adds	r2, r3, #1
 80115b4:	781b      	ldrb	r3, [r3, #0]
 80115b6:	9207      	str	r2, [sp, #28]
 80115b8:	0018      	movs	r0, r3
 80115ba:	3820      	subs	r0, #32
 80115bc:	285a      	cmp	r0, #90	; 0x5a
 80115be:	d900      	bls.n	80115c2 <_vfiprintf_r+0x152>
 80115c0:	e362      	b.n	8011c88 <_vfiprintf_r+0x818>
 80115c2:	f7ee fdb1 	bl	8000128 <__gnu_thumb1_case_uhi>
 80115c6:	0078      	.short	0x0078
 80115c8:	03610361 	.word	0x03610361
 80115cc:	03610081 	.word	0x03610081
 80115d0:	03610361 	.word	0x03610361
 80115d4:	0361005d 	.word	0x0361005d
 80115d8:	00830361 	.word	0x00830361
 80115dc:	0361008b 	.word	0x0361008b
 80115e0:	008f0089 	.word	0x008f0089
 80115e4:	00ad0361 	.word	0x00ad0361
 80115e8:	00af00af 	.word	0x00af00af
 80115ec:	00af00af 	.word	0x00af00af
 80115f0:	00af00af 	.word	0x00af00af
 80115f4:	00af00af 	.word	0x00af00af
 80115f8:	036100af 	.word	0x036100af
 80115fc:	03610361 	.word	0x03610361
 8011600:	03610361 	.word	0x03610361
 8011604:	03610361 	.word	0x03610361
 8011608:	03610361 	.word	0x03610361
 801160c:	00e600da 	.word	0x00e600da
 8011610:	03610361 	.word	0x03610361
 8011614:	03610361 	.word	0x03610361
 8011618:	03610361 	.word	0x03610361
 801161c:	03610361 	.word	0x03610361
 8011620:	03610361 	.word	0x03610361
 8011624:	03610143 	.word	0x03610143
 8011628:	03610361 	.word	0x03610361
 801162c:	03610182 	.word	0x03610182
 8011630:	0361027c 	.word	0x0361027c
 8011634:	02ae0361 	.word	0x02ae0361
 8011638:	03610361 	.word	0x03610361
 801163c:	03610361 	.word	0x03610361
 8011640:	03610361 	.word	0x03610361
 8011644:	03610361 	.word	0x03610361
 8011648:	03610361 	.word	0x03610361
 801164c:	00e800da 	.word	0x00e800da
 8011650:	03610361 	.word	0x03610361
 8011654:	00c30361 	.word	0x00c30361
 8011658:	00d600e8 	.word	0x00d600e8
 801165c:	00cf0361 	.word	0x00cf0361
 8011660:	01260361 	.word	0x01260361
 8011664:	01740145 	.word	0x01740145
 8011668:	036100d6 	.word	0x036100d6
 801166c:	007f0182 	.word	0x007f0182
 8011670:	0361027e 	.word	0x0361027e
 8011674:	02cd0361 	.word	0x02cd0361
 8011678:	007f0361 	.word	0x007f0361
 801167c:	3401      	adds	r4, #1
 801167e:	e769      	b.n	8011554 <_vfiprintf_r+0xe4>
 8011680:	9806      	ldr	r0, [sp, #24]
 8011682:	f7fe fa47 	bl	800fb14 <_localeconv_r>
 8011686:	6843      	ldr	r3, [r0, #4]
 8011688:	0018      	movs	r0, r3
 801168a:	930f      	str	r3, [sp, #60]	; 0x3c
 801168c:	f7ee fd3a 	bl	8000104 <strlen>
 8011690:	900e      	str	r0, [sp, #56]	; 0x38
 8011692:	9806      	ldr	r0, [sp, #24]
 8011694:	f7fe fa3e 	bl	800fb14 <_localeconv_r>
 8011698:	6883      	ldr	r3, [r0, #8]
 801169a:	930d      	str	r3, [sp, #52]	; 0x34
 801169c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d010      	beq.n	80116c4 <_vfiprintf_r+0x254>
 80116a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d00d      	beq.n	80116c4 <_vfiprintf_r+0x254>
 80116a8:	781b      	ldrb	r3, [r3, #0]
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d00a      	beq.n	80116c4 <_vfiprintf_r+0x254>
 80116ae:	2380      	movs	r3, #128	; 0x80
 80116b0:	00db      	lsls	r3, r3, #3
 80116b2:	431c      	orrs	r4, r3
 80116b4:	e006      	b.n	80116c4 <_vfiprintf_r+0x254>
 80116b6:	ab12      	add	r3, sp, #72	; 0x48
 80116b8:	78da      	ldrb	r2, [r3, #3]
 80116ba:	3303      	adds	r3, #3
 80116bc:	2a00      	cmp	r2, #0
 80116be:	d101      	bne.n	80116c4 <_vfiprintf_r+0x254>
 80116c0:	3220      	adds	r2, #32
 80116c2:	701a      	strb	r2, [r3, #0]
 80116c4:	9b07      	ldr	r3, [sp, #28]
 80116c6:	e774      	b.n	80115b2 <_vfiprintf_r+0x142>
 80116c8:	2301      	movs	r3, #1
 80116ca:	e7f2      	b.n	80116b2 <_vfiprintf_r+0x242>
 80116cc:	cf08      	ldmia	r7!, {r3}
 80116ce:	9309      	str	r3, [sp, #36]	; 0x24
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	daf7      	bge.n	80116c4 <_vfiprintf_r+0x254>
 80116d4:	425b      	negs	r3, r3
 80116d6:	9309      	str	r3, [sp, #36]	; 0x24
 80116d8:	2304      	movs	r3, #4
 80116da:	e7ea      	b.n	80116b2 <_vfiprintf_r+0x242>
 80116dc:	222b      	movs	r2, #43	; 0x2b
 80116de:	ab12      	add	r3, sp, #72	; 0x48
 80116e0:	70da      	strb	r2, [r3, #3]
 80116e2:	e7ef      	b.n	80116c4 <_vfiprintf_r+0x254>
 80116e4:	9b07      	ldr	r3, [sp, #28]
 80116e6:	1c5a      	adds	r2, r3, #1
 80116e8:	781b      	ldrb	r3, [r3, #0]
 80116ea:	2b2a      	cmp	r3, #42	; 0x2a
 80116ec:	d00f      	beq.n	801170e <_vfiprintf_r+0x29e>
 80116ee:	2100      	movs	r1, #0
 80116f0:	9105      	str	r1, [sp, #20]
 80116f2:	0019      	movs	r1, r3
 80116f4:	3930      	subs	r1, #48	; 0x30
 80116f6:	9207      	str	r2, [sp, #28]
 80116f8:	2909      	cmp	r1, #9
 80116fa:	d900      	bls.n	80116fe <_vfiprintf_r+0x28e>
 80116fc:	e75c      	b.n	80115b8 <_vfiprintf_r+0x148>
 80116fe:	200a      	movs	r0, #10
 8011700:	9b05      	ldr	r3, [sp, #20]
 8011702:	4343      	muls	r3, r0
 8011704:	185b      	adds	r3, r3, r1
 8011706:	9305      	str	r3, [sp, #20]
 8011708:	7813      	ldrb	r3, [r2, #0]
 801170a:	3201      	adds	r2, #1
 801170c:	e7f1      	b.n	80116f2 <_vfiprintf_r+0x282>
 801170e:	cf08      	ldmia	r7!, {r3}
 8011710:	9305      	str	r3, [sp, #20]
 8011712:	2b00      	cmp	r3, #0
 8011714:	da02      	bge.n	801171c <_vfiprintf_r+0x2ac>
 8011716:	2301      	movs	r3, #1
 8011718:	425b      	negs	r3, r3
 801171a:	9305      	str	r3, [sp, #20]
 801171c:	9207      	str	r2, [sp, #28]
 801171e:	e7d1      	b.n	80116c4 <_vfiprintf_r+0x254>
 8011720:	2380      	movs	r3, #128	; 0x80
 8011722:	e7c6      	b.n	80116b2 <_vfiprintf_r+0x242>
 8011724:	2100      	movs	r1, #0
 8011726:	9a07      	ldr	r2, [sp, #28]
 8011728:	9109      	str	r1, [sp, #36]	; 0x24
 801172a:	200a      	movs	r0, #10
 801172c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801172e:	3b30      	subs	r3, #48	; 0x30
 8011730:	4341      	muls	r1, r0
 8011732:	185b      	adds	r3, r3, r1
 8011734:	9309      	str	r3, [sp, #36]	; 0x24
 8011736:	0013      	movs	r3, r2
 8011738:	781b      	ldrb	r3, [r3, #0]
 801173a:	3201      	adds	r2, #1
 801173c:	0019      	movs	r1, r3
 801173e:	3930      	subs	r1, #48	; 0x30
 8011740:	9207      	str	r2, [sp, #28]
 8011742:	2909      	cmp	r1, #9
 8011744:	d9f1      	bls.n	801172a <_vfiprintf_r+0x2ba>
 8011746:	e737      	b.n	80115b8 <_vfiprintf_r+0x148>
 8011748:	ffffdfff 	.word	0xffffdfff
 801174c:	9b07      	ldr	r3, [sp, #28]
 801174e:	781b      	ldrb	r3, [r3, #0]
 8011750:	2b68      	cmp	r3, #104	; 0x68
 8011752:	d105      	bne.n	8011760 <_vfiprintf_r+0x2f0>
 8011754:	9b07      	ldr	r3, [sp, #28]
 8011756:	3301      	adds	r3, #1
 8011758:	9307      	str	r3, [sp, #28]
 801175a:	2380      	movs	r3, #128	; 0x80
 801175c:	009b      	lsls	r3, r3, #2
 801175e:	e7a8      	b.n	80116b2 <_vfiprintf_r+0x242>
 8011760:	2340      	movs	r3, #64	; 0x40
 8011762:	e7a6      	b.n	80116b2 <_vfiprintf_r+0x242>
 8011764:	9b07      	ldr	r3, [sp, #28]
 8011766:	781b      	ldrb	r3, [r3, #0]
 8011768:	2b6c      	cmp	r3, #108	; 0x6c
 801176a:	d104      	bne.n	8011776 <_vfiprintf_r+0x306>
 801176c:	9b07      	ldr	r3, [sp, #28]
 801176e:	3301      	adds	r3, #1
 8011770:	9307      	str	r3, [sp, #28]
 8011772:	2320      	movs	r3, #32
 8011774:	e79d      	b.n	80116b2 <_vfiprintf_r+0x242>
 8011776:	2310      	movs	r3, #16
 8011778:	e79b      	b.n	80116b2 <_vfiprintf_r+0x242>
 801177a:	003a      	movs	r2, r7
 801177c:	ca08      	ldmia	r2!, {r3}
 801177e:	ae27      	add	r6, sp, #156	; 0x9c
 8011780:	7033      	strb	r3, [r6, #0]
 8011782:	2300      	movs	r3, #0
 8011784:	9204      	str	r2, [sp, #16]
 8011786:	aa12      	add	r2, sp, #72	; 0x48
 8011788:	70d3      	strb	r3, [r2, #3]
 801178a:	2201      	movs	r2, #1
 801178c:	930b      	str	r3, [sp, #44]	; 0x2c
 801178e:	9205      	str	r2, [sp, #20]
 8011790:	e0b0      	b.n	80118f4 <_vfiprintf_r+0x484>
 8011792:	2310      	movs	r3, #16
 8011794:	431c      	orrs	r4, r3
 8011796:	06a3      	lsls	r3, r4, #26
 8011798:	d52a      	bpl.n	80117f0 <_vfiprintf_r+0x380>
 801179a:	2307      	movs	r3, #7
 801179c:	3707      	adds	r7, #7
 801179e:	439f      	bics	r7, r3
 80117a0:	0039      	movs	r1, r7
 80117a2:	c90c      	ldmia	r1!, {r2, r3}
 80117a4:	9200      	str	r2, [sp, #0]
 80117a6:	9301      	str	r3, [sp, #4]
 80117a8:	9104      	str	r1, [sp, #16]
 80117aa:	9a01      	ldr	r2, [sp, #4]
 80117ac:	2301      	movs	r3, #1
 80117ae:	2a00      	cmp	r2, #0
 80117b0:	da09      	bge.n	80117c6 <_vfiprintf_r+0x356>
 80117b2:	9e00      	ldr	r6, [sp, #0]
 80117b4:	9f01      	ldr	r7, [sp, #4]
 80117b6:	2200      	movs	r2, #0
 80117b8:	4271      	negs	r1, r6
 80117ba:	41ba      	sbcs	r2, r7
 80117bc:	9100      	str	r1, [sp, #0]
 80117be:	9201      	str	r2, [sp, #4]
 80117c0:	212d      	movs	r1, #45	; 0x2d
 80117c2:	aa12      	add	r2, sp, #72	; 0x48
 80117c4:	70d1      	strb	r1, [r2, #3]
 80117c6:	9901      	ldr	r1, [sp, #4]
 80117c8:	9a00      	ldr	r2, [sp, #0]
 80117ca:	430a      	orrs	r2, r1
 80117cc:	9905      	ldr	r1, [sp, #20]
 80117ce:	3101      	adds	r1, #1
 80117d0:	d100      	bne.n	80117d4 <_vfiprintf_r+0x364>
 80117d2:	e2e9      	b.n	8011da8 <_vfiprintf_r+0x938>
 80117d4:	2180      	movs	r1, #128	; 0x80
 80117d6:	0027      	movs	r7, r4
 80117d8:	438f      	bics	r7, r1
 80117da:	2a00      	cmp	r2, #0
 80117dc:	d000      	beq.n	80117e0 <_vfiprintf_r+0x370>
 80117de:	e2e7      	b.n	8011db0 <_vfiprintf_r+0x940>
 80117e0:	9a05      	ldr	r2, [sp, #20]
 80117e2:	2a00      	cmp	r2, #0
 80117e4:	d100      	bne.n	80117e8 <_vfiprintf_r+0x378>
 80117e6:	e243      	b.n	8011c70 <_vfiprintf_r+0x800>
 80117e8:	2b01      	cmp	r3, #1
 80117ea:	d000      	beq.n	80117ee <_vfiprintf_r+0x37e>
 80117ec:	e2e3      	b.n	8011db6 <_vfiprintf_r+0x946>
 80117ee:	e1e7      	b.n	8011bc0 <_vfiprintf_r+0x750>
 80117f0:	003a      	movs	r2, r7
 80117f2:	ca08      	ldmia	r2!, {r3}
 80117f4:	9204      	str	r2, [sp, #16]
 80117f6:	06e2      	lsls	r2, r4, #27
 80117f8:	d503      	bpl.n	8011802 <_vfiprintf_r+0x392>
 80117fa:	9300      	str	r3, [sp, #0]
 80117fc:	17db      	asrs	r3, r3, #31
 80117fe:	9301      	str	r3, [sp, #4]
 8011800:	e7d3      	b.n	80117aa <_vfiprintf_r+0x33a>
 8011802:	0662      	lsls	r2, r4, #25
 8011804:	d501      	bpl.n	801180a <_vfiprintf_r+0x39a>
 8011806:	b21b      	sxth	r3, r3
 8011808:	e7f7      	b.n	80117fa <_vfiprintf_r+0x38a>
 801180a:	05a2      	lsls	r2, r4, #22
 801180c:	d5f5      	bpl.n	80117fa <_vfiprintf_r+0x38a>
 801180e:	b25b      	sxtb	r3, r3
 8011810:	e7f3      	b.n	80117fa <_vfiprintf_r+0x38a>
 8011812:	1d3b      	adds	r3, r7, #4
 8011814:	9304      	str	r3, [sp, #16]
 8011816:	06a3      	lsls	r3, r4, #26
 8011818:	d506      	bpl.n	8011828 <_vfiprintf_r+0x3b8>
 801181a:	683b      	ldr	r3, [r7, #0]
 801181c:	9a08      	ldr	r2, [sp, #32]
 801181e:	601a      	str	r2, [r3, #0]
 8011820:	17d2      	asrs	r2, r2, #31
 8011822:	605a      	str	r2, [r3, #4]
 8011824:	9f04      	ldr	r7, [sp, #16]
 8011826:	e694      	b.n	8011552 <_vfiprintf_r+0xe2>
 8011828:	06e3      	lsls	r3, r4, #27
 801182a:	d503      	bpl.n	8011834 <_vfiprintf_r+0x3c4>
 801182c:	683b      	ldr	r3, [r7, #0]
 801182e:	9a08      	ldr	r2, [sp, #32]
 8011830:	601a      	str	r2, [r3, #0]
 8011832:	e7f7      	b.n	8011824 <_vfiprintf_r+0x3b4>
 8011834:	0663      	lsls	r3, r4, #25
 8011836:	d503      	bpl.n	8011840 <_vfiprintf_r+0x3d0>
 8011838:	683b      	ldr	r3, [r7, #0]
 801183a:	9a08      	ldr	r2, [sp, #32]
 801183c:	801a      	strh	r2, [r3, #0]
 801183e:	e7f1      	b.n	8011824 <_vfiprintf_r+0x3b4>
 8011840:	05a4      	lsls	r4, r4, #22
 8011842:	d5f3      	bpl.n	801182c <_vfiprintf_r+0x3bc>
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	9a08      	ldr	r2, [sp, #32]
 8011848:	701a      	strb	r2, [r3, #0]
 801184a:	e7eb      	b.n	8011824 <_vfiprintf_r+0x3b4>
 801184c:	2310      	movs	r3, #16
 801184e:	431c      	orrs	r4, r3
 8011850:	2320      	movs	r3, #32
 8011852:	0020      	movs	r0, r4
 8011854:	4018      	ands	r0, r3
 8011856:	421c      	tst	r4, r3
 8011858:	d00d      	beq.n	8011876 <_vfiprintf_r+0x406>
 801185a:	3b19      	subs	r3, #25
 801185c:	3707      	adds	r7, #7
 801185e:	439f      	bics	r7, r3
 8011860:	0039      	movs	r1, r7
 8011862:	c90c      	ldmia	r1!, {r2, r3}
 8011864:	9200      	str	r2, [sp, #0]
 8011866:	9301      	str	r3, [sp, #4]
 8011868:	9104      	str	r1, [sp, #16]
 801186a:	4bcc      	ldr	r3, [pc, #816]	; (8011b9c <_vfiprintf_r+0x72c>)
 801186c:	401c      	ands	r4, r3
 801186e:	2300      	movs	r3, #0
 8011870:	2100      	movs	r1, #0
 8011872:	aa12      	add	r2, sp, #72	; 0x48
 8011874:	e7a6      	b.n	80117c4 <_vfiprintf_r+0x354>
 8011876:	003a      	movs	r2, r7
 8011878:	ca08      	ldmia	r2!, {r3}
 801187a:	0021      	movs	r1, r4
 801187c:	9204      	str	r2, [sp, #16]
 801187e:	2210      	movs	r2, #16
 8011880:	4011      	ands	r1, r2
 8011882:	4214      	tst	r4, r2
 8011884:	d002      	beq.n	801188c <_vfiprintf_r+0x41c>
 8011886:	9300      	str	r3, [sp, #0]
 8011888:	9001      	str	r0, [sp, #4]
 801188a:	e7ee      	b.n	801186a <_vfiprintf_r+0x3fa>
 801188c:	2240      	movs	r2, #64	; 0x40
 801188e:	0020      	movs	r0, r4
 8011890:	4010      	ands	r0, r2
 8011892:	4214      	tst	r4, r2
 8011894:	d003      	beq.n	801189e <_vfiprintf_r+0x42e>
 8011896:	b29b      	uxth	r3, r3
 8011898:	9300      	str	r3, [sp, #0]
 801189a:	9101      	str	r1, [sp, #4]
 801189c:	e7e5      	b.n	801186a <_vfiprintf_r+0x3fa>
 801189e:	2280      	movs	r2, #128	; 0x80
 80118a0:	0021      	movs	r1, r4
 80118a2:	0092      	lsls	r2, r2, #2
 80118a4:	4011      	ands	r1, r2
 80118a6:	4214      	tst	r4, r2
 80118a8:	d0f6      	beq.n	8011898 <_vfiprintf_r+0x428>
 80118aa:	b2db      	uxtb	r3, r3
 80118ac:	e7eb      	b.n	8011886 <_vfiprintf_r+0x416>
 80118ae:	003b      	movs	r3, r7
 80118b0:	cb04      	ldmia	r3!, {r2}
 80118b2:	49bb      	ldr	r1, [pc, #748]	; (8011ba0 <_vfiprintf_r+0x730>)
 80118b4:	9304      	str	r3, [sp, #16]
 80118b6:	2300      	movs	r3, #0
 80118b8:	9200      	str	r2, [sp, #0]
 80118ba:	aa13      	add	r2, sp, #76	; 0x4c
 80118bc:	8011      	strh	r1, [r2, #0]
 80118be:	4ab9      	ldr	r2, [pc, #740]	; (8011ba4 <_vfiprintf_r+0x734>)
 80118c0:	9301      	str	r3, [sp, #4]
 80118c2:	3302      	adds	r3, #2
 80118c4:	431c      	orrs	r4, r3
 80118c6:	920c      	str	r2, [sp, #48]	; 0x30
 80118c8:	e7d2      	b.n	8011870 <_vfiprintf_r+0x400>
 80118ca:	003b      	movs	r3, r7
 80118cc:	2700      	movs	r7, #0
 80118ce:	cb40      	ldmia	r3!, {r6}
 80118d0:	9304      	str	r3, [sp, #16]
 80118d2:	ab12      	add	r3, sp, #72	; 0x48
 80118d4:	70df      	strb	r7, [r3, #3]
 80118d6:	9b05      	ldr	r3, [sp, #20]
 80118d8:	3301      	adds	r3, #1
 80118da:	d100      	bne.n	80118de <_vfiprintf_r+0x46e>
 80118dc:	e0ea      	b.n	8011ab4 <_vfiprintf_r+0x644>
 80118de:	0039      	movs	r1, r7
 80118e0:	0030      	movs	r0, r6
 80118e2:	9a05      	ldr	r2, [sp, #20]
 80118e4:	f7fe f92e 	bl	800fb44 <memchr>
 80118e8:	900b      	str	r0, [sp, #44]	; 0x2c
 80118ea:	42b8      	cmp	r0, r7
 80118ec:	d002      	beq.n	80118f4 <_vfiprintf_r+0x484>
 80118ee:	1b83      	subs	r3, r0, r6
 80118f0:	9305      	str	r3, [sp, #20]
 80118f2:	970b      	str	r7, [sp, #44]	; 0x2c
 80118f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80118f6:	9a05      	ldr	r2, [sp, #20]
 80118f8:	930a      	str	r3, [sp, #40]	; 0x28
 80118fa:	4293      	cmp	r3, r2
 80118fc:	da00      	bge.n	8011900 <_vfiprintf_r+0x490>
 80118fe:	920a      	str	r2, [sp, #40]	; 0x28
 8011900:	ab12      	add	r3, sp, #72	; 0x48
 8011902:	3303      	adds	r3, #3
 8011904:	781b      	ldrb	r3, [r3, #0]
 8011906:	1e5a      	subs	r2, r3, #1
 8011908:	4193      	sbcs	r3, r2
 801190a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801190c:	18d3      	adds	r3, r2, r3
 801190e:	930a      	str	r3, [sp, #40]	; 0x28
 8011910:	0022      	movs	r2, r4
 8011912:	2302      	movs	r3, #2
 8011914:	401a      	ands	r2, r3
 8011916:	9210      	str	r2, [sp, #64]	; 0x40
 8011918:	421c      	tst	r4, r3
 801191a:	d002      	beq.n	8011922 <_vfiprintf_r+0x4b2>
 801191c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801191e:	3302      	adds	r3, #2
 8011920:	930a      	str	r3, [sp, #40]	; 0x28
 8011922:	2384      	movs	r3, #132	; 0x84
 8011924:	0022      	movs	r2, r4
 8011926:	401a      	ands	r2, r3
 8011928:	9211      	str	r2, [sp, #68]	; 0x44
 801192a:	421c      	tst	r4, r3
 801192c:	d11e      	bne.n	801196c <_vfiprintf_r+0x4fc>
 801192e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011930:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011932:	1a9f      	subs	r7, r3, r2
 8011934:	2f00      	cmp	r7, #0
 8011936:	dd19      	ble.n	801196c <_vfiprintf_r+0x4fc>
 8011938:	0029      	movs	r1, r5
 801193a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801193c:	489a      	ldr	r0, [pc, #616]	; (8011ba8 <_vfiprintf_r+0x738>)
 801193e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011940:	3301      	adds	r3, #1
 8011942:	3108      	adds	r1, #8
 8011944:	6028      	str	r0, [r5, #0]
 8011946:	2f10      	cmp	r7, #16
 8011948:	dd00      	ble.n	801194c <_vfiprintf_r+0x4dc>
 801194a:	e1a7      	b.n	8011c9c <_vfiprintf_r+0x82c>
 801194c:	606f      	str	r7, [r5, #4]
 801194e:	18bf      	adds	r7, r7, r2
 8011950:	000d      	movs	r5, r1
 8011952:	9716      	str	r7, [sp, #88]	; 0x58
 8011954:	9315      	str	r3, [sp, #84]	; 0x54
 8011956:	2b07      	cmp	r3, #7
 8011958:	dd08      	ble.n	801196c <_vfiprintf_r+0x4fc>
 801195a:	9903      	ldr	r1, [sp, #12]
 801195c:	9806      	ldr	r0, [sp, #24]
 801195e:	aa14      	add	r2, sp, #80	; 0x50
 8011960:	f7ff fd51 	bl	8011406 <__sprint_r>
 8011964:	2800      	cmp	r0, #0
 8011966:	d000      	beq.n	801196a <_vfiprintf_r+0x4fa>
 8011968:	e1eb      	b.n	8011d42 <_vfiprintf_r+0x8d2>
 801196a:	ad17      	add	r5, sp, #92	; 0x5c
 801196c:	a912      	add	r1, sp, #72	; 0x48
 801196e:	78c8      	ldrb	r0, [r1, #3]
 8011970:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011972:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011974:	3103      	adds	r1, #3
 8011976:	2800      	cmp	r0, #0
 8011978:	d012      	beq.n	80119a0 <_vfiprintf_r+0x530>
 801197a:	6029      	str	r1, [r5, #0]
 801197c:	2101      	movs	r1, #1
 801197e:	3301      	adds	r3, #1
 8011980:	1852      	adds	r2, r2, r1
 8011982:	6069      	str	r1, [r5, #4]
 8011984:	9216      	str	r2, [sp, #88]	; 0x58
 8011986:	9315      	str	r3, [sp, #84]	; 0x54
 8011988:	3508      	adds	r5, #8
 801198a:	2b07      	cmp	r3, #7
 801198c:	dd08      	ble.n	80119a0 <_vfiprintf_r+0x530>
 801198e:	9903      	ldr	r1, [sp, #12]
 8011990:	9806      	ldr	r0, [sp, #24]
 8011992:	aa14      	add	r2, sp, #80	; 0x50
 8011994:	f7ff fd37 	bl	8011406 <__sprint_r>
 8011998:	2800      	cmp	r0, #0
 801199a:	d000      	beq.n	801199e <_vfiprintf_r+0x52e>
 801199c:	e1d1      	b.n	8011d42 <_vfiprintf_r+0x8d2>
 801199e:	ad17      	add	r5, sp, #92	; 0x5c
 80119a0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80119a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80119a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80119a6:	2900      	cmp	r1, #0
 80119a8:	d013      	beq.n	80119d2 <_vfiprintf_r+0x562>
 80119aa:	a913      	add	r1, sp, #76	; 0x4c
 80119ac:	6029      	str	r1, [r5, #0]
 80119ae:	2102      	movs	r1, #2
 80119b0:	3301      	adds	r3, #1
 80119b2:	1852      	adds	r2, r2, r1
 80119b4:	6069      	str	r1, [r5, #4]
 80119b6:	9216      	str	r2, [sp, #88]	; 0x58
 80119b8:	9315      	str	r3, [sp, #84]	; 0x54
 80119ba:	3508      	adds	r5, #8
 80119bc:	2b07      	cmp	r3, #7
 80119be:	dd08      	ble.n	80119d2 <_vfiprintf_r+0x562>
 80119c0:	9903      	ldr	r1, [sp, #12]
 80119c2:	9806      	ldr	r0, [sp, #24]
 80119c4:	aa14      	add	r2, sp, #80	; 0x50
 80119c6:	f7ff fd1e 	bl	8011406 <__sprint_r>
 80119ca:	2800      	cmp	r0, #0
 80119cc:	d000      	beq.n	80119d0 <_vfiprintf_r+0x560>
 80119ce:	e1b8      	b.n	8011d42 <_vfiprintf_r+0x8d2>
 80119d0:	ad17      	add	r5, sp, #92	; 0x5c
 80119d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80119d4:	2b80      	cmp	r3, #128	; 0x80
 80119d6:	d11e      	bne.n	8011a16 <_vfiprintf_r+0x5a6>
 80119d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80119da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80119dc:	1a9f      	subs	r7, r3, r2
 80119de:	2f00      	cmp	r7, #0
 80119e0:	dd19      	ble.n	8011a16 <_vfiprintf_r+0x5a6>
 80119e2:	0029      	movs	r1, r5
 80119e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80119e6:	4871      	ldr	r0, [pc, #452]	; (8011bac <_vfiprintf_r+0x73c>)
 80119e8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80119ea:	3301      	adds	r3, #1
 80119ec:	3108      	adds	r1, #8
 80119ee:	6028      	str	r0, [r5, #0]
 80119f0:	2f10      	cmp	r7, #16
 80119f2:	dd00      	ble.n	80119f6 <_vfiprintf_r+0x586>
 80119f4:	e164      	b.n	8011cc0 <_vfiprintf_r+0x850>
 80119f6:	606f      	str	r7, [r5, #4]
 80119f8:	18bf      	adds	r7, r7, r2
 80119fa:	000d      	movs	r5, r1
 80119fc:	9716      	str	r7, [sp, #88]	; 0x58
 80119fe:	9315      	str	r3, [sp, #84]	; 0x54
 8011a00:	2b07      	cmp	r3, #7
 8011a02:	dd08      	ble.n	8011a16 <_vfiprintf_r+0x5a6>
 8011a04:	9903      	ldr	r1, [sp, #12]
 8011a06:	9806      	ldr	r0, [sp, #24]
 8011a08:	aa14      	add	r2, sp, #80	; 0x50
 8011a0a:	f7ff fcfc 	bl	8011406 <__sprint_r>
 8011a0e:	2800      	cmp	r0, #0
 8011a10:	d000      	beq.n	8011a14 <_vfiprintf_r+0x5a4>
 8011a12:	e196      	b.n	8011d42 <_vfiprintf_r+0x8d2>
 8011a14:	ad17      	add	r5, sp, #92	; 0x5c
 8011a16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011a18:	9a05      	ldr	r2, [sp, #20]
 8011a1a:	1a9f      	subs	r7, r3, r2
 8011a1c:	2f00      	cmp	r7, #0
 8011a1e:	dd19      	ble.n	8011a54 <_vfiprintf_r+0x5e4>
 8011a20:	0029      	movs	r1, r5
 8011a22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a24:	4861      	ldr	r0, [pc, #388]	; (8011bac <_vfiprintf_r+0x73c>)
 8011a26:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011a28:	3301      	adds	r3, #1
 8011a2a:	3108      	adds	r1, #8
 8011a2c:	6028      	str	r0, [r5, #0]
 8011a2e:	2f10      	cmp	r7, #16
 8011a30:	dd00      	ble.n	8011a34 <_vfiprintf_r+0x5c4>
 8011a32:	e157      	b.n	8011ce4 <_vfiprintf_r+0x874>
 8011a34:	606f      	str	r7, [r5, #4]
 8011a36:	18bf      	adds	r7, r7, r2
 8011a38:	000d      	movs	r5, r1
 8011a3a:	9716      	str	r7, [sp, #88]	; 0x58
 8011a3c:	9315      	str	r3, [sp, #84]	; 0x54
 8011a3e:	2b07      	cmp	r3, #7
 8011a40:	dd08      	ble.n	8011a54 <_vfiprintf_r+0x5e4>
 8011a42:	9903      	ldr	r1, [sp, #12]
 8011a44:	9806      	ldr	r0, [sp, #24]
 8011a46:	aa14      	add	r2, sp, #80	; 0x50
 8011a48:	f7ff fcdd 	bl	8011406 <__sprint_r>
 8011a4c:	2800      	cmp	r0, #0
 8011a4e:	d000      	beq.n	8011a52 <_vfiprintf_r+0x5e2>
 8011a50:	e177      	b.n	8011d42 <_vfiprintf_r+0x8d2>
 8011a52:	ad17      	add	r5, sp, #92	; 0x5c
 8011a54:	9b05      	ldr	r3, [sp, #20]
 8011a56:	9a05      	ldr	r2, [sp, #20]
 8011a58:	606b      	str	r3, [r5, #4]
 8011a5a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011a5c:	602e      	str	r6, [r5, #0]
 8011a5e:	189b      	adds	r3, r3, r2
 8011a60:	9316      	str	r3, [sp, #88]	; 0x58
 8011a62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a64:	3508      	adds	r5, #8
 8011a66:	3301      	adds	r3, #1
 8011a68:	9315      	str	r3, [sp, #84]	; 0x54
 8011a6a:	2b07      	cmp	r3, #7
 8011a6c:	dd08      	ble.n	8011a80 <_vfiprintf_r+0x610>
 8011a6e:	9903      	ldr	r1, [sp, #12]
 8011a70:	9806      	ldr	r0, [sp, #24]
 8011a72:	aa14      	add	r2, sp, #80	; 0x50
 8011a74:	f7ff fcc7 	bl	8011406 <__sprint_r>
 8011a78:	2800      	cmp	r0, #0
 8011a7a:	d000      	beq.n	8011a7e <_vfiprintf_r+0x60e>
 8011a7c:	e161      	b.n	8011d42 <_vfiprintf_r+0x8d2>
 8011a7e:	ad17      	add	r5, sp, #92	; 0x5c
 8011a80:	0764      	lsls	r4, r4, #29
 8011a82:	d500      	bpl.n	8011a86 <_vfiprintf_r+0x616>
 8011a84:	e140      	b.n	8011d08 <_vfiprintf_r+0x898>
 8011a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011a8a:	4293      	cmp	r3, r2
 8011a8c:	da00      	bge.n	8011a90 <_vfiprintf_r+0x620>
 8011a8e:	0013      	movs	r3, r2
 8011a90:	9a08      	ldr	r2, [sp, #32]
 8011a92:	18d3      	adds	r3, r2, r3
 8011a94:	9308      	str	r3, [sp, #32]
 8011a96:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d007      	beq.n	8011aac <_vfiprintf_r+0x63c>
 8011a9c:	9903      	ldr	r1, [sp, #12]
 8011a9e:	9806      	ldr	r0, [sp, #24]
 8011aa0:	aa14      	add	r2, sp, #80	; 0x50
 8011aa2:	f7ff fcb0 	bl	8011406 <__sprint_r>
 8011aa6:	2800      	cmp	r0, #0
 8011aa8:	d000      	beq.n	8011aac <_vfiprintf_r+0x63c>
 8011aaa:	e14a      	b.n	8011d42 <_vfiprintf_r+0x8d2>
 8011aac:	2300      	movs	r3, #0
 8011aae:	ad17      	add	r5, sp, #92	; 0x5c
 8011ab0:	9315      	str	r3, [sp, #84]	; 0x54
 8011ab2:	e6b7      	b.n	8011824 <_vfiprintf_r+0x3b4>
 8011ab4:	0030      	movs	r0, r6
 8011ab6:	f7ee fb25 	bl	8000104 <strlen>
 8011aba:	9005      	str	r0, [sp, #20]
 8011abc:	e719      	b.n	80118f2 <_vfiprintf_r+0x482>
 8011abe:	2310      	movs	r3, #16
 8011ac0:	431c      	orrs	r4, r3
 8011ac2:	2320      	movs	r3, #32
 8011ac4:	0020      	movs	r0, r4
 8011ac6:	4018      	ands	r0, r3
 8011ac8:	421c      	tst	r4, r3
 8011aca:	d009      	beq.n	8011ae0 <_vfiprintf_r+0x670>
 8011acc:	3b19      	subs	r3, #25
 8011ace:	3707      	adds	r7, #7
 8011ad0:	439f      	bics	r7, r3
 8011ad2:	0039      	movs	r1, r7
 8011ad4:	c90c      	ldmia	r1!, {r2, r3}
 8011ad6:	9200      	str	r2, [sp, #0]
 8011ad8:	9301      	str	r3, [sp, #4]
 8011ada:	9104      	str	r1, [sp, #16]
 8011adc:	2301      	movs	r3, #1
 8011ade:	e6c7      	b.n	8011870 <_vfiprintf_r+0x400>
 8011ae0:	003b      	movs	r3, r7
 8011ae2:	cb04      	ldmia	r3!, {r2}
 8011ae4:	0021      	movs	r1, r4
 8011ae6:	9304      	str	r3, [sp, #16]
 8011ae8:	2310      	movs	r3, #16
 8011aea:	4019      	ands	r1, r3
 8011aec:	421c      	tst	r4, r3
 8011aee:	d003      	beq.n	8011af8 <_vfiprintf_r+0x688>
 8011af0:	9200      	str	r2, [sp, #0]
 8011af2:	9001      	str	r0, [sp, #4]
 8011af4:	3b0f      	subs	r3, #15
 8011af6:	e6bb      	b.n	8011870 <_vfiprintf_r+0x400>
 8011af8:	2340      	movs	r3, #64	; 0x40
 8011afa:	0020      	movs	r0, r4
 8011afc:	4018      	ands	r0, r3
 8011afe:	421c      	tst	r4, r3
 8011b00:	d003      	beq.n	8011b0a <_vfiprintf_r+0x69a>
 8011b02:	b293      	uxth	r3, r2
 8011b04:	9300      	str	r3, [sp, #0]
 8011b06:	9101      	str	r1, [sp, #4]
 8011b08:	e7e8      	b.n	8011adc <_vfiprintf_r+0x66c>
 8011b0a:	2380      	movs	r3, #128	; 0x80
 8011b0c:	0021      	movs	r1, r4
 8011b0e:	009b      	lsls	r3, r3, #2
 8011b10:	4019      	ands	r1, r3
 8011b12:	421c      	tst	r4, r3
 8011b14:	d003      	beq.n	8011b1e <_vfiprintf_r+0x6ae>
 8011b16:	b2d3      	uxtb	r3, r2
 8011b18:	9300      	str	r3, [sp, #0]
 8011b1a:	9001      	str	r0, [sp, #4]
 8011b1c:	e7de      	b.n	8011adc <_vfiprintf_r+0x66c>
 8011b1e:	9200      	str	r2, [sp, #0]
 8011b20:	e7f1      	b.n	8011b06 <_vfiprintf_r+0x696>
 8011b22:	4a23      	ldr	r2, [pc, #140]	; (8011bb0 <_vfiprintf_r+0x740>)
 8011b24:	0020      	movs	r0, r4
 8011b26:	920c      	str	r2, [sp, #48]	; 0x30
 8011b28:	2220      	movs	r2, #32
 8011b2a:	4010      	ands	r0, r2
 8011b2c:	4214      	tst	r4, r2
 8011b2e:	d019      	beq.n	8011b64 <_vfiprintf_r+0x6f4>
 8011b30:	3a19      	subs	r2, #25
 8011b32:	3707      	adds	r7, #7
 8011b34:	4397      	bics	r7, r2
 8011b36:	0038      	movs	r0, r7
 8011b38:	c806      	ldmia	r0!, {r1, r2}
 8011b3a:	9100      	str	r1, [sp, #0]
 8011b3c:	9201      	str	r2, [sp, #4]
 8011b3e:	9004      	str	r0, [sp, #16]
 8011b40:	07e2      	lsls	r2, r4, #31
 8011b42:	d509      	bpl.n	8011b58 <_vfiprintf_r+0x6e8>
 8011b44:	9a00      	ldr	r2, [sp, #0]
 8011b46:	9901      	ldr	r1, [sp, #4]
 8011b48:	430a      	orrs	r2, r1
 8011b4a:	d005      	beq.n	8011b58 <_vfiprintf_r+0x6e8>
 8011b4c:	aa13      	add	r2, sp, #76	; 0x4c
 8011b4e:	2130      	movs	r1, #48	; 0x30
 8011b50:	7053      	strb	r3, [r2, #1]
 8011b52:	2302      	movs	r3, #2
 8011b54:	7011      	strb	r1, [r2, #0]
 8011b56:	431c      	orrs	r4, r3
 8011b58:	4b10      	ldr	r3, [pc, #64]	; (8011b9c <_vfiprintf_r+0x72c>)
 8011b5a:	401c      	ands	r4, r3
 8011b5c:	2302      	movs	r3, #2
 8011b5e:	e687      	b.n	8011870 <_vfiprintf_r+0x400>
 8011b60:	4a10      	ldr	r2, [pc, #64]	; (8011ba4 <_vfiprintf_r+0x734>)
 8011b62:	e7df      	b.n	8011b24 <_vfiprintf_r+0x6b4>
 8011b64:	0039      	movs	r1, r7
 8011b66:	c904      	ldmia	r1!, {r2}
 8011b68:	0026      	movs	r6, r4
 8011b6a:	9104      	str	r1, [sp, #16]
 8011b6c:	2110      	movs	r1, #16
 8011b6e:	400e      	ands	r6, r1
 8011b70:	420c      	tst	r4, r1
 8011b72:	d002      	beq.n	8011b7a <_vfiprintf_r+0x70a>
 8011b74:	9200      	str	r2, [sp, #0]
 8011b76:	9001      	str	r0, [sp, #4]
 8011b78:	e7e2      	b.n	8011b40 <_vfiprintf_r+0x6d0>
 8011b7a:	2140      	movs	r1, #64	; 0x40
 8011b7c:	0020      	movs	r0, r4
 8011b7e:	4008      	ands	r0, r1
 8011b80:	420c      	tst	r4, r1
 8011b82:	d003      	beq.n	8011b8c <_vfiprintf_r+0x71c>
 8011b84:	b292      	uxth	r2, r2
 8011b86:	9200      	str	r2, [sp, #0]
 8011b88:	9601      	str	r6, [sp, #4]
 8011b8a:	e7d9      	b.n	8011b40 <_vfiprintf_r+0x6d0>
 8011b8c:	2180      	movs	r1, #128	; 0x80
 8011b8e:	0026      	movs	r6, r4
 8011b90:	0089      	lsls	r1, r1, #2
 8011b92:	400e      	ands	r6, r1
 8011b94:	420c      	tst	r4, r1
 8011b96:	d0f6      	beq.n	8011b86 <_vfiprintf_r+0x716>
 8011b98:	b2d2      	uxtb	r2, r2
 8011b9a:	e7eb      	b.n	8011b74 <_vfiprintf_r+0x704>
 8011b9c:	fffffbff 	.word	0xfffffbff
 8011ba0:	00007830 	.word	0x00007830
 8011ba4:	0801465c 	.word	0x0801465c
 8011ba8:	08014769 	.word	0x08014769
 8011bac:	08014779 	.word	0x08014779
 8011bb0:	0801466d 	.word	0x0801466d
 8011bb4:	9b01      	ldr	r3, [sp, #4]
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d109      	bne.n	8011bce <_vfiprintf_r+0x75e>
 8011bba:	9b00      	ldr	r3, [sp, #0]
 8011bbc:	2b09      	cmp	r3, #9
 8011bbe:	d806      	bhi.n	8011bce <_vfiprintf_r+0x75e>
 8011bc0:	26b7      	movs	r6, #183	; 0xb7
 8011bc2:	ab12      	add	r3, sp, #72	; 0x48
 8011bc4:	18f6      	adds	r6, r6, r3
 8011bc6:	9b00      	ldr	r3, [sp, #0]
 8011bc8:	3330      	adds	r3, #48	; 0x30
 8011bca:	7033      	strb	r3, [r6, #0]
 8011bcc:	e115      	b.n	8011dfa <_vfiprintf_r+0x98a>
 8011bce:	2380      	movs	r3, #128	; 0x80
 8011bd0:	2400      	movs	r4, #0
 8011bd2:	00db      	lsls	r3, r3, #3
 8011bd4:	403b      	ands	r3, r7
 8011bd6:	ae40      	add	r6, sp, #256	; 0x100
 8011bd8:	930a      	str	r3, [sp, #40]	; 0x28
 8011bda:	220a      	movs	r2, #10
 8011bdc:	9800      	ldr	r0, [sp, #0]
 8011bde:	9901      	ldr	r1, [sp, #4]
 8011be0:	2300      	movs	r3, #0
 8011be2:	f7ee fc5f 	bl	80004a4 <__aeabi_uldivmod>
 8011be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011be8:	3e01      	subs	r6, #1
 8011bea:	3230      	adds	r2, #48	; 0x30
 8011bec:	900b      	str	r0, [sp, #44]	; 0x2c
 8011bee:	9110      	str	r1, [sp, #64]	; 0x40
 8011bf0:	7032      	strb	r2, [r6, #0]
 8011bf2:	3401      	adds	r4, #1
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d01a      	beq.n	8011c2e <_vfiprintf_r+0x7be>
 8011bf8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011bfa:	781b      	ldrb	r3, [r3, #0]
 8011bfc:	42a3      	cmp	r3, r4
 8011bfe:	d116      	bne.n	8011c2e <_vfiprintf_r+0x7be>
 8011c00:	2cff      	cmp	r4, #255	; 0xff
 8011c02:	d014      	beq.n	8011c2e <_vfiprintf_r+0x7be>
 8011c04:	9b01      	ldr	r3, [sp, #4]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d102      	bne.n	8011c10 <_vfiprintf_r+0x7a0>
 8011c0a:	9b00      	ldr	r3, [sp, #0]
 8011c0c:	2b09      	cmp	r3, #9
 8011c0e:	d90e      	bls.n	8011c2e <_vfiprintf_r+0x7be>
 8011c10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011c12:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011c14:	1af6      	subs	r6, r6, r3
 8011c16:	001a      	movs	r2, r3
 8011c18:	0030      	movs	r0, r6
 8011c1a:	f7f9 ffe6 	bl	800bbea <strncpy>
 8011c1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c20:	2400      	movs	r4, #0
 8011c22:	785b      	ldrb	r3, [r3, #1]
 8011c24:	1e5a      	subs	r2, r3, #1
 8011c26:	4193      	sbcs	r3, r2
 8011c28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011c2a:	18d3      	adds	r3, r2, r3
 8011c2c:	930d      	str	r3, [sp, #52]	; 0x34
 8011c2e:	9b01      	ldr	r3, [sp, #4]
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d103      	bne.n	8011c3c <_vfiprintf_r+0x7cc>
 8011c34:	9b00      	ldr	r3, [sp, #0]
 8011c36:	2b09      	cmp	r3, #9
 8011c38:	d800      	bhi.n	8011c3c <_vfiprintf_r+0x7cc>
 8011c3a:	e0de      	b.n	8011dfa <_vfiprintf_r+0x98a>
 8011c3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011c3e:	9300      	str	r3, [sp, #0]
 8011c40:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011c42:	9301      	str	r3, [sp, #4]
 8011c44:	e7c9      	b.n	8011bda <_vfiprintf_r+0x76a>
 8011c46:	200f      	movs	r0, #15
 8011c48:	9b00      	ldr	r3, [sp, #0]
 8011c4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011c4c:	4003      	ands	r3, r0
 8011c4e:	5cd3      	ldrb	r3, [r2, r3]
 8011c50:	3e01      	subs	r6, #1
 8011c52:	7033      	strb	r3, [r6, #0]
 8011c54:	9b01      	ldr	r3, [sp, #4]
 8011c56:	0719      	lsls	r1, r3, #28
 8011c58:	9b00      	ldr	r3, [sp, #0]
 8011c5a:	091a      	lsrs	r2, r3, #4
 8011c5c:	9b01      	ldr	r3, [sp, #4]
 8011c5e:	4311      	orrs	r1, r2
 8011c60:	091b      	lsrs	r3, r3, #4
 8011c62:	9301      	str	r3, [sp, #4]
 8011c64:	000b      	movs	r3, r1
 8011c66:	9a01      	ldr	r2, [sp, #4]
 8011c68:	9100      	str	r1, [sp, #0]
 8011c6a:	4313      	orrs	r3, r2
 8011c6c:	d1ec      	bne.n	8011c48 <_vfiprintf_r+0x7d8>
 8011c6e:	e0c4      	b.n	8011dfa <_vfiprintf_r+0x98a>
 8011c70:	ae40      	add	r6, sp, #256	; 0x100
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d000      	beq.n	8011c78 <_vfiprintf_r+0x808>
 8011c76:	e0c0      	b.n	8011dfa <_vfiprintf_r+0x98a>
 8011c78:	07e4      	lsls	r4, r4, #31
 8011c7a:	d400      	bmi.n	8011c7e <_vfiprintf_r+0x80e>
 8011c7c:	e0bd      	b.n	8011dfa <_vfiprintf_r+0x98a>
 8011c7e:	26b7      	movs	r6, #183	; 0xb7
 8011c80:	ab12      	add	r3, sp, #72	; 0x48
 8011c82:	18f6      	adds	r6, r6, r3
 8011c84:	2330      	movs	r3, #48	; 0x30
 8011c86:	e7a0      	b.n	8011bca <_vfiprintf_r+0x75a>
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d100      	bne.n	8011c8e <_vfiprintf_r+0x81e>
 8011c8c:	e07e      	b.n	8011d8c <_vfiprintf_r+0x91c>
 8011c8e:	ae27      	add	r6, sp, #156	; 0x9c
 8011c90:	7033      	strb	r3, [r6, #0]
 8011c92:	2300      	movs	r3, #0
 8011c94:	aa12      	add	r2, sp, #72	; 0x48
 8011c96:	70d3      	strb	r3, [r2, #3]
 8011c98:	9704      	str	r7, [sp, #16]
 8011c9a:	e576      	b.n	801178a <_vfiprintf_r+0x31a>
 8011c9c:	2010      	movs	r0, #16
 8011c9e:	1812      	adds	r2, r2, r0
 8011ca0:	6068      	str	r0, [r5, #4]
 8011ca2:	9216      	str	r2, [sp, #88]	; 0x58
 8011ca4:	9315      	str	r3, [sp, #84]	; 0x54
 8011ca6:	2b07      	cmp	r3, #7
 8011ca8:	dd07      	ble.n	8011cba <_vfiprintf_r+0x84a>
 8011caa:	9903      	ldr	r1, [sp, #12]
 8011cac:	9806      	ldr	r0, [sp, #24]
 8011cae:	aa14      	add	r2, sp, #80	; 0x50
 8011cb0:	f7ff fba9 	bl	8011406 <__sprint_r>
 8011cb4:	2800      	cmp	r0, #0
 8011cb6:	d144      	bne.n	8011d42 <_vfiprintf_r+0x8d2>
 8011cb8:	a917      	add	r1, sp, #92	; 0x5c
 8011cba:	000d      	movs	r5, r1
 8011cbc:	3f10      	subs	r7, #16
 8011cbe:	e63b      	b.n	8011938 <_vfiprintf_r+0x4c8>
 8011cc0:	2010      	movs	r0, #16
 8011cc2:	1812      	adds	r2, r2, r0
 8011cc4:	6068      	str	r0, [r5, #4]
 8011cc6:	9216      	str	r2, [sp, #88]	; 0x58
 8011cc8:	9315      	str	r3, [sp, #84]	; 0x54
 8011cca:	2b07      	cmp	r3, #7
 8011ccc:	dd07      	ble.n	8011cde <_vfiprintf_r+0x86e>
 8011cce:	9903      	ldr	r1, [sp, #12]
 8011cd0:	9806      	ldr	r0, [sp, #24]
 8011cd2:	aa14      	add	r2, sp, #80	; 0x50
 8011cd4:	f7ff fb97 	bl	8011406 <__sprint_r>
 8011cd8:	2800      	cmp	r0, #0
 8011cda:	d132      	bne.n	8011d42 <_vfiprintf_r+0x8d2>
 8011cdc:	a917      	add	r1, sp, #92	; 0x5c
 8011cde:	000d      	movs	r5, r1
 8011ce0:	3f10      	subs	r7, #16
 8011ce2:	e67e      	b.n	80119e2 <_vfiprintf_r+0x572>
 8011ce4:	2010      	movs	r0, #16
 8011ce6:	1812      	adds	r2, r2, r0
 8011ce8:	6068      	str	r0, [r5, #4]
 8011cea:	9216      	str	r2, [sp, #88]	; 0x58
 8011cec:	9315      	str	r3, [sp, #84]	; 0x54
 8011cee:	2b07      	cmp	r3, #7
 8011cf0:	dd07      	ble.n	8011d02 <_vfiprintf_r+0x892>
 8011cf2:	9903      	ldr	r1, [sp, #12]
 8011cf4:	9806      	ldr	r0, [sp, #24]
 8011cf6:	aa14      	add	r2, sp, #80	; 0x50
 8011cf8:	f7ff fb85 	bl	8011406 <__sprint_r>
 8011cfc:	2800      	cmp	r0, #0
 8011cfe:	d120      	bne.n	8011d42 <_vfiprintf_r+0x8d2>
 8011d00:	a917      	add	r1, sp, #92	; 0x5c
 8011d02:	000d      	movs	r5, r1
 8011d04:	3f10      	subs	r7, #16
 8011d06:	e68b      	b.n	8011a20 <_vfiprintf_r+0x5b0>
 8011d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011d0c:	2610      	movs	r6, #16
 8011d0e:	1a9c      	subs	r4, r3, r2
 8011d10:	2c00      	cmp	r4, #0
 8011d12:	dc00      	bgt.n	8011d16 <_vfiprintf_r+0x8a6>
 8011d14:	e6b7      	b.n	8011a86 <_vfiprintf_r+0x616>
 8011d16:	9915      	ldr	r1, [sp, #84]	; 0x54
 8011d18:	4a3b      	ldr	r2, [pc, #236]	; (8011e08 <_vfiprintf_r+0x998>)
 8011d1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011d1c:	3101      	adds	r1, #1
 8011d1e:	602a      	str	r2, [r5, #0]
 8011d20:	2c10      	cmp	r4, #16
 8011d22:	dc22      	bgt.n	8011d6a <_vfiprintf_r+0x8fa>
 8011d24:	606c      	str	r4, [r5, #4]
 8011d26:	18e4      	adds	r4, r4, r3
 8011d28:	9416      	str	r4, [sp, #88]	; 0x58
 8011d2a:	9115      	str	r1, [sp, #84]	; 0x54
 8011d2c:	2907      	cmp	r1, #7
 8011d2e:	dc00      	bgt.n	8011d32 <_vfiprintf_r+0x8c2>
 8011d30:	e6a9      	b.n	8011a86 <_vfiprintf_r+0x616>
 8011d32:	9903      	ldr	r1, [sp, #12]
 8011d34:	9806      	ldr	r0, [sp, #24]
 8011d36:	aa14      	add	r2, sp, #80	; 0x50
 8011d38:	f7ff fb65 	bl	8011406 <__sprint_r>
 8011d3c:	2800      	cmp	r0, #0
 8011d3e:	d100      	bne.n	8011d42 <_vfiprintf_r+0x8d2>
 8011d40:	e6a1      	b.n	8011a86 <_vfiprintf_r+0x616>
 8011d42:	9b03      	ldr	r3, [sp, #12]
 8011d44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011d46:	07db      	lsls	r3, r3, #31
 8011d48:	d407      	bmi.n	8011d5a <_vfiprintf_r+0x8ea>
 8011d4a:	9b03      	ldr	r3, [sp, #12]
 8011d4c:	899b      	ldrh	r3, [r3, #12]
 8011d4e:	059b      	lsls	r3, r3, #22
 8011d50:	d403      	bmi.n	8011d5a <_vfiprintf_r+0x8ea>
 8011d52:	9b03      	ldr	r3, [sp, #12]
 8011d54:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011d56:	f7fa f808 	bl	800bd6a <__retarget_lock_release_recursive>
 8011d5a:	9b03      	ldr	r3, [sp, #12]
 8011d5c:	899b      	ldrh	r3, [r3, #12]
 8011d5e:	065b      	lsls	r3, r3, #25
 8011d60:	d401      	bmi.n	8011d66 <_vfiprintf_r+0x8f6>
 8011d62:	f7ff fbc3 	bl	80114ec <_vfiprintf_r+0x7c>
 8011d66:	f7ff fbbe 	bl	80114e6 <_vfiprintf_r+0x76>
 8011d6a:	3310      	adds	r3, #16
 8011d6c:	606e      	str	r6, [r5, #4]
 8011d6e:	9316      	str	r3, [sp, #88]	; 0x58
 8011d70:	9115      	str	r1, [sp, #84]	; 0x54
 8011d72:	3508      	adds	r5, #8
 8011d74:	2907      	cmp	r1, #7
 8011d76:	dd07      	ble.n	8011d88 <_vfiprintf_r+0x918>
 8011d78:	9903      	ldr	r1, [sp, #12]
 8011d7a:	9806      	ldr	r0, [sp, #24]
 8011d7c:	aa14      	add	r2, sp, #80	; 0x50
 8011d7e:	f7ff fb42 	bl	8011406 <__sprint_r>
 8011d82:	2800      	cmp	r0, #0
 8011d84:	d1dd      	bne.n	8011d42 <_vfiprintf_r+0x8d2>
 8011d86:	ad17      	add	r5, sp, #92	; 0x5c
 8011d88:	3c10      	subs	r4, #16
 8011d8a:	e7c4      	b.n	8011d16 <_vfiprintf_r+0x8a6>
 8011d8c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	d102      	bne.n	8011d98 <_vfiprintf_r+0x928>
 8011d92:	2300      	movs	r3, #0
 8011d94:	9315      	str	r3, [sp, #84]	; 0x54
 8011d96:	e7d4      	b.n	8011d42 <_vfiprintf_r+0x8d2>
 8011d98:	9903      	ldr	r1, [sp, #12]
 8011d9a:	9806      	ldr	r0, [sp, #24]
 8011d9c:	aa14      	add	r2, sp, #80	; 0x50
 8011d9e:	f7ff fb32 	bl	8011406 <__sprint_r>
 8011da2:	2800      	cmp	r0, #0
 8011da4:	d0f5      	beq.n	8011d92 <_vfiprintf_r+0x922>
 8011da6:	e7cc      	b.n	8011d42 <_vfiprintf_r+0x8d2>
 8011da8:	0027      	movs	r7, r4
 8011daa:	2a00      	cmp	r2, #0
 8011dac:	d100      	bne.n	8011db0 <_vfiprintf_r+0x940>
 8011dae:	e51b      	b.n	80117e8 <_vfiprintf_r+0x378>
 8011db0:	2b01      	cmp	r3, #1
 8011db2:	d100      	bne.n	8011db6 <_vfiprintf_r+0x946>
 8011db4:	e6fe      	b.n	8011bb4 <_vfiprintf_r+0x744>
 8011db6:	ae40      	add	r6, sp, #256	; 0x100
 8011db8:	2b02      	cmp	r3, #2
 8011dba:	d100      	bne.n	8011dbe <_vfiprintf_r+0x94e>
 8011dbc:	e743      	b.n	8011c46 <_vfiprintf_r+0x7d6>
 8011dbe:	2307      	movs	r3, #7
 8011dc0:	469c      	mov	ip, r3
 8011dc2:	4663      	mov	r3, ip
 8011dc4:	9900      	ldr	r1, [sp, #0]
 8011dc6:	0032      	movs	r2, r6
 8011dc8:	400b      	ands	r3, r1
 8011dca:	9901      	ldr	r1, [sp, #4]
 8011dcc:	3e01      	subs	r6, #1
 8011dce:	074c      	lsls	r4, r1, #29
 8011dd0:	9900      	ldr	r1, [sp, #0]
 8011dd2:	3330      	adds	r3, #48	; 0x30
 8011dd4:	08c8      	lsrs	r0, r1, #3
 8011dd6:	9901      	ldr	r1, [sp, #4]
 8011dd8:	4304      	orrs	r4, r0
 8011dda:	08c9      	lsrs	r1, r1, #3
 8011ddc:	9101      	str	r1, [sp, #4]
 8011dde:	0021      	movs	r1, r4
 8011de0:	9801      	ldr	r0, [sp, #4]
 8011de2:	7033      	strb	r3, [r6, #0]
 8011de4:	9400      	str	r4, [sp, #0]
 8011de6:	4301      	orrs	r1, r0
 8011de8:	d1eb      	bne.n	8011dc2 <_vfiprintf_r+0x952>
 8011dea:	07f9      	lsls	r1, r7, #31
 8011dec:	d505      	bpl.n	8011dfa <_vfiprintf_r+0x98a>
 8011dee:	2b30      	cmp	r3, #48	; 0x30
 8011df0:	d003      	beq.n	8011dfa <_vfiprintf_r+0x98a>
 8011df2:	2330      	movs	r3, #48	; 0x30
 8011df4:	3e01      	subs	r6, #1
 8011df6:	7033      	strb	r3, [r6, #0]
 8011df8:	1e96      	subs	r6, r2, #2
 8011dfa:	9b05      	ldr	r3, [sp, #20]
 8011dfc:	003c      	movs	r4, r7
 8011dfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8011e00:	ab40      	add	r3, sp, #256	; 0x100
 8011e02:	1b9b      	subs	r3, r3, r6
 8011e04:	9305      	str	r3, [sp, #20]
 8011e06:	e575      	b.n	80118f4 <_vfiprintf_r+0x484>
 8011e08:	08014769 	.word	0x08014769

08011e0c <__sbprintf>:
 8011e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e0e:	0015      	movs	r5, r2
 8011e10:	2202      	movs	r2, #2
 8011e12:	4c1e      	ldr	r4, [pc, #120]	; (8011e8c <__sbprintf+0x80>)
 8011e14:	001f      	movs	r7, r3
 8011e16:	898b      	ldrh	r3, [r1, #12]
 8011e18:	44a5      	add	sp, r4
 8011e1a:	4393      	bics	r3, r2
 8011e1c:	466a      	mov	r2, sp
 8011e1e:	8193      	strh	r3, [r2, #12]
 8011e20:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8011e22:	0006      	movs	r6, r0
 8011e24:	9319      	str	r3, [sp, #100]	; 0x64
 8011e26:	89cb      	ldrh	r3, [r1, #14]
 8011e28:	a816      	add	r0, sp, #88	; 0x58
 8011e2a:	81d3      	strh	r3, [r2, #14]
 8011e2c:	69cb      	ldr	r3, [r1, #28]
 8011e2e:	000c      	movs	r4, r1
 8011e30:	9307      	str	r3, [sp, #28]
 8011e32:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8011e34:	9309      	str	r3, [sp, #36]	; 0x24
 8011e36:	ab1a      	add	r3, sp, #104	; 0x68
 8011e38:	9300      	str	r3, [sp, #0]
 8011e3a:	9304      	str	r3, [sp, #16]
 8011e3c:	2380      	movs	r3, #128	; 0x80
 8011e3e:	00db      	lsls	r3, r3, #3
 8011e40:	9302      	str	r3, [sp, #8]
 8011e42:	9305      	str	r3, [sp, #20]
 8011e44:	2300      	movs	r3, #0
 8011e46:	9306      	str	r3, [sp, #24]
 8011e48:	f7f9 ff8c 	bl	800bd64 <__retarget_lock_init_recursive>
 8011e4c:	002a      	movs	r2, r5
 8011e4e:	003b      	movs	r3, r7
 8011e50:	4669      	mov	r1, sp
 8011e52:	0030      	movs	r0, r6
 8011e54:	f7ff fb0c 	bl	8011470 <_vfiprintf_r>
 8011e58:	1e05      	subs	r5, r0, #0
 8011e5a:	db07      	blt.n	8011e6c <__sbprintf+0x60>
 8011e5c:	4669      	mov	r1, sp
 8011e5e:	0030      	movs	r0, r6
 8011e60:	f7fd fdf6 	bl	800fa50 <_fflush_r>
 8011e64:	2800      	cmp	r0, #0
 8011e66:	d001      	beq.n	8011e6c <__sbprintf+0x60>
 8011e68:	2501      	movs	r5, #1
 8011e6a:	426d      	negs	r5, r5
 8011e6c:	466b      	mov	r3, sp
 8011e6e:	899a      	ldrh	r2, [r3, #12]
 8011e70:	2340      	movs	r3, #64	; 0x40
 8011e72:	421a      	tst	r2, r3
 8011e74:	d002      	beq.n	8011e7c <__sbprintf+0x70>
 8011e76:	89a2      	ldrh	r2, [r4, #12]
 8011e78:	4313      	orrs	r3, r2
 8011e7a:	81a3      	strh	r3, [r4, #12]
 8011e7c:	9816      	ldr	r0, [sp, #88]	; 0x58
 8011e7e:	f7f9 ff72 	bl	800bd66 <__retarget_lock_close_recursive>
 8011e82:	0028      	movs	r0, r5
 8011e84:	4b02      	ldr	r3, [pc, #8]	; (8011e90 <__sbprintf+0x84>)
 8011e86:	449d      	add	sp, r3
 8011e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e8a:	46c0      	nop			; (mov r8, r8)
 8011e8c:	fffffb94 	.word	0xfffffb94
 8011e90:	0000046c 	.word	0x0000046c

08011e94 <__sfvwrite_r>:
 8011e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e96:	6893      	ldr	r3, [r2, #8]
 8011e98:	b087      	sub	sp, #28
 8011e9a:	000c      	movs	r4, r1
 8011e9c:	9002      	str	r0, [sp, #8]
 8011e9e:	9204      	str	r2, [sp, #16]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d102      	bne.n	8011eaa <__sfvwrite_r+0x16>
 8011ea4:	2000      	movs	r0, #0
 8011ea6:	b007      	add	sp, #28
 8011ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011eaa:	898b      	ldrh	r3, [r1, #12]
 8011eac:	071b      	lsls	r3, r3, #28
 8011eae:	d557      	bpl.n	8011f60 <__sfvwrite_r+0xcc>
 8011eb0:	690b      	ldr	r3, [r1, #16]
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d054      	beq.n	8011f60 <__sfvwrite_r+0xcc>
 8011eb6:	9b04      	ldr	r3, [sp, #16]
 8011eb8:	2202      	movs	r2, #2
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	9301      	str	r3, [sp, #4]
 8011ebe:	89a3      	ldrh	r3, [r4, #12]
 8011ec0:	001f      	movs	r7, r3
 8011ec2:	4017      	ands	r7, r2
 8011ec4:	4213      	tst	r3, r2
 8011ec6:	d171      	bne.n	8011fac <__sfvwrite_r+0x118>
 8011ec8:	2201      	movs	r2, #1
 8011eca:	2101      	movs	r1, #1
 8011ecc:	401a      	ands	r2, r3
 8011ece:	420b      	tst	r3, r1
 8011ed0:	d100      	bne.n	8011ed4 <__sfvwrite_r+0x40>
 8011ed2:	e0a5      	b.n	8012020 <__sfvwrite_r+0x18c>
 8011ed4:	0038      	movs	r0, r7
 8011ed6:	003e      	movs	r6, r7
 8011ed8:	9703      	str	r7, [sp, #12]
 8011eda:	9b03      	ldr	r3, [sp, #12]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d100      	bne.n	8011ee2 <__sfvwrite_r+0x4e>
 8011ee0:	e10b      	b.n	80120fa <__sfvwrite_r+0x266>
 8011ee2:	2800      	cmp	r0, #0
 8011ee4:	d10a      	bne.n	8011efc <__sfvwrite_r+0x68>
 8011ee6:	001a      	movs	r2, r3
 8011ee8:	210a      	movs	r1, #10
 8011eea:	0030      	movs	r0, r6
 8011eec:	f7fd fe2a 	bl	800fb44 <memchr>
 8011ef0:	9b03      	ldr	r3, [sp, #12]
 8011ef2:	1c5f      	adds	r7, r3, #1
 8011ef4:	2800      	cmp	r0, #0
 8011ef6:	d001      	beq.n	8011efc <__sfvwrite_r+0x68>
 8011ef8:	3001      	adds	r0, #1
 8011efa:	1b87      	subs	r7, r0, r6
 8011efc:	9b03      	ldr	r3, [sp, #12]
 8011efe:	9705      	str	r7, [sp, #20]
 8011f00:	429f      	cmp	r7, r3
 8011f02:	d900      	bls.n	8011f06 <__sfvwrite_r+0x72>
 8011f04:	9305      	str	r3, [sp, #20]
 8011f06:	6820      	ldr	r0, [r4, #0]
 8011f08:	6922      	ldr	r2, [r4, #16]
 8011f0a:	68a5      	ldr	r5, [r4, #8]
 8011f0c:	6963      	ldr	r3, [r4, #20]
 8011f0e:	4290      	cmp	r0, r2
 8011f10:	d800      	bhi.n	8011f14 <__sfvwrite_r+0x80>
 8011f12:	e0fb      	b.n	801210c <__sfvwrite_r+0x278>
 8011f14:	9a05      	ldr	r2, [sp, #20]
 8011f16:	18ed      	adds	r5, r5, r3
 8011f18:	42aa      	cmp	r2, r5
 8011f1a:	dc00      	bgt.n	8011f1e <__sfvwrite_r+0x8a>
 8011f1c:	e0f6      	b.n	801210c <__sfvwrite_r+0x278>
 8011f1e:	0031      	movs	r1, r6
 8011f20:	002a      	movs	r2, r5
 8011f22:	f000 fa1e 	bl	8012362 <memmove>
 8011f26:	6823      	ldr	r3, [r4, #0]
 8011f28:	0021      	movs	r1, r4
 8011f2a:	195b      	adds	r3, r3, r5
 8011f2c:	9802      	ldr	r0, [sp, #8]
 8011f2e:	6023      	str	r3, [r4, #0]
 8011f30:	f7fd fd8e 	bl	800fa50 <_fflush_r>
 8011f34:	2800      	cmp	r0, #0
 8011f36:	d16e      	bne.n	8012016 <__sfvwrite_r+0x182>
 8011f38:	2001      	movs	r0, #1
 8011f3a:	1b7f      	subs	r7, r7, r5
 8011f3c:	d105      	bne.n	8011f4a <__sfvwrite_r+0xb6>
 8011f3e:	0021      	movs	r1, r4
 8011f40:	9802      	ldr	r0, [sp, #8]
 8011f42:	f7fd fd85 	bl	800fa50 <_fflush_r>
 8011f46:	2800      	cmp	r0, #0
 8011f48:	d165      	bne.n	8012016 <__sfvwrite_r+0x182>
 8011f4a:	9b03      	ldr	r3, [sp, #12]
 8011f4c:	9a04      	ldr	r2, [sp, #16]
 8011f4e:	1b5b      	subs	r3, r3, r5
 8011f50:	9303      	str	r3, [sp, #12]
 8011f52:	9b04      	ldr	r3, [sp, #16]
 8011f54:	1976      	adds	r6, r6, r5
 8011f56:	689b      	ldr	r3, [r3, #8]
 8011f58:	1b5b      	subs	r3, r3, r5
 8011f5a:	6093      	str	r3, [r2, #8]
 8011f5c:	d1bd      	bne.n	8011eda <__sfvwrite_r+0x46>
 8011f5e:	e7a1      	b.n	8011ea4 <__sfvwrite_r+0x10>
 8011f60:	0021      	movs	r1, r4
 8011f62:	9802      	ldr	r0, [sp, #8]
 8011f64:	f000 f932 	bl	80121cc <__swsetup_r>
 8011f68:	2800      	cmp	r0, #0
 8011f6a:	d0a4      	beq.n	8011eb6 <__sfvwrite_r+0x22>
 8011f6c:	2001      	movs	r0, #1
 8011f6e:	4240      	negs	r0, r0
 8011f70:	e799      	b.n	8011ea6 <__sfvwrite_r+0x12>
 8011f72:	9b01      	ldr	r3, [sp, #4]
 8011f74:	681e      	ldr	r6, [r3, #0]
 8011f76:	685d      	ldr	r5, [r3, #4]
 8011f78:	3308      	adds	r3, #8
 8011f7a:	9301      	str	r3, [sp, #4]
 8011f7c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8011f7e:	69e1      	ldr	r1, [r4, #28]
 8011f80:	2d00      	cmp	r5, #0
 8011f82:	d0f6      	beq.n	8011f72 <__sfvwrite_r+0xde>
 8011f84:	4a6e      	ldr	r2, [pc, #440]	; (8012140 <__sfvwrite_r+0x2ac>)
 8011f86:	002b      	movs	r3, r5
 8011f88:	4295      	cmp	r5, r2
 8011f8a:	d900      	bls.n	8011f8e <__sfvwrite_r+0xfa>
 8011f8c:	0013      	movs	r3, r2
 8011f8e:	0032      	movs	r2, r6
 8011f90:	9802      	ldr	r0, [sp, #8]
 8011f92:	47b8      	blx	r7
 8011f94:	2800      	cmp	r0, #0
 8011f96:	dd3e      	ble.n	8012016 <__sfvwrite_r+0x182>
 8011f98:	9b04      	ldr	r3, [sp, #16]
 8011f9a:	9a04      	ldr	r2, [sp, #16]
 8011f9c:	689b      	ldr	r3, [r3, #8]
 8011f9e:	1836      	adds	r6, r6, r0
 8011fa0:	1a1b      	subs	r3, r3, r0
 8011fa2:	1a2d      	subs	r5, r5, r0
 8011fa4:	6093      	str	r3, [r2, #8]
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d1e8      	bne.n	8011f7c <__sfvwrite_r+0xe8>
 8011faa:	e77b      	b.n	8011ea4 <__sfvwrite_r+0x10>
 8011fac:	2600      	movs	r6, #0
 8011fae:	0035      	movs	r5, r6
 8011fb0:	e7e4      	b.n	8011f7c <__sfvwrite_r+0xe8>
 8011fb2:	9b01      	ldr	r3, [sp, #4]
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	9303      	str	r3, [sp, #12]
 8011fb8:	9b01      	ldr	r3, [sp, #4]
 8011fba:	685d      	ldr	r5, [r3, #4]
 8011fbc:	3308      	adds	r3, #8
 8011fbe:	9301      	str	r3, [sp, #4]
 8011fc0:	220c      	movs	r2, #12
 8011fc2:	5ea3      	ldrsh	r3, [r4, r2]
 8011fc4:	6820      	ldr	r0, [r4, #0]
 8011fc6:	68a6      	ldr	r6, [r4, #8]
 8011fc8:	2d00      	cmp	r5, #0
 8011fca:	d0f2      	beq.n	8011fb2 <__sfvwrite_r+0x11e>
 8011fcc:	2180      	movs	r1, #128	; 0x80
 8011fce:	0089      	lsls	r1, r1, #2
 8011fd0:	b29a      	uxth	r2, r3
 8011fd2:	420b      	tst	r3, r1
 8011fd4:	d062      	beq.n	801209c <__sfvwrite_r+0x208>
 8011fd6:	42ae      	cmp	r6, r5
 8011fd8:	d837      	bhi.n	801204a <__sfvwrite_r+0x1b6>
 8011fda:	2390      	movs	r3, #144	; 0x90
 8011fdc:	00db      	lsls	r3, r3, #3
 8011fde:	421a      	tst	r2, r3
 8011fe0:	d033      	beq.n	801204a <__sfvwrite_r+0x1b6>
 8011fe2:	6921      	ldr	r1, [r4, #16]
 8011fe4:	1a43      	subs	r3, r0, r1
 8011fe6:	2003      	movs	r0, #3
 8011fe8:	9305      	str	r3, [sp, #20]
 8011fea:	6963      	ldr	r3, [r4, #20]
 8011fec:	4343      	muls	r3, r0
 8011fee:	0fdf      	lsrs	r7, r3, #31
 8011ff0:	18ff      	adds	r7, r7, r3
 8011ff2:	9b05      	ldr	r3, [sp, #20]
 8011ff4:	107f      	asrs	r7, r7, #1
 8011ff6:	3301      	adds	r3, #1
 8011ff8:	195b      	adds	r3, r3, r5
 8011ffa:	42bb      	cmp	r3, r7
 8011ffc:	d900      	bls.n	8012000 <__sfvwrite_r+0x16c>
 8011ffe:	001f      	movs	r7, r3
 8012000:	0552      	lsls	r2, r2, #21
 8012002:	d53c      	bpl.n	801207e <__sfvwrite_r+0x1ea>
 8012004:	0039      	movs	r1, r7
 8012006:	9802      	ldr	r0, [sp, #8]
 8012008:	f7f8 fb56 	bl	800a6b8 <_malloc_r>
 801200c:	1e06      	subs	r6, r0, #0
 801200e:	d10a      	bne.n	8012026 <__sfvwrite_r+0x192>
 8012010:	230c      	movs	r3, #12
 8012012:	9a02      	ldr	r2, [sp, #8]
 8012014:	6013      	str	r3, [r2, #0]
 8012016:	2340      	movs	r3, #64	; 0x40
 8012018:	89a2      	ldrh	r2, [r4, #12]
 801201a:	4313      	orrs	r3, r2
 801201c:	81a3      	strh	r3, [r4, #12]
 801201e:	e7a5      	b.n	8011f6c <__sfvwrite_r+0xd8>
 8012020:	0015      	movs	r5, r2
 8012022:	9203      	str	r2, [sp, #12]
 8012024:	e7cc      	b.n	8011fc0 <__sfvwrite_r+0x12c>
 8012026:	9a05      	ldr	r2, [sp, #20]
 8012028:	6921      	ldr	r1, [r4, #16]
 801202a:	f7f9 feaa 	bl	800bd82 <memcpy>
 801202e:	89a2      	ldrh	r2, [r4, #12]
 8012030:	4b44      	ldr	r3, [pc, #272]	; (8012144 <__sfvwrite_r+0x2b0>)
 8012032:	401a      	ands	r2, r3
 8012034:	2380      	movs	r3, #128	; 0x80
 8012036:	4313      	orrs	r3, r2
 8012038:	81a3      	strh	r3, [r4, #12]
 801203a:	9b05      	ldr	r3, [sp, #20]
 801203c:	6126      	str	r6, [r4, #16]
 801203e:	18f6      	adds	r6, r6, r3
 8012040:	6026      	str	r6, [r4, #0]
 8012042:	002e      	movs	r6, r5
 8012044:	6167      	str	r7, [r4, #20]
 8012046:	1aff      	subs	r7, r7, r3
 8012048:	60a7      	str	r7, [r4, #8]
 801204a:	002f      	movs	r7, r5
 801204c:	42ae      	cmp	r6, r5
 801204e:	d900      	bls.n	8012052 <__sfvwrite_r+0x1be>
 8012050:	002e      	movs	r6, r5
 8012052:	0032      	movs	r2, r6
 8012054:	9903      	ldr	r1, [sp, #12]
 8012056:	6820      	ldr	r0, [r4, #0]
 8012058:	f000 f983 	bl	8012362 <memmove>
 801205c:	68a3      	ldr	r3, [r4, #8]
 801205e:	1b9b      	subs	r3, r3, r6
 8012060:	60a3      	str	r3, [r4, #8]
 8012062:	6823      	ldr	r3, [r4, #0]
 8012064:	199b      	adds	r3, r3, r6
 8012066:	6023      	str	r3, [r4, #0]
 8012068:	9b03      	ldr	r3, [sp, #12]
 801206a:	9a04      	ldr	r2, [sp, #16]
 801206c:	19db      	adds	r3, r3, r7
 801206e:	9303      	str	r3, [sp, #12]
 8012070:	9b04      	ldr	r3, [sp, #16]
 8012072:	1bed      	subs	r5, r5, r7
 8012074:	689b      	ldr	r3, [r3, #8]
 8012076:	1bdb      	subs	r3, r3, r7
 8012078:	6093      	str	r3, [r2, #8]
 801207a:	d1a1      	bne.n	8011fc0 <__sfvwrite_r+0x12c>
 801207c:	e712      	b.n	8011ea4 <__sfvwrite_r+0x10>
 801207e:	003a      	movs	r2, r7
 8012080:	9802      	ldr	r0, [sp, #8]
 8012082:	f7fe fcd7 	bl	8010a34 <_realloc_r>
 8012086:	1e06      	subs	r6, r0, #0
 8012088:	d1d7      	bne.n	801203a <__sfvwrite_r+0x1a6>
 801208a:	6921      	ldr	r1, [r4, #16]
 801208c:	9802      	ldr	r0, [sp, #8]
 801208e:	f7f9 fef3 	bl	800be78 <_free_r>
 8012092:	2280      	movs	r2, #128	; 0x80
 8012094:	89a3      	ldrh	r3, [r4, #12]
 8012096:	4393      	bics	r3, r2
 8012098:	81a3      	strh	r3, [r4, #12]
 801209a:	e7b9      	b.n	8012010 <__sfvwrite_r+0x17c>
 801209c:	6923      	ldr	r3, [r4, #16]
 801209e:	4283      	cmp	r3, r0
 80120a0:	d302      	bcc.n	80120a8 <__sfvwrite_r+0x214>
 80120a2:	6967      	ldr	r7, [r4, #20]
 80120a4:	42af      	cmp	r7, r5
 80120a6:	d916      	bls.n	80120d6 <__sfvwrite_r+0x242>
 80120a8:	42ae      	cmp	r6, r5
 80120aa:	d900      	bls.n	80120ae <__sfvwrite_r+0x21a>
 80120ac:	002e      	movs	r6, r5
 80120ae:	0032      	movs	r2, r6
 80120b0:	9903      	ldr	r1, [sp, #12]
 80120b2:	f000 f956 	bl	8012362 <memmove>
 80120b6:	68a3      	ldr	r3, [r4, #8]
 80120b8:	6822      	ldr	r2, [r4, #0]
 80120ba:	1b9b      	subs	r3, r3, r6
 80120bc:	1992      	adds	r2, r2, r6
 80120be:	0037      	movs	r7, r6
 80120c0:	60a3      	str	r3, [r4, #8]
 80120c2:	6022      	str	r2, [r4, #0]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d1cf      	bne.n	8012068 <__sfvwrite_r+0x1d4>
 80120c8:	0021      	movs	r1, r4
 80120ca:	9802      	ldr	r0, [sp, #8]
 80120cc:	f7fd fcc0 	bl	800fa50 <_fflush_r>
 80120d0:	2800      	cmp	r0, #0
 80120d2:	d0c9      	beq.n	8012068 <__sfvwrite_r+0x1d4>
 80120d4:	e79f      	b.n	8012016 <__sfvwrite_r+0x182>
 80120d6:	4b1c      	ldr	r3, [pc, #112]	; (8012148 <__sfvwrite_r+0x2b4>)
 80120d8:	0028      	movs	r0, r5
 80120da:	429d      	cmp	r5, r3
 80120dc:	d900      	bls.n	80120e0 <__sfvwrite_r+0x24c>
 80120de:	481b      	ldr	r0, [pc, #108]	; (801214c <__sfvwrite_r+0x2b8>)
 80120e0:	0039      	movs	r1, r7
 80120e2:	f7ee f8b5 	bl	8000250 <__divsi3>
 80120e6:	003b      	movs	r3, r7
 80120e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80120ea:	4343      	muls	r3, r0
 80120ec:	9a03      	ldr	r2, [sp, #12]
 80120ee:	69e1      	ldr	r1, [r4, #28]
 80120f0:	9802      	ldr	r0, [sp, #8]
 80120f2:	47b0      	blx	r6
 80120f4:	1e07      	subs	r7, r0, #0
 80120f6:	dcb7      	bgt.n	8012068 <__sfvwrite_r+0x1d4>
 80120f8:	e78d      	b.n	8012016 <__sfvwrite_r+0x182>
 80120fa:	9b01      	ldr	r3, [sp, #4]
 80120fc:	2000      	movs	r0, #0
 80120fe:	681e      	ldr	r6, [r3, #0]
 8012100:	685b      	ldr	r3, [r3, #4]
 8012102:	9303      	str	r3, [sp, #12]
 8012104:	9b01      	ldr	r3, [sp, #4]
 8012106:	3308      	adds	r3, #8
 8012108:	9301      	str	r3, [sp, #4]
 801210a:	e6e6      	b.n	8011eda <__sfvwrite_r+0x46>
 801210c:	9a05      	ldr	r2, [sp, #20]
 801210e:	4293      	cmp	r3, r2
 8012110:	dc08      	bgt.n	8012124 <__sfvwrite_r+0x290>
 8012112:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8012114:	0032      	movs	r2, r6
 8012116:	69e1      	ldr	r1, [r4, #28]
 8012118:	9802      	ldr	r0, [sp, #8]
 801211a:	47a8      	blx	r5
 801211c:	1e05      	subs	r5, r0, #0
 801211e:	dd00      	ble.n	8012122 <__sfvwrite_r+0x28e>
 8012120:	e70a      	b.n	8011f38 <__sfvwrite_r+0xa4>
 8012122:	e778      	b.n	8012016 <__sfvwrite_r+0x182>
 8012124:	9a05      	ldr	r2, [sp, #20]
 8012126:	0031      	movs	r1, r6
 8012128:	f000 f91b 	bl	8012362 <memmove>
 801212c:	9a05      	ldr	r2, [sp, #20]
 801212e:	68a3      	ldr	r3, [r4, #8]
 8012130:	0015      	movs	r5, r2
 8012132:	1a9b      	subs	r3, r3, r2
 8012134:	60a3      	str	r3, [r4, #8]
 8012136:	6823      	ldr	r3, [r4, #0]
 8012138:	189b      	adds	r3, r3, r2
 801213a:	6023      	str	r3, [r4, #0]
 801213c:	e6fc      	b.n	8011f38 <__sfvwrite_r+0xa4>
 801213e:	46c0      	nop			; (mov r8, r8)
 8012140:	7ffffc00 	.word	0x7ffffc00
 8012144:	fffffb7f 	.word	0xfffffb7f
 8012148:	7ffffffe 	.word	0x7ffffffe
 801214c:	7fffffff 	.word	0x7fffffff

08012150 <__submore>:
 8012150:	000b      	movs	r3, r1
 8012152:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012154:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8012156:	3340      	adds	r3, #64	; 0x40
 8012158:	000c      	movs	r4, r1
 801215a:	429d      	cmp	r5, r3
 801215c:	d11c      	bne.n	8012198 <__submore+0x48>
 801215e:	2680      	movs	r6, #128	; 0x80
 8012160:	00f6      	lsls	r6, r6, #3
 8012162:	0031      	movs	r1, r6
 8012164:	f7f8 faa8 	bl	800a6b8 <_malloc_r>
 8012168:	2800      	cmp	r0, #0
 801216a:	d102      	bne.n	8012172 <__submore+0x22>
 801216c:	2001      	movs	r0, #1
 801216e:	4240      	negs	r0, r0
 8012170:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012172:	0023      	movs	r3, r4
 8012174:	6320      	str	r0, [r4, #48]	; 0x30
 8012176:	6366      	str	r6, [r4, #52]	; 0x34
 8012178:	3342      	adds	r3, #66	; 0x42
 801217a:	781a      	ldrb	r2, [r3, #0]
 801217c:	4b10      	ldr	r3, [pc, #64]	; (80121c0 <__submore+0x70>)
 801217e:	54c2      	strb	r2, [r0, r3]
 8012180:	0023      	movs	r3, r4
 8012182:	3341      	adds	r3, #65	; 0x41
 8012184:	781a      	ldrb	r2, [r3, #0]
 8012186:	4b0f      	ldr	r3, [pc, #60]	; (80121c4 <__submore+0x74>)
 8012188:	54c2      	strb	r2, [r0, r3]
 801218a:	782a      	ldrb	r2, [r5, #0]
 801218c:	4b0e      	ldr	r3, [pc, #56]	; (80121c8 <__submore+0x78>)
 801218e:	54c2      	strb	r2, [r0, r3]
 8012190:	18c0      	adds	r0, r0, r3
 8012192:	6020      	str	r0, [r4, #0]
 8012194:	2000      	movs	r0, #0
 8012196:	e7eb      	b.n	8012170 <__submore+0x20>
 8012198:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 801219a:	0029      	movs	r1, r5
 801219c:	0073      	lsls	r3, r6, #1
 801219e:	001a      	movs	r2, r3
 80121a0:	9301      	str	r3, [sp, #4]
 80121a2:	f7fe fc47 	bl	8010a34 <_realloc_r>
 80121a6:	1e05      	subs	r5, r0, #0
 80121a8:	d0e0      	beq.n	801216c <__submore+0x1c>
 80121aa:	1987      	adds	r7, r0, r6
 80121ac:	0001      	movs	r1, r0
 80121ae:	0032      	movs	r2, r6
 80121b0:	0038      	movs	r0, r7
 80121b2:	f7f9 fde6 	bl	800bd82 <memcpy>
 80121b6:	9b01      	ldr	r3, [sp, #4]
 80121b8:	6027      	str	r7, [r4, #0]
 80121ba:	6325      	str	r5, [r4, #48]	; 0x30
 80121bc:	6363      	str	r3, [r4, #52]	; 0x34
 80121be:	e7e9      	b.n	8012194 <__submore+0x44>
 80121c0:	000003ff 	.word	0x000003ff
 80121c4:	000003fe 	.word	0x000003fe
 80121c8:	000003fd 	.word	0x000003fd

080121cc <__swsetup_r>:
 80121cc:	4b30      	ldr	r3, [pc, #192]	; (8012290 <__swsetup_r+0xc4>)
 80121ce:	b570      	push	{r4, r5, r6, lr}
 80121d0:	0005      	movs	r5, r0
 80121d2:	6818      	ldr	r0, [r3, #0]
 80121d4:	000c      	movs	r4, r1
 80121d6:	2800      	cmp	r0, #0
 80121d8:	d004      	beq.n	80121e4 <__swsetup_r+0x18>
 80121da:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d101      	bne.n	80121e4 <__swsetup_r+0x18>
 80121e0:	f7f9 fbec 	bl	800b9bc <__sinit>
 80121e4:	230c      	movs	r3, #12
 80121e6:	5ee2      	ldrsh	r2, [r4, r3]
 80121e8:	b293      	uxth	r3, r2
 80121ea:	0711      	lsls	r1, r2, #28
 80121ec:	d423      	bmi.n	8012236 <__swsetup_r+0x6a>
 80121ee:	06d9      	lsls	r1, r3, #27
 80121f0:	d407      	bmi.n	8012202 <__swsetup_r+0x36>
 80121f2:	2309      	movs	r3, #9
 80121f4:	2001      	movs	r0, #1
 80121f6:	602b      	str	r3, [r5, #0]
 80121f8:	3337      	adds	r3, #55	; 0x37
 80121fa:	4313      	orrs	r3, r2
 80121fc:	81a3      	strh	r3, [r4, #12]
 80121fe:	4240      	negs	r0, r0
 8012200:	bd70      	pop	{r4, r5, r6, pc}
 8012202:	075b      	lsls	r3, r3, #29
 8012204:	d513      	bpl.n	801222e <__swsetup_r+0x62>
 8012206:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8012208:	2900      	cmp	r1, #0
 801220a:	d008      	beq.n	801221e <__swsetup_r+0x52>
 801220c:	0023      	movs	r3, r4
 801220e:	3340      	adds	r3, #64	; 0x40
 8012210:	4299      	cmp	r1, r3
 8012212:	d002      	beq.n	801221a <__swsetup_r+0x4e>
 8012214:	0028      	movs	r0, r5
 8012216:	f7f9 fe2f 	bl	800be78 <_free_r>
 801221a:	2300      	movs	r3, #0
 801221c:	6323      	str	r3, [r4, #48]	; 0x30
 801221e:	2224      	movs	r2, #36	; 0x24
 8012220:	89a3      	ldrh	r3, [r4, #12]
 8012222:	4393      	bics	r3, r2
 8012224:	81a3      	strh	r3, [r4, #12]
 8012226:	2300      	movs	r3, #0
 8012228:	6063      	str	r3, [r4, #4]
 801222a:	6923      	ldr	r3, [r4, #16]
 801222c:	6023      	str	r3, [r4, #0]
 801222e:	2308      	movs	r3, #8
 8012230:	89a2      	ldrh	r2, [r4, #12]
 8012232:	4313      	orrs	r3, r2
 8012234:	81a3      	strh	r3, [r4, #12]
 8012236:	6923      	ldr	r3, [r4, #16]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d10b      	bne.n	8012254 <__swsetup_r+0x88>
 801223c:	21a0      	movs	r1, #160	; 0xa0
 801223e:	2280      	movs	r2, #128	; 0x80
 8012240:	89a3      	ldrh	r3, [r4, #12]
 8012242:	0089      	lsls	r1, r1, #2
 8012244:	0092      	lsls	r2, r2, #2
 8012246:	400b      	ands	r3, r1
 8012248:	4293      	cmp	r3, r2
 801224a:	d003      	beq.n	8012254 <__swsetup_r+0x88>
 801224c:	0021      	movs	r1, r4
 801224e:	0028      	movs	r0, r5
 8012250:	f000 f8e8 	bl	8012424 <__smakebuf_r>
 8012254:	220c      	movs	r2, #12
 8012256:	5ea3      	ldrsh	r3, [r4, r2]
 8012258:	2001      	movs	r0, #1
 801225a:	001a      	movs	r2, r3
 801225c:	b299      	uxth	r1, r3
 801225e:	4002      	ands	r2, r0
 8012260:	4203      	tst	r3, r0
 8012262:	d00f      	beq.n	8012284 <__swsetup_r+0xb8>
 8012264:	2200      	movs	r2, #0
 8012266:	60a2      	str	r2, [r4, #8]
 8012268:	6962      	ldr	r2, [r4, #20]
 801226a:	4252      	negs	r2, r2
 801226c:	61a2      	str	r2, [r4, #24]
 801226e:	2000      	movs	r0, #0
 8012270:	6922      	ldr	r2, [r4, #16]
 8012272:	4282      	cmp	r2, r0
 8012274:	d1c4      	bne.n	8012200 <__swsetup_r+0x34>
 8012276:	0609      	lsls	r1, r1, #24
 8012278:	d5c2      	bpl.n	8012200 <__swsetup_r+0x34>
 801227a:	2240      	movs	r2, #64	; 0x40
 801227c:	4313      	orrs	r3, r2
 801227e:	81a3      	strh	r3, [r4, #12]
 8012280:	3801      	subs	r0, #1
 8012282:	e7bd      	b.n	8012200 <__swsetup_r+0x34>
 8012284:	0788      	lsls	r0, r1, #30
 8012286:	d400      	bmi.n	801228a <__swsetup_r+0xbe>
 8012288:	6962      	ldr	r2, [r4, #20]
 801228a:	60a2      	str	r2, [r4, #8]
 801228c:	e7ef      	b.n	801226e <__swsetup_r+0xa2>
 801228e:	46c0      	nop			; (mov r8, r8)
 8012290:	200006d0 	.word	0x200006d0

08012294 <__fputwc>:
 8012294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012296:	b085      	sub	sp, #20
 8012298:	000e      	movs	r6, r1
 801229a:	0015      	movs	r5, r2
 801229c:	9001      	str	r0, [sp, #4]
 801229e:	f7f9 fccf 	bl	800bc40 <__locale_mb_cur_max>
 80122a2:	0004      	movs	r4, r0
 80122a4:	2801      	cmp	r0, #1
 80122a6:	d119      	bne.n	80122dc <__fputwc+0x48>
 80122a8:	1e73      	subs	r3, r6, #1
 80122aa:	2bfe      	cmp	r3, #254	; 0xfe
 80122ac:	d816      	bhi.n	80122dc <__fputwc+0x48>
 80122ae:	ab02      	add	r3, sp, #8
 80122b0:	711e      	strb	r6, [r3, #4]
 80122b2:	2700      	movs	r7, #0
 80122b4:	42a7      	cmp	r7, r4
 80122b6:	d020      	beq.n	80122fa <__fputwc+0x66>
 80122b8:	ab03      	add	r3, sp, #12
 80122ba:	5dd9      	ldrb	r1, [r3, r7]
 80122bc:	68ab      	ldr	r3, [r5, #8]
 80122be:	3b01      	subs	r3, #1
 80122c0:	60ab      	str	r3, [r5, #8]
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	da04      	bge.n	80122d0 <__fputwc+0x3c>
 80122c6:	69aa      	ldr	r2, [r5, #24]
 80122c8:	4293      	cmp	r3, r2
 80122ca:	db19      	blt.n	8012300 <__fputwc+0x6c>
 80122cc:	290a      	cmp	r1, #10
 80122ce:	d017      	beq.n	8012300 <__fputwc+0x6c>
 80122d0:	682b      	ldr	r3, [r5, #0]
 80122d2:	1c5a      	adds	r2, r3, #1
 80122d4:	602a      	str	r2, [r5, #0]
 80122d6:	7019      	strb	r1, [r3, #0]
 80122d8:	3701      	adds	r7, #1
 80122da:	e7eb      	b.n	80122b4 <__fputwc+0x20>
 80122dc:	002b      	movs	r3, r5
 80122de:	0032      	movs	r2, r6
 80122e0:	9801      	ldr	r0, [sp, #4]
 80122e2:	335c      	adds	r3, #92	; 0x5c
 80122e4:	a903      	add	r1, sp, #12
 80122e6:	f000 f857 	bl	8012398 <_wcrtomb_r>
 80122ea:	0004      	movs	r4, r0
 80122ec:	1c43      	adds	r3, r0, #1
 80122ee:	d1e0      	bne.n	80122b2 <__fputwc+0x1e>
 80122f0:	2340      	movs	r3, #64	; 0x40
 80122f2:	0006      	movs	r6, r0
 80122f4:	89aa      	ldrh	r2, [r5, #12]
 80122f6:	4313      	orrs	r3, r2
 80122f8:	81ab      	strh	r3, [r5, #12]
 80122fa:	0030      	movs	r0, r6
 80122fc:	b005      	add	sp, #20
 80122fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012300:	002a      	movs	r2, r5
 8012302:	9801      	ldr	r0, [sp, #4]
 8012304:	f000 f8cc 	bl	80124a0 <__swbuf_r>
 8012308:	1c43      	adds	r3, r0, #1
 801230a:	d1e5      	bne.n	80122d8 <__fputwc+0x44>
 801230c:	0006      	movs	r6, r0
 801230e:	e7f4      	b.n	80122fa <__fputwc+0x66>

08012310 <_fputwc_r>:
 8012310:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8012312:	b570      	push	{r4, r5, r6, lr}
 8012314:	0005      	movs	r5, r0
 8012316:	000e      	movs	r6, r1
 8012318:	0014      	movs	r4, r2
 801231a:	07db      	lsls	r3, r3, #31
 801231c:	d405      	bmi.n	801232a <_fputwc_r+0x1a>
 801231e:	8993      	ldrh	r3, [r2, #12]
 8012320:	059b      	lsls	r3, r3, #22
 8012322:	d402      	bmi.n	801232a <_fputwc_r+0x1a>
 8012324:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8012326:	f7f9 fd1f 	bl	800bd68 <__retarget_lock_acquire_recursive>
 801232a:	230c      	movs	r3, #12
 801232c:	5ee2      	ldrsh	r2, [r4, r3]
 801232e:	2380      	movs	r3, #128	; 0x80
 8012330:	019b      	lsls	r3, r3, #6
 8012332:	421a      	tst	r2, r3
 8012334:	d104      	bne.n	8012340 <_fputwc_r+0x30>
 8012336:	431a      	orrs	r2, r3
 8012338:	81a2      	strh	r2, [r4, #12]
 801233a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801233c:	4313      	orrs	r3, r2
 801233e:	6663      	str	r3, [r4, #100]	; 0x64
 8012340:	0028      	movs	r0, r5
 8012342:	0022      	movs	r2, r4
 8012344:	0031      	movs	r1, r6
 8012346:	f7ff ffa5 	bl	8012294 <__fputwc>
 801234a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801234c:	0005      	movs	r5, r0
 801234e:	07db      	lsls	r3, r3, #31
 8012350:	d405      	bmi.n	801235e <_fputwc_r+0x4e>
 8012352:	89a3      	ldrh	r3, [r4, #12]
 8012354:	059b      	lsls	r3, r3, #22
 8012356:	d402      	bmi.n	801235e <_fputwc_r+0x4e>
 8012358:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801235a:	f7f9 fd06 	bl	800bd6a <__retarget_lock_release_recursive>
 801235e:	0028      	movs	r0, r5
 8012360:	bd70      	pop	{r4, r5, r6, pc}

08012362 <memmove>:
 8012362:	b510      	push	{r4, lr}
 8012364:	4288      	cmp	r0, r1
 8012366:	d902      	bls.n	801236e <memmove+0xc>
 8012368:	188b      	adds	r3, r1, r2
 801236a:	4298      	cmp	r0, r3
 801236c:	d303      	bcc.n	8012376 <memmove+0x14>
 801236e:	2300      	movs	r3, #0
 8012370:	e007      	b.n	8012382 <memmove+0x20>
 8012372:	5c8b      	ldrb	r3, [r1, r2]
 8012374:	5483      	strb	r3, [r0, r2]
 8012376:	3a01      	subs	r2, #1
 8012378:	d2fb      	bcs.n	8012372 <memmove+0x10>
 801237a:	bd10      	pop	{r4, pc}
 801237c:	5ccc      	ldrb	r4, [r1, r3]
 801237e:	54c4      	strb	r4, [r0, r3]
 8012380:	3301      	adds	r3, #1
 8012382:	429a      	cmp	r2, r3
 8012384:	d1fa      	bne.n	801237c <memmove+0x1a>
 8012386:	e7f8      	b.n	801237a <memmove+0x18>

08012388 <abort>:
 8012388:	2006      	movs	r0, #6
 801238a:	b510      	push	{r4, lr}
 801238c:	f000 f906 	bl	801259c <raise>
 8012390:	2001      	movs	r0, #1
 8012392:	f7f1 fc25 	bl	8003be0 <_exit>
	...

08012398 <_wcrtomb_r>:
 8012398:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 801239a:	001d      	movs	r5, r3
 801239c:	4b09      	ldr	r3, [pc, #36]	; (80123c4 <_wcrtomb_r+0x2c>)
 801239e:	0004      	movs	r4, r0
 80123a0:	33e0      	adds	r3, #224	; 0xe0
 80123a2:	681e      	ldr	r6, [r3, #0]
 80123a4:	002b      	movs	r3, r5
 80123a6:	2900      	cmp	r1, #0
 80123a8:	d101      	bne.n	80123ae <_wcrtomb_r+0x16>
 80123aa:	000a      	movs	r2, r1
 80123ac:	a901      	add	r1, sp, #4
 80123ae:	0020      	movs	r0, r4
 80123b0:	47b0      	blx	r6
 80123b2:	1c43      	adds	r3, r0, #1
 80123b4:	d103      	bne.n	80123be <_wcrtomb_r+0x26>
 80123b6:	2300      	movs	r3, #0
 80123b8:	602b      	str	r3, [r5, #0]
 80123ba:	338a      	adds	r3, #138	; 0x8a
 80123bc:	6023      	str	r3, [r4, #0]
 80123be:	b004      	add	sp, #16
 80123c0:	bd70      	pop	{r4, r5, r6, pc}
 80123c2:	46c0      	nop			; (mov r8, r8)
 80123c4:	20000444 	.word	0x20000444

080123c8 <__swhatbuf_r>:
 80123c8:	b570      	push	{r4, r5, r6, lr}
 80123ca:	000e      	movs	r6, r1
 80123cc:	001d      	movs	r5, r3
 80123ce:	230e      	movs	r3, #14
 80123d0:	5ec9      	ldrsh	r1, [r1, r3]
 80123d2:	0014      	movs	r4, r2
 80123d4:	b096      	sub	sp, #88	; 0x58
 80123d6:	2900      	cmp	r1, #0
 80123d8:	da09      	bge.n	80123ee <__swhatbuf_r+0x26>
 80123da:	89b2      	ldrh	r2, [r6, #12]
 80123dc:	2380      	movs	r3, #128	; 0x80
 80123de:	0011      	movs	r1, r2
 80123e0:	4019      	ands	r1, r3
 80123e2:	421a      	tst	r2, r3
 80123e4:	d018      	beq.n	8012418 <__swhatbuf_r+0x50>
 80123e6:	2100      	movs	r1, #0
 80123e8:	3b40      	subs	r3, #64	; 0x40
 80123ea:	0008      	movs	r0, r1
 80123ec:	e010      	b.n	8012410 <__swhatbuf_r+0x48>
 80123ee:	466a      	mov	r2, sp
 80123f0:	f000 f8de 	bl	80125b0 <_fstat_r>
 80123f4:	2800      	cmp	r0, #0
 80123f6:	dbf0      	blt.n	80123da <__swhatbuf_r+0x12>
 80123f8:	23f0      	movs	r3, #240	; 0xf0
 80123fa:	9901      	ldr	r1, [sp, #4]
 80123fc:	021b      	lsls	r3, r3, #8
 80123fe:	4019      	ands	r1, r3
 8012400:	4b07      	ldr	r3, [pc, #28]	; (8012420 <__swhatbuf_r+0x58>)
 8012402:	2080      	movs	r0, #128	; 0x80
 8012404:	18c9      	adds	r1, r1, r3
 8012406:	424b      	negs	r3, r1
 8012408:	4159      	adcs	r1, r3
 801240a:	2380      	movs	r3, #128	; 0x80
 801240c:	0100      	lsls	r0, r0, #4
 801240e:	00db      	lsls	r3, r3, #3
 8012410:	6029      	str	r1, [r5, #0]
 8012412:	6023      	str	r3, [r4, #0]
 8012414:	b016      	add	sp, #88	; 0x58
 8012416:	bd70      	pop	{r4, r5, r6, pc}
 8012418:	2380      	movs	r3, #128	; 0x80
 801241a:	00db      	lsls	r3, r3, #3
 801241c:	e7e5      	b.n	80123ea <__swhatbuf_r+0x22>
 801241e:	46c0      	nop			; (mov r8, r8)
 8012420:	ffffe000 	.word	0xffffe000

08012424 <__smakebuf_r>:
 8012424:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012426:	2602      	movs	r6, #2
 8012428:	898b      	ldrh	r3, [r1, #12]
 801242a:	0005      	movs	r5, r0
 801242c:	000c      	movs	r4, r1
 801242e:	4233      	tst	r3, r6
 8012430:	d006      	beq.n	8012440 <__smakebuf_r+0x1c>
 8012432:	0023      	movs	r3, r4
 8012434:	3343      	adds	r3, #67	; 0x43
 8012436:	6023      	str	r3, [r4, #0]
 8012438:	6123      	str	r3, [r4, #16]
 801243a:	2301      	movs	r3, #1
 801243c:	6163      	str	r3, [r4, #20]
 801243e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8012440:	466a      	mov	r2, sp
 8012442:	ab01      	add	r3, sp, #4
 8012444:	f7ff ffc0 	bl	80123c8 <__swhatbuf_r>
 8012448:	9900      	ldr	r1, [sp, #0]
 801244a:	0007      	movs	r7, r0
 801244c:	0028      	movs	r0, r5
 801244e:	f7f8 f933 	bl	800a6b8 <_malloc_r>
 8012452:	2800      	cmp	r0, #0
 8012454:	d108      	bne.n	8012468 <__smakebuf_r+0x44>
 8012456:	220c      	movs	r2, #12
 8012458:	5ea3      	ldrsh	r3, [r4, r2]
 801245a:	059a      	lsls	r2, r3, #22
 801245c:	d4ef      	bmi.n	801243e <__smakebuf_r+0x1a>
 801245e:	2203      	movs	r2, #3
 8012460:	4393      	bics	r3, r2
 8012462:	431e      	orrs	r6, r3
 8012464:	81a6      	strh	r6, [r4, #12]
 8012466:	e7e4      	b.n	8012432 <__smakebuf_r+0xe>
 8012468:	2380      	movs	r3, #128	; 0x80
 801246a:	89a2      	ldrh	r2, [r4, #12]
 801246c:	6020      	str	r0, [r4, #0]
 801246e:	4313      	orrs	r3, r2
 8012470:	81a3      	strh	r3, [r4, #12]
 8012472:	9b00      	ldr	r3, [sp, #0]
 8012474:	6120      	str	r0, [r4, #16]
 8012476:	6163      	str	r3, [r4, #20]
 8012478:	9b01      	ldr	r3, [sp, #4]
 801247a:	2b00      	cmp	r3, #0
 801247c:	d00c      	beq.n	8012498 <__smakebuf_r+0x74>
 801247e:	0028      	movs	r0, r5
 8012480:	230e      	movs	r3, #14
 8012482:	5ee1      	ldrsh	r1, [r4, r3]
 8012484:	f000 f8a6 	bl	80125d4 <_isatty_r>
 8012488:	2800      	cmp	r0, #0
 801248a:	d005      	beq.n	8012498 <__smakebuf_r+0x74>
 801248c:	2303      	movs	r3, #3
 801248e:	89a2      	ldrh	r2, [r4, #12]
 8012490:	439a      	bics	r2, r3
 8012492:	3b02      	subs	r3, #2
 8012494:	4313      	orrs	r3, r2
 8012496:	81a3      	strh	r3, [r4, #12]
 8012498:	89a3      	ldrh	r3, [r4, #12]
 801249a:	433b      	orrs	r3, r7
 801249c:	81a3      	strh	r3, [r4, #12]
 801249e:	e7ce      	b.n	801243e <__smakebuf_r+0x1a>

080124a0 <__swbuf_r>:
 80124a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124a2:	0006      	movs	r6, r0
 80124a4:	000d      	movs	r5, r1
 80124a6:	0014      	movs	r4, r2
 80124a8:	2800      	cmp	r0, #0
 80124aa:	d004      	beq.n	80124b6 <__swbuf_r+0x16>
 80124ac:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d101      	bne.n	80124b6 <__swbuf_r+0x16>
 80124b2:	f7f9 fa83 	bl	800b9bc <__sinit>
 80124b6:	69a3      	ldr	r3, [r4, #24]
 80124b8:	60a3      	str	r3, [r4, #8]
 80124ba:	89a3      	ldrh	r3, [r4, #12]
 80124bc:	071b      	lsls	r3, r3, #28
 80124be:	d52e      	bpl.n	801251e <__swbuf_r+0x7e>
 80124c0:	6923      	ldr	r3, [r4, #16]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d02b      	beq.n	801251e <__swbuf_r+0x7e>
 80124c6:	230c      	movs	r3, #12
 80124c8:	5ee2      	ldrsh	r2, [r4, r3]
 80124ca:	2380      	movs	r3, #128	; 0x80
 80124cc:	019b      	lsls	r3, r3, #6
 80124ce:	b2ef      	uxtb	r7, r5
 80124d0:	b2ed      	uxtb	r5, r5
 80124d2:	421a      	tst	r2, r3
 80124d4:	d02c      	beq.n	8012530 <__swbuf_r+0x90>
 80124d6:	6923      	ldr	r3, [r4, #16]
 80124d8:	6820      	ldr	r0, [r4, #0]
 80124da:	1ac0      	subs	r0, r0, r3
 80124dc:	6963      	ldr	r3, [r4, #20]
 80124de:	4283      	cmp	r3, r0
 80124e0:	dc05      	bgt.n	80124ee <__swbuf_r+0x4e>
 80124e2:	0021      	movs	r1, r4
 80124e4:	0030      	movs	r0, r6
 80124e6:	f7fd fab3 	bl	800fa50 <_fflush_r>
 80124ea:	2800      	cmp	r0, #0
 80124ec:	d11d      	bne.n	801252a <__swbuf_r+0x8a>
 80124ee:	68a3      	ldr	r3, [r4, #8]
 80124f0:	3001      	adds	r0, #1
 80124f2:	3b01      	subs	r3, #1
 80124f4:	60a3      	str	r3, [r4, #8]
 80124f6:	6823      	ldr	r3, [r4, #0]
 80124f8:	1c5a      	adds	r2, r3, #1
 80124fa:	6022      	str	r2, [r4, #0]
 80124fc:	701f      	strb	r7, [r3, #0]
 80124fe:	6963      	ldr	r3, [r4, #20]
 8012500:	4283      	cmp	r3, r0
 8012502:	d004      	beq.n	801250e <__swbuf_r+0x6e>
 8012504:	89a3      	ldrh	r3, [r4, #12]
 8012506:	07db      	lsls	r3, r3, #31
 8012508:	d507      	bpl.n	801251a <__swbuf_r+0x7a>
 801250a:	2d0a      	cmp	r5, #10
 801250c:	d105      	bne.n	801251a <__swbuf_r+0x7a>
 801250e:	0021      	movs	r1, r4
 8012510:	0030      	movs	r0, r6
 8012512:	f7fd fa9d 	bl	800fa50 <_fflush_r>
 8012516:	2800      	cmp	r0, #0
 8012518:	d107      	bne.n	801252a <__swbuf_r+0x8a>
 801251a:	0028      	movs	r0, r5
 801251c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801251e:	0021      	movs	r1, r4
 8012520:	0030      	movs	r0, r6
 8012522:	f7ff fe53 	bl	80121cc <__swsetup_r>
 8012526:	2800      	cmp	r0, #0
 8012528:	d0cd      	beq.n	80124c6 <__swbuf_r+0x26>
 801252a:	2501      	movs	r5, #1
 801252c:	426d      	negs	r5, r5
 801252e:	e7f4      	b.n	801251a <__swbuf_r+0x7a>
 8012530:	4313      	orrs	r3, r2
 8012532:	81a3      	strh	r3, [r4, #12]
 8012534:	4a02      	ldr	r2, [pc, #8]	; (8012540 <__swbuf_r+0xa0>)
 8012536:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012538:	4013      	ands	r3, r2
 801253a:	6663      	str	r3, [r4, #100]	; 0x64
 801253c:	e7cb      	b.n	80124d6 <__swbuf_r+0x36>
 801253e:	46c0      	nop			; (mov r8, r8)
 8012540:	ffffdfff 	.word	0xffffdfff

08012544 <_raise_r>:
 8012544:	b570      	push	{r4, r5, r6, lr}
 8012546:	0004      	movs	r4, r0
 8012548:	000d      	movs	r5, r1
 801254a:	291f      	cmp	r1, #31
 801254c:	d904      	bls.n	8012558 <_raise_r+0x14>
 801254e:	2316      	movs	r3, #22
 8012550:	6003      	str	r3, [r0, #0]
 8012552:	2001      	movs	r0, #1
 8012554:	4240      	negs	r0, r0
 8012556:	bd70      	pop	{r4, r5, r6, pc}
 8012558:	0003      	movs	r3, r0
 801255a:	33fc      	adds	r3, #252	; 0xfc
 801255c:	69db      	ldr	r3, [r3, #28]
 801255e:	2b00      	cmp	r3, #0
 8012560:	d004      	beq.n	801256c <_raise_r+0x28>
 8012562:	008a      	lsls	r2, r1, #2
 8012564:	189b      	adds	r3, r3, r2
 8012566:	681a      	ldr	r2, [r3, #0]
 8012568:	2a00      	cmp	r2, #0
 801256a:	d108      	bne.n	801257e <_raise_r+0x3a>
 801256c:	0020      	movs	r0, r4
 801256e:	f000 f855 	bl	801261c <_getpid_r>
 8012572:	002a      	movs	r2, r5
 8012574:	0001      	movs	r1, r0
 8012576:	0020      	movs	r0, r4
 8012578:	f000 f83e 	bl	80125f8 <_kill_r>
 801257c:	e7eb      	b.n	8012556 <_raise_r+0x12>
 801257e:	2000      	movs	r0, #0
 8012580:	2a01      	cmp	r2, #1
 8012582:	d0e8      	beq.n	8012556 <_raise_r+0x12>
 8012584:	1c51      	adds	r1, r2, #1
 8012586:	d103      	bne.n	8012590 <_raise_r+0x4c>
 8012588:	2316      	movs	r3, #22
 801258a:	3001      	adds	r0, #1
 801258c:	6023      	str	r3, [r4, #0]
 801258e:	e7e2      	b.n	8012556 <_raise_r+0x12>
 8012590:	2400      	movs	r4, #0
 8012592:	0028      	movs	r0, r5
 8012594:	601c      	str	r4, [r3, #0]
 8012596:	4790      	blx	r2
 8012598:	0020      	movs	r0, r4
 801259a:	e7dc      	b.n	8012556 <_raise_r+0x12>

0801259c <raise>:
 801259c:	b510      	push	{r4, lr}
 801259e:	4b03      	ldr	r3, [pc, #12]	; (80125ac <raise+0x10>)
 80125a0:	0001      	movs	r1, r0
 80125a2:	6818      	ldr	r0, [r3, #0]
 80125a4:	f7ff ffce 	bl	8012544 <_raise_r>
 80125a8:	bd10      	pop	{r4, pc}
 80125aa:	46c0      	nop			; (mov r8, r8)
 80125ac:	200006d0 	.word	0x200006d0

080125b0 <_fstat_r>:
 80125b0:	2300      	movs	r3, #0
 80125b2:	b570      	push	{r4, r5, r6, lr}
 80125b4:	4d06      	ldr	r5, [pc, #24]	; (80125d0 <_fstat_r+0x20>)
 80125b6:	0004      	movs	r4, r0
 80125b8:	0008      	movs	r0, r1
 80125ba:	0011      	movs	r1, r2
 80125bc:	602b      	str	r3, [r5, #0]
 80125be:	f7f1 fb5e 	bl	8003c7e <_fstat>
 80125c2:	1c43      	adds	r3, r0, #1
 80125c4:	d103      	bne.n	80125ce <_fstat_r+0x1e>
 80125c6:	682b      	ldr	r3, [r5, #0]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d000      	beq.n	80125ce <_fstat_r+0x1e>
 80125cc:	6023      	str	r3, [r4, #0]
 80125ce:	bd70      	pop	{r4, r5, r6, pc}
 80125d0:	20000da0 	.word	0x20000da0

080125d4 <_isatty_r>:
 80125d4:	2300      	movs	r3, #0
 80125d6:	b570      	push	{r4, r5, r6, lr}
 80125d8:	4d06      	ldr	r5, [pc, #24]	; (80125f4 <_isatty_r+0x20>)
 80125da:	0004      	movs	r4, r0
 80125dc:	0008      	movs	r0, r1
 80125de:	602b      	str	r3, [r5, #0]
 80125e0:	f7f1 fb5b 	bl	8003c9a <_isatty>
 80125e4:	1c43      	adds	r3, r0, #1
 80125e6:	d103      	bne.n	80125f0 <_isatty_r+0x1c>
 80125e8:	682b      	ldr	r3, [r5, #0]
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d000      	beq.n	80125f0 <_isatty_r+0x1c>
 80125ee:	6023      	str	r3, [r4, #0]
 80125f0:	bd70      	pop	{r4, r5, r6, pc}
 80125f2:	46c0      	nop			; (mov r8, r8)
 80125f4:	20000da0 	.word	0x20000da0

080125f8 <_kill_r>:
 80125f8:	2300      	movs	r3, #0
 80125fa:	b570      	push	{r4, r5, r6, lr}
 80125fc:	4d06      	ldr	r5, [pc, #24]	; (8012618 <_kill_r+0x20>)
 80125fe:	0004      	movs	r4, r0
 8012600:	0008      	movs	r0, r1
 8012602:	0011      	movs	r1, r2
 8012604:	602b      	str	r3, [r5, #0]
 8012606:	f7f1 fadb 	bl	8003bc0 <_kill>
 801260a:	1c43      	adds	r3, r0, #1
 801260c:	d103      	bne.n	8012616 <_kill_r+0x1e>
 801260e:	682b      	ldr	r3, [r5, #0]
 8012610:	2b00      	cmp	r3, #0
 8012612:	d000      	beq.n	8012616 <_kill_r+0x1e>
 8012614:	6023      	str	r3, [r4, #0]
 8012616:	bd70      	pop	{r4, r5, r6, pc}
 8012618:	20000da0 	.word	0x20000da0

0801261c <_getpid_r>:
 801261c:	b510      	push	{r4, lr}
 801261e:	f7f1 fac9 	bl	8003bb4 <_getpid>
 8012622:	bd10      	pop	{r4, pc}

08012624 <round>:
 8012624:	b570      	push	{r4, r5, r6, lr}
 8012626:	004a      	lsls	r2, r1, #1
 8012628:	000d      	movs	r5, r1
 801262a:	4920      	ldr	r1, [pc, #128]	; (80126ac <round+0x88>)
 801262c:	0d52      	lsrs	r2, r2, #21
 801262e:	1851      	adds	r1, r2, r1
 8012630:	0006      	movs	r6, r0
 8012632:	2913      	cmp	r1, #19
 8012634:	dc18      	bgt.n	8012668 <round+0x44>
 8012636:	2900      	cmp	r1, #0
 8012638:	da09      	bge.n	801264e <round+0x2a>
 801263a:	0feb      	lsrs	r3, r5, #31
 801263c:	2200      	movs	r2, #0
 801263e:	07db      	lsls	r3, r3, #31
 8012640:	3101      	adds	r1, #1
 8012642:	d101      	bne.n	8012648 <round+0x24>
 8012644:	491a      	ldr	r1, [pc, #104]	; (80126b0 <round+0x8c>)
 8012646:	430b      	orrs	r3, r1
 8012648:	0019      	movs	r1, r3
 801264a:	0010      	movs	r0, r2
 801264c:	e017      	b.n	801267e <round+0x5a>
 801264e:	4c19      	ldr	r4, [pc, #100]	; (80126b4 <round+0x90>)
 8012650:	410c      	asrs	r4, r1
 8012652:	0022      	movs	r2, r4
 8012654:	402a      	ands	r2, r5
 8012656:	4302      	orrs	r2, r0
 8012658:	d013      	beq.n	8012682 <round+0x5e>
 801265a:	2280      	movs	r2, #128	; 0x80
 801265c:	0312      	lsls	r2, r2, #12
 801265e:	410a      	asrs	r2, r1
 8012660:	1953      	adds	r3, r2, r5
 8012662:	43a3      	bics	r3, r4
 8012664:	2200      	movs	r2, #0
 8012666:	e7ef      	b.n	8012648 <round+0x24>
 8012668:	2933      	cmp	r1, #51	; 0x33
 801266a:	dd0d      	ble.n	8012688 <round+0x64>
 801266c:	2380      	movs	r3, #128	; 0x80
 801266e:	00db      	lsls	r3, r3, #3
 8012670:	4299      	cmp	r1, r3
 8012672:	d106      	bne.n	8012682 <round+0x5e>
 8012674:	0002      	movs	r2, r0
 8012676:	002b      	movs	r3, r5
 8012678:	0029      	movs	r1, r5
 801267a:	f7ee f89d 	bl	80007b8 <__aeabi_dadd>
 801267e:	0006      	movs	r6, r0
 8012680:	000d      	movs	r5, r1
 8012682:	0030      	movs	r0, r6
 8012684:	0029      	movs	r1, r5
 8012686:	bd70      	pop	{r4, r5, r6, pc}
 8012688:	4c0b      	ldr	r4, [pc, #44]	; (80126b8 <round+0x94>)
 801268a:	1912      	adds	r2, r2, r4
 801268c:	2401      	movs	r4, #1
 801268e:	4264      	negs	r4, r4
 8012690:	40d4      	lsrs	r4, r2
 8012692:	4220      	tst	r0, r4
 8012694:	d0f5      	beq.n	8012682 <round+0x5e>
 8012696:	2233      	movs	r2, #51	; 0x33
 8012698:	1a51      	subs	r1, r2, r1
 801269a:	3a32      	subs	r2, #50	; 0x32
 801269c:	408a      	lsls	r2, r1
 801269e:	1812      	adds	r2, r2, r0
 80126a0:	4282      	cmp	r2, r0
 80126a2:	4180      	sbcs	r0, r0
 80126a4:	4240      	negs	r0, r0
 80126a6:	182b      	adds	r3, r5, r0
 80126a8:	43a2      	bics	r2, r4
 80126aa:	e7cd      	b.n	8012648 <round+0x24>
 80126ac:	fffffc01 	.word	0xfffffc01
 80126b0:	3ff00000 	.word	0x3ff00000
 80126b4:	000fffff 	.word	0x000fffff
 80126b8:	fffffbed 	.word	0xfffffbed

080126bc <_init>:
 80126bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126be:	46c0      	nop			; (mov r8, r8)
 80126c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80126c2:	bc08      	pop	{r3}
 80126c4:	469e      	mov	lr, r3
 80126c6:	4770      	bx	lr

080126c8 <_fini>:
 80126c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126ca:	46c0      	nop			; (mov r8, r8)
 80126cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80126ce:	bc08      	pop	{r3}
 80126d0:	469e      	mov	lr, r3
 80126d2:	4770      	bx	lr
