NDFramePage.OnPageTitleLoaded("File:firmware/common/icss_xfer_defines.inc","icss_xfer_defines.inc");NDSummary.OnSummaryLoaded("File:firmware/common/icss_xfer_defines.inc",[["Assembly","Assembly"]],[["Constants","Constant"],["Files","File"],["Groups","Group"]],[[13,0,1,"icss_xfer_defines.inc","icss_xfer_defines.inc"],[47,0,2,"Constants","Constants"],[48,0,0,"XFER IDS","XFER_IDS"],[49,0,0,,"MAC_XID"],[50,0,0,,"CRC_XID"],[51,0,0,,"SUM32_RESULTS_XID"],[52,0,0,,"PRU_STICH_FIFO_XID"],[53,0,0,,"RTU_QUEUE_PTR_XID"],[54,0,0,,"TX_PRU_SPAD_B0_XID"],[55,0,0,,"RTU_SPAD_B0_XID"],[56,0,0,,"RTU_SPAD_B1_XID"],[57,0,0,,"RTU_SPAD_B2_XID"],[58,0,0,,"PRU_SPAD_B0_XID"],[59,0,0,,"PRU_SPAD_B1_XID"],[60,0,0,,"PRU_SPAD_B2_XID"],[61,0,0,,"PRU_RTU_SPAD_XID"],[62,0,0,,"RXL2_SIDEA_XID"],[63,0,0,,"RXL2_SIDEB_XID"],[64,0,0,,"RXL2_FILTER_XID"],[65,0,0,,"RTU_BSRAM_XID"],[66,0,0,,"FDB_DATA_XID"],[67,0,0,,"FDB_ADDR_XID"],[68,0,0,,"FDB_GEN_PATTERN_XID"],[69,0,0,,"FDB_P0_RES_XID"],[70,0,0,,"FDB_P1_RES_XID"],[71,0,0,,"FDB_HOST_RES_XID"],[72,0,0,,"FDB_GEN_RES_XID"],[73,0,0,,"RTU_BSRAM_SUM32_XID"],[74,0,0,,"RTU_SUM32_XID"],[75,0,0,,"TXL2_XID"],[76,0,0,,"PRU_BSRAM_XID"],[77,0,0,,"PRU_BSRAM_SUM32_XID"],[78,0,0,,"PRU_SUM32_XID"],[79,0,0,,"XFR2PSI_STAT_XID"],[80,0,0,,"XFR2PSI_RD0_XID"],[81,0,0,,"XFR2PSI_WR0_XID"],[82,0,0,,"XFR2PSI_RD1_XID"],[83,0,0,,"XFR2PSI_RD2_XID"],[84,0,0,,"XFR2PSI_RD3_XID"],[85,0,0,,"RTU_XFR2PSI_SHARE_PRU0_XID"],[86,0,0,,"RTU_XFR2PSI_SHARE_PRU1_XID"],[87,0,0,,"XFR2VBUSP_RD0_XID"],[88,0,0,,"XFR2VBUSP_RD1_XID"],[89,0,0,,"XFR2VBUSP_RD2_XID"],[90,0,0,,"XFR2VBUSP_WR0_XID"],[91,0,0,,"XFR2VBUSP_WR1_XID"],[92,0,0,,"XFR2TR_MASTER_XID"],[93,0,0,,"XFR2TR_RING_XID"],[94,0,0,,"XFR2TR_SUBMIT_XID"],[95,0,0,,"INT_SPIN_XID"],[96,0,0,,"EXT0_SPIN_XID"],[97,0,0,,"EXT1_SPIN_XID"],[98,0,0,,"BSWAP_XID"],[99,0,0,,"BSWAP_4_8_XID"],[100,0,0,,"BSWAP_4_16_XID"],[101,0,0,,"TM_YIELD_XID"],[102,0,0,,"TM_SAVE_XID"],[103,0,0,,"QUEUE_EMPTY_XID"]]);