

================================================================
== Vitis HLS Report for 'NN'
================================================================
* Date:           Sun Jan 26 21:40:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  51562364|  51562364|  0.516 sec|  0.516 sec|  51562365|  51562365|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Conv1_out_img = alloca i64 1" [NN.cpp:46]   --->   Operation 29 'alloca' 'Conv1_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Conv1_out_img_1 = alloca i64 1" [NN.cpp:46]   --->   Operation 30 'alloca' 'Conv1_out_img_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Conv1_out_img_2 = alloca i64 1" [NN.cpp:46]   --->   Operation 31 'alloca' 'Conv1_out_img_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Conv1_out_img_3 = alloca i64 1" [NN.cpp:46]   --->   Operation 32 'alloca' 'Conv1_out_img_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Conv1_out_img_4 = alloca i64 1" [NN.cpp:46]   --->   Operation 33 'alloca' 'Conv1_out_img_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Pool1_out_img = alloca i64 1" [NN.cpp:49]   --->   Operation 34 'alloca' 'Pool1_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Norm1_out_img = alloca i64 1" [NN.cpp:52]   --->   Operation 35 'alloca' 'Norm1_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Pad1_out_img = alloca i64 1" [NN.cpp:55]   --->   Operation 36 'alloca' 'Pad1_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Conv2_out_img = alloca i64 1" [NN.cpp:59]   --->   Operation 37 'alloca' 'Conv2_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Conv2_out_img_1 = alloca i64 1" [NN.cpp:59]   --->   Operation 38 'alloca' 'Conv2_out_img_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Conv2_out_img_2 = alloca i64 1" [NN.cpp:59]   --->   Operation 39 'alloca' 'Conv2_out_img_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Conv2_out_img_3 = alloca i64 1" [NN.cpp:59]   --->   Operation 40 'alloca' 'Conv2_out_img_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Conv2_out_img_4 = alloca i64 1" [NN.cpp:59]   --->   Operation 41 'alloca' 'Conv2_out_img_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Conv2_out_img_5 = alloca i64 1" [NN.cpp:59]   --->   Operation 42 'alloca' 'Conv2_out_img_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Conv2_out_img_6 = alloca i64 1" [NN.cpp:59]   --->   Operation 43 'alloca' 'Conv2_out_img_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Conv2_out_img_7 = alloca i64 1" [NN.cpp:59]   --->   Operation 44 'alloca' 'Conv2_out_img_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Conv2_out_img_8 = alloca i64 1" [NN.cpp:59]   --->   Operation 45 'alloca' 'Conv2_out_img_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Conv2_out_img_9 = alloca i64 1" [NN.cpp:59]   --->   Operation 46 'alloca' 'Conv2_out_img_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Conv2_out_img_10 = alloca i64 1" [NN.cpp:59]   --->   Operation 47 'alloca' 'Conv2_out_img_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Conv2_out_img_11 = alloca i64 1" [NN.cpp:59]   --->   Operation 48 'alloca' 'Conv2_out_img_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Conv2_out_img_12 = alloca i64 1" [NN.cpp:59]   --->   Operation 49 'alloca' 'Conv2_out_img_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Conv2_out_img_13 = alloca i64 1" [NN.cpp:59]   --->   Operation 50 'alloca' 'Conv2_out_img_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Conv2_out_img_14 = alloca i64 1" [NN.cpp:59]   --->   Operation 51 'alloca' 'Conv2_out_img_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Conv2_out_img_15 = alloca i64 1" [NN.cpp:59]   --->   Operation 52 'alloca' 'Conv2_out_img_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Conv2_out_img_16 = alloca i64 1" [NN.cpp:59]   --->   Operation 53 'alloca' 'Conv2_out_img_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Conv2_out_img_17 = alloca i64 1" [NN.cpp:59]   --->   Operation 54 'alloca' 'Conv2_out_img_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%Conv2_out_img_18 = alloca i64 1" [NN.cpp:59]   --->   Operation 55 'alloca' 'Conv2_out_img_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%Conv2_out_img_19 = alloca i64 1" [NN.cpp:59]   --->   Operation 56 'alloca' 'Conv2_out_img_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%Conv2_out_img_20 = alloca i64 1" [NN.cpp:59]   --->   Operation 57 'alloca' 'Conv2_out_img_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%Conv2_out_img_21 = alloca i64 1" [NN.cpp:59]   --->   Operation 58 'alloca' 'Conv2_out_img_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%Conv2_out_img_22 = alloca i64 1" [NN.cpp:59]   --->   Operation 59 'alloca' 'Conv2_out_img_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Conv2_out_img_23 = alloca i64 1" [NN.cpp:59]   --->   Operation 60 'alloca' 'Conv2_out_img_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%Conv2_out_img_24 = alloca i64 1" [NN.cpp:59]   --->   Operation 61 'alloca' 'Conv2_out_img_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%Conv2_out_img_25 = alloca i64 1" [NN.cpp:59]   --->   Operation 62 'alloca' 'Conv2_out_img_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%Conv2_out_img_26 = alloca i64 1" [NN.cpp:59]   --->   Operation 63 'alloca' 'Conv2_out_img_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%Pool2_out_img = alloca i64 1" [NN.cpp:66]   --->   Operation 64 'alloca' 'Pool2_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%Norm2_out_img = alloca i64 1" [NN.cpp:70]   --->   Operation 65 'alloca' 'Norm2_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%Pad2_out_img = alloca i64 1" [NN.cpp:74]   --->   Operation 66 'alloca' 'Pad2_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%Conv3_out_img = alloca i64 1" [NN.cpp:78]   --->   Operation 67 'alloca' 'Conv3_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%Conv3_out_img_1 = alloca i64 1" [NN.cpp:78]   --->   Operation 68 'alloca' 'Conv3_out_img_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%Conv3_out_img_2 = alloca i64 1" [NN.cpp:78]   --->   Operation 69 'alloca' 'Conv3_out_img_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%Conv3_out_img_3 = alloca i64 1" [NN.cpp:78]   --->   Operation 70 'alloca' 'Conv3_out_img_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%Conv3_out_img_4 = alloca i64 1" [NN.cpp:78]   --->   Operation 71 'alloca' 'Conv3_out_img_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%Conv3_out_img_5 = alloca i64 1" [NN.cpp:78]   --->   Operation 72 'alloca' 'Conv3_out_img_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%Conv3_out_img_6 = alloca i64 1" [NN.cpp:78]   --->   Operation 73 'alloca' 'Conv3_out_img_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%Conv3_out_img_7 = alloca i64 1" [NN.cpp:78]   --->   Operation 74 'alloca' 'Conv3_out_img_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%Conv3_out_img_8 = alloca i64 1" [NN.cpp:78]   --->   Operation 75 'alloca' 'Conv3_out_img_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%Conv3_out_img_9 = alloca i64 1" [NN.cpp:78]   --->   Operation 76 'alloca' 'Conv3_out_img_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%Conv3_out_img_10 = alloca i64 1" [NN.cpp:78]   --->   Operation 77 'alloca' 'Conv3_out_img_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%Conv3_out_img_11 = alloca i64 1" [NN.cpp:78]   --->   Operation 78 'alloca' 'Conv3_out_img_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%Conv3_out_img_12 = alloca i64 1" [NN.cpp:78]   --->   Operation 79 'alloca' 'Conv3_out_img_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Pad3_out_img = alloca i64 1" [NN.cpp:85]   --->   Operation 80 'alloca' 'Pad3_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%Conv4_out_img = alloca i64 1" [NN.cpp:89]   --->   Operation 81 'alloca' 'Conv4_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%Conv4_out_img_1 = alloca i64 1" [NN.cpp:89]   --->   Operation 82 'alloca' 'Conv4_out_img_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%Conv4_out_img_2 = alloca i64 1" [NN.cpp:89]   --->   Operation 83 'alloca' 'Conv4_out_img_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%Conv4_out_img_3 = alloca i64 1" [NN.cpp:89]   --->   Operation 84 'alloca' 'Conv4_out_img_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%Conv4_out_img_4 = alloca i64 1" [NN.cpp:89]   --->   Operation 85 'alloca' 'Conv4_out_img_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%Conv4_out_img_5 = alloca i64 1" [NN.cpp:89]   --->   Operation 86 'alloca' 'Conv4_out_img_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%Conv4_out_img_6 = alloca i64 1" [NN.cpp:89]   --->   Operation 87 'alloca' 'Conv4_out_img_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%Conv4_out_img_7 = alloca i64 1" [NN.cpp:89]   --->   Operation 88 'alloca' 'Conv4_out_img_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%Conv4_out_img_8 = alloca i64 1" [NN.cpp:89]   --->   Operation 89 'alloca' 'Conv4_out_img_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%Conv4_out_img_9 = alloca i64 1" [NN.cpp:89]   --->   Operation 90 'alloca' 'Conv4_out_img_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%Conv4_out_img_10 = alloca i64 1" [NN.cpp:89]   --->   Operation 91 'alloca' 'Conv4_out_img_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%Conv4_out_img_11 = alloca i64 1" [NN.cpp:89]   --->   Operation 92 'alloca' 'Conv4_out_img_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%Conv4_out_img_12 = alloca i64 1" [NN.cpp:89]   --->   Operation 93 'alloca' 'Conv4_out_img_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%Pad4_out_img = alloca i64 1" [NN.cpp:94]   --->   Operation 94 'alloca' 'Pad4_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%Conv5_out_img = alloca i64 1" [NN.cpp:98]   --->   Operation 95 'alloca' 'Conv5_out_img' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%Conv5_out_img_1 = alloca i64 1" [NN.cpp:98]   --->   Operation 96 'alloca' 'Conv5_out_img_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%Conv5_out_img_2 = alloca i64 1" [NN.cpp:98]   --->   Operation 97 'alloca' 'Conv5_out_img_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%Conv5_out_img_3 = alloca i64 1" [NN.cpp:98]   --->   Operation 98 'alloca' 'Conv5_out_img_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%Conv5_out_img_4 = alloca i64 1" [NN.cpp:98]   --->   Operation 99 'alloca' 'Conv5_out_img_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%Conv5_out_img_5 = alloca i64 1" [NN.cpp:98]   --->   Operation 100 'alloca' 'Conv5_out_img_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%Conv5_out_img_6 = alloca i64 1" [NN.cpp:98]   --->   Operation 101 'alloca' 'Conv5_out_img_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%Conv5_out_img_7 = alloca i64 1" [NN.cpp:98]   --->   Operation 102 'alloca' 'Conv5_out_img_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%Conv5_out_img_8 = alloca i64 1" [NN.cpp:98]   --->   Operation 103 'alloca' 'Conv5_out_img_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%Conv5_out_img_9 = alloca i64 1" [NN.cpp:98]   --->   Operation 104 'alloca' 'Conv5_out_img_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%Conv5_out_img_10 = alloca i64 1" [NN.cpp:98]   --->   Operation 105 'alloca' 'Conv5_out_img_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%Conv5_out_img_11 = alloca i64 1" [NN.cpp:98]   --->   Operation 106 'alloca' 'Conv5_out_img_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%Conv5_out_img_12 = alloca i64 1" [NN.cpp:98]   --->   Operation 107 'alloca' 'Conv5_out_img_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln47 = call void @conv1, i32 %inp_img, i32 %Conv1_out_img, i32 %Conv1_out_img_1, i32 %Conv1_out_img_2, i32 %Conv1_out_img_3, i32 %Conv1_out_img_4, i32 %bias" [NN.cpp:47]   --->   Operation 108 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 109 [1/2] (0.76ns)   --->   "%call_ln47 = call void @conv1, i32 %inp_img, i32 %Conv1_out_img, i32 %Conv1_out_img_1, i32 %Conv1_out_img_2, i32 %Conv1_out_img_3, i32 %Conv1_out_img_4, i32 %bias" [NN.cpp:47]   --->   Operation 109 'call' 'call_ln47' <Predicate = true> <Delay = 0.76> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln50 = call void @pool1, i32 %Conv1_out_img, i32 %Conv1_out_img_1, i32 %Conv1_out_img_2, i32 %Conv1_out_img_3, i32 %Conv1_out_img_4, i32 %Pool1_out_img" [NN.cpp:50]   --->   Operation 110 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.77>
ST_4 : Operation 111 [1/2] (0.77ns)   --->   "%call_ln50 = call void @pool1, i32 %Conv1_out_img, i32 %Conv1_out_img_1, i32 %Conv1_out_img_2, i32 %Conv1_out_img_3, i32 %Conv1_out_img_4, i32 %Pool1_out_img" [NN.cpp:50]   --->   Operation 111 'call' 'call_ln50' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln53 = call void @norm1, i32 %Pool1_out_img, i32 %Norm1_out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [NN.cpp:53]   --->   Operation 112 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln53 = call void @norm1, i32 %Pool1_out_img, i32 %Norm1_out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [NN.cpp:53]   --->   Operation 113 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln0 = call void @NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3, i32 %Pad1_out_img, i32 %Norm1_out_img"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln0 = call void @NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3, i32 %Pad1_out_img, i32 %Norm1_out_img"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln64 = call void @conv2, i32 %Pad1_out_img, i32 %Conv2_out_img, i32 %Conv2_out_img_1, i32 %Conv2_out_img_2, i32 %Conv2_out_img_3, i32 %Conv2_out_img_4, i32 %Conv2_out_img_5, i32 %Conv2_out_img_6, i32 %Conv2_out_img_7, i32 %Conv2_out_img_8, i32 %Conv2_out_img_9, i32 %Conv2_out_img_10, i32 %Conv2_out_img_11, i32 %Conv2_out_img_12, i32 %Conv2_out_img_13, i32 %Conv2_out_img_14, i32 %Conv2_out_img_15, i32 %Conv2_out_img_16, i32 %Conv2_out_img_17, i32 %Conv2_out_img_18, i32 %Conv2_out_img_19, i32 %Conv2_out_img_20, i32 %Conv2_out_img_21, i32 %Conv2_out_img_22, i32 %Conv2_out_img_23, i32 %Conv2_out_img_24, i32 %Conv2_out_img_25, i32 %Conv2_out_img_26, i32 %filter_conv2, i32 %bias_conv2" [NN.cpp:64]   --->   Operation 116 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.77>
ST_10 : Operation 117 [1/2] (0.77ns)   --->   "%call_ln64 = call void @conv2, i32 %Pad1_out_img, i32 %Conv2_out_img, i32 %Conv2_out_img_1, i32 %Conv2_out_img_2, i32 %Conv2_out_img_3, i32 %Conv2_out_img_4, i32 %Conv2_out_img_5, i32 %Conv2_out_img_6, i32 %Conv2_out_img_7, i32 %Conv2_out_img_8, i32 %Conv2_out_img_9, i32 %Conv2_out_img_10, i32 %Conv2_out_img_11, i32 %Conv2_out_img_12, i32 %Conv2_out_img_13, i32 %Conv2_out_img_14, i32 %Conv2_out_img_15, i32 %Conv2_out_img_16, i32 %Conv2_out_img_17, i32 %Conv2_out_img_18, i32 %Conv2_out_img_19, i32 %Conv2_out_img_20, i32 %Conv2_out_img_21, i32 %Conv2_out_img_22, i32 %Conv2_out_img_23, i32 %Conv2_out_img_24, i32 %Conv2_out_img_25, i32 %Conv2_out_img_26, i32 %filter_conv2, i32 %bias_conv2" [NN.cpp:64]   --->   Operation 117 'call' 'call_ln64' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln68 = call void @pool2, i32 %Conv2_out_img, i32 %Conv2_out_img_1, i32 %Conv2_out_img_2, i32 %Conv2_out_img_3, i32 %Conv2_out_img_4, i32 %Conv2_out_img_5, i32 %Conv2_out_img_6, i32 %Conv2_out_img_7, i32 %Conv2_out_img_8, i32 %Conv2_out_img_9, i32 %Conv2_out_img_10, i32 %Conv2_out_img_11, i32 %Conv2_out_img_12, i32 %Conv2_out_img_13, i32 %Conv2_out_img_14, i32 %Conv2_out_img_15, i32 %Conv2_out_img_16, i32 %Conv2_out_img_17, i32 %Conv2_out_img_18, i32 %Conv2_out_img_19, i32 %Conv2_out_img_20, i32 %Conv2_out_img_21, i32 %Conv2_out_img_22, i32 %Conv2_out_img_23, i32 %Conv2_out_img_24, i32 %Conv2_out_img_25, i32 %Conv2_out_img_26, i32 %Pool2_out_img" [NN.cpp:68]   --->   Operation 118 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.77>
ST_12 : Operation 119 [1/2] (0.77ns)   --->   "%call_ln68 = call void @pool2, i32 %Conv2_out_img, i32 %Conv2_out_img_1, i32 %Conv2_out_img_2, i32 %Conv2_out_img_3, i32 %Conv2_out_img_4, i32 %Conv2_out_img_5, i32 %Conv2_out_img_6, i32 %Conv2_out_img_7, i32 %Conv2_out_img_8, i32 %Conv2_out_img_9, i32 %Conv2_out_img_10, i32 %Conv2_out_img_11, i32 %Conv2_out_img_12, i32 %Conv2_out_img_13, i32 %Conv2_out_img_14, i32 %Conv2_out_img_15, i32 %Conv2_out_img_16, i32 %Conv2_out_img_17, i32 %Conv2_out_img_18, i32 %Conv2_out_img_19, i32 %Conv2_out_img_20, i32 %Conv2_out_img_21, i32 %Conv2_out_img_22, i32 %Conv2_out_img_23, i32 %Conv2_out_img_24, i32 %Conv2_out_img_25, i32 %Conv2_out_img_26, i32 %Pool2_out_img" [NN.cpp:68]   --->   Operation 119 'call' 'call_ln68' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 120 [2/2] (0.00ns)   --->   "%call_ln72 = call void @norm2, i32 %Pool2_out_img, i32 %Norm2_out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [NN.cpp:72]   --->   Operation 120 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln72 = call void @norm2, i32 %Pool2_out_img, i32 %Norm2_out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [NN.cpp:72]   --->   Operation 121 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln0 = call void @NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3, i32 %Pad2_out_img, i32 %Norm2_out_img"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln0 = call void @NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3, i32 %Pad2_out_img, i32 %Norm2_out_img"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln83 = call void @conv3, i32 %Pad2_out_img, i32 %Conv3_out_img, i32 %Conv3_out_img_1, i32 %Conv3_out_img_2, i32 %Conv3_out_img_3, i32 %Conv3_out_img_4, i32 %Conv3_out_img_5, i32 %Conv3_out_img_6, i32 %Conv3_out_img_7, i32 %Conv3_out_img_8, i32 %Conv3_out_img_9, i32 %Conv3_out_img_10, i32 %Conv3_out_img_11, i32 %Conv3_out_img_12, i32 %filter_conv3, i32 %bias_conv3" [NN.cpp:83]   --->   Operation 124 'call' 'call_ln83' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.77>
ST_18 : Operation 125 [1/2] (0.77ns)   --->   "%call_ln83 = call void @conv3, i32 %Pad2_out_img, i32 %Conv3_out_img, i32 %Conv3_out_img_1, i32 %Conv3_out_img_2, i32 %Conv3_out_img_3, i32 %Conv3_out_img_4, i32 %Conv3_out_img_5, i32 %Conv3_out_img_6, i32 %Conv3_out_img_7, i32 %Conv3_out_img_8, i32 %Conv3_out_img_9, i32 %Conv3_out_img_10, i32 %Conv3_out_img_11, i32 %Conv3_out_img_12, i32 %filter_conv3, i32 %bias_conv3" [NN.cpp:83]   --->   Operation 125 'call' 'call_ln83' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln0 = call void @NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31, i32 %Pad3_out_img, i32 %Conv3_out_img, i32 %Conv3_out_img_1, i32 %Conv3_out_img_2, i32 %Conv3_out_img_3, i32 %Conv3_out_img_4, i32 %Conv3_out_img_5, i32 %Conv3_out_img_6, i32 %Conv3_out_img_7, i32 %Conv3_out_img_8, i32 %Conv3_out_img_9, i32 %Conv3_out_img_10, i32 %Conv3_out_img_11, i32 %Conv3_out_img_12"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln0 = call void @NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31, i32 %Pad3_out_img, i32 %Conv3_out_img, i32 %Conv3_out_img_1, i32 %Conv3_out_img_2, i32 %Conv3_out_img_3, i32 %Conv3_out_img_4, i32 %Conv3_out_img_5, i32 %Conv3_out_img_6, i32 %Conv3_out_img_7, i32 %Conv3_out_img_8, i32 %Conv3_out_img_9, i32 %Conv3_out_img_10, i32 %Conv3_out_img_11, i32 %Conv3_out_img_12"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln92 = call void @conv4, i32 %Pad3_out_img, i32 %Conv4_out_img, i32 %Conv4_out_img_1, i32 %Conv4_out_img_2, i32 %Conv4_out_img_3, i32 %Conv4_out_img_4, i32 %Conv4_out_img_5, i32 %Conv4_out_img_6, i32 %Conv4_out_img_7, i32 %Conv4_out_img_8, i32 %Conv4_out_img_9, i32 %Conv4_out_img_10, i32 %Conv4_out_img_11, i32 %Conv4_out_img_12, i32 %filter_conv4, i32 %bias_conv4" [NN.cpp:92]   --->   Operation 128 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.77>
ST_22 : Operation 129 [1/2] (0.77ns)   --->   "%call_ln92 = call void @conv4, i32 %Pad3_out_img, i32 %Conv4_out_img, i32 %Conv4_out_img_1, i32 %Conv4_out_img_2, i32 %Conv4_out_img_3, i32 %Conv4_out_img_4, i32 %Conv4_out_img_5, i32 %Conv4_out_img_6, i32 %Conv4_out_img_7, i32 %Conv4_out_img_8, i32 %Conv4_out_img_9, i32 %Conv4_out_img_10, i32 %Conv4_out_img_11, i32 %Conv4_out_img_12, i32 %filter_conv4, i32 %bias_conv4" [NN.cpp:92]   --->   Operation 129 'call' 'call_ln92' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln0 = call void @NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32, i32 %Pad4_out_img, i32 %Conv4_out_img, i32 %Conv4_out_img_1, i32 %Conv4_out_img_2, i32 %Conv4_out_img_3, i32 %Conv4_out_img_4, i32 %Conv4_out_img_5, i32 %Conv4_out_img_6, i32 %Conv4_out_img_7, i32 %Conv4_out_img_8, i32 %Conv4_out_img_9, i32 %Conv4_out_img_10, i32 %Conv4_out_img_11, i32 %Conv4_out_img_12"   --->   Operation 130 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln0 = call void @NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32, i32 %Pad4_out_img, i32 %Conv4_out_img, i32 %Conv4_out_img_1, i32 %Conv4_out_img_2, i32 %Conv4_out_img_3, i32 %Conv4_out_img_4, i32 %Conv4_out_img_5, i32 %Conv4_out_img_6, i32 %Conv4_out_img_7, i32 %Conv4_out_img_8, i32 %Conv4_out_img_9, i32 %Conv4_out_img_10, i32 %Conv4_out_img_11, i32 %Conv4_out_img_12"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln102 = call void @conv5, i32 %Pad4_out_img, i32 %Conv5_out_img, i32 %Conv5_out_img_1, i32 %Conv5_out_img_2, i32 %Conv5_out_img_3, i32 %Conv5_out_img_4, i32 %Conv5_out_img_5, i32 %Conv5_out_img_6, i32 %Conv5_out_img_7, i32 %Conv5_out_img_8, i32 %Conv5_out_img_9, i32 %Conv5_out_img_10, i32 %Conv5_out_img_11, i32 %Conv5_out_img_12, i32 %filter_conv5, i32 %bias_conv5" [NN.cpp:102]   --->   Operation 132 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 0.77>
ST_26 : Operation 133 [1/2] (0.77ns)   --->   "%call_ln102 = call void @conv5, i32 %Pad4_out_img, i32 %Conv5_out_img, i32 %Conv5_out_img_1, i32 %Conv5_out_img_2, i32 %Conv5_out_img_3, i32 %Conv5_out_img_4, i32 %Conv5_out_img_5, i32 %Conv5_out_img_6, i32 %Conv5_out_img_7, i32 %Conv5_out_img_8, i32 %Conv5_out_img_9, i32 %Conv5_out_img_10, i32 %Conv5_out_img_11, i32 %Conv5_out_img_12, i32 %filter_conv5, i32 %bias_conv5" [NN.cpp:102]   --->   Operation 133 'call' 'call_ln102' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln104 = call void @pool5, i32 %Conv5_out_img, i32 %Conv5_out_img_1, i32 %Conv5_out_img_2, i32 %Conv5_out_img_3, i32 %Conv5_out_img_4, i32 %Conv5_out_img_5, i32 %Conv5_out_img_6, i32 %Conv5_out_img_7, i32 %Conv5_out_img_8, i32 %Conv5_out_img_9, i32 %Conv5_out_img_10, i32 %Conv5_out_img_11, i32 %Conv5_out_img_12, i32 %out_img" [NN.cpp:104]   --->   Operation 134 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 0.77>
ST_28 : Operation 135 [1/1] (0.00ns)   --->   "%spectopmodule_ln38 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20" [NN.cpp:38]   --->   Operation 135 'spectopmodule' 'spectopmodule_ln38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_img, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_img"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_img, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_img"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_conv2, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter_conv2"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_conv3, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter_conv3"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_conv4, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter_conv4"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_conv5, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter_conv5"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 148 [1/2] (0.77ns)   --->   "%call_ln104 = call void @pool5, i32 %Conv5_out_img, i32 %Conv5_out_img_1, i32 %Conv5_out_img_2, i32 %Conv5_out_img_3, i32 %Conv5_out_img_4, i32 %Conv5_out_img_5, i32 %Conv5_out_img_6, i32 %Conv5_out_img_7, i32 %Conv5_out_img_8, i32 %Conv5_out_img_9, i32 %Conv5_out_img_10, i32 %Conv5_out_img_11, i32 %Conv5_out_img_12, i32 %out_img" [NN.cpp:104]   --->   Operation 148 'call' 'call_ln104' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [NN.cpp:105]   --->   Operation 149 'ret' 'ret_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.765ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln47', NN.cpp:47) to 'conv1' [111]  (0.765 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.773ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln50', NN.cpp:50) to 'pool1' [112]  (0.773 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.776ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln64', NN.cpp:64) to 'conv2' [115]  (0.776 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.776ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln68', NN.cpp:68) to 'pool2' [116]  (0.776 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.776ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln83', NN.cpp:83) to 'conv3' [119]  (0.776 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.776ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln92', NN.cpp:92) to 'conv4' [121]  (0.776 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.776ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln102', NN.cpp:102) to 'conv5' [123]  (0.776 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.776ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln104', NN.cpp:104) to 'pool5' [124]  (0.776 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
