{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691545152279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691545152288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 08 21:39:12 2023 " "Processing started: Tue Aug 08 21:39:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691545152288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545152288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dj_roomba -c dj_roomba " "Command: quartus_map --read_settings_files=on --write_settings_files=off dj_roomba -c dj_roomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545152288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691545154453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691545154453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/rom_data/rom_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/rom_data/rom_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_data-SYN " "Found design unit 1: rom_data-SYN" {  } { { "../../src/rom_data/rom_data.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rom_data/rom_data.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545162904 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_data " "Found entity 1: rom_data" {  } { { "../../src/rom_data/rom_data.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rom_data/rom_data.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545162904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545162904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/rom_instructions/rom_instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/rom_instructions/rom_instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_instructions-SYN " "Found design unit 1: rom_instructions-SYN" {  } { { "../../src/rom_instructions/rom_instructions.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rom_instructions/rom_instructions.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545162921 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_instructions " "Found entity 1: rom_instructions" {  } { { "../../src/rom_instructions/rom_instructions.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rom_instructions/rom_instructions.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545162921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545162921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../../src/audio_ip/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545162940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545162940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545162962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545162962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../../src/audio_ip/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545162979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545162979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../../src/audio_ip/Altera_UP_Clock_Edge.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545162998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545162998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "../../src/audio_ip/Altera_UP_I2C.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "../../src/audio_ip/Altera_UP_Slow_Clock_Generator.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "../../src/audio_ip/audio_and_video_config.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/audio_ip/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../../src/audio_ip/clock_generator.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163182 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/generic_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/generic_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter-beh " "Found design unit 1: generic_counter-beh" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/generic_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163196 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/generic_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dj_roomba_3000-beh " "Found design unit 1: dj_roomba_3000-beh" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163211 ""} { "Info" "ISGN_ENTITY_NAME" "1 dj_roomba_3000 " "Found entity 1: dj_roomba_3000" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9_baseline/lab8_baseline/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163230 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691545163412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writedata_left top.vhd(88) " "Verilog HDL or VHDL warning at top.vhd(88): object \"writedata_left\" assigned a value but never read" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691545163414 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writedata_right top.vhd(89) " "Verilog HDL or VHDL warning at top.vhd(89): object \"writedata_right\" assigned a value but never read" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691545163414 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter generic_counter:uut " "Elaborating entity \"generic_counter\" for hierarchy \"generic_counter:uut\"" {  } { { "../../src/top.vhd" "uut" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545163435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dj_roomba_3000 dj_roomba_3000:dj_roomba " "Elaborating entity \"dj_roomba_3000\" for hierarchy \"dj_roomba_3000:dj_roomba\"" {  } { { "../../src/top.vhd" "dj_roomba" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545163455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_address_pause dj_roomba_3000.vhd(64) " "Verilog HDL or VHDL warning at dj_roomba_3000.vhd(64): object \"data_address_pause\" assigned a value but never read" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691545163455 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "play_cmd dj_roomba_3000.vhd(68) " "Verilog HDL or VHDL warning at dj_roomba_3000.vhd(68): object \"play_cmd\" assigned a value but never read" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691545163456 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pause_cmd dj_roomba_3000.vhd(69) " "Verilog HDL or VHDL warning at dj_roomba_3000.vhd(69): object \"pause_cmd\" assigned a value but never read" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691545163456 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seek_cmd dj_roomba_3000.vhd(70) " "Verilog HDL or VHDL warning at dj_roomba_3000.vhd(70): object \"seek_cmd\" assigned a value but never read" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691545163456 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seek_addr dj_roomba_3000.vhd(71) " "VHDL Signal Declaration warning at dj_roomba_3000.vhd(71): used explicit default value for signal \"seek_addr\" because signal was never assigned a value" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1691545163456 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop_cmd dj_roomba_3000.vhd(72) " "Verilog HDL or VHDL warning at dj_roomba_3000.vhd(72): object \"stop_cmd\" assigned a value but never read" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691545163456 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "execute_en dj_roomba_3000.vhd(126) " "VHDL Process Statement warning at dj_roomba_3000.vhd(126): signal \"execute_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1691545163456 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seek_addr dj_roomba_3000.vhd(152) " "VHDL Process Statement warning at dj_roomba_3000.vhd(152): signal \"seek_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1691545163456 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset dj_roomba_3000.vhd(194) " "VHDL Process Statement warning at dj_roomba_3000.vhd(194): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1691545163456 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_address_seek dj_roomba_3000.vhd(198) " "VHDL Process Statement warning at dj_roomba_3000.vhd(198): signal \"data_address_seek\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1691545163457 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_address_stop dj_roomba_3000.vhd(200) " "VHDL Process Statement warning at dj_roomba_3000.vhd(200): signal \"data_address_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1691545163457 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_address_play_repeat dj_roomba_3000.vhd(203) " "VHDL Process Statement warning at dj_roomba_3000.vhd(203): signal \"data_address_play_repeat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1691545163457 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_address_play dj_roomba_3000.vhd(205) " "VHDL Process Statement warning at dj_roomba_3000.vhd(205): signal \"data_address_play\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1691545163457 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_address dj_roomba_3000.vhd(192) " "VHDL Process Statement warning at dj_roomba_3000.vhd(192): inferring latch(es) for signal or variable \"data_address\", which holds its previous value in one or more paths through the process" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1691545163457 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[0\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[0\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163458 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[1\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[1\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163458 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[2\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[2\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163458 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[3\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[3\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163458 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[4\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[4\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163458 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[5\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[5\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163458 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[6\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[6\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163458 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[7\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[7\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163459 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[8\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[8\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163459 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[9\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[9\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163459 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[10\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[10\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163459 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[11\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[11\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163459 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[12\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[12\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163459 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[13\] dj_roomba_3000.vhd(192) " "Inferred latch for \"data_address\[13\]\" at dj_roomba_3000.vhd(192)" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163459 "|top|dj_roomba_3000:dj_roomba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_data dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst " "Elaborating entity \"rom_data\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\"" {  } { { "../../src/dj_roomba_3000.vhd" "u_rom_data_inst" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545163483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\"" {  } { { "../../src/rom_data/rom_data.vhd" "altsyncram_component" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rom_data/rom_data.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545163800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\"" {  } { { "../../src/rom_data/rom_data.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rom_data/rom_data.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545163819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../src/rom_data/data.mif " "Parameter \"init_file\" = \"../../src/rom_data/data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545163819 ""}  } { { "../../src/rom_data/rom_data.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rom_data/rom_data.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691545163819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9o44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9o44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9o44 " "Found entity 1: altsyncram_9o44" {  } { { "db/altsyncram_9o44.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_9o44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545163944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545163944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9o44 dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated " "Elaborating entity \"altsyncram_9o44\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545163951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc53.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc53.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc53 " "Found entity 1: altsyncram_pc53" {  } { { "db/altsyncram_pc53.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_pc53.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545164068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545164068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc53 dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|altsyncram_pc53:altsyncram1 " "Elaborating entity \"altsyncram_pc53\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|altsyncram_pc53:altsyncram1\"" {  } { { "db/altsyncram_9o44.tdf" "altsyncram1" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_9o44.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545164077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545164559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545164559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|altsyncram_pc53:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|altsyncram_pc53:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_pc53.tdf" "decode4" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_pc53.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545164572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545164696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545164696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|altsyncram_pc53:altsyncram1\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|altsyncram_pc53:altsyncram1\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_pc53.tdf" "rden_decode_a" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_pc53.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545164709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545164849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545164849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|altsyncram_pc53:altsyncram1\|mux_4hb:mux6 " "Elaborating entity \"mux_4hb\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|altsyncram_pc53:altsyncram1\|mux_4hb:mux6\"" {  } { { "db/altsyncram_pc53.tdf" "mux6" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_pc53.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545164862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9o44.tdf" "mgl_prim2" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_9o44.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545165280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9o44.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_9o44.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545165301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545165301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545165301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545165301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545165301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545165301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545165301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545165301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545165301 ""}  } { { "db/altsyncram_9o44.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_9o44.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691545165301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545165513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545165742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_data:u_rom_data_inst\|altsyncram:altsyncram_component\|altsyncram_9o44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545165969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_instructions dj_roomba_3000:dj_roomba\|rom_instructions:instructions " "Elaborating entity \"rom_instructions\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_instructions:instructions\"" {  } { { "../../src/dj_roomba_3000.vhd" "instructions" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\"" {  } { { "../../src/rom_instructions/rom_instructions.vhd" "altsyncram_component" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rom_instructions/rom_instructions.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\"" {  } { { "../../src/rom_instructions/rom_instructions.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rom_instructions/rom_instructions.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component " "Instantiated megafunction \"dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../src/rom_instructions/instructions.mif " "Parameter \"init_file\" = \"../../src/rom_instructions/instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166136 ""}  } { { "../../src/rom_instructions/rom_instructions.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rom_instructions/rom_instructions.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691545166136 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_u944.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_u944.tdf" 56 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545166257 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_u944.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_u944.tdf" 59 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545166258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u944.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u944.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u944 " "Found entity 1: altsyncram_u944" {  } { { "db/altsyncram_u944.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_u944.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545166261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545166261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u944 dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated " "Elaborating entity \"altsyncram_u944\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ed23.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ed23.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ed23 " "Found entity 1: altsyncram_ed23" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545166379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545166379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ed23 dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1 " "Elaborating entity \"altsyncram_ed23\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\"" {  } { { "db/altsyncram_u944.tdf" "altsyncram1" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_u944.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_u944.tdf" "mgl_prim2" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_u944.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_u944.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_u944.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229869908 " "Parameter \"NODE_NAME\" = \"1229869908\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166566 ""}  } { { "db/altsyncram_u944.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_u944.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691545166566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer dj_roomba_3000:dj_roomba\|rising_edge_synchronizer:exeEdge " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"dj_roomba_3000:dj_roomba\|rising_edge_synchronizer:exeEdge\"" {  } { { "../../src/dj_roomba_3000.vhd" "exeEdge" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "../../src/top.vhd" "my_clock_gen" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "../../src/audio_ip/clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "../../src/audio_ip/clock_generator.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545166991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545166991 ""}  } { { "../../src/audio_ip/clock_generator.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691545166991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_1uu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_1uu1 " "Found entity 1: altpll_1uu1" {  } { { "db/altpll_1uu1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altpll_1uu1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545167117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545167117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1uu1 clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated " "Elaborating entity \"altpll_1uu1\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "../../src/top.vhd" "cfg" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "../../src/audio_ip/audio_and_video_config.v" "Clock_Generator_400KHz" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_and_video_config.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "../../src/audio_ip/audio_and_video_config.v" "Auto_Initialize" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_and_video_config.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "../../src/audio_ip/audio_and_video_config.v" "I2C_Controller" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_and_video_config.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "../../src/top.vhd" "codec" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "../../src/audio_ip/audio_codec.v" "Bit_Clock_Edges" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "../../src/audio_ip/audio_codec.v" "Audio_In_Deserializer" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545167773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545167773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545167773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545167773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545167773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545167773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545167773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545167773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545167773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691545167773 ""}  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691545167773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ba1 " "Found entity 1: scfifo_8ba1" {  } { { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545167910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545167910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ba1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated " "Elaborating entity \"scfifo_8ba1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545167918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r2a1 " "Found entity 1: a_dpfifo_r2a1" {  } { { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545168026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545168026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r2a1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo " "Elaborating entity \"a_dpfifo_r2a1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\"" {  } { { "db/scfifo_8ba1.tdf" "dpfifo" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545168042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3i1 " "Found entity 1: altsyncram_p3i1" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545168163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545168163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3i1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram " "Elaborating entity \"altsyncram_p3i1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\"" {  } { { "db/a_dpfifo_r2a1.tdf" "FIFOram" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545168185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545168308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545168308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r2a1.tdf" "almost_full_comparer" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545168330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_r2a1.tdf" "three_comparison" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545168370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545168488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545168488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r2a1.tdf" "rd_ptr_msb" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545168512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545168630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545168630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_r2a1.tdf" "usedw_counter" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545168653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545168771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545168771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_r2a1.tdf" "wr_ptr" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545168794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "../../src/audio_ip/audio_codec.v" "Audio_Out_Serializer" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545169255 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../src/audio_ip/clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1691545170112 "|top|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1691545170233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.08.08.21:39:33 Progress: Loading sld0ef9f1e8/alt_sld_fab_wrapper_hw.tcl " "2023.08.08.21:39:33 Progress: Loading sld0ef9f1e8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545173225 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545175206 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545175314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545176980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545177066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545177156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545177258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545177266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545177267 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1691545177968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ef9f1e8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0ef9f1e8/alt_sld_fab.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/ip/sld0ef9f1e8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545178238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545178238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545178350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545178350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545178395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545178395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545178484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545178484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545178587 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545178587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545178587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/ip/sld0ef9f1e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691545178679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545178679 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 37 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 67 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 97 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 127 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 157 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 187 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 217 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 247 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 277 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 307 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 337 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 367 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 397 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 427 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 457 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 487 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 517 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 547 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 577 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 607 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 637 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 667 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 697 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 727 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 37 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 67 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 97 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 127 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 157 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 187 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 217 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 247 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 277 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 307 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 337 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 367 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 397 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 427 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 457 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 487 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 517 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 547 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 577 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 607 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 637 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 667 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 697 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_p3i1.tdf" 727 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/a_dpfifo_r2a1.tdf" 45 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/scfifo_8ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/audio_codec.v" 238 0 0 } } { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545180297 "|top|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1691545180297 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1691545180297 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0 " "RAM logic \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" "Ram0" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" 306 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1691545180656 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1691545180656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[13\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181351 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[0\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181351 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[1\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[2\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[3\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[4\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[5\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[6\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[7\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[8\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[9\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[10\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[11\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dj_roomba_3000:dj_roomba\|data_address\[12\] " "Latch dj_roomba_3000:dj_roomba\|data_address\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal dj_roomba_3000:dj_roomba\|rom_instructions:instructions\|altsyncram:altsyncram_component\|altsyncram_u944:auto_generated\|altsyncram_ed23:altsyncram1\|q_a\[6\]" {  } { { "db/altsyncram_ed23.tdf" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/hw/project/db/altsyncram_ed23.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1691545181352 ""}  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/dj_roomba_3000.vhd" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1691545181352 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691545181539 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691545181539 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691545181539 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691545181539 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691545181539 "|top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691545181539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545181646 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dj_roomba_3000:dj_roomba\|rising_edge_synchronizer:exeEdge\|input_z Low " "Register dj_roomba_3000:dj_roomba\|rising_edge_synchronizer:exeEdge\|input_z will power up to Low" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rising_edge_synchronizer.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1691545181809 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dj_roomba_3000:dj_roomba\|rising_edge_synchronizer:exeEdge\|input_zz Low " "Register dj_roomba_3000:dj_roomba\|rising_edge_synchronizer:exeEdge\|input_zz will power up to Low" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/rising_edge_synchronizer.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1691545181809 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1691545181809 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "83 " "83 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691545181956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691545184158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691545184158 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/src/top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691545184567 "|top|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1691545184567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "839 " "Implemented 839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691545184569 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691545184569 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1691545184569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "723 " "Implemented 723 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691545184569 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1691545184569 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1691545184569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691545184569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691545184609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 08 21:39:44 2023 " "Processing ended: Tue Aug 08 21:39:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691545184609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691545184609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691545184609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691545184609 ""}
