<profile>

<ReportVersion>
<Version>2018.3</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020clg484-1</Part>
<TopModelName>lenet</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.690</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<IterationLatency>1</IterationLatency>
</Loop1>
<Loop2>
<TripCount>4704</TripCount>
<Latency>4704</Latency>
<IterationLatency>1</IterationLatency>
</Loop2>
<Loop3>
<TripCount>6</TripCount>
<Latency>161</Latency>
<IterationLatency>27</IterationLatency>
<Loop3.1>
<TripCount>25</TripCount>
<Latency>25</Latency>
<IterationLatency>1</IterationLatency>
</Loop3.1>
</Loop3>
<Loop4>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<IterationLatency>1</IterationLatency>
</Loop4>
<Loop5>
<TripCount>4704</TripCount>
<Latency>4704</Latency>
<IterationLatency>1</IterationLatency>
</Loop5>
<Loop6>
<TripCount>4704</TripCount>
<Latency>4704</Latency>
<IterationLatency>1</IterationLatency>
</Loop6>
<Loop7>
<TripCount>6</TripCount>
<Latency>168</Latency>
<IterationLatency>28</IterationLatency>
<Loop7.1>
<TripCount>25</TripCount>
<Latency>25</Latency>
<IterationLatency>1</IterationLatency>
</Loop7.1>
</Loop7>
<Loop8>
<TripCount>4704</TripCount>
<Latency>4704</Latency>
<IterationLatency>1</IterationLatency>
</Loop8>
<Loop9>
<TripCount>1176</TripCount>
<Latency>1176</Latency>
<IterationLatency>1</IterationLatency>
</Loop9>
<Loop10>
<TripCount>1176</TripCount>
<Latency>1176</Latency>
<IterationLatency>1</IterationLatency>
</Loop10>
<Loop11>
<TripCount>1176</TripCount>
<Latency>1176</Latency>
<IterationLatency>1</IterationLatency>
</Loop11>
<Loop12>
<TripCount>1176</TripCount>
<Latency>1176</Latency>
<IterationLatency>1</IterationLatency>
</Loop12>
<Loop13>
<TripCount>1600</TripCount>
<Latency>1600</Latency>
<IterationLatency>1</IterationLatency>
</Loop13>
<Loop14>
<TripCount>16</TripCount>
<Latency>2431</Latency>
<IterationLatency>152</IterationLatency>
<Loop14.1>
<TripCount>150</TripCount>
<Latency>150</Latency>
<IterationLatency>1</IterationLatency>
</Loop14.1>
</Loop14>
<Loop15>
<TripCount>1176</TripCount>
<Latency>1176</Latency>
<IterationLatency>1</IterationLatency>
</Loop15>
<Loop16>
<TripCount>1600</TripCount>
<Latency>1600</Latency>
<IterationLatency>1</IterationLatency>
</Loop16>
<Loop17>
<TripCount>1600</TripCount>
<Latency>1600</Latency>
<IterationLatency>1</IterationLatency>
</Loop17>
<Loop18>
<TripCount>16</TripCount>
<Latency>2448</Latency>
<IterationLatency>153</IterationLatency>
<Loop18.1>
<TripCount>150</TripCount>
<Latency>150</Latency>
<IterationLatency>1</IterationLatency>
</Loop18.1>
</Loop18>
<Loop19>
<TripCount>1600</TripCount>
<Latency>1600</Latency>
<IterationLatency>1</IterationLatency>
</Loop19>
<Loop20>
<TripCount>400</TripCount>
<Latency>400</Latency>
<IterationLatency>1</IterationLatency>
</Loop20>
<Loop21>
<TripCount>400</TripCount>
<Latency>400</Latency>
<IterationLatency>1</IterationLatency>
</Loop21>
<Loop22>
<TripCount>400</TripCount>
<Latency>400</Latency>
<IterationLatency>1</IterationLatency>
</Loop22>
<Loop23>
<TripCount>400</TripCount>
<Latency>400</Latency>
<IterationLatency>1</IterationLatency>
</Loop23>
<Loop24>
<TripCount>120</TripCount>
<Latency>120</Latency>
<IterationLatency>1</IterationLatency>
</Loop24>
<Loop25>
<TripCount>120</TripCount>
<Latency>48239</Latency>
<IterationLatency>402</IterationLatency>
<Loop25.1>
<TripCount>400</TripCount>
<Latency>400</Latency>
<IterationLatency>1</IterationLatency>
</Loop25.1>
</Loop25>
<Loop26>
<TripCount>400</TripCount>
<Latency>400</Latency>
<IterationLatency>1</IterationLatency>
</Loop26>
<Loop27>
<TripCount>120</TripCount>
<Latency>120</Latency>
<IterationLatency>1</IterationLatency>
</Loop27>
<Loop28>
<TripCount>120</TripCount>
<Latency>120</Latency>
<IterationLatency>1</IterationLatency>
</Loop28>
<Loop29>
<TripCount>120</TripCount>
<Latency>48480</Latency>
<IterationLatency>404</IterationLatency>
<Loop29.1>
<TripCount>400</TripCount>
<Latency>400</Latency>
<IterationLatency>1</IterationLatency>
</Loop29.1>
</Loop29>
<Loop30>
<TripCount>120</TripCount>
<Latency>120</Latency>
<IterationLatency>1</IterationLatency>
</Loop30>
<Loop31>
<TripCount>10</TripCount>
<Latency>10</Latency>
<IterationLatency>1</IterationLatency>
</Loop31>
<Loop32>
<TripCount>10</TripCount>
<Latency>1219</Latency>
<IterationLatency>122</IterationLatency>
<Loop32.1>
<TripCount>120</TripCount>
<Latency>120</Latency>
<IterationLatency>1</IterationLatency>
</Loop32.1>
</Loop32>
<Loop33>
<TripCount>10</TripCount>
<Latency>1230</Latency>
<IterationLatency>123</IterationLatency>
<Loop33.1>
<TripCount>120</TripCount>
<Latency>120</Latency>
<IterationLatency>1</IterationLatency>
</Loop33.1>
</Loop33>
<Loop34>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<IterationLatency>1</IterationLatency>
</Loop34>
<Loop35>
<TripCount>6</TripCount>
<Latency>162</Latency>
<IterationLatency>27</IterationLatency>
<Loop35.1>
<TripCount>25</TripCount>
<Latency>25</Latency>
<IterationLatency>1</IterationLatency>
</Loop35.1>
</Loop35>
<Loop36>
<TripCount>16</TripCount>
<Latency>2432</Latency>
<IterationLatency>152</IterationLatency>
<Loop36.1>
<TripCount>150</TripCount>
<Latency>150</Latency>
<IterationLatency>1</IterationLatency>
</Loop36.1>
</Loop36>
<Loop37>
<TripCount>120</TripCount>
<Latency>48240</Latency>
<IterationLatency>402</IterationLatency>
<Loop37.1>
<TripCount>400</TripCount>
<Latency>400</Latency>
<IterationLatency>1</IterationLatency>
</Loop37.1>
</Loop37>
<Loop38>
<TripCount>10</TripCount>
<Latency>1220</Latency>
<IterationLatency>122</IterationLatency>
<Loop38.1>
<TripCount>120</TripCount>
<Latency>120</Latency>
<IterationLatency>1</IterationLatency>
</Loop38.1>
</Loop38>
<Loop39>
<TripCount>4704</TripCount>
<Latency>9408</Latency>
<IterationLatency>2</IterationLatency>
</Loop39>
<Loop40>
<TripCount>1176</TripCount>
<Latency>2352</Latency>
<IterationLatency>2</IterationLatency>
</Loop40>
<Loop41>
<TripCount>1600</TripCount>
<Latency>3200</Latency>
<IterationLatency>2</IterationLatency>
</Loop41>
<Loop42>
<TripCount>400</TripCount>
<Latency>800</Latency>
<IterationLatency>2</IterationLatency>
</Loop42>
<Loop43>
<TripCount>120</TripCount>
<Latency>240</Latency>
<IterationLatency>2</IterationLatency>
</Loop43>
<Loop44>
<TripCount>10</TripCount>
<Latency>3620</Latency>
<IterationLatency>362</IterationLatency>
<Loop44.1>
<TripCount>120</TripCount>
<Latency>360</Latency>
<IterationLatency>3</IterationLatency>
</Loop44.1>
</Loop44>
<Loop45>
<TripCount>10</TripCount>
<Latency>30</Latency>
<IterationLatency>3</IterationLatency>
</Loop45>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>132</BRAM_18K>
<DSP48E>4</DSP48E>
<FF>4100</FF>
<LUT>10661</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_CRTL_BUS_AWVALID</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_AWREADY</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_AWADDR</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_WVALID</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_WREADY</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_WDATA</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_WSTRB</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_ARVALID</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_ARREADY</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_ARADDR</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_RVALID</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_RREADY</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_RDATA</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_RRESP</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_BVALID</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_BREADY</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_BRESP</name>
<Object>CRTL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>lenet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>lenet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>lenet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_V_V_TDATA</name>
<Object>inStream_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inStream_V_V_TVALID</name>
<Object>inStream_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inStream_V_V_TREADY</name>
<Object>inStream_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_V_V_TDATA</name>
<Object>outStream_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_V_V_TVALID</name>
<Object>outStream_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_V_V_TREADY</name>
<Object>outStream_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>c1w_V_V_TDATA</name>
<Object>c1w_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>c1w_V_V_TVALID</name>
<Object>c1w_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>c1w_V_V_TREADY</name>
<Object>c1w_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>c3w_V_V_TDATA</name>
<Object>c3w_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>c3w_V_V_TVALID</name>
<Object>c3w_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>c3w_V_V_TREADY</name>
<Object>c3w_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>c5w_V_V_TDATA</name>
<Object>c5w_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>c5w_V_V_TVALID</name>
<Object>c5w_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>c5w_V_V_TREADY</name>
<Object>c5w_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>fcw_V_V_TDATA</name>
<Object>fcw_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>fcw_V_V_TVALID</name>
<Object>fcw_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>fcw_V_V_TREADY</name>
<Object>fcw_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
