[INFO ] main.rs:54         => Detection system startup
[WARN ] main.rs:78         => Unable to downscale clock speed: CantIncreaseFreq
Clocks will continue to run at 125000000
[DEBUG] main.rs:93         => critical_section: init status LEDs
[DEBUG] buffer.rs:105      => critical_section: init buffers
[DEBUG] main.rs:138        => critical_section: transfer readings FIFO to mutex
[INFO ] components.rs:76   => Resuming normal detection: System initialization complete
[INFO ] components.rs:84   => Previous detection event cleared
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 214, 0, 0, 213, 212, 0, 212, 211, 0, 63, 214, 0, 0, 214, 74, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [134, 212, 0, 0, 213, 0, 0, 214, 212, 212, 0, 1, 214, 0, 0, 213, 212, 0, 211, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 214, 212, 0, 213, 0, 215, 214, 0, 1, 213, 0, 0, 212, 211, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 211, 0, 0, 214, 213, 0, 212, 213, 0, 215, 214, 0, 1, 213, 0, 0, 212, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 1, 211, 0, 0, 215, 0, 0, 213, 212, 0, 213, 211, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 214, 213, 0, 1, 212, 0, 0, 212, 1, 0, 214, 214, 0, 214, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 211, 0, 213, 214, 0, 1, 0, 0, 213, 0, 0, 212, 212, 0, 215, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 212, 211, 0, 0, 131, 212, 0, 0, 212, 0, 0, 214, 214, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 211, 0, 0, 214, 213, 0, 0, 212, 212, 0, 131, 214, 0, 0, 213, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 213, 0, 0, 212, 0, 0, 0, 0, 214, 145, 0, 213, 212, 0, 132, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [74, 0, 212, 212, 0, 211, 214, 0, 213, 0, 1, 212, 0, 0, 213, 145, 0, 214, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 211, 73, 0, 214, 214, 214, 0, 1, 213, 0, 0, 212, 144, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 73, 0, 214, 214, 213, 213, 0, 1, 212, 0, 0, 212, 145, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [63, 213, 0, 0, 212, 74, 0, 212, 0, 214, 214, 0, 1, 213, 0, 0, 212, 144, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 64, 214, 0, 0, 213, 74, 0, 0, 214, 214, 0, 1, 213, 0, 0, 212, 144, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 63, 214, 0, 0, 213, 74, 0, 211, 210, 0, 214, 214, 0, 1, 213, 0, 0, 212, 144]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 63, 211, 0, 0, 214, 0, 0, 214, 212, 0, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 212, 0, 63, 212, 0, 0, 1, 213, 0, 0, 212, 211, 0, 211, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 212, 0, 213, 212, 0, 212, 212, 0, 1, 212, 0, 0, 214, 212, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 210, 0, 213, 211, 0, 211, 212, 0, 1, 213, 0, 0, 214, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 0, 213, 213, 213, 212, 0, 212, 212, 0, 1, 213, 0, 0, 214, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 1, 212, 0, 0, 212, 0, 214, 212, 0, 212, 213, 0, 1, 211, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 1, 213, 0, 0, 212, 0, 0, 211, 212, 0, 214, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 211, 211, 0, 1, 214, 0, 1, 213, 0, 0, 212, 210, 0, 213, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 210, 0, 213, 214, 0, 214, 0, 1, 213, 0, 0, 211, 210, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 214, 212, 0, 212, 212, 0, 213, 212, 0, 1, 212, 0, 0, 214, 212, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 213, 0, 0, 212, 211, 0, 213, 214, 0, 214, 213, 0, 1, 212, 0, 0, 211, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 212, 0, 1, 213, 0, 0, 212, 0, 0, 212, 212, 0, 214, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 214, 213, 0, 1, 212, 0, 0, 0, 214, 0, 0, 213, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 211, 0, 211, 212, 0, 212, 214, 0, 0, 213, 0, 0, 212, 211, 0, 211, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(216) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 211, 0, 0, 214, 213, 0, 213, 212, 0, 210, 211, 0, 0, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 210, 74, 0, 212, 212, 0, 210, 213, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 211, 0, 1, 215, 0, 0, 213, 74, 0, 212, 212, 0, 210, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 213, 213, 0, 1, 212, 0, 0, 211, 72, 0, 215, 214, 0, 211, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 212, 0, 212, 212, 0, 64, 214, 0, 0, 213, 73, 0, 212, 212, 0, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 0, 0, 214, 214, 0, 213, 212, 0, 63, 211, 0, 0, 214, 75, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [133, 214, 0, 0, 214, 0, 0, 213, 212, 0, 212, 212, 0, 63, 213, 0, 0, 214, 73, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 0, 134, 213, 0, 0, 212, 0, 0, 0, 214, 213, 0, 213, 213, 0, 63, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [145, 0, 214, 213, 0, 133, 212, 0, 0, 1, 213, 0, 0, 212, 210, 0, 214, 214, 0, 63]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 145, 0, 213, 212, 0, 213, 214, 0, 1, 213, 0, 0, 212, 210, 0, 212, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 212, 144, 0, 214, 212, 0, 214, 214, 0, 1, 213, 0, 1, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [215, 0, 1, 213, 0, 0, 212, 144, 213, 213, 0, 213, 213, 0, 1, 212, 0, 0, 211, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 1, 212, 0, 0, 212, 0, 211, 210, 0, 213, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 214, 0, 1, 213, 0, 0, 0, 0, 212, 210, 0, 212, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 212, 0, 1, 212, 0, 0, 1, 212, 0, 0, 214, 212, 0, 213, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 212, 0, 214, 213, 0, 212, 212, 0, 1, 212, 0, 0, 214, 212, 0, 212, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 211, 0, 0, 214, 213, 0, 213, 212, 0, 212, 212, 0, 1, 212, 0, 0, 214, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 211, 212, 0, 1, 213, 0, 0, 212, 211, 212, 211, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 214, 0, 1, 213, 0, 0, 0, 213, 214, 0, 1, 213, 0, 0, 0, 0, 211, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 212, 212, 0, 1, 211, 0, 0, 0, 212, 212, 0, 1, 211, 0, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 210, 0, 211, 213, 0, 0, 214, 212, 210, 0, 211, 213, 0, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 210, 0, 213, 1, 213, 0, 0, 212, 210, 0, 213, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 211, 0, 0, 214, 213, 0, 212, 1, 211, 0, 0, 214, 213, 0, 212, 212, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 212, 0, 1, 214, 0, 0, 212, 211, 212, 0, 1, 214, 0, 0, 212, 0, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 213, 213, 0, 1, 211, 0, 212, 0, 213, 213, 0, 1, 211, 0, 0, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 213, 0, 214, 213, 0, 0, 131, 213, 213, 0, 214, 213, 0, 0, 131, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 0, 0, 214, 212, 0, 213, 0, 211, 0, 0, 214, 212, 0, 213, 212, 0, 132, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 0, 213, 0, 0, 212, 144, 214, 0, 0, 213, 0, 0, 212, 144, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 211, 214, 0, 0, 213, 0, 0, 0, 211, 214, 0, 0, 213, 0, 0, 0, 214, 145, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 214, 214, 0, 211, 213, 0, 214, 0, 214, 214, 0, 211, 213, 0, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 74, 0, 213, 213, 0, 0, 0, 214, 74, 0, 213, 213, 0, 211, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [64, 214, 0, 0, 213, 73, 0, 214, 64, 214, 0, 0, 213, 73, 0, 214, 214, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [211, 0, 63, 214, 0, 0, 213, 0, 211, 0, 63, 214, 0, 0, 213, 0, 214, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 63, 214, 0, 0, 0, 212, 212, 0, 63, 214, 0, 0, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 63, 212, 0, 0, 1, 213, 212, 0, 63, 212, 0, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 212, 0, 212, 212, 0, 212, 0, 214, 212, 0, 212, 212, 0, 212, 213, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 213, 212, 0, 212, 0, 212, 0, 0, 213, 212, 0, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 214, 212, 0, 211, 1, 213, 0, 0, 214, 212, 0, 211, 210, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 212, 0, 0, 214, 0, 213, 0, 1, 212, 0, 0, 214, 0, 213, 213, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 214, 0, 1, 213, 0, 0, 1, 213, 214, 0, 1, 213, 0, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 210, 0, 214, 214, 0, 1, 213, 211, 210, 0, 214, 214, 0, 1, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 212, 0, 212, 212, 213, 0, 0, 214, 212, 0, 212, 212, 213, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 212, 0, 214, 214, 214, 0, 0, 212, 212, 0, 214, 214, 214, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 213, 213, 0, 213, 0, 212, 0, 0, 213, 213, 0, 213, 0, 213, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 214, 212, 0, 212, 1, 213, 0, 0, 214, 212, 0, 212, 212, 0, 215, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 0, 212, 0, 213, 0, 1, 212, 0, 0, 212, 0, 214, 214, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 214, 0, 1, 213, 0, 0, 211, 213, 214, 0, 1, 213, 0, 0, 211, 0, 0, 215, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 213, 213, 0, 1, 212, 0, 213, 0, 213, 213, 0, 1, 212, 0, 0, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 211, 212, 0, 0, 211, 213, 212, 0, 211, 212, 0, 0, 211, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 213, 212, 0, 213, 1, 214, 0, 0, 213, 212, 0, 213, 212, 0, 210, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 1, 214, 0, 0, 214, 0, 211, 0, 1, 214, 0, 0, 214, 0, 214, 214, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 212, 0, 1, 214, 0, 0, 0, 213, 212, 0, 1, 214, 0, 0, 0, 213, 74, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 215, 213, 0, 1, 212, 212, 212, 0, 215, 213, 0, 1, 212, 0, 0, 213, 74]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 213, 0, 213, 212, 213, 0, 0, 214, 213, 0, 213, 212, 213, 0, 0, 214, 72]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 214, 0, 214, 213, 0, 63, 0, 213, 214, 0, 214, 213, 0, 63, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 0, 0, 212, 213, 0, 212, 0, 212, 0, 0, 212, 213, 0, 212, 212, 0, 63, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 0, 0, 212, 213, 214, 0, 0, 213, 0, 0, 212, 213, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 131, 211, 0, 0, 214, 0, 0, 0, 131, 211, 0, 0, 214, 0, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 213, 0, 132, 212, 0, 212, 0, 213, 213, 0, 132, 212, 0, 212, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 211, 144, 0, 214, 214, 212, 0, 0, 211, 144, 0, 214, 214, 212, 212, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 145, 0, 212, 0, 214, 0, 0, 213, 145, 0, 212, 0, 212, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 211, 0, 0, 214, 145, 0, 214, 1, 211, 0, 0, 214, 145, 0, 214, 212, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 1, 214, 0, 0, 213, 0, 211, 0, 1, 214, 0, 0, 213, 0, 214, 214, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 214, 0, 1, 213, 0, 0, 214, 212, 214, 0, 1, 213, 0, 0, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 213, 213, 0, 1, 212, 0, 1, 0, 213, 213, 0, 1, 212, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 213, 213, 0, 214, 214, 214, 214, 0, 213, 213, 0, 214, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 0, 212, 213, 214, 0, 0, 213, 212, 0, 212, 213, 214, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 211, 0, 211, 0, 213, 0, 0, 212, 211, 0, 211, 0, 211, 211, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 212, 212, 0, 213, 1, 212, 0, 0, 212, 212, 0, 213, 213, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 214, 0, 0, 213, 0, 213, 0, 1, 214, 0, 0, 213, 0, 213, 211, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 1, 213, 0, 0, 212, 212, 212, 0, 1, 213, 0, 0, 212, 0, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 213, 213, 0, 1, 212, 0, 1, 0, 213, 213, 0, 1, 212, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 210, 0, 213, 214, 0, 213, 212, 212, 210, 0, 213, 214, 0, 213, 212, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 212, 212, 0, 214, 215, 212, 0, 0, 212, 212, 0, 214, 215, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 0, 0, 212, 210, 0, 213, 0, 213, 0, 0, 212, 210, 0, 213, 0, 214, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 210, 0, 213, 1, 213, 0, 0, 212, 210, 0, 213, 212, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 0, 214, 0, 1, 213, 0, 0, 212, 0, 212, 212, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 1, 211, 0, 0, 214, 213, 212, 0, 1, 211, 0, 0, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 212, 0, 1, 214, 0, 0, 0, 212, 212, 0, 1, 214, 0, 0, 211, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 211, 0, 211, 212, 0, 0, 0, 213, 211, 0, 211, 212, 0, 0, 134, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 214, 0, 0, 213, 212, 0, 0, 0, 214, 0, 0, 213, 212, 0, 0, 212, 212, 0, 131]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 214, 0, 0, 212, 0, 0, 0, 0, 214, 0, 0, 212, 0, 0, 0, 0, 211, 144, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 211, 213, 0, 211, 213, 214, 214, 0, 211, 213, 0, 211, 213, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 0, 212, 74, 0, 212, 211, 214, 0, 0, 212, 74, 0, 212, 211, 213, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 0, 213, 73, 0, 212, 212, 214, 0, 0, 213, 73, 0, 212, 212, 212, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 0, 214, 74, 0, 213, 0, 211, 0, 0, 214, 74, 0, 213, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [63, 212, 0, 0, 212, 74, 0, 212, 63, 212, 0, 0, 212, 74, 0, 212, 210, 0, 212, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 63, 213, 0, 0, 212, 0, 214, 0, 63, 213, 0, 0, 212, 0, 212, 211, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 63, 212, 0, 0, 214, 214, 213, 0, 63, 212, 0, 0, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 213, 213, 0, 63, 212, 1, 213, 0, 213, 213, 0, 63, 212, 1, 212, 0, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 214, 213, 0, 63, 0, 1, 213, 0, 214, 213, 0, 63, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 213, 0, 213, 213, 0, 212, 0, 214, 213, 0, 213, 213, 0, 212, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 212, 0, 213, 212, 0, 211, 0, 214, 212, 0, 213, 212, 0, 211, 211, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 211, 210, 0, 212, 1, 213, 0, 0, 211, 210, 0, 212, 211, 0, 211, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 0, 211, 0, 213, 0, 1, 212, 0, 0, 211, 0, 212, 212, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 214, 0, 1, 213, 0, 0, 1, 212, 214, 0, 1, 213, 0, 0, 1, 212, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 211, 211, 0, 1, 214, 213, 212, 0, 211, 211, 0, 1, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 213, 0, 213, 213, 212, 0, 0, 214, 213, 0, 213, 213, 212, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 211, 212, 0, 214, 214, 0, 0, 0, 211, 212, 0, 214, 214, 0, 214, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 211, 0, 212, 1, 213, 0, 0, 212, 211, 0, 212, 210, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 0, 214, 0, 1, 213, 0, 0, 212, 0, 214, 213, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 1, 212, 0, 0, 212, 213, 212, 0, 1, 212, 0, 0, 212, 0, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [210, 0, 212, 213, 0, 1, 213, 0, 0, 0, 212, 213, 0, 1, 213, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 211, 0, 214, 214, 0, 0, 0, 211, 211, 0, 214, 214, 0, 0, 210, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 211, 0, 0, 213, 213, 0, 0, 212, 211, 0, 0, 213, 213, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 212, 0, 1, 211, 0, 0, 0, 212, 212, 0, 1, 211, 0, 0, 0, 212, 74, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 213, 212, 0, 1, 212, 214, 213, 0, 213, 212, 0, 1, 212, 0, 0, 211, 73]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 212, 0, 212, 213, 212, 0, 0, 212, 212, 0, 212, 213, 212, 0, 0, 214, 74]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 214, 0, 214, 213, 63, 0, 0, 213, 214, 0, 214, 213, 63, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 214, 214, 0, 214, 213, 0, 0, 0, 214, 214, 0, 214, 213, 0, 63, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 0, 0, 212, 212, 0, 0, 0, 213, 0, 0, 212, 212, 0, 211, 213, 0, 63]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [133, 212, 0, 0, 211, 0, 0, 0, 0, 212, 0, 0, 211, 0, 0, 0, 0, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 132, 212, 0, 211, 0, 212, 212, 0, 132, 212, 0, 211, 213, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 144, 0, 212, 0, 214, 0, 0, 213, 144, 0, 212, 0, 211, 211, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 213, 144, 0, 214, 1, 214, 0, 0, 213, 144, 0, 214, 212, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 0, 0, 213, 213, 0, 1, 212, 0, 0, 0, 0, 212, 212, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 1, 212, 0, 0, 0, 213, 213, 0, 1, 212, 0, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 212, 214, 0, 211, 0, 212, 210, 0, 212, 214, 0, 211, 213, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 210, 0, 212, 0, 213, 0, 0, 212, 210, 0, 212, 0, 214, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 211, 212, 0, 212, 1, 212, 0, 0, 211, 212, 0, 212, 211, 0, 211, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 211, 0, 0, 214, 0, 212, 0, 1, 211, 0, 0, 214, 0, 0, 214, 213, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 212, 0, 1, 211, 0, 0, 0, 212, 212, 0, 1, 211, 0, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 212, 0, 212, 212, 0, 214, 0, 214, 212, 0, 212, 212, 0, 214, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 212, 0, 213, 212, 212, 0, 0, 211, 212, 0, 213, 212, 0, 212, 212, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 213, 214, 214, 0, 1, 212, 0, 0, 213, 214, 214, 214, 0, 214, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 213, 0, 211, 0, 1, 214, 0, 0, 213, 0, 212, 211, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 212, 213, 213, 0, 1, 212, 0, 0, 212, 0, 0, 213, 214, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 1, 212, 0, 214, 0, 214, 213, 0, 1, 212, 0, 0, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 212, 0, 132, 0, 213, 212, 0, 212, 212, 0, 132, 214, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 212, 212, 214, 0, 0, 213, 212, 0, 212, 212, 0, 131, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 213, 0, 0, 214, 0, 0, 213, 212, 213, 213, 0, 133, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 214, 0, 0, 213, 145, 211, 0, 0, 214, 0, 0, 213, 145, 0, 213, 213, 0, 133, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 212, 0, 213, 0, 211, 212, 0, 0, 212, 0, 0, 212, 144, 0, 212, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(216) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 211, 212, 0, 0, 1, 213, 213, 0, 211, 212, 0, 0, 1, 214, 0, 0, 213, 144, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 210, 212, 214, 74, 0, 213, 212, 0, 210, 212, 0, 1, 214, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 74, 0, 213, 213, 212, 0, 0, 214, 74, 0, 213, 213, 212, 212, 0, 1, 211, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 73, 0, 214, 0, 212, 0, 0, 211, 73, 0, 214, 0, 212, 212, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 73, 0, 214, 63, 213, 0, 0, 214, 73, 0, 214, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [63, 213, 0, 0, 212, 0, 214, 0, 63, 213, 0, 0, 212, 0, 0, 212, 212, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 63, 213, 0, 212, 0, 212, 212, 0, 63, 213, 0, 1, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 213, 0, 63, 213, 212, 210, 0, 211, 213, 0, 63, 213, 0, 1, 212, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 213, 214, 214, 0, 0, 212, 210, 0, 213, 214, 214, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 212, 0, 214, 0, 0, 213, 212, 0, 212, 0, 213, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 210, 0, 213, 1, 213, 0, 0, 212, 210, 0, 213, 213, 0, 213, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 212, 213, 213, 0, 1, 212, 0, 0, 212, 0, 0, 214, 212, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 211, 0, 1, 0, 212, 212, 0, 1, 211, 0, 1, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 213, 0, 1, 0, 214, 213, 0, 213, 213, 0, 1, 0, 1, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 212, 212, 0, 0, 213, 212, 0, 212, 212, 211, 212, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 212, 0, 214, 0, 0, 213, 212, 0, 212, 0, 214, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 212, 0, 0, 1, 211, 0, 0, 214, 212, 0, 0, 213, 212, 0, 213, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 213, 0, 0, 0, 211, 212, 0, 1, 213, 0, 0, 0, 214, 0, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 213, 0, 1, 210, 213, 212, 0, 212, 213, 0, 1, 210, 211, 0, 0, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 212, 0, 214, 0, 212, 0, 0, 212, 212, 0, 214, 0, 211, 212, 0, 0, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 212, 0, 0, 1, 214, 0, 0, 214, 212, 0, 0, 214, 214, 0, 211, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [1, 213, 0, 0, 0, 213, 213, 0, 1, 213, 0, 0, 0, 212, 74, 0, 213, 214, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [215, 214, 0, 1, 63, 212, 213, 0, 215, 214, 0, 1, 63, 211, 0, 0, 214, 75, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [211, 212, 0, 214, 0, 212, 0, 0, 211, 212, 0, 214, 0, 63, 214, 0, 0, 213, 73, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 0, 0, 213, 0, 0, 212, 212, 0, 212, 212, 0, 63, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 213, 213, 213, 0, 0, 212, 0, 0, 213, 213, 212, 0, 212, 212, 0, 63, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 214, 214, 0, 134, 213, 0, 0, 212, 0, 211, 210, 0, 214, 214, 0, 63]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [132, 212, 0, 0, 212, 212, 212, 0, 132, 212, 0, 0, 212, 0, 0, 212, 212, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 134, 214, 212, 145, 0, 212, 212, 0, 134, 214, 1, 211, 0, 0, 214, 213, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 212, 0, 133, 1, 213, 144, 0, 211, 212, 0, 133, 1, 214, 0, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 131, 0, 214, 145, 0, 213, 212, 0, 131, 1, 212, 0, 0, 211, 212, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 213, 0, 133, 0, 212, 144, 0, 212, 213, 0, 133, 0, 1, 212, 0, 0, 211, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 212, 0, 211, 0, 212, 144, 0, 211, 212, 0, 211, 211, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 144, 0, 214, 213, 213, 0, 0, 212, 144, 0, 214, 213, 0, 213, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 144, 212, 0, 1, 214, 0, 0, 213, 144, 213, 212, 0, 212, 212, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 0, 214, 0, 1, 213, 0, 0, 212, 0, 214, 213, 0, 213, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 0, 211, 212, 0, 1, 214, 0, 0, 212, 0, 0, 211, 210, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 212, 212, 212, 0, 213, 214, 0, 1, 212, 0, 1, 212, 0, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 0, 0, 214, 212, 0, 212, 212, 0, 214, 0, 1, 213, 0, 0, 212, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [210, 0, 211, 213, 213, 0, 0, 212, 210, 0, 211, 213, 0, 214, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 210, 0, 214, 1, 213, 0, 0, 212, 210, 0, 214, 213, 0, 213, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 0, 214, 0, 213, 0, 1, 211, 0, 0, 214, 0, 214, 214, 0, 214, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 0, 212, 212, 0, 1, 212, 0, 0, 213, 0, 0, 212, 210, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 212, 212, 0, 214, 214, 0, 1, 213, 0, 1, 212, 0, 0, 212, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 0, 0, 212, 212, 0, 214, 214, 0, 213, 0, 1, 212, 0, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 213, 213, 212, 0, 0, 213, 214, 0, 213, 213, 0, 212, 212, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 213, 0, 212, 1, 211, 0, 0, 214, 213, 0, 212, 213, 0, 215, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 0, 214, 213, 212, 0, 1, 211, 0, 0, 214, 0, 214, 214, 0, 214, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 214, 214, 214, 0, 1, 212, 0, 0, 214, 0, 0, 213, 212, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 213, 0, 214, 213, 0, 1, 212, 0, 0, 212, 0, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 0, 0, 212, 210, 0, 214, 214, 0, 133, 213, 0, 0, 212, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 212, 0, 212, 0, 214, 0, 0, 213, 212, 0, 212, 211, 212, 0, 133, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 0, 0, 214, 145, 212, 0, 0, 213, 0, 0, 214, 145, 0, 213, 213, 0, 132, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 0, 214, 0, 211, 213, 0, 0, 212, 0, 0, 214, 145, 0, 213, 213, 0, 131]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 213, 0, 0, 1, 214, 214, 0, 211, 213, 0, 0, 1, 213, 0, 0, 212, 144, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 211, 0, 211, 0, 213, 72, 0, 212, 211, 0, 211, 0, 1, 212, 0, 0, 211, 144, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 212, 0, 213, 74, 0, 212, 212, 0, 212, 212, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 74, 0, 211, 213, 213, 0, 0, 212, 74, 0, 211, 213, 0, 213, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 212, 73, 212, 0, 63, 213, 0, 0, 212, 73, 212, 210, 0, 212, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 0, 0, 212, 0, 213, 0, 63, 212, 0, 0, 212, 0, 212, 212, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [63, 212, 0, 0, 1, 213, 213, 0, 63, 212, 0, 0, 1, 211, 0, 0, 214, 213, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 63, 212, 214, 213, 0, 213, 213, 0, 63, 212, 0, 1, 212, 0, 0, 214, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 213, 213, 213, 0, 0, 214, 213, 0, 213, 213, 213, 0, 1, 212, 0, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 211, 212, 214, 0, 0, 212, 211, 0, 211, 212, 214, 213, 0, 1, 212, 0, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 212, 0, 214, 0, 0, 213, 212, 0, 212, 0, 211, 212, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 211, 0, 0, 1, 213, 0, 0, 212, 211, 0, 213, 211, 0, 212, 211, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 211, 0, 214, 0, 1, 212, 0, 0, 211, 0, 0, 213, 214, 0, 214, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 211, 0, 0, 0, 212, 212, 0, 1, 211, 0, 0, 1, 212, 0, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 0, 0, 211, 210, 0, 214, 214, 0, 0, 212, 212, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 0, 1, 212, 0, 0, 213, 212, 0, 0, 213, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 214, 214, 0, 1, 213, 0, 0, 212, 0, 0, 213, 214, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [215, 0, 1, 213, 0, 210, 0, 213, 215, 0, 1, 213, 0, 0, 212, 0, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 212, 212, 0, 0, 0, 213, 212, 0, 212, 212, 0, 0, 210, 213, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 213, 0, 74, 1, 211, 0, 0, 214, 213, 0, 74, 0, 214, 214, 0, 211, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 0, 215, 214, 0, 1, 212, 0, 0, 213, 74, 0, 213, 212, 0, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [215, 214, 0, 1, 64, 212, 212, 0, 215, 214, 0, 1, 64, 214, 0, 0, 213, 74, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 211, 0, 215, 0, 212, 0, 0, 212, 211, 0, 215, 0, 63, 212, 0, 0, 213, 74, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 213, 212, 0, 0, 0, 214, 0, 0, 213, 212, 0, 0, 212, 212, 0, 63, 211, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 0, 0, 0, 133, 214, 0, 0, 213, 0, 0, 0, 0, 214, 212, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 131, 212, 0, 213, 0, 212, 212, 0, 131, 212, 0, 213, 0, 1, 212, 0, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [144, 0, 212, 212, 0, 0, 0, 213, 144, 0, 212, 212, 0, 211, 212, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 144, 0, 212, 1, 212, 0, 0, 212, 144, 0, 212, 210, 0, 211, 213, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 214, 214, 0, 1, 213, 0, 0, 212, 214, 212, 0, 212, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 211, 211, 0, 1, 214, 0, 0, 213, 0, 213, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 213, 214, 214, 0, 1, 213, 0, 0, 213, 0, 0, 211, 210, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 214, 0, 212, 0, 212, 212, 0, 1, 214, 0, 1, 213, 0, 0, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 212, 0, 213, 0, 212, 211, 0, 211, 212, 0, 213, 213, 0, 1, 212, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 212, 1, 214, 0, 0, 213, 212, 0, 212, 0, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 211, 0, 0, 1, 213, 0, 0, 212, 211, 0, 210, 0, 213, 214, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 210, 214, 0, 1, 213, 0, 0, 212, 210, 0, 212, 210, 0, 211, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 213, 212, 212, 0, 1, 212, 0, 0, 213, 0, 0, 214, 212, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 213, 0, 213, 213, 0, 1, 212, 0, 1, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 214, 0, 214, 0, 212, 210, 0, 213, 214, 0, 214, 213, 0, 1, 212, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 210, 0, 214, 212, 212, 0, 0, 211, 210, 0, 214, 212, 0, 215, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 211, 214, 0, 1, 213, 0, 0, 212, 211, 214, 214, 0, 214, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 213, 0, 213, 0, 1, 212, 0, 0, 213, 0, 214, 214, 0, 214, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 214, 214, 213, 0, 1, 212, 0, 0, 214, 0, 0, 213, 212, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 214, 0, 212, 0, 211, 212, 0, 1, 214, 0, 0, 212, 0, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 211, 212, 0, 0, 0, 212, 212, 0, 211, 212, 0, 0, 132, 212, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 214, 0, 146, 0, 212, 0, 0, 213, 214, 0, 146, 0, 214, 214, 0, 133, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 0, 0, 0, 210, 212, 0, 0, 214, 0, 0, 213, 144, 0, 211, 212, 0, 134]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 213, 0, 0, 0, 214, 214, 0, 211, 213, 0, 0, 1, 212, 0, 0, 212, 145, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 214, 0, 212, 0, 212, 73, 0, 213, 214, 0, 212, 0, 1, 214, 0, 0, 213, 144, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 214, 0, 213, 74, 0, 212, 212, 0, 214, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 72, 0, 214, 212, 212, 0, 0, 211, 72, 0, 214, 212, 0, 212, 212, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 212, 74, 214, 0, 63, 213, 0, 0, 212, 74, 214, 213, 0, 213, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [214, 0, 0, 213, 0, 211, 0, 63, 214, 0, 0, 213, 0, 214, 213, 0, 213, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [63, 213, 0, 0, 0, 213, 214, 0, 63, 213, 0, 0, 212, 0, 0, 212, 212, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 63, 212, 214, 213, 0, 213, 213, 0, 63, 212, 0, 1, 213, 0, 0, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 0, 0, 211, 211, 0, 214, 214, 0, 0, 1, 212, 0, 0, 215, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 213, 0, 0, 212, 210, 0, 214, 214, 214, 0, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 210, 0, 0, 1, 213, 0, 0, 211, 210, 0, 213, 212, 0, 212, 212, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 0, 212, 212, 0, 1, 213, 0, 0, 0, 0, 212, 212, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 210, 0, 211, 213, 0, 1, 214, 0, 0, 1, 214, 0, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 211, 0, 214, 0, 213, 212, 0, 211, 211, 0, 214, 213, 0, 1, 212, 0, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 214, 0, 212, 0, 0, 211, 212, 0, 214, 0, 215, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 0, 1, 213, 0, 0, 212, 210, 0, 0, 213, 212, 0, 213, 212, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 211, 214, 214, 0, 1, 213, 0, 0, 211, 0, 0, 214, 212, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 214, 211, 210, 0, 211, 213, 0, 1, 214, 211, 0, 0, 214, 0, 0, 214, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 212, 214, 0, 0, 213, 212, 0, 211, 212, 213, 214, 0, 0, 213, 0, 0, 212, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 1, 212, 0, 0, 213, 214, 0, 213, 212, 0, 210, 211, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 212, 212, 0, 1, 212, 0, 0, 214, 212, 74, 0, 214, 213, 0, 211, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 211, 0, 215, 213, 0, 1, 212, 0, 0, 214, 76, 0, 213, 213, 0, 211, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 0, 214, 214, 0, 214, 213, 0, 213, 0, 0, 214, 74, 0, 213, 212, 0, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 213, 0, 0, 214, 214, 0, 214, 213, 213, 0, 63, 212, 0, 0, 211, 73, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 214, 212, 0, 0, 212, 0, 0, 214, 214, 213, 213, 0, 63, 212, 0, 0, 212, 74, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 210, 212, 0, 0, 212, 0, 0, 214, 210, 0, 212, 214, 0, 63, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 214, 0, 133, 213, 0, 0, 212, 0, 0, 213, 212, 0, 212, 212, 0, 63, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 0, 213, 212, 0, 132, 212, 0, 0, 214, 0, 0, 213, 212, 0, 212, 212, 0, 63]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [133, 213, 211, 144, 0, 214, 214, 0, 133, 213, 212, 0, 1, 212, 0, 0, 214, 213, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 214, 213, 0, 0, 212, 144, 0, 213, 214, 213, 0, 1, 212, 0, 0, 211, 210, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 214, 213, 0, 0, 212, 144, 0, 213, 214, 213, 213, 0, 1, 212, 0, 0, 211, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 1, 212, 0, 0, 213, 144, 0, 212, 0, 212, 214, 0, 1, 213, 0, 0, 212, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [144, 0, 213, 1, 214, 0, 0, 213, 144, 0, 213, 212, 0, 212, 212, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 0, 214, 0, 1, 213, 0, 0, 212, 0, 0, 214, 212, 0, 213, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 212, 0, 211, 212, 0, 1, 214, 0, 1, 214, 0, 0, 213, 212, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 0, 212, 211, 0, 211, 212, 0, 1, 0, 1, 212, 0, 0, 214, 213, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 0, 211, 210, 0, 213, 214, 0, 214, 214, 0, 1, 213, 0, 0, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 0, 212, 0, 0, 214, 212, 0, 212, 212, 0, 214, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 212, 0, 1, 214, 0, 0, 213, 212, 0, 212, 211, 0, 211, 212, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 0, 214, 214, 0, 1, 213, 0, 0, 0, 0, 213, 214, 0, 214, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 0, 0, 211, 212, 0, 1, 214, 0, 0, 1, 212, 0, 0, 211, 212, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 0, 212, 210, 0, 212, 213, 0, 213, 212, 0, 1, 213, 0, 0, 214, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 1, 214, 0, 0, 213, 212, 0, 212, 214, 0, 215, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 211, 214, 0, 1, 213, 0, 0, 212, 211, 0, 212, 211, 0, 215, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 0, 211, 212, 0, 1, 214, 0, 0, 0, 0, 213, 212, 0, 212, 212, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 0, 211, 0, 211, 212, 0, 1, 213, 0, 0, 0, 213, 0, 0, 214, 213, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 0, 0, 213, 212, 0, 212, 211, 0, 0, 134, 212, 0, 0, 214, 0, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 0, 0, 214, 0, 0, 213, 212, 0, 0, 211, 212, 0, 134, 214, 0, 0, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 0, 213, 214, 0, 0, 213, 0, 0, 0, 0, 212, 145, 0, 214, 214, 0, 131, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 0, 0, 213, 212, 0, 210, 211, 0, 0, 1, 213, 0, 0, 212, 144, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 0, 0, 212, 74, 0, 213, 214, 0, 0, 211, 212, 0, 1, 214, 0, 0, 213, 144]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [74, 0, 0, 63, 212, 0, 0, 211, 74, 0, 0, 213, 212, 0, 211, 211, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 1, 213, 212, 0, 63, 212, 0, 0, 1, 213, 0, 0, 212, 211, 0, 211, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 63, 212, 214, 212, 0, 213, 213, 0, 63, 212, 212, 0, 1, 213, 0, 0, 214, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 1, 215, 0, 0, 214, 212, 0, 213, 0, 211, 212, 0, 1, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 0, 1, 213, 0, 0, 212, 211, 0, 212, 212, 0, 214, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 0, 213, 0, 1, 212, 0, 0, 211, 0, 0, 212, 213, 0, 213, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 0, 213, 213, 0, 1, 212, 0, 0, 1, 214, 0, 0, 212, 211, 0, 211, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 0, 214, 213, 0, 213, 213, 0, 211, 213, 0, 1, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 1, 213, 0, 0, 212, 210, 0, 213, 210, 0, 213, 214, 0, 1, 214, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 212, 0, 0, 1, 212, 0, 0, 211, 212, 0, 212, 210, 0, 214, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 211, 212, 0, 1, 214, 0, 0, 214, 0, 0, 213, 212, 0, 213, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 212, 210, 0, 211, 213, 0, 1, 214, 0, 0, 213, 0, 0, 212, 211, 0, 211, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 0, 213, 212, 0, 212, 212, 0, 212, 0, 0, 214, 0, 0, 214, 212, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 212, 0, 0, 214, 212, 0, 213, 213, 212, 0, 210, 212, 0, 0, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 212, 0, 0, 1, 212, 0, 0, 211, 212, 0, 214, 214, 0, 211, 213, 0, 0, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 0, 214, 213, 0, 1, 212, 0, 0, 214, 74, 0, 214, 213, 0, 211, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 212, 212, 0, 212, 212, 0, 1, 214, 213, 0, 0, 212, 73, 0, 212, 213, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 63, 0, 0, 214, 213, 0, 213, 212, 63, 212, 0, 0, 212, 74, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 213, 0, 213, 0, 0, 212, 212, 0, 213, 0, 63, 212, 0, 0, 211, 74, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 0, 211, 0, 0, 214, 214, 0, 214, 214, 0, 63, 213, 0, 0, 212, 74, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 131, 212, 0, 0, 212, 0, 0, 213, 210, 0, 213, 214, 0, 63, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 212, 0, 132, 213, 0, 0, 214, 0, 0, 213, 212, 0, 212, 211, 0, 63, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 0, 214, 213, 0, 133, 212, 0, 0, 213, 0, 0, 212, 210, 0, 212, 213, 0, 63]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [133, 213, 211, 144, 0, 214, 214, 0, 133, 213, 214, 0, 1, 213, 0, 0, 212, 210, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 211, 0, 0, 214, 145, 0, 213, 213, 213, 0, 1, 212, 0, 0, 211, 211, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 214, 0, 0, 213, 145, 0, 214, 213, 214, 0, 1, 213, 0, 0, 211, 210, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 214, 212, 0, 0, 211, 144, 0, 214, 214, 213, 214, 0, 1, 212, 0, 0, 211, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 1, 214, 0, 0, 213, 144, 0, 212, 0, 212, 214, 0, 1, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [145, 0, 0, 1, 213, 0, 0, 214, 145, 0, 212, 0, 213, 213, 0, 1, 212, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 144, 212, 0, 1, 214, 0, 0, 213, 144, 0, 213, 212, 0, 212, 212, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 0, 212, 212, 0, 1, 213, 0, 0, 0, 0, 214, 214, 0, 213, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 212, 0, 212, 212, 0, 1, 211, 0, 1, 212, 0, 0, 212, 212, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 0, 212, 210, 0, 213, 214, 0, 1, 0, 1, 212, 0, 0, 214, 214, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 0, 212, 212, 0, 214, 214, 0, 214, 0, 1, 213, 0, 0, 212, 211, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 214, 213, 0, 0, 212, 210, 0, 212, 214, 0, 213, 213, 0, 1, 212, 0, 0, 211, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 1, 212, 0, 0, 212, 212, 0, 210, 0, 211, 213, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 212, 0, 1, 214, 0, 0, 213, 212, 0, 214, 213, 0, 213, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 0, 214, 214, 0, 1, 213, 0, 0, 0, 0, 214, 213, 0, 213, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 212, 0, 211, 211, 0, 1, 214, 0, 1, 215, 0, 0, 214, 212, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 0, 213, 213, 0, 213, 213, 0, 1, 214, 0, 1, 213, 0, 0, 212, 210, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 214, 213, 0, 0, 211, 210, 0, 214, 214, 0, 213, 212, 0, 1, 213, 0, 0, 214, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 214, 1, 212, 0, 0, 213, 212, 0, 214, 0, 214, 213, 0, 1, 212, 0, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 212, 213, 0, 1, 212, 0, 0, 211, 212, 0, 212, 213, 0, 215, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 0, 212, 211, 0, 1, 214, 0, 0, 0, 0, 212, 214, 0, 215, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 212, 0, 213, 212, 0, 1, 212, 0, 0, 0, 212, 0, 0, 214, 214, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 134, 0, 211, 212, 0, 215, 214, 0, 134, 213, 0, 0, 212, 0, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 214, 214, 212, 0, 0, 214, 214, 0, 214, 214, 214, 0, 133, 213, 0, 0, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 213, 214, 0, 0, 213, 0, 0, 212, 144, 0, 212, 211, 0, 133, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 214, 0, 212, 214, 0, 0, 212, 0, 0, 212, 144, 0, 214, 214, 0, 132, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 74, 0, 212, 212, 0, 210, 213, 0, 1, 213, 0, 0, 212, 144, 0, 212, 212, 0, 133]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 214, 213, 74, 0, 212, 212, 0, 211, 214, 0, 1, 213, 0, 0, 212, 144, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 213, 0, 0, 212, 73, 0, 212, 211, 213, 213, 0, 1, 212, 0, 0, 212, 144, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 63, 214, 0, 0, 213, 74, 0, 212, 0, 211, 213, 0, 1, 214, 0, 0, 213, 144, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 63, 214, 0, 0, 214, 74, 0, 212, 0, 212, 212, 0, 1, 212, 0, 0, 213, 145]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [72, 214, 0, 63, 213, 0, 0, 211, 72, 0, 214, 212, 0, 212, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(216) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 63, 211, 0, 0, 214, 0, 0, 212, 212, 0, 211, 211, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 214, 210, 0, 212, 213, 0, 64, 214, 214, 0, 1, 213, 0, 0, 212, 210, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 213, 0, 0, 214, 212, 0, 212, 212, 213, 0, 1, 212, 0, 0, 211, 210, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 212, 0, 0, 211, 211, 0, 214, 214, 213, 213, 0, 1, 212, 0, 0, 213, 214, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 1, 214, 0, 0, 213, 212, 0, 212, 0, 211, 212, 0, 1, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 1, 214, 0, 0, 213, 212, 0, 213, 212, 0, 212, 212, 0, 1, 212, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 212, 212, 0, 1, 212, 0, 0, 214, 0, 0, 213, 213, 0, 213, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 0, 211, 211, 0, 1, 214, 0, 1, 213, 0, 0, 212, 210, 0, 213, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 0, 212, 210, 0, 212, 214, 0, 1, 213, 0, 1, 214, 0, 0, 213, 212, 0, 211, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 214, 0, 0, 213, 212, 0, 212, 212, 214, 213, 0, 1, 212, 0, 0, 212, 212, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(216) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 1, 212, 0, 0, 211, 212, 0, 214, 0, 213, 214, 0, 1, 213, 0, 0, 212, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 1, 213, 0, 0, 212, 211, 0, 212, 212, 0, 211, 212, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 213, 214, 0, 1, 213, 0, 0, 212, 0, 0, 214, 213, 0, 213, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 0, 211, 212, 0, 1, 214, 0, 0, 214, 0, 0, 212, 212, 0, 211, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 0, 212, 212, 0, 214, 214, 0, 1, 212, 0, 0, 214, 0, 0, 214, 212, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 213, 0, 0, 212, 211, 0, 211, 212, 0, 211, 214, 0, 0, 213, 0, 0, 212, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 1, 213, 0, 0, 214, 212, 0, 0, 213, 214, 0, 211, 213, 0, 0, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 214, 213, 0, 1, 212, 0, 0, 0, 0, 212, 73, 0, 214, 214, 0, 212, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 0, 212, 212, 0, 212, 212, 0, 0, 63, 214, 0, 0, 212, 74, 0, 212, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 0, 212, 0, 0, 214, 214, 0, 0, 212, 212, 0, 63, 212, 0, 0, 214, 74, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 132, 213, 0, 0, 214, 0, 0, 0, 212, 210, 0, 212, 213, 0, 63, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 212, 0, 134, 214, 0, 0, 1, 213, 0, 0, 212, 210, 0, 212, 213, 0, 63]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [131, 0, 213, 144, 0, 212, 212, 0, 131, 212, 0, 1, 214, 0, 0, 213, 212, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 214, 0, 0, 213, 144, 0, 212, 211, 213, 214, 0, 1, 213, 0, 0, 212, 210, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 1, 213, 0, 0, 212, 144, 0, 212, 0, 213, 214, 0, 1, 213, 0, 0, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 1, 212, 0, 0, 214, 145, 0, 212, 0, 212, 212, 0, 1, 211, 0, 0, 214, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [144, 213, 0, 1, 212, 0, 0, 211, 144, 213, 212, 0, 212, 212, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 213, 0, 1, 212, 0, 0, 214, 0, 212, 211, 0, 211, 212, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 214, 0, 1, 213, 0, 0, 211, 0, 0, 214, 213, 0, 213, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 212, 0, 214, 214, 0, 1, 213, 212, 0, 1, 211, 0, 0, 214, 213, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 214, 0, 0, 213, 212, 0, 212, 212, 214, 213, 0, 1, 213, 0, 0, 211, 210, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 1, 212, 0, 0, 213, 213, 0, 213, 0, 214, 214, 0, 1, 213, 0, 0, 211, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 1, 214, 0, 0, 213, 212, 0, 213, 212, 0, 212, 212, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 213, 214, 0, 1, 213, 0, 0, 212, 213, 0, 0, 212, 210, 0, 212, 213, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 210, 0, 213, 214, 0, 1, 213, 1, 213, 0, 0, 212, 210, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 0, 213, 212, 0, 212, 212, 0, 1, 1, 214, 0, 0, 212, 212, 0, 211, 211, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 0, 213, 212, 0, 211, 212, 0, 1, 0, 1, 214, 0, 0, 213, 212, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 0, 211, 210, 0, 214, 214, 0, 211, 212, 0, 1, 214, 0, 0, 213, 212, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 1, 213, 0, 0, 214, 212, 0, 212, 212, 0, 212, 211, 0, 1, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 1, 211, 0, 0, 214, 213, 214, 214, 0, 213, 213, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 213, 0, 1, 212, 0, 0, 214, 0, 213, 214, 0, 214, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 211, 212, 0, 1, 214, 0, 0, 0, 0, 214, 214, 0, 214, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 211, 0, 215, 214, 0, 1, 213, 0, 0, 0, 212, 0, 0, 211, 212, 0, 215, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 0, 213, 213, 0, 214, 214, 0, 0, 133, 213, 0, 0, 211, 0, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 0, 211, 0, 0, 214, 214, 0, 0, 212, 211, 0, 134, 214, 0, 0, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 211, 212, 0, 0, 213, 0, 0, 0, 0, 212, 144, 0, 214, 214, 0, 134, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 73, 0, 212, 211, 0, 211, 214, 0, 214, 0, 1, 213, 0, 0, 212, 144, 0, 212, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 212, 0, 0, 212, 73, 0, 214, 214, 0, 212, 212, 0, 1, 213, 0, 0, 214, 145, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 63, 213, 0, 0, 212, 73, 0, 212, 0, 213, 213, 0, 1, 212, 0, 0, 213, 145]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [75, 213, 0, 63, 212, 0, 0, 214, 75, 0, 214, 214, 0, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 213, 212, 0, 63, 211, 0, 0, 0, 213, 212, 0, 212, 212, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 213, 212, 0, 63, 211, 0, 0, 1, 214, 0, 0, 213, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 210, 0, 213, 214, 0, 211, 211, 0, 1, 214, 0, 0, 213, 212, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 213, 212, 0, 212, 210, 0, 211, 213, 0, 1, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 210, 214, 212, 0, 212, 212, 0, 1, 211, 0, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 1, 212, 0, 0, 214, 0, 213, 212, 0, 212, 212, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 212, 0, 1, 213, 0, 0, 0, 0, 214, 212, 0, 212, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 212, 0, 1, 214, 0, 0, 1, 214, 0, 0, 213, 212, 0, 211, 211, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 212, 212, 0, 213, 0, 1, 212, 0, 0, 212, 212, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 0, 211, 211, 0, 212, 212, 0, 1, 214, 0, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 213, 0, 0, 212, 210, 0, 214, 0, 214, 213, 0, 1, 212, 0, 0, 211, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 1, 214, 0, 0, 214, 212, 0, 212, 212, 0, 211, 211, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 212, 0, 1, 214, 0, 0, 0, 0, 212, 213, 0, 214, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 211, 211, 0, 1, 214, 0, 0, 0, 214, 0, 0, 214, 212, 0, 213, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 211, 212, 0, 214, 214, 0, 0, 211, 214, 0, 0, 214, 0, 0, 213, 212, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 212, 0, 0, 213, 213, 0, 0, 212, 213, 0, 213, 214, 0, 0, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 215, 214, 0, 1, 213, 0, 0, 0, 213, 74, 0, 212, 212, 0, 211, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 215, 214, 0, 1, 63, 213, 0, 0, 212, 73, 0, 212, 212, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 213, 0, 0, 212, 212, 0, 212, 0, 63, 213, 0, 0, 212, 73, 0, 211, 212, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 213, 0, 0, 214, 213, 0, 0, 211, 212, 0, 63, 214, 0, 0, 213, 74, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 131, 211, 0, 0, 214, 0, 0, 0, 212, 210, 0, 212, 213, 0, 63, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 131, 214, 0, 0, 1, 214, 0, 0, 213, 212, 0, 212, 211, 0, 64, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 144, 0, 212, 213, 0, 134, 212, 0, 1, 214, 0, 0, 213, 212, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 144, 0, 214, 214, 212, 212, 0, 1, 214, 0, 0, 213, 212, 0, 212, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 213, 145, 0, 214, 0, 211, 211, 0, 1, 214, 0, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 214, 0, 0, 213, 144, 0, 212, 0, 212, 212, 0, 1, 213, 0, 0, 214, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 144, 0, 213, 212, 0, 212, 212, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 211, 0, 1, 214, 0, 0, 212, 0, 0, 214, 212, 0, 212, 212, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 213, 213, 0, 1, 212, 212, 0, 1, 211, 0, 0, 214, 213, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 211, 0, 211, 213, 213, 213, 0, 1, 212, 0, 0, 212, 212, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 211, 0, 211, 0, 213, 214, 0, 1, 213, 0, 0, 212, 210, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 214, 0, 0, 213, 212, 0, 213, 212, 0, 211, 212, 0, 1, 213, 0, 0, 214, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 214, 0, 1, 212, 0, 0, 211, 0, 0, 214, 212, 0, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 211, 212, 0, 1, 214, 0, 1, 211, 0, 0, 214, 213, 0, 213, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 212, 0, 212, 212, 0, 1, 0, 1, 213, 0, 0, 212, 211, 0, 211, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 213, 0, 213, 213, 0, 213, 214, 0, 1, 214, 0, 0, 213, 212, 0, 211, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 213, 214, 0, 213, 212, 0, 211, 212, 0, 1, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 0, 213, 213, 0, 214, 214, 0, 214, 213, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 1, 213, 0, 0, 213, 0, 0, 212, 211, 0, 214, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 212, 0, 213, 213, 0, 1, 212, 0, 0, 212, 0, 0, 214, 214, 0, 214, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 212, 0, 213, 212, 0, 212, 0, 0, 213, 0, 0, 214, 213, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 211, 0, 212, 213, 213, 0, 133, 212, 0, 0, 212, 0, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 0, 0, 212, 211, 0, 212, 212, 0, 134, 214, 0, 0, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 210, 211, 0, 0, 214, 0, 0, 0, 212, 144, 0, 213, 214, 0, 134, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 211, 213, 0, 0, 1, 212, 0, 0, 211, 144, 0, 214, 214, 0, 131, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 74, 0, 212, 212, 0, 213, 212, 0, 1, 212, 0, 0, 214, 145, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 214, 74, 0, 213, 213, 0, 212, 212, 0, 1, 214, 0, 0, 214, 144, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 63, 212, 0, 0, 213, 73, 0, 212, 0, 212, 212, 0, 1, 211, 0, 0, 214, 145, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 63, 213, 0, 0, 212, 73, 0, 212, 211, 0, 214, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 213, 0, 63, 214, 0, 0, 213, 0, 0, 212, 211, 0, 211, 213, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(216) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 212, 211, 0, 63, 214, 213, 212, 0, 212, 211, 0, 63, 214, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 212, 0, 213, 212, 0, 63, 0, 1, 212, 0, 213, 212, 0, 63, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 211, 0, 211, 211, 0, 214, 0, 212, 211, 0, 211, 211, 0, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 212, 211, 0, 0, 0, 213, 212, 0, 212, 211, 0, 211, 211, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 212, 212, 0, 214, 1, 212, 0, 0, 212, 212, 0, 214, 214, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 0, 213, 0, 1, 213, 0, 0, 212, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 212, 0, 1, 211, 0, 0, 1, 213, 212, 0, 1, 211, 0, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 212, 212, 0, 1, 212, 213, 212, 0, 212, 212, 0, 1, 212, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 212, 0, 213, 213, 211, 212, 0, 214, 212, 0, 213, 213, 211, 212, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 0, 214, 213, 0, 213, 0, 214, 0, 0, 214, 213, 0, 213, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 213, 212, 0, 214, 213, 214, 0, 0, 213, 212, 0, 214, 213, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 214, 0, 0, 213, 0, 212, 0, 1, 214, 0, 0, 213, 0, 212, 210, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 1, 215, 0, 0, 212, 213, 213, 0, 1, 215, 0, 0, 212, 0, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 212, 0, 1, 212, 0, 212, 0, 212, 212, 0, 1, 212, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 210, 0, 212, 213, 0, 212, 0, 212, 210, 0, 212, 213, 0, 212, 0, 0, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 213, 0, 213, 213, 214, 0, 0, 214, 213, 0, 213, 213, 214, 0, 211, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 213, 0, 0, 212, 210, 0, 0, 1, 213, 0, 0, 212, 210, 0, 214, 214, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 1, 212, 0, 0, 214, 214, 213, 0, 1, 212, 0, 0, 214, 73, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 0, 214, 213, 0, 1, 212, 0, 214, 0, 214, 213, 0, 1, 212, 0, 213, 74, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 213, 0, 215, 214, 0, 1, 0, 212, 213, 0, 215, 214, 0, 1, 0, 0, 213, 73, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 213, 213, 0, 63, 0, 212, 212, 0, 213, 213, 0, 63, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 214, 214, 0, 214, 213, 212, 0, 0, 214, 214, 0, 214, 213, 0, 63, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 213, 0, 0, 214, 213, 212, 0, 0, 213, 0, 0, 214, 213, 212, 0, 63, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 0, 0, 213, 212, 212, 0, 0, 214, 0, 0, 213, 212, 212, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 133, 214, 0, 0, 213, 0, 0, 0, 133, 214, 0, 0, 213, 0, 0, 0, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 213, 0, 134, 214, 0, 214, 0, 212, 213, 0, 134, 214, 0, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 145, 0, 213, 213, 0, 212, 0, 214, 145, 0, 213, 213, 0, 212, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 144, 0, 212, 1, 213, 0, 0, 212, 144, 0, 212, 210, 0, 212, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 212, 0, 214, 0, 1, 213, 0, 0, 212, 0, 212, 210, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 1, 212, 0, 0, 212, 213, 213, 0, 1, 212, 0, 0, 212, 0, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 211, 212, 0, 1, 214, 0, 211, 0, 211, 212, 0, 1, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 211, 212, 0, 212, 0, 213, 212, 0, 211, 212, 0, 212, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 211, 0, 211, 0, 213, 0, 0, 212, 211, 0, 211, 0, 214, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 210, 0, 213, 1, 213, 0, 0, 212, 210, 0, 213, 213, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 213, 0, 213, 0, 1, 212, 0, 0, 213, 0, 0, 213, 212, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 212, 0, 1, 212, 0, 0, 0, 212, 212, 0, 1, 212, 0, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 212, 0, 212, 213, 0, 213, 0, 214, 212, 0, 212, 213, 0, 213, 212, 0, 1, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 214, 212, 0, 212, 0, 213, 0, 0, 214, 212, 0, 212, 0, 211, 212, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 214, 212, 0, 212, 1, 212, 0, 0, 214, 212, 0, 212, 212, 0, 211, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 214, 0, 0, 213, 0, 212, 0, 1, 214, 0, 0, 213, 0, 214, 214, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 0, 214, 214, 213, 0, 1, 212, 0, 0, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 1, 213, 0, 210, 0, 214, 214, 0, 1, 213, 0, 0, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 213, 213, 0, 0, 133, 214, 213, 0, 213, 213, 0, 0, 133, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 0, 212, 0, 214, 0, 0, 213, 212, 0, 212, 211, 0, 134, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 214, 0, 0, 213, 144, 211, 0, 0, 214, 0, 0, 213, 144, 0, 212, 214, 0, 134]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [213, 214, 0, 0, 213, 0, 0, 0, 213, 214, 0, 0, 213, 0, 0, 0, 214, 145, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 213, 0, 213, 214, 0, 0, 0, 212, 213, 0, 213, 214, 0, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 74, 0, 214, 214, 0, 214, 0, 212, 74, 0, 214, 214, 0, 214, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 74, 0, 213, 0, 212, 0, 0, 214, 74, 0, 213, 0, 213, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 73, 0, 214, 63, 213, 0, 0, 212, 73, 0, 214, 212, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 63, 211, 0, 0, 214, 0, 0, 0, 63, 211, 0, 0, 214, 0, 0, 214, 212, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 63, 213, 0, 0, 0, 212, 212, 0, 63, 213, 0, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 213, 214, 0, 212, 0, 212, 210, 0, 213, 214, 0, 212, 212, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 212, 0, 214, 0, 0, 213, 212, 0, 212, 0, 211, 212, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 214, 212, 0, 213, 1, 212, 0, 0, 214, 212, 0, 213, 212, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 213, 0, 0, 212, 0, 214, 0, 1, 213, 0, 0, 212, 0, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 213, 0, 1, 212, 0, 0, 1, 212, 213, 0, 1, 212, 0, 0, 1, 212, 0, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 211, 0, 211, 212, 0, 214, 0, 212, 211, 0, 211, 212, 0, 214, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 210, 0, 213, 0, 213, 0, 0, 212, 210, 0, 213, 0, 211, 212, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 211, 212, 0, 212, 1, 212, 0, 0, 211, 212, 0, 212, 211, 0, 211, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 211, 0, 213, 0, 1, 212, 0, 0, 211, 0, 0, 212, 212, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [211, 212, 0, 1, 213, 0, 0, 0, 211, 212, 0, 1, 213, 0, 0, 0, 212, 0, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 211, 211, 0, 0, 0, 213, 212, 0, 211, 211, 0, 0, 213, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 0, 212, 1, 214, 0, 0, 213, 212, 0, 212, 212, 0, 210, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 1, 211, 0, 0, 214, 76, 212, 0, 1, 211, 0, 0, 214, 76, 0, 214, 214, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [215, 214, 0, 1, 213, 0, 0, 0, 215, 214, 0, 1, 213, 0, 0, 212, 73, 0, 212, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 214, 213, 0, 1, 212, 214, 214, 0, 214, 213, 0, 1, 212, 0, 0, 214, 74, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 212, 211, 63, 0, 0, 213, 212, 0, 212, 211, 63, 212, 0, 0, 212, 74]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 212, 211, 0, 214, 0, 213, 0, 0, 212, 211, 0, 214, 0, 63, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [212, 0, 0, 214, 214, 0, 0, 0, 212, 0, 0, 214, 214, 0, 0, 212, 212, 0, 63, 215]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [213, 0, 0, 212, 0, 0, 0, 133, 213, 0, 0, 212, 0, 0, 0, 213, 213, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 134, 212, 0, 0, 1, 214, 213, 0, 134, 212, 0, 0, 1, 212, 0, 0, 214, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [144, 0, 212, 213, 0, 133, 212, 212, 144, 0, 212, 213, 0, 133, 212, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 146, 0, 213, 213, 213, 0, 0, 214, 146, 0, 213, 213, 213, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 145, 0, 214, 1, 212, 0, 0, 212, 145, 0, 214, 0, 213, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 211, 144, 0, 214, 1, 212, 0, 0, 211, 144, 0, 214, 212, 0, 212, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 211, 0, 213, 0, 1, 212, 0, 0, 211, 0, 0, 213, 212, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 212, 0, 1, 0, 212, 212, 0, 1, 212, 0, 1, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 214, 0, 1, 213, 212, 210, 0, 213, 214, 0, 1, 213, 0, 1, 212, 0, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 212, 0, 213, 212, 212, 0, 0, 214, 212, 0, 213, 212, 212, 0, 1, 211, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(217) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 213, 214, 213, 0, 0, 212, 210, 0, 213, 214, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 212, 0, 212, 212, 213, 0, 0, 214, 212, 0, 212, 212, 0, 212, 212, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 210, 214, 0, 1, 213, 0, 0, 212, 210, 214, 212, 0, 213, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 214, 0, 212, 0, 1, 213, 0, 0, 214, 0, 212, 210, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 213, 0, 0, 1, 211, 212, 0, 1, 213, 0, 0, 1, 212, 0, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 1, 0, 214, 212, 0, 212, 212, 0, 1, 212, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 211, 0, 211, 213, 0, 0, 0, 212, 211, 0, 211, 213, 0, 213, 213, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 214, 213, 0, 0, 1, 211, 0, 0, 214, 213, 0, 212, 0, 213, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 0, 214, 212, 0, 0, 1, 211, 0, 0, 214, 212, 0, 212, 212, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 213, 0, 0, 0, 213, 214, 0, 1, 213, 0, 0, 213, 0, 0, 214, 213, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 1, 214, 214, 212, 0, 212, 212, 0, 1, 214, 214, 0, 0, 213, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 214, 214, 135, 0, 0, 212, 212, 0, 214, 214, 135, 213, 0, 0, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 212, 214, 214, 0, 0, 213, 212, 0, 212, 214, 0, 134, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 212, 212, 0, 0, 0, 212, 0, 0, 212, 212, 0, 213, 213, 0, 133, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 212, 0, 0, 0, 211, 213, 0, 0, 212, 0, 0, 0, 214, 145, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 211, 214, 0, 0, 0, 212, 211, 0, 211, 214, 0, 0, 0, 1, 212, 0, 0, 211, 144]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [74, 0, 212, 212, 0, 0, 0, 213, 74, 0, 212, 212, 0, 0, 213, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 75, 0, 213, 63, 213, 0, 0, 212, 75, 0, 213, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [63, 211, 0, 0, 214, 0, 212, 0, 63, 211, 0, 0, 214, 0, 0, 214, 213, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 63, 212, 0, 0, 0, 213, 213, 0, 63, 212, 0, 0, 1, 213, 0, 0, 212, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 213, 213, 0, 212, 0, 214, 213, 0, 213, 213, 0, 212, 212, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 212, 0, 213, 212, 212, 0, 0, 214, 212, 0, 213, 212, 0, 211, 211, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 0, 214, 213, 212, 0, 1, 211, 0, 0, 214, 213, 212, 210, 0, 212, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 213, 0, 211, 0, 1, 214, 0, 0, 213, 0, 213, 212, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 214, 213, 213, 0, 1, 212, 0, 0, 214, 0, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 214, 0, 1, 215, 212, 210, 0, 212, 214, 0, 1, 215, 212, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 213, 213, 213, 0, 0, 214, 213, 0, 213, 213, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 212, 210, 0, 213, 0, 213, 0, 0, 212, 210, 0, 213, 0, 211, 212, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 212, 1, 214, 0, 0, 213, 212, 0, 212, 211, 0, 213, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 214, 0, 212, 0, 1, 212, 0, 0, 214, 0, 0, 211, 210, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 0, 213, 214, 0, 1, 213, 0, 0, 213, 0, 0, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 1, 211, 213, 212, 0, 212, 212, 0, 1, 211, 213, 0, 0, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 212, 0, 213, 213, 212, 0, 0, 214, 212, 0, 213, 213, 0, 212, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 210, 213, 0, 1, 213, 0, 0, 212, 210, 213, 214, 0, 212, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [1, 212, 0, 0, 211, 74, 213, 0, 1, 212, 0, 0, 211, 74, 0, 212, 212, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [211, 0, 1, 214, 0, 214, 0, 212, 211, 0, 1, 214, 0, 214, 74, 0, 213, 213, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 214, 0, 1, 213, 212, 212, 0, 214, 214, 0, 1, 213, 0, 214, 75, 0, 214, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 215, 214, 0, 1, 0, 211, 212, 0, 215, 214, 0, 1, 0, 214, 74, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 213, 0, 1, 212, 214, 214, 0, 214, 213, 0, 1, 212, 0, 0, 211, 74, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 213, 214, 63, 0, 0, 212, 212, 0, 213, 214, 63, 214, 0, 0, 212, 73, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 212, 212, 0, 212, 0, 213, 0, 0, 212, 212, 0, 212, 0, 63, 212, 0, 0, 212, 74]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 213, 0, 213, 0, 212, 0, 0, 214, 213, 0, 213, 212, 0, 63, 211, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 0, 0, 211, 212, 213, 0, 0, 212, 0, 0, 211, 212, 212, 0, 214, 214, 0, 63]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [132, 213, 0, 0, 214, 211, 212, 0, 132, 213, 0, 0, 214, 211, 0, 0, 214, 213, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 214, 0, 134, 213, 0, 144, 0, 214, 214, 0, 134, 213, 0, 1, 212, 0, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [145, 0, 214, 213, 0, 212, 0, 214, 145, 0, 214, 213, 0, 212, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 144, 0, 212, 212, 0, 0, 0, 212, 144, 0, 212, 212, 0, 211, 211, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 145, 0, 212, 1, 211, 0, 0, 214, 145, 0, 212, 210, 0, 212, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 213, 0, 212, 0, 1, 214, 0, 0, 213, 0, 213, 212, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 214, 213, 213, 0, 1, 212, 0, 0, 214, 0, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 214, 0, 1, 213, 212, 210, 0, 213, 214, 0, 1, 213, 0, 1, 214, 0, 0, 214, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 212, 0, 0, 0, 214, 212, 0, 212, 212, 0, 0, 1, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 211, 212, 0, 213, 0, 212, 211, 0, 211, 212, 0, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 212, 212, 214, 0, 0, 213, 212, 0, 212, 212, 0, 211, 212, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 212, 212, 212, 0, 1, 212, 0, 0, 212, 212, 212, 212, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 214, 0, 212, 0, 1, 212, 0, 0, 214, 0, 214, 212, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 214, 0, 0, 0, 211, 213, 0, 1, 214, 0, 0, 213, 0, 0, 212, 211, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 211, 0, 1, 214, 212, 212, 0, 211, 211, 0, 1, 214, 212, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 213, 213, 211, 0, 0, 214, 213, 0, 213, 213, 212, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 213, 214, 214, 0, 0, 212, 210, 0, 213, 214, 214, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 213, 212, 0, 212, 0, 214, 0, 0, 213, 212, 0, 212, 0, 212, 212, 0, 0, 215, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 213, 214, 0, 0, 1, 212, 0, 0, 213, 214, 0, 0, 214, 214, 0, 214, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 214, 0, 0, 0, 211, 212, 0, 1, 214, 0, 0, 0, 212, 0, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 212, 213, 0, 1, 0, 212, 211, 0, 212, 213, 0, 1, 0, 134, 214, 0, 0, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 212, 0, 213, 0, 214, 0, 0, 214, 212, 0, 213, 213, 0, 133, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 0, 0, 212, 211, 214, 0, 0, 213, 0, 0, 212, 211, 144, 0, 214, 214, 0, 133]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 214, 0, 0, 213, 0, 212, 0, 211, 214, 0, 0, 213, 0, 0, 213, 144, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 211, 212, 0, 0, 0, 213, 213, 0, 211, 212, 0, 0, 1, 213, 0, 0, 212, 144]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [73, 0, 212, 211, 0, 213, 0, 212, 73, 0, 212, 211, 0, 213, 214, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 74, 0, 212, 0, 214, 0, 0, 213, 74, 0, 212, 0, 213, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 75, 0, 213, 63, 212, 0, 0, 212, 75, 0, 213, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [63, 214, 0, 0, 213, 0, 211, 0, 63, 214, 0, 0, 213, 0, 0, 212, 210, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 63, 212, 0, 213, 0, 213, 213, 0, 63, 212, 0, 1, 213, 0, 0, 212, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 214, 0, 63, 213, 212, 212, 0, 214, 214, 0, 63, 213, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 212, 0, 214, 214, 213, 0, 0, 211, 212, 0, 214, 214, 213, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 210, 0, 214, 0, 213, 0, 0, 211, 210, 0, 214, 0, 213, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 0, 1, 214, 0, 0, 213, 212, 0, 214, 213, 0, 213, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 212, 0, 214, 0, 1, 214, 0, 0, 212, 0, 0, 212, 212, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 212, 0, 213, 0, 213, 213, 0, 1, 212, 0, 213, 0, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 214, 0, 1, 213, 0, 210, 0, 214, 214, 0, 1, 213, 0, 1, 213, 0, 0, 212, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 212, 0, 212, 0, 213, 212, 0, 212, 212, 0, 212, 0, 1, 211, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 212, 213, 0, 0, 0, 212, 210, 0, 212, 213, 0, 213, 212, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 213, 1, 214, 0, 0, 213, 212, 0, 213, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 214, 213, 212, 0, 1, 212, 0, 0, 214, 0, 212, 210, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 214, 0, 0, 212, 211, 211, 0, 1, 214, 0, 0, 212, 0, 0, 214, 214, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 214, 0, 1, 213, 0, 210, 0, 212, 214, 0, 1, 213, 0, 0, 212, 0, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 212, 212, 0, 211, 0, 213, 212, 0, 212, 212, 0, 211, 212, 0, 0, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 210, 0, 214, 212, 212, 0, 0, 211, 210, 0, 214, 212, 212, 0, 213, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 214, 0, 212, 0, 1, 214, 0, 0, 214, 0, 211, 211, 0, 212, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 213, 0, 0, 0, 213, 212, 0, 1, 213, 0, 0, 0, 214, 74, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 213, 213, 0, 1, 63, 212, 212, 0, 213, 213, 0, 1, 63, 214, 0, 0, 213, 73, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 214, 213, 0, 213, 0, 212, 0, 0, 214, 213, 0, 213, 0, 63, 213, 0, 0, 212, 73]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 0, 0, 214, 0, 0, 213, 212, 0, 212, 212, 0, 63, 211, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 213, 0, 0, 212, 0, 214, 0, 0, 213, 0, 0, 212, 0, 213, 212, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 131, 213, 0, 0, 0, 212, 212, 0, 131, 213, 0, 0, 0, 1, 213, 0, 0, 212, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [145, 0, 212, 212, 0, 0, 0, 213, 145, 0, 212, 212, 0, 0, 212, 212, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 144, 0, 0, 1, 214, 0, 0, 213, 144, 0, 213, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 212, 213, 213, 0, 1, 212, 0, 0, 212, 0, 0, 211, 212, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 213, 0, 1, 0, 212, 212, 0, 1, 213, 0, 1, 213, 0, 0, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 212, 0, 1, 213, 213, 212, 0, 211, 212, 0, 1, 213, 0, 1, 212, 0, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 211, 213, 213, 0, 0, 212, 210, 0, 211, 213, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 212, 0, 214, 0, 0, 213, 212, 0, 212, 0, 211, 213, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 213, 0, 0, 1, 212, 0, 0, 214, 213, 0, 0, 213, 212, 0, 211, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 214, 0, 0, 1, 211, 211, 0, 1, 214, 0, 0, 1, 213, 0, 0, 214, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 213, 0, 1, 0, 214, 213, 0, 213, 213, 0, 1, 211, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 211, 0, 214, 214, 0, 0, 0, 212, 211, 0, 214, 214, 0, 213, 214, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 212, 211, 0, 0, 1, 213, 0, 0, 212, 211, 0, 214, 0, 214, 213, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 214, 212, 0, 0, 1, 213, 0, 0, 214, 212, 0, 212, 211, 0, 215, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 213, 0, 0, 0, 215, 214, 0, 1, 213, 0, 0, 212, 0, 0, 213, 214, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 1, 212, 212, 213, 0, 213, 213, 0, 1, 212, 212, 0, 0, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 211, 0, 211, 212, 212, 0, 0, 213, 211, 0, 211, 212, 212, 0, 0, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 215, 214, 0, 0, 0, 212, 212, 0, 215, 214, 0, 133, 214, 0, 0, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 212, 212, 0, 0, 0, 212, 0, 0, 212, 212, 0, 0, 211, 212, 0, 134, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 213, 0, 0, 0, 211, 212, 0, 0, 213, 0, 0, 0, 0, 212, 144, 0, 213, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 211, 213, 0, 214, 0, 214, 214, 0, 211, 213, 0, 214, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 74, 0, 212, 212, 214, 0, 0, 213, 74, 0, 212, 212, 0, 214, 214, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 214, 73, 214, 0, 63, 212, 0, 0, 214, 73, 214, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [63, 214, 0, 0, 213, 212, 212, 0, 63, 214, 0, 0, 213, 213, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [63, 214, 0, 0, 212, 0, 213, 0, 63, 214, 0, 0, 212, 0, 212, 210, 0, 213, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 63, 211, 0, 0, 0, 212, 212, 0, 63, 211, 0, 0, 213, 0, 0, 211, 210, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 213, 0, 64, 214, 214, 211, 0, 211, 213, 0, 64, 214, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 212, 212, 214, 0, 0, 213, 212, 0, 212, 212, 214, 0, 1, 212, 0, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 211, 211, 211, 0, 0, 213, 212, 0, 211, 211, 211, 211, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 213, 0, 213, 1, 211, 0, 0, 214, 213, 0, 213, 0, 213, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 211, 0, 211, 1, 213, 0, 0, 212, 211, 0, 211, 210, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 213, 211, 213, 0, 1, 214, 0, 0, 213, 0, 212, 211, 0, 211, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 214, 213, 213, 0, 1, 212, 0, 0, 214, 0, 0, 213, 211, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 214, 0, 1, 213, 213, 210, 0, 212, 214, 0, 1, 213, 213, 0, 1, 212, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 213, 213, 213, 0, 0, 214, 213, 0, 213, 213, 213, 213, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 211, 0, 214, 0, 0, 213, 212, 0, 211, 0, 214, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 0, 214, 213, 0, 0, 1, 212, 0, 0, 214, 213, 0, 0, 213, 212, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 212, 0, 0, 0, 212, 212, 0, 1, 212, 0, 0, 0, 213, 0, 0, 212, 210, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 211, 212, 0, 1, 0, 212, 211, 0, 211, 212, 0, 1, 0, 211, 213, 0, 0, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 212, 0, 0, 1, 212, 0, 0, 212, 212, 0, 213, 212, 0, 210, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 214, 214, 0, 1, 213, 0, 0, 212, 214, 75, 0, 213, 213, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [215, 213, 0, 1, 212, 0, 214, 0, 215, 213, 0, 1, 212, 0, 213, 74, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 214, 213, 0, 1, 0, 212, 214, 0, 214, 213, 0, 1, 0, 0, 214, 75, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 213, 212, 0, 63, 0, 214, 213, 0, 213, 212, 0, 63, 212, 0, 0, 212, 73, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 212, 212, 214, 0, 0, 213, 212, 0, 212, 212, 0, 63, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 214, 214, 0, 0, 0, 212, 0, 0, 214, 214, 0, 213, 214, 0, 63, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 212, 0, 0, 0, 134, 213, 0, 0, 212, 0, 0, 0, 212, 211, 0, 211, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 134, 214, 0, 0, 0, 211, 212, 0, 134, 214, 0, 0, 0, 1, 213, 0, 0, 212, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [145, 0, 212, 212, 0, 0, 0, 213, 145, 0, 212, 212, 0, 0, 213, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 211, 144, 0, 0, 1, 213, 0, 0, 211, 144, 0, 214, 212, 0, 212, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 0, 214, 0, 1, 213, 0, 0, 212, 0, 0, 213, 213, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 211, 0, 212, 0, 212, 212, 0, 1, 211, 0, 1, 212, 0, 0, 211, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 213, 0, 1, 212, 212, 210, 0, 211, 213, 0, 1, 212, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 210, 0, 213, 214, 214, 0, 0, 211, 210, 0, 213, 214, 214, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 210, 0, 212, 1, 213, 0, 0, 212, 210, 0, 212, 213, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 214, 0, 213, 210, 212, 0, 0, 213, 214, 0, 213, 210, 0, 213, 214, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 211, 212, 0, 1, 213, 0, 0, 212, 211, 212, 210, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 213, 0, 213, 0, 1, 212, 0, 0, 213, 0, 214, 212, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 214, 214, 213, 0, 1, 212, 0, 0, 214, 0, 0, 214, 212, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 1, 213, 213, 212, 0, 212, 212, 0, 1, 213, 213, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 213, 213, 214, 0, 0, 214, 213, 0, 213, 213, 214, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 214, 212, 0, 213, 0, 212, 0, 0, 214, 212, 0, 213, 0, 213, 212, 0, 1, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 0, 1, 214, 0, 0, 213, 212, 0, 214, 214, 0, 214, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(216) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [1, 212, 0, 0, 212, 0, 213, 0, 1, 212, 0, 0, 212, 0, 0, 212, 212, 0, 215, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [212, 0, 1, 212, 0, 0, 0, 213, 212, 0, 1, 212, 0, 0, 0, 213, 0, 0, 212, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [210, 0, 214, 214, 0, 133, 0, 212, 210, 0, 214, 214, 0, 133, 212, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 210, 0, 213, 0, 213, 0, 0, 212, 210, 0, 213, 214, 0, 132, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 214, 213, 0, 0, 0, 212, 0, 0, 214, 213, 0, 212, 212, 0, 133, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 212, 0, 0, 0, 211, 212, 0, 0, 212, 0, 0, 0, 213, 144, 0, 212, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 213, 214, 0, 0, 0, 211, 212, 0, 213, 214, 0, 0, 0, 1, 214, 0, 0, 213, 144]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [73, 0, 213, 214, 0, 0, 0, 212, 73, 0, 213, 214, 0, 0, 212, 212, 0, 1, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 74, 0, 212, 63, 212, 0, 0, 214, 74, 0, 212, 211, 0, 211, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [63, 212, 0, 0, 213, 0, 213, 0, 63, 212, 0, 0, 213, 0, 0, 212, 210, 0, 211, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 63, 212, 0, 213, 0, 213, 213, 0, 63, 212, 0, 212, 0, 0, 212, 212, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 211, 0, 63, 214, 0, 212, 0, 211, 211, 0, 63, 214, 0, 1, 213, 0, 0, 212, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 213, 213, 0, 212, 0, 214, 212, 0, 213, 213, 0, 212, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 211, 0, 211, 212, 0, 0, 0, 212, 211, 0, 211, 212, 0, 213, 214, 0, 1, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 212, 0, 211, 1, 212, 0, 0, 214, 212, 0, 211, 0, 211, 212, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 211, 212, 0, 0, 1, 212, 0, 0, 211, 212, 0, 214, 213, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 0, 213, 213, 0, 1, 212, 0, 0, 213, 0, 0, 212, 210, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 1, 212, 212, 214, 0, 213, 213, 0, 1, 212, 212, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 211, 213, 214, 0, 0, 212, 210, 0, 211, 213, 213, 0, 1, 212, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 213, 213, 214, 0, 0, 214, 213, 0, 213, 213, 214, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 211, 0, 211, 0, 213, 0, 0, 212, 211, 0, 211, 0, 212, 213, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 0, 1, 214, 0, 0, 213, 212, 0, 0, 213, 213, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 213, 0, 0, 0, 214, 214, 0, 1, 213, 0, 0, 0, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 213, 214, 0, 1, 0, 212, 210, 0, 213, 214, 0, 1, 0, 210, 212, 0, 0, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 212, 0, 212, 1, 212, 0, 0, 214, 212, 0, 212, 214, 0, 212, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 212, 214, 214, 0, 1, 213, 0, 0, 212, 214, 74, 0, 213, 213, 0, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [214, 214, 0, 1, 213, 0, 211, 0, 214, 214, 0, 1, 213, 0, 213, 74, 0, 212, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 213, 212, 0, 1, 0, 213, 212, 0, 213, 212, 0, 1, 0, 0, 214, 75, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 213, 214, 0, 63, 0, 212, 211, 0, 213, 214, 0, 63, 212, 0, 0, 211, 73, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 213, 0, 213, 212, 212, 0, 0, 214, 213, 0, 213, 212, 0, 63, 211, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 0, 0, 0, 214, 0, 0, 213, 212, 0, 212, 214, 0, 63, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 212, 0, 0, 0, 134, 213, 0, 0, 212, 0, 0, 0, 212, 211, 0, 211, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 133, 211, 0, 0, 0, 213, 212, 0, 133, 211, 0, 0, 0, 1, 212, 0, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [144, 0, 212, 212, 0, 0, 0, 213, 144, 0, 212, 212, 0, 0, 212, 212, 0, 1, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 144, 0, 212, 1, 213, 0, 0, 212, 144, 0, 212, 212, 0, 214, 214, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 211, 0, 0, 214, 0, 212, 0, 1, 211, 0, 0, 214, 0, 0, 212, 212, 0, 213, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 214, 0, 1, 0, 211, 212, 0, 1, 214, 0, 1, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 213, 0, 1, 214, 214, 212, 0, 213, 213, 0, 1, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 212, 0, 213, 213, 213, 0, 0, 214, 212, 0, 213, 213, 213, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 211, 0, 214, 0, 0, 213, 212, 0, 211, 0, 211, 211, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 213, 212, 0, 0, 1, 214, 0, 0, 213, 212, 0, 0, 214, 213, 0, 213, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 213, 0, 0, 1, 213, 214, 0, 1, 213, 0, 0, 1, 212, 0, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 1, 214, 213, 212, 0, 212, 212, 0, 1, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 212, 0, 213, 213, 212, 0, 0, 212, 212, 0, 213, 213, 212, 0, 1, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 212, 0, 211, 211, 214, 0, 0, 213, 212, 0, 211, 211, 214, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 212, 0, 213, 214, 212, 0, 0, 214, 212, 0, 213, 214, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 214, 212, 0, 212, 0, 213, 0, 0, 214, 212, 0, 212, 0, 213, 212, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 210, 0, 0, 1, 213, 0, 0, 212, 210, 0, 214, 214, 0, 214, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [1, 212, 0, 0, 211, 0, 214, 0, 1, 212, 0, 0, 211, 0, 0, 214, 214, 0, 214, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 1, 213, 0, 0, 0, 214, 214, 0, 1, 213, 0, 0, 211, 0, 0, 214, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(216) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [0, 214, 213, 0, 1, 132, 214, 214, 0, 214, 213, 0, 1, 132, 211, 0, 0, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 210, 0, 213, 212, 213, 0, 0, 212, 210, 0, 213, 212, 0, 133, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 0, 0, 0, 214, 0, 0, 213, 212, 0, 213, 213, 0, 133, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(216) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 0, 213, 0, 0, 0, 211, 214, 0, 0, 213, 0, 0, 0, 213, 144, 0, 212, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 213, 0, 0, 0, 214, 214, 0, 211, 213, 0, 0, 1, 212, 0, 0, 211, 144, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 211, 0, 211, 214, 213, 74, 0, 212, 211, 0, 211, 214, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 76, 0, 214, 0, 212, 0, 0, 213, 76, 0, 214, 0, 211, 212, 0, 1, 214, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 212, 72, 0, 213, 63, 213, 0, 0, 212, 72, 0, 213, 212, 0, 213, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [63, 212, 0, 0, 212, 0, 213, 0, 63, 212, 0, 0, 212, 0, 0, 213, 212, 0, 211, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 63, 212, 0, 212, 0, 212, 212, 0, 63, 212, 0, 1, 212, 0, 0, 214, 213, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(216) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 63, 0, 213, 212, 0, 212, 212, 0, 63, 0, 1, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 213, 213, 0, 211, 0, 213, 212, 0, 213, 213, 0, 211, 211, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 212, 0, 212, 212, 212, 0, 0, 214, 212, 0, 212, 212, 0, 212, 212, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 211, 214, 0, 1, 213, 0, 0, 212, 211, 214, 213, 0, 213, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 212, 0, 0, 211, 0, 213, 0, 1, 212, 0, 0, 211, 0, 213, 212, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 214, 0, 0, 213, 211, 212, 0, 1, 214, 0, 0, 213, 0, 0, 212, 210, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 211, 0, 1, 214, 213, 212, 0, 211, 211, 0, 1, 214, 0, 1, 214, 0, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 214, 214, 212, 0, 0, 212, 212, 0, 214, 214, 213, 0, 1, 212, 0, 0, 214, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 214, 214, 213, 0, 0, 211, 212, 0, 214, 214, 213, 213, 0, 1, 212, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 211, 0, 211, 0, 213, 0, 0, 212, 211, 0, 211, 0, 214, 213, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 213, 1, 212, 0, 0, 212, 212, 0, 213, 212, 0, 213, 212, 0, 1, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 0, 211, 0, 1, 214, 0, 0, 213, 0, 213, 212, 0, 213, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 0, 211, 211, 0, 1, 214, 0, 0, 214, 0, 0, 214, 212, 0, 213, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 1, 214, 213, 212, 0, 211, 212, 0, 1, 214, 0, 0, 214, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 213, 0, 214, 0, 213, 213, 0, 214, 213, 0, 214, 0, 0, 213, 0, 0, 212, 210]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 0, 214, 214, 212, 0, 0, 212, 211, 0, 214, 214, 0, 211, 214, 0, 0, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 0, 1, 214, 0, 0, 213, 212, 0, 212, 212, 0, 210, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 215, 214, 0, 1, 213, 0, 0, 212, 74, 0, 213, 212, 0, 210, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 1, 212, 0, 0, 0, 215, 213, 0, 1, 212, 0, 0, 214, 74, 0, 213, 213, 0, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 1, 63, 214, 214, 0, 214, 213, 0, 1, 63, 212, 0, 0, 213, 73, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 105 // avg2: 106 // 20 samples: [214, 213, 0, 213, 0, 214, 0, 0, 214, 213, 0, 213, 0, 63, 213, 0, 0, 212, 74, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 212, 0, 0, 0, 212, 0, 0, 212, 212, 0, 211, 212, 0, 63, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 212, 214, 0, 0, 213, 0, 0, 212, 212, 210, 0, 212, 213, 0, 63, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 0, 214, 0, 133, 214, 0, 0, 213, 0, 0, 212, 211, 0, 211, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 132, 213, 0, 0, 0, 214, 214, 0, 132, 213, 0, 0, 1, 212, 0, 0, 211, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 213, 0, 0, 0, 212, 144, 0, 212, 213, 0, 0, 211, 213, 0, 1, 214, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 214, 145, 0, 0, 1, 213, 0, 0, 214, 145, 0, 0, 212, 212, 0, 213, 213, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 214, 0, 0, 1, 211, 211, 0, 1, 214, 0, 0, 1, 214, 0, 0, 213, 212, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 213, 0, 1, 214, 214, 213, 0, 213, 213, 0, 1, 214, 0, 1, 213, 0, 0, 212, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 213, 213, 212, 0, 0, 213, 213, 0, 213, 213, 212, 212, 0, 1, 213, 0, 0, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 213, 0, 213, 0, 211, 0, 0, 214, 213, 0, 213, 0, 213, 212, 0, 1, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 212, 0, 0, 1, 214, 0, 0, 213, 212, 0, 212, 211, 0, 211, 213, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 0, 0, 213, 0, 213, 0, 1, 212, 0, 0, 213, 0, 0, 214, 212, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 1, 212, 0, 214, 0, 213, 213, 0, 1, 212, 0, 0, 1, 213, 0, 0, 213, 211, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 213, 0, 0, 0, 212, 211, 0, 211, 213, 0, 214, 214, 0, 1, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [212, 210, 0, 213, 214, 213, 0, 0, 212, 210, 0, 213, 214, 0, 214, 213, 0, 1, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 0, 214, 214, 213, 0, 1, 212, 0, 0, 214, 214, 213, 212, 0, 213, 212, 0, 1, 214]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [214, 0, 0, 213, 212, 212, 0, 1, 214, 0, 0, 213, 0, 214, 213, 0, 213, 212, 0, 1]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [1, 213, 0, 0, 214, 215, 214, 0, 1, 213, 0, 0, 214, 0, 0, 213, 212, 0, 212, 211]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 1, 214, 0, 211, 0, 213, 213, 0, 1, 214, 0, 0, 213, 0, 0, 213, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(217) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 211, 213, 0, 0, 0, 212, 211, 0, 211, 213, 0, 134, 214, 0, 0, 213, 0, 0, 212]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [211, 211, 0, 214, 211, 213, 0, 0, 211, 211, 0, 214, 211, 212, 0, 134, 214, 0, 0, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [213, 0, 0, 212, 0, 214, 0, 0, 213, 0, 0, 212, 0, 214, 213, 0, 134, 212, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 212, 0, 0, 0, 211, 212, 0, 0, 212, 0, 0, 0, 0, 213, 144, 0, 212, 212, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 105 // 20 samples: [0, 211, 214, 0, 74, 0, 212, 212, 0, 211, 214, 0, 213, 0, 1, 212, 0, 0, 212, 145]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [73, 0, 213, 212, 0, 0, 0, 214, 73, 0, 213, 212, 0, 213, 214, 0, 1, 213, 0, 0]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
[TRACE] interrupt.rs:59    => max: Some(215) // min: Some(0) // avg1: 106 // avg2: 106 // 20 samples: [0, 213, 73, 0, 212, 64, 214, 0, 0, 213, 73, 0, 212, 211, 0, 211, 212, 0, 1, 213]
-> all_unique samples: 0
[DEBUG] interrupt.rs:73    => critical_section: dma update and check longterm buffers
[DEBUG] interrupt.rs:77    => critical_section: match status for correct buffer logic
[DEBUG] buffer.rs:143      => Checking for contact
[DEBUG] interrupt.rs:88    => exit buffer critical section
[DEBUG] interrupt.rs:92    => critical_section: start new DMA transfer
[DEBUG] interrupt.rs:37    => critical_section: DMA take readings
