{"Source Block": ["hdl/projects/common/a5gte/system_top.v@96:106@HdlStmAssign", "  assign eth_rx_clk = phy_rx_clk;\n  assign eth_rx_cntrl = phy_rx_cntrl;\n  assign eth_rx_data = phy_rx_data;\n\n  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n  assign phy_tx_data = eth_tx_data;\n\n  assign phy_mdc = eth_mdc;\n  assign phy_mdio = (eth_mdio_t == 1'b0) ? eth_mdio_o : 1'bz;\n  assign eth_mdio_i = phy_mdio;\n"], "Clone Blocks": [["hdl/projects/common/a5gte/system_top.v@100:110", "  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n  assign phy_tx_data = eth_tx_data;\n\n  assign phy_mdc = eth_mdc;\n  assign phy_mdio = (eth_mdio_t == 1'b0) ? eth_mdio_o : 1'bz;\n  assign eth_mdio_i = phy_mdio;\n\n  assign phy_resetn = eth_phy_resetn;\n\nendmodule\n"], ["hdl/projects/common/a5gte/system_top.v@97:107", "  assign eth_rx_cntrl = phy_rx_cntrl;\n  assign eth_rx_data = phy_rx_data;\n\n  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n  assign phy_tx_data = eth_tx_data;\n\n  assign phy_mdc = eth_mdc;\n  assign phy_mdio = (eth_mdio_t == 1'b0) ? eth_mdio_o : 1'bz;\n  assign eth_mdio_i = phy_mdio;\n\n"], ["hdl/projects/common/a5gte/system_top.v@95:105", "\n  assign eth_rx_clk = phy_rx_clk;\n  assign eth_rx_cntrl = phy_rx_cntrl;\n  assign eth_rx_data = phy_rx_data;\n\n  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n  assign phy_tx_data = eth_tx_data;\n\n  assign phy_mdc = eth_mdc;\n  assign phy_mdio = (eth_mdio_t == 1'b0) ? eth_mdio_o : 1'bz;\n"], ["hdl/projects/common/a5gte/system_top.v@99:109", "\n  assign phy_tx_clk_out = eth_tx_clk_out;\n  assign phy_tx_cntrl = eth_tx_cntrl;\n  assign phy_tx_data = eth_tx_data;\n\n  assign phy_mdc = eth_mdc;\n  assign phy_mdio = (eth_mdio_t == 1'b0) ? eth_mdio_o : 1'bz;\n  assign eth_mdio_i = phy_mdio;\n\n  assign phy_resetn = eth_phy_resetn;\n\n"]], "Diff Content": {"Delete": [[101, "  assign phy_tx_cntrl = eth_tx_cntrl;\n"]], "Add": []}}