{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597633538170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597633538175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 17 11:05:38 2020 " "Processing started: Mon Aug 17 11:05:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597633538175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633538175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gpr -c gpr " "Command: quartus_map --read_settings_files=on --write_settings_files=off gpr -c gpr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633538176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597633538435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597633538435 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "WORD_DATA_W gpr.v(55) " "Verilog HDL Compiler Directive warning at gpr.v(55): text macro \"WORD_DATA_W\" is undefined" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 55 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1597633545771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Found entity 1: gpr" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597633545772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpr " "Elaborating entity \"gpr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597633545795 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i gpr.v(49) " "Verilog HDL Always Construct warning at gpr.v(49): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597633545799 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545806 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545806 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545806 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545806 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545806 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545806 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545806 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545806 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545806 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545806 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[2\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[2\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545807 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545808 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[3\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[3\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545809 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[4\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[4\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545810 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[5\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[5\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545811 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545812 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[6\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[6\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545813 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[7\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[7\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545814 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545815 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[8\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[8\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545816 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[9\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[9\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545817 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[10\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[10\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545818 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545819 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[11\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[11\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545820 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[12\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[12\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545821 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545822 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[13\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[13\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545823 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[14\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[14\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545824 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545825 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[15\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[15\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545826 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[16\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[16\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545827 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545828 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[17\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[17\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545829 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[18\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[18\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545830 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545831 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[19\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[19\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545832 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[20\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[20\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545833 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545834 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[21\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[21\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545835 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545836 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[22\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[22\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545837 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[23\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[23\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545838 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545839 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[24\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[24\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545840 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[25\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[25\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545841 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545842 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[26\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[26\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545843 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545844 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[27\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[27\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545845 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545846 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[28\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[28\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545847 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[29\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[29\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545848 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545849 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[30\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[30\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[0\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[0\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[1\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[1\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[2\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[2\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[3\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[3\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[4\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[4\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[5\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[5\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[6\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[6\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[7\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[7\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[8\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[8\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[9\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[9\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545850 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[10\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[10\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[11\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[11\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[12\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[12\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[13\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[13\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[14\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[14\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[15\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[15\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[16\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[16\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[17\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[17\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[18\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[18\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[19\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[19\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[20\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[20\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[21\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[21\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[22\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[22\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[23\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[23\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[24\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[24\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[25\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[25\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[26\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[26\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[27\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[27\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[28\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[28\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545851 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[29\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[29\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545852 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[30\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[30\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545852 "|gpr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpr\[31\]\[31\] gpr.v(49) " "Inferred latch for \"gpr\[31\]\[31\]\" at gpr.v(49)" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633545852 "|gpr"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[1\] GND " "Pin \"rd_data_0\[1\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[2\] GND " "Pin \"rd_data_0\[2\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[3\] GND " "Pin \"rd_data_0\[3\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[4\] GND " "Pin \"rd_data_0\[4\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[5\] GND " "Pin \"rd_data_0\[5\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[6\] GND " "Pin \"rd_data_0\[6\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[7\] GND " "Pin \"rd_data_0\[7\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[8\] GND " "Pin \"rd_data_0\[8\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[9\] GND " "Pin \"rd_data_0\[9\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[10\] GND " "Pin \"rd_data_0\[10\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[11\] GND " "Pin \"rd_data_0\[11\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[12\] GND " "Pin \"rd_data_0\[12\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[13\] GND " "Pin \"rd_data_0\[13\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[14\] GND " "Pin \"rd_data_0\[14\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[15\] GND " "Pin \"rd_data_0\[15\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[16\] GND " "Pin \"rd_data_0\[16\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[17\] GND " "Pin \"rd_data_0\[17\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[18\] GND " "Pin \"rd_data_0\[18\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[19\] GND " "Pin \"rd_data_0\[19\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[20\] GND " "Pin \"rd_data_0\[20\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[21\] GND " "Pin \"rd_data_0\[21\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[22\] GND " "Pin \"rd_data_0\[22\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[23\] GND " "Pin \"rd_data_0\[23\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[24\] GND " "Pin \"rd_data_0\[24\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[25\] GND " "Pin \"rd_data_0\[25\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[26\] GND " "Pin \"rd_data_0\[26\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[27\] GND " "Pin \"rd_data_0\[27\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[28\] GND " "Pin \"rd_data_0\[28\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[29\] GND " "Pin \"rd_data_0\[29\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[30\] GND " "Pin \"rd_data_0\[30\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_0\[31\] GND " "Pin \"rd_data_0\[31\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[1\] GND " "Pin \"rd_data_1\[1\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[2\] GND " "Pin \"rd_data_1\[2\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[3\] GND " "Pin \"rd_data_1\[3\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[4\] GND " "Pin \"rd_data_1\[4\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[5\] GND " "Pin \"rd_data_1\[5\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[6\] GND " "Pin \"rd_data_1\[6\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[7\] GND " "Pin \"rd_data_1\[7\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[8\] GND " "Pin \"rd_data_1\[8\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[9\] GND " "Pin \"rd_data_1\[9\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[10\] GND " "Pin \"rd_data_1\[10\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[11\] GND " "Pin \"rd_data_1\[11\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[12\] GND " "Pin \"rd_data_1\[12\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[13\] GND " "Pin \"rd_data_1\[13\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[14\] GND " "Pin \"rd_data_1\[14\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[15\] GND " "Pin \"rd_data_1\[15\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[16\] GND " "Pin \"rd_data_1\[16\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[17\] GND " "Pin \"rd_data_1\[17\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[18\] GND " "Pin \"rd_data_1\[18\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[19\] GND " "Pin \"rd_data_1\[19\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[20\] GND " "Pin \"rd_data_1\[20\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[21\] GND " "Pin \"rd_data_1\[21\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[22\] GND " "Pin \"rd_data_1\[22\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[23\] GND " "Pin \"rd_data_1\[23\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[24\] GND " "Pin \"rd_data_1\[24\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[25\] GND " "Pin \"rd_data_1\[25\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[26\] GND " "Pin \"rd_data_1\[26\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[27\] GND " "Pin \"rd_data_1\[27\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[28\] GND " "Pin \"rd_data_1\[28\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[29\] GND " "Pin \"rd_data_1\[29\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[30\] GND " "Pin \"rd_data_1\[30\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data_1\[31\] GND " "Pin \"rd_data_1\[31\]\" is stuck at GND" {  } { { "gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597633546397 "|gpr|rd_data_1[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1597633546397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597633546451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597633546906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597633546906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597633547056 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597633547056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597633547056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597633547056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597633547100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 17 11:05:47 2020 " "Processing ended: Mon Aug 17 11:05:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597633547100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597633547100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597633547100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597633547100 ""}
