Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 25 10:23:08 2025
| Host         : Laptoptycles running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     169         
DPIR-1     Warning           Asynchronous driver check       35          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (462)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (423)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (462)
--------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: ff0/BUFFER_WRITE_TRIGGER_OUT_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ff0/RESET_OUT_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff14/temp_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ff2a/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (423)
--------------------------------------------------
 There are 423 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.892        0.000                      0                  504        0.106        0.000                      0                  504        4.500        0.000                       0                   337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.892        0.000                      0                  504        0.106        0.000                      0                  504        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 ff20/debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 3.001ns (48.989%)  route 3.125ns (51.011%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724     5.327    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  ff20/debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  ff20/debounce_counter_reg[2]/Q
                         net (fo=2, routed)           1.031     6.814    ff20/debounce_counter_reg[2]
    SLICE_X8Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.471 r  ff20/DEBOUNCED_OUT0_carry_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     7.471    ff20/DEBOUNCED_OUT0_carry_i_10__2_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.588 r  ff20/DEBOUNCED_OUT0_carry_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.588    ff20/DEBOUNCED_OUT0_carry_i_9__2_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.705 r  ff20/DEBOUNCED_OUT0_carry__0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.705    ff20/DEBOUNCED_OUT0_carry__0_i_3__2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.822 r  ff20/DEBOUNCED_OUT0_carry__0_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.822    ff20/DEBOUNCED_OUT0_carry__0_i_9__2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.939 r  ff20/DEBOUNCED_OUT0_carry__1_i_4__2/CO[3]
                         net (fo=1, routed)           0.001     7.940    ff20/DEBOUNCED_OUT0_carry__1_i_4__2_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  ff20/DEBOUNCED_OUT0_carry__1_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     8.057    ff20/DEBOUNCED_OUT0_carry__1_i_9__2_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.380 f  ff20/DEBOUNCED_OUT0_carry__2_i_10__2/O[1]
                         net (fo=2, routed)           1.045     9.425    ff20/p_0_in[26]
    SLICE_X7Y100         LUT2 (Prop_lut2_I0_O)        0.306     9.731 r  ff20/DEBOUNCED_OUT0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.731    ff20/DEBOUNCED_OUT0_carry__2_i_7__2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.281 r  ff20/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.048    11.329    ff20/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X6Y99          LUT3 (Prop_lut3_I1_O)        0.124    11.453 r  ff20/DEBOUNCED_OUT_i_1__2/O
                         net (fo=1, routed)           0.000    11.453    ff20/DEBOUNCED_OUT_i_1__2_n_0
    SLICE_X6Y99          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.604    15.027    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.077    15.344    ff20/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 ff19/debounce_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff19/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.731ns (46.142%)  route 3.188ns (53.858%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.707     5.309    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  ff19/debounce_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ff19/debounce_counter_reg[8]/Q
                         net (fo=2, routed)           0.905     6.670    ff19/debounce_counter_reg[8]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.195 r  ff19/DEBOUNCED_OUT0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.195    ff19/DEBOUNCED_OUT0_carry_i_9__1_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  ff19/DEBOUNCED_OUT0_carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.309    ff19/DEBOUNCED_OUT0_carry__0_i_3__1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  ff19/DEBOUNCED_OUT0_carry__0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.423    ff19/DEBOUNCED_OUT0_carry__0_i_9__1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.537 r  ff19/DEBOUNCED_OUT0_carry__1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     7.537    ff19/DEBOUNCED_OUT0_carry__1_i_4__1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.651 r  ff19/DEBOUNCED_OUT0_carry__1_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ff19/DEBOUNCED_OUT0_carry__1_i_9__1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.985 f  ff19/DEBOUNCED_OUT0_carry__2_i_10__1/O[1]
                         net (fo=2, routed)           0.822     8.807    ff19/p_0_in[26]
    SLICE_X6Y112         LUT2 (Prop_lut2_I0_O)        0.303     9.110 r  ff19/DEBOUNCED_OUT0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     9.110    ff19/DEBOUNCED_OUT0_carry__2_i_7__1_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.643 r  ff19/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.461    11.104    ff19/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.124    11.228 r  ff19/DEBOUNCED_OUT_i_1__1/O
                         net (fo=1, routed)           0.000    11.228    ff19/DEBOUNCED_OUT_i_1__1_n_0
    SLICE_X1Y105         FDRE                                         r  ff19/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.589    15.011    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X1Y105         FDRE (Setup_fdre_C_D)        0.029    15.264    ff19/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 ff18/debounce_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff18/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.862ns (53.782%)  route 2.459ns (46.218%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.725     5.328    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  ff18/debounce_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ff18/debounce_counter_reg[4]/Q
                         net (fo=2, routed)           0.753     6.536    ff18/debounce_counter_reg[4]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.061 r  ff18/DEBOUNCED_OUT0_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.061    ff18/DEBOUNCED_OUT0_carry_i_10__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  ff18/DEBOUNCED_OUT0_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.175    ff18/DEBOUNCED_OUT0_carry_i_9__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  ff18/DEBOUNCED_OUT0_carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.289    ff18/DEBOUNCED_OUT0_carry__0_i_3__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  ff18/DEBOUNCED_OUT0_carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    ff18/DEBOUNCED_OUT0_carry__0_i_9__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  ff18/DEBOUNCED_OUT0_carry__1_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.517    ff18/DEBOUNCED_OUT0_carry__1_i_4__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  ff18/DEBOUNCED_OUT0_carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.631    ff18/DEBOUNCED_OUT0_carry__1_i_9__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 f  ff18/DEBOUNCED_OUT0_carry__2_i_10__0/O[1]
                         net (fo=2, routed)           0.851     8.817    ff18/p_0_in[26]
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.303     9.120 r  ff18/DEBOUNCED_OUT0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     9.120    ff18/DEBOUNCED_OUT0_carry__2_i_7__0_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.670 r  ff18/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.855    10.525    ff18/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.124    10.649 r  ff18/DEBOUNCED_OUT_i_1__0/O
                         net (fo=1, routed)           0.000    10.649    ff18/DEBOUNCED_OUT_i_1__0_n_0
    SLICE_X1Y101         FDRE                                         r  ff18/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.590    15.012    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.029    15.186    ff18/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 ff17/debounce_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff17/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 2.864ns (53.083%)  route 2.531ns (46.917%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.709     5.311    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  ff17/debounce_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ff17/debounce_counter_reg[5]/Q
                         net (fo=2, routed)           0.695     6.463    ff17/debounce_counter_reg[5]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.100 r  ff17/DEBOUNCED_OUT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.100    ff17/DEBOUNCED_OUT0_carry_i_9_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  ff17/DEBOUNCED_OUT0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.217    ff17/DEBOUNCED_OUT0_carry__0_i_3_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  ff17/DEBOUNCED_OUT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.334    ff17/DEBOUNCED_OUT0_carry__0_i_9_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  ff17/DEBOUNCED_OUT0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.451    ff17/DEBOUNCED_OUT0_carry__1_i_4_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  ff17/DEBOUNCED_OUT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.568    ff17/DEBOUNCED_OUT0_carry__1_i_9_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.891 f  ff17/DEBOUNCED_OUT0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.946     8.837    ff17/p_0_in[26]
    SLICE_X5Y106         LUT2 (Prop_lut2_I0_O)        0.306     9.143 r  ff17/DEBOUNCED_OUT0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.143    ff17/DEBOUNCED_OUT0_carry__2_i_7_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.693 r  ff17/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.890    10.583    ff17/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X3Y106         LUT3 (Prop_lut3_I1_O)        0.124    10.707 r  ff17/DEBOUNCED_OUT_i_1/O
                         net (fo=1, routed)           0.000    10.707    ff17/DEBOUNCED_OUT_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  ff17/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.589    15.011    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.029    15.264    ff17/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 ff21/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.860ns (57.748%)  route 2.093ns (42.252%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.725     5.328    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  ff21/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ff21/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.684     6.467    ff21/debounce_counter_reg[1]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.104 r  ff21/DEBOUNCED_OUT0_carry_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     7.104    ff21/DEBOUNCED_OUT0_carry_i_10__3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  ff21/DEBOUNCED_OUT0_carry_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.221    ff21/DEBOUNCED_OUT0_carry_i_9__3_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  ff21/DEBOUNCED_OUT0_carry__0_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     7.339    ff21/DEBOUNCED_OUT0_carry__0_i_3__3_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.456 r  ff21/DEBOUNCED_OUT0_carry__0_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.456    ff21/DEBOUNCED_OUT0_carry__0_i_9__3_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.573 r  ff21/DEBOUNCED_OUT0_carry__1_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.573    ff21/DEBOUNCED_OUT0_carry__1_i_4__3_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  ff21/DEBOUNCED_OUT0_carry__1_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.690    ff21/DEBOUNCED_OUT0_carry__1_i_9__3_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  ff21/DEBOUNCED_OUT0_carry__2_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     7.807    ff21/DEBOUNCED_OUT0_carry__2_i_10__3_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.046 f  ff21/DEBOUNCED_OUT0_carry__2_i_9__3/O[2]
                         net (fo=2, routed)           0.816     8.862    ff21/p_0_in[31]
    SLICE_X3Y103         LUT2 (Prop_lut2_I1_O)        0.301     9.163 r  ff21/DEBOUNCED_OUT0_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000     9.163    ff21/DEBOUNCED_OUT0_carry__2_i_5__3_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.564 r  ff21/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.593    10.156    ff21/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X1Y103         LUT3 (Prop_lut3_I1_O)        0.124    10.280 r  ff21/DEBOUNCED_OUT_i_1__3/O
                         net (fo=1, routed)           0.000    10.280    ff21/DEBOUNCED_OUT_i_1__3_n_0
    SLICE_X1Y103         FDRE                                         r  ff21/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.589    15.011    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y103         FDRE (Setup_fdre_C_D)        0.031    15.187    ff21/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 ff14/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.138ns (28.316%)  route 2.881ns (71.684%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.704     5.306    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  ff14/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  ff14/count_reg[21]/Q
                         net (fo=2, routed)           1.328     7.090    ff14/count_reg[21]
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.214    ff14/count0_carry__0_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.615 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.615    ff14/count0_carry__0_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.772 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.553     9.325    ff14/clear
    SLICE_X0Y108         FDRE                                         r  ff14/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    15.010    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  ff14/count_reg[0]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.634    14.616    ff14/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 ff14/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.138ns (28.316%)  route 2.881ns (71.684%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.704     5.306    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  ff14/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  ff14/count_reg[21]/Q
                         net (fo=2, routed)           1.328     7.090    ff14/count_reg[21]
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.214    ff14/count0_carry__0_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.615 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.615    ff14/count0_carry__0_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.772 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.553     9.325    ff14/clear
    SLICE_X0Y108         FDRE                                         r  ff14/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    15.010    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  ff14/count_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.634    14.616    ff14/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 ff14/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.138ns (28.316%)  route 2.881ns (71.684%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.704     5.306    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  ff14/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  ff14/count_reg[21]/Q
                         net (fo=2, routed)           1.328     7.090    ff14/count_reg[21]
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.214    ff14/count0_carry__0_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.615 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.615    ff14/count0_carry__0_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.772 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.553     9.325    ff14/clear
    SLICE_X0Y108         FDRE                                         r  ff14/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    15.010    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  ff14/count_reg[2]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.634    14.616    ff14/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 ff14/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.138ns (28.316%)  route 2.881ns (71.684%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.704     5.306    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  ff14/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  ff14/count_reg[21]/Q
                         net (fo=2, routed)           1.328     7.090    ff14/count_reg[21]
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.214    ff14/count0_carry__0_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.615 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.615    ff14/count0_carry__0_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.772 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.553     9.325    ff14/clear
    SLICE_X0Y108         FDRE                                         r  ff14/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    15.010    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  ff14/count_reg[3]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.634    14.616    ff14/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 ff14/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff14/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.138ns (29.656%)  route 2.699ns (70.344%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.704     5.306    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  ff14/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  ff14/count_reg[21]/Q
                         net (fo=2, routed)           1.328     7.090    ff14/count_reg[21]
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.214    ff14/count0_carry__0_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.615 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.615    ff14/count0_carry__0_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.772 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.372     9.144    ff14/clear
    SLICE_X0Y114         FDRE                                         r  ff14/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.584    15.006    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  ff14/count_reg[24]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y114         FDRE (Setup_fdre_C_R)       -0.634    14.612    ff14/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  ff20/debounce_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff20/debounce_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.785    ff20/debounce_counter_reg[19]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff20/debounce_counter_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff20/debounce_counter_reg[16]_i_1__2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  ff20/debounce_counter_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.999    ff20/debounce_counter_reg[20]_i_1__2_n_7
    SLICE_X5Y100         FDRE                                         r  ff20/debounce_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.868     2.034    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  ff20/debounce_counter_reg[20]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    ff20/debounce_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  ff20/debounce_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff20/debounce_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.785    ff20/debounce_counter_reg[19]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff20/debounce_counter_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff20/debounce_counter_reg[16]_i_1__2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  ff20/debounce_counter_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.010    ff20/debounce_counter_reg[20]_i_1__2_n_5
    SLICE_X5Y100         FDRE                                         r  ff20/debounce_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.868     2.034    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  ff20/debounce_counter_reg[22]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    ff20/debounce_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ff21/debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  ff21/debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff21/debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.798    ff21/debounce_counter_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  ff21/debounce_counter_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.959    ff21/debounce_counter_reg[8]_i_1__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  ff21/debounce_counter_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.013    ff21/debounce_counter_reg[12]_i_1__3_n_7
    SLICE_X4Y100         FDRE                                         r  ff21/debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.868     2.034    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  ff21/debounce_counter_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    ff21/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ff21/debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/debounce_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  ff21/debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff21/debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.798    ff21/debounce_counter_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  ff21/debounce_counter_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.959    ff21/debounce_counter_reg[8]_i_1__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  ff21/debounce_counter_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.024    ff21/debounce_counter_reg[12]_i_1__3_n_5
    SLICE_X4Y100         FDRE                                         r  ff21/debounce_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.868     2.034    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  ff21/debounce_counter_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    ff21/debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  ff20/debounce_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff20/debounce_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.785    ff20/debounce_counter_reg[19]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff20/debounce_counter_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff20/debounce_counter_reg[16]_i_1__2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  ff20/debounce_counter_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.035    ff20/debounce_counter_reg[20]_i_1__2_n_6
    SLICE_X5Y100         FDRE                                         r  ff20/debounce_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.868     2.034    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  ff20/debounce_counter_reg[21]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    ff20/debounce_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  ff20/debounce_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff20/debounce_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.785    ff20/debounce_counter_reg[19]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff20/debounce_counter_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff20/debounce_counter_reg[16]_i_1__2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  ff20/debounce_counter_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.035    ff20/debounce_counter_reg[20]_i_1__2_n_4
    SLICE_X5Y100         FDRE                                         r  ff20/debounce_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.868     2.034    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  ff20/debounce_counter_reg[23]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    ff20/debounce_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  ff20/debounce_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff20/debounce_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.785    ff20/debounce_counter_reg[19]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff20/debounce_counter_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff20/debounce_counter_reg[16]_i_1__2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  ff20/debounce_counter_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.984    ff20/debounce_counter_reg[20]_i_1__2_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  ff20/debounce_counter_reg[24]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.038    ff20/debounce_counter_reg[24]_i_1__2_n_7
    SLICE_X5Y101         FDRE                                         r  ff20/debounce_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.868     2.034    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  ff20/debounce_counter_reg[24]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    ff20/debounce_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ff15/bcds_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/bcds_out_reg_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.219ns  (logic 0.146ns (66.625%)  route 0.073ns (33.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 7.039 - 5.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 6.522 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     6.522    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  ff15/bcds_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.146     6.668 r  ff15/bcds_reg[11]/Q
                         net (fo=5, routed)           0.073     6.741    ff15/bcds_reg_n_0_[11]
    SLICE_X5Y94          FDCE                                         r  ff15/bcds_out_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  ff15/bcds_out_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.535    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.054     6.589    ff15/bcds_out_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ff21/debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/debounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  ff21/debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff21/debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.798    ff21/debounce_counter_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  ff21/debounce_counter_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.959    ff21/debounce_counter_reg[8]_i_1__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  ff21/debounce_counter_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.049    ff21/debounce_counter_reg[12]_i_1__3_n_6
    SLICE_X4Y100         FDRE                                         r  ff21/debounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.868     2.034    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  ff21/debounce_counter_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    ff21/debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ff21/debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/debounce_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  ff21/debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff21/debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.798    ff21/debounce_counter_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  ff21/debounce_counter_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.959    ff21/debounce_counter_reg[8]_i_1__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  ff21/debounce_counter_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.049    ff21/debounce_counter_reg[12]_i_1__3_n_4
    SLICE_X4Y100         FDRE                                         r  ff21/debounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.868     2.034    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  ff21/debounce_counter_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    ff21/debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     ff1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     ff1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           435 Endpoints
Min Delay           435 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.160ns  (logic 13.397ns (69.922%)  route 5.763ns (30.078%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff4/ff1/count_reg[3]/Q
                         net (fo=7, routed)           1.332     1.788    ff5/BCD_BUS_OUT[8]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     5.629 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.067    ff5/plusOp_n_97
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.887 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.784     8.671    ff5/plusOp__0_n_94
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[11]_P[14])
                                                      1.820    10.491 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    10.929    ff5/plusOp__1_n_91
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_C[14]_P[11])
                                                      1.820    12.749 r  ff5/plusOp__2/P[11]
                         net (fo=1, routed)           0.867    13.616    ff5/plusOp__2_n_94
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    15.436 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.874    ff5/plusOp__3_n_84
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[17])
                                                      1.820    17.694 r  ff5/plusOp__4/P[17]
                         net (fo=3, routed)           1.466    19.160    ff6/NUMBER_1_OUT_reg[24]_6[17]
    SLICE_X14Y91         FDCE                                         r  ff6/NUMBER_3_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.111ns  (logic 13.397ns (70.102%)  route 5.714ns (29.898%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff4/ff1/count_reg[3]/Q
                         net (fo=7, routed)           1.332     1.788    ff5/BCD_BUS_OUT[8]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     5.629 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.067    ff5/plusOp_n_97
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.887 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.784     8.671    ff5/plusOp__0_n_94
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[11]_P[14])
                                                      1.820    10.491 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    10.929    ff5/plusOp__1_n_91
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_C[14]_P[11])
                                                      1.820    12.749 r  ff5/plusOp__2/P[11]
                         net (fo=1, routed)           0.867    13.616    ff5/plusOp__2_n_94
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    15.436 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.874    ff5/plusOp__3_n_84
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.694 r  ff5/plusOp__4/P[24]
                         net (fo=3, routed)           1.417    19.111    ff6/NUMBER_1_OUT_reg[24]_6[24]
    SLICE_X13Y92         FDCE                                         r  ff6/NUMBER_1_OUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.101ns  (logic 13.397ns (70.137%)  route 5.704ns (29.863%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff4/ff1/count_reg[3]/Q
                         net (fo=7, routed)           1.332     1.788    ff5/BCD_BUS_OUT[8]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     5.629 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.067    ff5/plusOp_n_97
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.887 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.784     8.671    ff5/plusOp__0_n_94
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[11]_P[14])
                                                      1.820    10.491 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    10.929    ff5/plusOp__1_n_91
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_C[14]_P[11])
                                                      1.820    12.749 r  ff5/plusOp__2/P[11]
                         net (fo=1, routed)           0.867    13.616    ff5/plusOp__2_n_94
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    15.436 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.874    ff5/plusOp__3_n_84
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[23])
                                                      1.820    17.694 r  ff5/plusOp__4/P[23]
                         net (fo=3, routed)           1.407    19.101    ff6/NUMBER_1_OUT_reg[24]_6[23]
    SLICE_X13Y92         FDCE                                         r  ff6/NUMBER_1_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.996ns  (logic 13.397ns (70.526%)  route 5.599ns (29.474%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff4/ff1/count_reg[3]/Q
                         net (fo=7, routed)           1.332     1.788    ff5/BCD_BUS_OUT[8]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     5.629 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.067    ff5/plusOp_n_97
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.887 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.784     8.671    ff5/plusOp__0_n_94
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[11]_P[14])
                                                      1.820    10.491 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    10.929    ff5/plusOp__1_n_91
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_C[14]_P[11])
                                                      1.820    12.749 r  ff5/plusOp__2/P[11]
                         net (fo=1, routed)           0.867    13.616    ff5/plusOp__2_n_94
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    15.436 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.874    ff5/plusOp__3_n_84
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[22])
                                                      1.820    17.694 r  ff5/plusOp__4/P[22]
                         net (fo=3, routed)           1.302    18.996    ff6/NUMBER_1_OUT_reg[24]_6[22]
    SLICE_X11Y89         FDCE                                         r  ff6/NUMBER_1_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.924ns  (logic 13.397ns (70.794%)  route 5.527ns (29.206%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff4/ff1/count_reg[3]/Q
                         net (fo=7, routed)           1.332     1.788    ff5/BCD_BUS_OUT[8]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     5.629 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.067    ff5/plusOp_n_97
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.887 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.784     8.671    ff5/plusOp__0_n_94
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[11]_P[14])
                                                      1.820    10.491 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    10.929    ff5/plusOp__1_n_91
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_C[14]_P[11])
                                                      1.820    12.749 r  ff5/plusOp__2/P[11]
                         net (fo=1, routed)           0.867    13.616    ff5/plusOp__2_n_94
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    15.436 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.874    ff5/plusOp__3_n_84
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[0])
                                                      1.820    17.694 r  ff5/plusOp__4/P[0]
                         net (fo=3, routed)           1.230    18.924    ff6/NUMBER_1_OUT_reg[24]_6[0]
    SLICE_X12Y85         FDCE                                         r  ff6/NUMBER_1_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.906ns  (logic 13.397ns (70.861%)  route 5.509ns (29.139%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff4/ff1/count_reg[3]/Q
                         net (fo=7, routed)           1.332     1.788    ff5/BCD_BUS_OUT[8]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     5.629 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.067    ff5/plusOp_n_97
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.887 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.784     8.671    ff5/plusOp__0_n_94
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[11]_P[14])
                                                      1.820    10.491 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    10.929    ff5/plusOp__1_n_91
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_C[14]_P[11])
                                                      1.820    12.749 r  ff5/plusOp__2/P[11]
                         net (fo=1, routed)           0.867    13.616    ff5/plusOp__2_n_94
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    15.436 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.874    ff5/plusOp__3_n_84
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[17])
                                                      1.820    17.694 r  ff5/plusOp__4/P[17]
                         net (fo=3, routed)           1.212    18.906    ff6/NUMBER_1_OUT_reg[24]_6[17]
    SLICE_X12Y91         FDCE                                         r  ff6/NUMBER_1_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.872ns  (logic 13.397ns (70.990%)  route 5.475ns (29.010%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff4/ff1/count_reg[3]/Q
                         net (fo=7, routed)           1.332     1.788    ff5/BCD_BUS_OUT[8]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     5.629 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.067    ff5/plusOp_n_97
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.887 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.784     8.671    ff5/plusOp__0_n_94
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[11]_P[14])
                                                      1.820    10.491 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    10.929    ff5/plusOp__1_n_91
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_C[14]_P[11])
                                                      1.820    12.749 r  ff5/plusOp__2/P[11]
                         net (fo=1, routed)           0.867    13.616    ff5/plusOp__2_n_94
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    15.436 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.874    ff5/plusOp__3_n_84
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[5])
                                                      1.820    17.694 r  ff5/plusOp__4/P[5]
                         net (fo=3, routed)           1.178    18.872    ff6/NUMBER_1_OUT_reg[24]_6[5]
    SLICE_X15Y86         FDCE                                         r  ff6/NUMBER_1_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.868ns  (logic 13.397ns (71.002%)  route 5.471ns (28.998%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff4/ff1/count_reg[3]/Q
                         net (fo=7, routed)           1.332     1.788    ff5/BCD_BUS_OUT[8]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     5.629 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.067    ff5/plusOp_n_97
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.887 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.784     8.671    ff5/plusOp__0_n_94
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[11]_P[14])
                                                      1.820    10.491 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    10.929    ff5/plusOp__1_n_91
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_C[14]_P[11])
                                                      1.820    12.749 r  ff5/plusOp__2/P[11]
                         net (fo=1, routed)           0.867    13.616    ff5/plusOp__2_n_94
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    15.436 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.874    ff5/plusOp__3_n_84
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[16])
                                                      1.820    17.694 r  ff5/plusOp__4/P[16]
                         net (fo=3, routed)           1.174    18.868    ff6/NUMBER_1_OUT_reg[24]_6[16]
    SLICE_X12Y91         FDCE                                         r  ff6/NUMBER_1_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.854ns  (logic 13.397ns (71.058%)  route 5.457ns (28.942%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff4/ff1/count_reg[3]/Q
                         net (fo=7, routed)           1.332     1.788    ff5/BCD_BUS_OUT[8]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     5.629 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.067    ff5/plusOp_n_97
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.887 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.784     8.671    ff5/plusOp__0_n_94
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[11]_P[14])
                                                      1.820    10.491 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    10.929    ff5/plusOp__1_n_91
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_C[14]_P[11])
                                                      1.820    12.749 r  ff5/plusOp__2/P[11]
                         net (fo=1, routed)           0.867    13.616    ff5/plusOp__2_n_94
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    15.436 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.874    ff5/plusOp__3_n_84
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[23])
                                                      1.820    17.694 r  ff5/plusOp__4/P[23]
                         net (fo=3, routed)           1.160    18.854    ff6/NUMBER_1_OUT_reg[24]_6[23]
    SLICE_X14Y92         FDCE                                         r  ff6/NUMBER_3_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.822ns  (logic 13.397ns (71.177%)  route 5.425ns (28.823%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff4/ff1/count_reg[3]/Q
                         net (fo=7, routed)           1.332     1.788    ff5/BCD_BUS_OUT[8]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841     5.629 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     6.067    ff5/plusOp_n_97
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.887 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.784     8.671    ff5/plusOp__0_n_94
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[11]_P[14])
                                                      1.820    10.491 r  ff5/plusOp__1/P[14]
                         net (fo=1, routed)           0.438    10.929    ff5/plusOp__1_n_91
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_C[14]_P[11])
                                                      1.820    12.749 r  ff5/plusOp__2/P[11]
                         net (fo=1, routed)           0.867    13.616    ff5/plusOp__2_n_94
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[11]_P[21])
                                                      1.820    15.436 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.874    ff5/plusOp__3_n_84
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[16])
                                                      1.820    17.694 r  ff5/plusOp__4/P[16]
                         net (fo=3, routed)           1.128    18.822    ff6/NUMBER_1_OUT_reg[24]_6[16]
    SLICE_X15Y90         FDCE                                         r  ff6/NUMBER_2_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff0/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff0/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE                         0.000     0.000 r  ff4/ff0/tick_reg__0/C
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff0/tick_reg__0/Q
                         net (fo=1, routed)           0.051     0.215    ff4/ff0/tick_reg__0_n_0
    SLICE_X7Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.260 r  ff4/ff0/tick_i_1/O
                         net (fo=1, routed)           0.000     0.260    ff4/ff0/tick_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  ff4/ff0/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  ff4/ff3/tick_reg__0/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff3/tick_reg__0/Q
                         net (fo=1, routed)           0.087     0.228    ff4/ff3/tick_reg__0_n_0
    SLICE_X8Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  ff4/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.273    ff4/ff3/tick_i_1__2_n_0
    SLICE_X8Y91          FDRE                                         r  ff4/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE                         0.000     0.000 r  ff13/current_rand_reg[5]/C
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ff13/current_rand_reg[5]/Q
                         net (fo=3, routed)           0.070     0.198    ff13/Q[5]
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.099     0.297 r  ff13/p_0_out/O
                         net (fo=1, routed)           0.000     0.297    ff13/p_0_out__0[7]
    SLICE_X1Y113         FDRE                                         r  ff13/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/write_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/write_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDCE                         0.000     0.000 r  ff6/write_index_reg[0]/C
    SLICE_X15Y94         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ff6/write_index_reg[0]/Q
                         net (fo=4, routed)           0.083     0.211    ff6/write_index[0]
    SLICE_X15Y94         LUT2 (Prop_lut2_I1_O)        0.099     0.310 r  ff6/write_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.310    ff6/write_index[1]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  ff6/write_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff3/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDCE                         0.000     0.000 r  ff4/ff3/count_reg[0]/C
    SLICE_X9Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff3/count_reg[0]/Q
                         net (fo=9, routed)           0.125     0.266    ff4/ff3/Q[0]
    SLICE_X8Y92          LUT5 (Prop_lut5_I3_O)        0.045     0.311 r  ff4/ff3/count[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.311    ff4/ff3/count[1]_i_1__3_n_0
    SLICE_X8Y92          FDCE                                         r  ff4/ff3/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff3/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDCE                         0.000     0.000 r  ff4/ff3/count_reg[0]/C
    SLICE_X9Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff3/count_reg[0]/Q
                         net (fo=9, routed)           0.125     0.266    ff4/ff3/Q[0]
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.048     0.314 r  ff4/ff3/count[2]_i_1__5/O
                         net (fo=1, routed)           0.000     0.314    ff4/ff3/count[2]_i_1__5_n_0
    SLICE_X8Y92          FDCE                                         r  ff4/ff3/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.191ns (59.780%)  route 0.129ns (40.220%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  ff0/next_state_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/next_state_reg[2]/Q
                         net (fo=2, routed)           0.129     0.275    ff0/next_state_reg_n_0_[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  ff0/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ff0/p_1_in[2]
    SLICE_X0Y105         FDRE                                         r  ff0/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/clk_cycle_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/clk_cycle_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.191ns (59.622%)  route 0.129ns (40.378%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE                         0.000     0.000 r  ff0/clk_cycle_count_reg[0]/C
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/clk_cycle_count_reg[0]/Q
                         net (fo=4, routed)           0.129     0.275    ff0/clk_cycle_count_reg_n_0_[0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.045     0.320 r  ff0/clk_cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ff0/clk_cycle_count[1]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  ff0/clk_cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.468%)  route 0.183ns (56.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  ff13/current_rand_reg[4]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[4]/Q
                         net (fo=3, routed)           0.183     0.324    ff13/Q[4]
    SLICE_X1Y112         FDRE                                         r  ff13/current_rand_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE                         0.000     0.000 r  ff4/ff1/tick_reg__0/C
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff1/tick_reg__0/Q
                         net (fo=1, routed)           0.141     0.282    ff4/ff1/tick_reg__0_n_0
    SLICE_X10Y97         LUT2 (Prop_lut2_I0_O)        0.045     0.327 r  ff4/ff1/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.327    ff4/ff1/tick_i_1__0_n_0
    SLICE_X10Y97         FDRE                                         r  ff4/ff1/tick_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 1.577ns (24.697%)  route 4.808ns (75.303%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.459    10.786 r  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.277    12.063    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.152    12.215 r  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.819    13.034    ff3/g0_b7_i_13_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326    13.360 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.360    ff3/g0_b7_i_25_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    13.577 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.718    14.295    ff0/g0_b0_1
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.299    14.594 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           0.914    15.508    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    15.632 r  ff3/g0_b3/O
                         net (fo=1, routed)           1.080    16.712    ff12/ff1/D[3]
    SLICE_X0Y92          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.065ns  (logic 1.577ns (26.002%)  route 4.488ns (73.998%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.459    10.786 r  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.277    12.063    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.152    12.215 r  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.819    13.034    ff3/g0_b7_i_13_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326    13.360 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.360    ff3/g0_b7_i_25_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    13.577 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.718    14.295    ff0/g0_b0_1
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.299    14.594 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           0.807    15.401    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124    15.525 r  ff3/g0_b2/O
                         net (fo=1, routed)           0.867    16.392    ff12/ff1/D[2]
    SLICE_X0Y92          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 1.577ns (26.472%)  route 4.380ns (73.528%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.459    10.786 r  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.277    12.063    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.152    12.215 r  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.819    13.034    ff3/g0_b7_i_13_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326    13.360 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.360    ff3/g0_b7_i_25_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    13.577 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.718    14.295    ff0/g0_b0_1
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.299    14.594 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           1.187    15.781    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  ff3/g0_b4/O
                         net (fo=1, routed)           0.379    16.284    ff12/ff1/D[4]
    SLICE_X4Y90          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.910ns  (logic 1.577ns (26.683%)  route 4.333ns (73.317%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.459    10.786 r  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.277    12.063    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.152    12.215 r  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.819    13.034    ff3/g0_b7_i_13_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326    13.360 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.360    ff3/g0_b7_i_25_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    13.577 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.718    14.295    ff0/g0_b0_1
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.299    14.594 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           1.181    15.775    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.124    15.899 r  ff3/g0_b6/O
                         net (fo=1, routed)           0.338    16.237    ff12/ff1/D[6]
    SLICE_X4Y90          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.726ns  (logic 1.577ns (27.542%)  route 4.149ns (72.458%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.459    10.786 f  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.277    12.063    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.152    12.215 f  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.819    13.034    ff3/g0_b7_i_13_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326    13.360 f  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.360    ff3/g0_b7_i_25_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    13.577 f  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.718    14.295    ff0/g0_b0_1
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.299    14.594 f  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           0.640    15.234    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    15.358 r  ff3/g0_b5/O
                         net (fo=1, routed)           0.695    16.053    ff12/ff1/D[5]
    SLICE_X1Y90          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 1.079ns (19.155%)  route 4.554ns (80.845%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  ff15/bcds_out_reg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.459    10.786 r  ff15/bcds_out_reg_reg[20]/Q
                         net (fo=2, routed)           1.055    11.841    ff15/bcds_out_reg_reg[20]_0[1]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124    11.965 r  ff15/g0_b7_i_29/O
                         net (fo=1, routed)           0.670    12.635    ff15/g0_b7_i_29_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124    12.759 r  ff15/g0_b7_i_17/O
                         net (fo=1, routed)           0.263    13.022    ff0/g0_b7_i_2_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I0_O)        0.124    13.146 r  ff0/g0_b7_i_7/O
                         net (fo=1, routed)           0.939    14.085    ff0/g0_b7_i_7_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.124    14.209 r  ff0/g0_b7_i_2/O
                         net (fo=8, routed)           1.032    15.241    ff3/SEGMENT_LIGHT_OUT_reg[7][0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.124    15.365 r  ff3/g0_b1/O
                         net (fo=1, routed)           0.595    15.960    ff12/ff1/D[1]
    SLICE_X4Y90          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.491ns  (logic 1.577ns (28.722%)  route 3.914ns (71.278%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.459    10.786 r  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.277    12.063    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.152    12.215 r  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.819    13.034    ff3/g0_b7_i_13_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326    13.360 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.360    ff3/g0_b7_i_25_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    13.577 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.718    14.295    ff0/g0_b0_1
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.299    14.594 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           0.767    15.360    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.124    15.484 r  ff3/g0_b0/O
                         net (fo=1, routed)           0.333    15.817    ff12/ff1/D[0]
    SLICE_X4Y90          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.462ns  (logic 1.577ns (28.872%)  route 3.885ns (71.128%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.459    10.786 f  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.277    12.063    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.152    12.215 f  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.819    13.034    ff3/g0_b7_i_13_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.326    13.360 f  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.360    ff3/g0_b7_i_25_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    13.577 f  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.718    14.295    ff0/g0_b0_1
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.299    14.594 f  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           0.643    15.237    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124    15.361 r  ff3/g0_b7/O
                         net (fo=1, routed)           0.428    15.789    ff12/ff1/D[7]
    SLICE_X0Y92          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.302ns  (logic 1.304ns (24.595%)  route 3.998ns (75.405%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.710     5.312    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=12, routed)          0.992     6.760    ff0/fsm_state_change_triggers[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I2_O)        0.124     6.884 r  ff0/last_triggers[5]_i_4/O
                         net (fo=1, routed)           0.792     7.676    ff0/last_triggers[5]_i_4_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.800 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           0.608     8.408    ff17/BUFFER_WRITE_TRIGGER_OUT_reg
    SLICE_X3Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.558 r  ff17/clk_cycle_count[1]_i_4/O
                         net (fo=1, routed)           0.658     9.216    ff0/clk_cycle_count_reg[0]_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I1_O)        0.326     9.542 r  ff0/clk_cycle_count[1]_i_3/O
                         net (fo=2, routed)           0.948    10.490    ff0/clk_cycle_count[1]_i_3_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124    10.614 r  ff0/clk_cycle_count[0]_i_1/O
                         net (fo=1, routed)           0.000    10.614    ff0/clk_cycle_count[0]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  ff0/clk_cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.160ns  (logic 1.304ns (25.272%)  route 3.856ns (74.728%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.710     5.312    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=12, routed)          0.992     6.760    ff0/fsm_state_change_triggers[0]
    SLICE_X3Y104         LUT6 (Prop_lut6_I2_O)        0.124     6.884 r  ff0/last_triggers[5]_i_4/O
                         net (fo=1, routed)           0.792     7.676    ff0/last_triggers[5]_i_4_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     7.800 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           0.608     8.408    ff17/BUFFER_WRITE_TRIGGER_OUT_reg
    SLICE_X3Y105         LUT2 (Prop_lut2_I1_O)        0.150     8.558 r  ff17/clk_cycle_count[1]_i_4/O
                         net (fo=1, routed)           0.658     9.216    ff0/clk_cycle_count_reg[0]_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I1_O)        0.326     9.542 r  ff0/clk_cycle_count[1]_i_3/O
                         net (fo=2, routed)           0.806    10.348    ff0/clk_cycle_count[1]_i_3_n_0
    SLICE_X2Y106         LUT4 (Prop_lut4_I2_O)        0.124    10.472 r  ff0/clk_cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.472    ff0/clk_cycle_count[1]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  ff0/clk_cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.679%)  route 0.206ns (59.321%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           0.206     1.864    ff0/fsm_state_change_triggers[3]
    SLICE_X1Y102         FDRE                                         r  ff0/last_triggers_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.141ns (37.507%)  route 0.235ns (62.493%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.235     1.893    ff0/fsm_state_change_triggers[1]
    SLICE_X1Y102         FDRE                                         r  ff0/last_triggers_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.141ns (35.631%)  route 0.255ns (64.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=18, routed)          0.255     1.913    ff0/DEBOUNCED_OUT
    SLICE_X3Y103         FDRE                                         r  ff0/last_triggers_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.164ns (37.817%)  route 0.270ns (62.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.270     1.957    ff0/fsm_state_change_triggers[2]
    SLICE_X1Y102         FDRE                                         r  ff0/last_triggers_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.141ns (29.523%)  route 0.337ns (70.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.599     1.518    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=12, routed)          0.337     1.996    ff0/fsm_state_change_triggers[0]
    SLICE_X3Y103         FDRE                                         r  ff0/last_triggers_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.718%)  route 0.307ns (62.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=18, routed)          0.307     1.966    ff0/DEBOUNCED_OUT
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.045     2.011 r  ff0/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.011    ff0/next_state[1]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  ff0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.186ns (36.059%)  route 0.330ns (63.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=18, routed)          0.330     1.988    ff0/DEBOUNCED_OUT
    SLICE_X0Y105         LUT6 (Prop_lut6_I5_O)        0.045     2.033 r  ff0/current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     2.033    ff0/p_1_in[3]
    SLICE_X0Y105         FDRE                                         r  ff0/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.186ns (35.358%)  route 0.340ns (64.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=18, routed)          0.340     1.998    ff0/DEBOUNCED_OUT
    SLICE_X0Y105         LUT6 (Prop_lut6_I3_O)        0.045     2.043 r  ff0/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.043    ff0/p_1_in[2]
    SLICE_X0Y105         FDRE                                         r  ff0/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.231ns (42.142%)  route 0.317ns (57.858%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=18, routed)          0.259     1.918    ff0/DEBOUNCED_OUT
    SLICE_X0Y103         LUT6 (Prop_lut6_I3_O)        0.045     1.963 r  ff0/current_state[1]_i_2/O
                         net (fo=1, routed)           0.058     2.021    ff0/current_state[1]_i_2_n_0
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.045     2.066 r  ff0/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.066    ff0/p_1_in[1]
    SLICE_X0Y103         FDRE                                         r  ff0/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.186ns (32.231%)  route 0.391ns (67.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=18, routed)          0.391     2.050    ff0/DEBOUNCED_OUT
    SLICE_X0Y103         LUT6 (Prop_lut6_I5_O)        0.045     2.095 r  ff0/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.095    ff0/p_1_in[0]
    SLICE_X0Y103         FDRE                                         r  ff0/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.028ns  (logic 3.779ns (20.961%)  route 14.249ns (79.039%))
  Logic Levels:           19  (CARRY4=6 FDCE=1 LUT3=2 LUT4=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=15, routed)          2.417     2.935    ff6/NUMBER_1_OUT[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.059 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.602     3.660    ff7/binary[0]_i_5_0[2]
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.056 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.056    ff7/sum__0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.173 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.173    ff7/sum__0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.290 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.290    ff7/sum__0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.407    ff7/sum__0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.524    ff7/sum__0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.763 r  ff7/sum__0_carry__4/O[2]
                         net (fo=8, routed)           1.717     6.480    ff7/sum[22]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.781 r  ff7/binary[19]_i_12/O
                         net (fo=4, routed)           0.585     7.366    ff7/binary[19]_i_12_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.490 r  ff7/binary[17]_i_12/O
                         net (fo=5, routed)           1.026     8.516    ff7/binary[17]_i_12_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.640 r  ff7/binary[13]_i_12/O
                         net (fo=4, routed)           0.844     9.483    ff7/binary[13]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I3_O)        0.124     9.607 r  ff7/binary[11]_i_12/O
                         net (fo=5, routed)           1.756    11.364    ff7/binary[11]_i_12_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    11.488 r  ff7/binary[8]_i_12/O
                         net (fo=5, routed)           0.974    12.461    ff7/binary[8]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.124    12.585 r  ff7/binary[5]_i_12/O
                         net (fo=5, routed)           0.974    13.559    ff7/binary[5]_i_12_n_0
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.152    13.711 r  ff7/binary[5]_i_10/O
                         net (fo=1, routed)           0.821    14.532    ff7/binary[5]_i_10_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.326    14.858 r  ff7/binary[5]_i_6/O
                         net (fo=1, routed)           1.297    16.155    ff6/binary_reg[5]_i_2_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.279 r  ff6/binary[5]_i_4/O
                         net (fo=1, routed)           0.000    16.279    ff6/binary[5]_i_4_n_0
    SLICE_X12Y84         MUXF7 (Prop_muxf7_I1_O)      0.214    16.493 r  ff6/binary_reg[5]_i_2/O
                         net (fo=1, routed)           1.239    17.731    ff15/binary_reg[5]_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.297    18.028 r  ff15/binary[5]_i_1/O
                         net (fo=1, routed)           0.000    18.028    ff15/binary[5]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  ff15/binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    10.021    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  ff15/binary_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.663ns  (logic 3.492ns (19.770%)  route 14.171ns (80.230%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=15, routed)          2.417     2.935    ff6/NUMBER_1_OUT[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.059 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.602     3.660    ff7/binary[0]_i_5_0[2]
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.056 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.056    ff7/sum__0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.173 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.173    ff7/sum__0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.290 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.290    ff7/sum__0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.407    ff7/sum__0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.524    ff7/sum__0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.641 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.641    ff7/sum__0_carry__4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.964 r  ff7/sum__0_carry__5/O[1]
                         net (fo=11, routed)          1.498     6.462    ff7/sum[25]
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.306     6.768 r  ff7/binary[20]_i_11/O
                         net (fo=5, routed)           0.854     7.622    ff7/binary[20]_i_11_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.746 r  ff7/binary[17]_i_11/O
                         net (fo=5, routed)           0.831     8.577    ff7/binary[17]_i_11_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  ff7/binary[13]_i_11/O
                         net (fo=4, routed)           1.292     9.993    ff7/binary[13]_i_11_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.124    10.117 r  ff7/binary[11]_i_11/O
                         net (fo=5, routed)           1.497    11.614    ff7/binary[11]_i_11_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    11.738 r  ff7/binary[8]_i_11/O
                         net (fo=5, routed)           0.898    12.636    ff7/binary[8]_i_11_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124    12.760 r  ff7/binary[6]_i_9/O
                         net (fo=6, routed)           1.196    13.957    ff7/binary[6]_i_9_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.124    14.081 r  ff7/binary[2]_i_10/O
                         net (fo=3, routed)           0.807    14.887    ff7/binary[2]_i_10_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124    15.011 r  ff7/binary[1]_i_8/O
                         net (fo=1, routed)           0.665    15.677    ff7/binary[1]_i_8_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124    15.801 r  ff7/binary[1]_i_5/O
                         net (fo=1, routed)           0.805    16.606    ff6/binary_reg[1]
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124    16.730 r  ff6/binary[1]_i_3/O
                         net (fo=1, routed)           0.810    17.539    ff15/binary_reg[1]_1
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.124    17.663 r  ff15/binary[1]_i_1/O
                         net (fo=1, routed)           0.000    17.663    ff15/binary[1]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  ff15/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.599    10.022    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  ff15/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.344ns  (logic 3.722ns (21.459%)  route 13.622ns (78.540%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=2 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=15, routed)          2.417     2.935    ff6/NUMBER_1_OUT[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.059 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.602     3.660    ff7/binary[0]_i_5_0[2]
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.056 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.056    ff7/sum__0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.173 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.173    ff7/sum__0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.290 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.290    ff7/sum__0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.407    ff7/sum__0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.524    ff7/sum__0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.641 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.641    ff7/sum__0_carry__4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.964 r  ff7/sum__0_carry__5/O[1]
                         net (fo=11, routed)          1.498     6.462    ff7/sum[25]
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.306     6.768 r  ff7/binary[20]_i_11/O
                         net (fo=5, routed)           0.854     7.622    ff7/binary[20]_i_11_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.746 r  ff7/binary[17]_i_11/O
                         net (fo=5, routed)           0.831     8.577    ff7/binary[17]_i_11_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  ff7/binary[13]_i_11/O
                         net (fo=4, routed)           1.292     9.993    ff7/binary[13]_i_11_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.124    10.117 r  ff7/binary[11]_i_11/O
                         net (fo=5, routed)           1.497    11.614    ff7/binary[11]_i_11_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    11.738 r  ff7/binary[8]_i_11/O
                         net (fo=5, routed)           0.898    12.636    ff7/binary[8]_i_11_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124    12.760 r  ff7/binary[6]_i_9/O
                         net (fo=6, routed)           1.196    13.957    ff7/binary[6]_i_9_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.124    14.081 r  ff7/binary[2]_i_10/O
                         net (fo=3, routed)           0.807    14.887    ff7/binary[2]_i_10_n_0
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.152    15.039 r  ff7/binary[2]_i_8/O
                         net (fo=1, routed)           0.658    15.698    ff7/binary[2]_i_8_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.326    16.024 r  ff7/binary[2]_i_5/O
                         net (fo=1, routed)           0.426    16.450    ff6/binary_reg[2]
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124    16.574 r  ff6/binary[2]_i_3/O
                         net (fo=1, routed)           0.646    17.220    ff15/binary_reg[2]_1
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.124    17.344 r  ff15/binary[2]_i_1/O
                         net (fo=1, routed)           0.000    17.344    ff15/binary[2]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  ff15/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.599    10.022    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  ff15/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.026ns  (logic 3.286ns (19.300%)  route 13.740ns (80.700%))
  Logic Levels:           19  (CARRY4=6 FDCE=1 LUT3=1 LUT4=1 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=15, routed)          2.417     2.935    ff6/NUMBER_1_OUT[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.059 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.602     3.660    ff7/binary[0]_i_5_0[2]
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.056 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.056    ff7/sum__0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.173 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.173    ff7/sum__0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.290 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.290    ff7/sum__0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.407    ff7/sum__0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.524    ff7/sum__0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.763 r  ff7/sum__0_carry__4/O[2]
                         net (fo=8, routed)           1.717     6.480    ff7/sum[22]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.781 r  ff7/binary[19]_i_12/O
                         net (fo=4, routed)           0.585     7.366    ff7/binary[19]_i_12_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.490 r  ff7/binary[17]_i_12/O
                         net (fo=5, routed)           1.015     8.505    ff7/binary[17]_i_12_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  ff7/binary[14]_i_12/O
                         net (fo=5, routed)           0.836     9.465    ff7/binary[14]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I3_O)        0.124     9.589 r  ff7/binary[10]_i_12/O
                         net (fo=4, routed)           1.839    11.428    ff7/binary[10]_i_12_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    11.552 r  ff7/binary[9]_i_10/O
                         net (fo=6, routed)           1.263    12.814    ff7/binary[9]_i_10_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    12.938 r  ff7/binary[6]_i_10/O
                         net (fo=6, routed)           0.865    13.803    ff7/binary[6]_i_10_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124    13.927 r  ff7/binary[2]_i_11/O
                         net (fo=3, routed)           0.599    14.526    ff7/binary[2]_i_11_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124    14.650 r  ff7/binary[0]_i_9/O
                         net (fo=1, routed)           0.817    15.467    ff7/binary[0]_i_9_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I2_O)        0.124    15.591 r  ff7/binary[0]_i_5/O
                         net (fo=1, routed)           0.674    16.266    ff6/binary_reg[0]_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  ff6/binary[0]_i_3/O
                         net (fo=1, routed)           0.512    16.902    ff6/binary[0]_i_3_n_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I2_O)        0.124    17.026 r  ff6/binary[0]_i_1/O
                         net (fo=1, routed)           0.000    17.026    ff15/D[0]
    SLICE_X4Y87          FDCE                                         r  ff15/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.599    10.022    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  ff15/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.978ns  (logic 3.554ns (20.933%)  route 13.424ns (79.067%))
  Logic Levels:           19  (CARRY4=6 FDCE=1 LUT3=1 LUT4=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=15, routed)          2.417     2.935    ff6/NUMBER_1_OUT[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.059 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.602     3.660    ff7/binary[0]_i_5_0[2]
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.056 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.056    ff7/sum__0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.173 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.173    ff7/sum__0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.290 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.290    ff7/sum__0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.407    ff7/sum__0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.524    ff7/sum__0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.763 r  ff7/sum__0_carry__4/O[2]
                         net (fo=8, routed)           1.717     6.480    ff7/sum[22]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.781 r  ff7/binary[19]_i_12/O
                         net (fo=4, routed)           0.585     7.366    ff7/binary[19]_i_12_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.490 r  ff7/binary[17]_i_12/O
                         net (fo=5, routed)           1.015     8.505    ff7/binary[17]_i_12_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  ff7/binary[14]_i_12/O
                         net (fo=5, routed)           0.836     9.465    ff7/binary[14]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I3_O)        0.124     9.589 r  ff7/binary[10]_i_12/O
                         net (fo=4, routed)           1.839    11.428    ff7/binary[10]_i_12_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    11.552 r  ff7/binary[9]_i_10/O
                         net (fo=6, routed)           1.263    12.814    ff7/binary[9]_i_10_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    12.938 r  ff7/binary[6]_i_10/O
                         net (fo=6, routed)           0.655    13.593    ff7/binary[6]_i_10_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124    13.717 r  ff7/binary[3]_i_10/O
                         net (fo=4, routed)           0.517    14.234    ff7/binary[3]_i_10_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124    14.358 r  ff7/binary[3]_i_6/O
                         net (fo=1, routed)           1.239    15.597    ff6/binary_reg[3]_i_2_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.721 r  ff6/binary[3]_i_4/O
                         net (fo=1, routed)           0.000    15.721    ff6/binary[3]_i_4_n_0
    SLICE_X13Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    15.938 r  ff6/binary_reg[3]_i_2/O
                         net (fo=1, routed)           0.741    16.679    ff15/binary_reg[3]_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.299    16.978 r  ff15/binary[3]_i_1/O
                         net (fo=1, routed)           0.000    16.978    ff15/binary[3]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  ff15/binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    10.021    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  ff15/binary_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.269ns  (logic 3.554ns (21.845%)  route 12.715ns (78.155%))
  Logic Levels:           19  (CARRY4=6 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=15, routed)          2.417     2.935    ff6/NUMBER_1_OUT[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.059 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.602     3.660    ff7/binary[0]_i_5_0[2]
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.056 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.056    ff7/sum__0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.173 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.173    ff7/sum__0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.290 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.290    ff7/sum__0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.407    ff7/sum__0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.524    ff7/sum__0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.763 r  ff7/sum__0_carry__4/O[2]
                         net (fo=8, routed)           1.717     6.480    ff7/sum[22]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.781 r  ff7/binary[19]_i_12/O
                         net (fo=4, routed)           0.585     7.366    ff7/binary[19]_i_12_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.490 r  ff7/binary[17]_i_12/O
                         net (fo=5, routed)           1.026     8.516    ff7/binary[17]_i_12_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.640 r  ff7/binary[13]_i_12/O
                         net (fo=4, routed)           0.844     9.483    ff7/binary[13]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I3_O)        0.124     9.607 r  ff7/binary[11]_i_12/O
                         net (fo=5, routed)           1.756    11.364    ff7/binary[11]_i_12_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    11.488 r  ff7/binary[8]_i_12/O
                         net (fo=5, routed)           0.974    12.461    ff7/binary[8]_i_12_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.124    12.585 r  ff7/binary[5]_i_12/O
                         net (fo=5, routed)           0.974    13.559    ff7/binary[5]_i_12_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124    13.683 r  ff7/binary[4]_i_10/O
                         net (fo=1, routed)           0.804    14.488    ff7/binary[4]_i_10_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124    14.612 r  ff7/binary[4]_i_6/O
                         net (fo=1, routed)           0.567    15.179    ff6/binary_reg[4]_i_2_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    15.303 r  ff6/binary[4]_i_4/O
                         net (fo=1, routed)           0.000    15.303    ff6/binary[4]_i_4_n_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I1_O)      0.217    15.520 r  ff6/binary_reg[4]_i_2/O
                         net (fo=1, routed)           0.450    15.970    ff15/binary_reg[4]_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.299    16.269 r  ff15/binary[4]_i_1/O
                         net (fo=1, routed)           0.000    16.269    ff15/binary[4]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  ff15/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    10.021    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  ff15/binary_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.223ns  (logic 3.631ns (22.382%)  route 12.592ns (77.618%))
  Logic Levels:           19  (CARRY4=7 FDCE=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=15, routed)          2.417     2.935    ff6/NUMBER_1_OUT[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.059 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.602     3.660    ff7/binary[0]_i_5_0[2]
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.056 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.056    ff7/sum__0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.173 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.173    ff7/sum__0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.290 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.290    ff7/sum__0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.407    ff7/sum__0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.524    ff7/sum__0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.641 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.641    ff7/sum__0_carry__4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.964 r  ff7/sum__0_carry__5/O[1]
                         net (fo=11, routed)          1.498     6.462    ff7/sum[25]
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.306     6.768 r  ff7/binary[20]_i_11/O
                         net (fo=5, routed)           0.854     7.622    ff7/binary[20]_i_11_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.746 r  ff7/binary[17]_i_11/O
                         net (fo=5, routed)           0.831     8.577    ff7/binary[17]_i_11_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  ff7/binary[13]_i_11/O
                         net (fo=4, routed)           1.292     9.993    ff7/binary[13]_i_11_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.124    10.117 r  ff7/binary[11]_i_11/O
                         net (fo=5, routed)           1.497    11.614    ff7/binary[11]_i_11_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    11.738 r  ff7/binary[8]_i_11/O
                         net (fo=5, routed)           0.898    12.636    ff7/binary[8]_i_11_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124    12.760 r  ff7/binary[6]_i_9/O
                         net (fo=6, routed)           1.312    14.072    ff7/binary[6]_i_9_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  ff7/binary[6]_i_6/O
                         net (fo=1, routed)           0.525    14.721    ff6/binary_reg[6]_i_2_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124    14.845 r  ff6/binary[6]_i_4/O
                         net (fo=1, routed)           0.000    14.845    ff6/binary[6]_i_4_n_0
    SLICE_X8Y85          MUXF7 (Prop_muxf7_I1_O)      0.214    15.059 r  ff6/binary_reg[6]_i_2/O
                         net (fo=1, routed)           0.867    15.926    ff15/binary_reg[6]_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.297    16.223 r  ff15/binary[6]_i_1/O
                         net (fo=1, routed)           0.000    16.223    ff15/binary[6]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  ff15/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    10.021    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  ff15/binary_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.885ns  (logic 3.661ns (23.047%)  route 12.224ns (76.953%))
  Logic Levels:           18  (CARRY4=6 FDCE=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=15, routed)          2.417     2.935    ff6/NUMBER_1_OUT[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.059 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.602     3.660    ff7/binary[0]_i_5_0[2]
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.056 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.056    ff7/sum__0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.173 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.173    ff7/sum__0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.290 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.290    ff7/sum__0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.407    ff7/sum__0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.524    ff7/sum__0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.763 r  ff7/sum__0_carry__4/O[2]
                         net (fo=8, routed)           1.717     6.480    ff7/sum[22]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.781 r  ff7/binary[19]_i_12/O
                         net (fo=4, routed)           0.585     7.366    ff7/binary[19]_i_12_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.490 r  ff7/binary[17]_i_12/O
                         net (fo=5, routed)           1.015     8.505    ff7/binary[17]_i_12_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  ff7/binary[14]_i_12/O
                         net (fo=5, routed)           0.836     9.465    ff7/binary[14]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I3_O)        0.124     9.589 r  ff7/binary[10]_i_12/O
                         net (fo=4, routed)           1.839    11.428    ff7/binary[10]_i_12_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    11.552 r  ff7/binary[9]_i_10/O
                         net (fo=6, routed)           1.095    12.646    ff7/binary[9]_i_10_n_0
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152    12.798 r  ff7/binary[8]_i_10/O
                         net (fo=1, routed)           0.945    13.743    ff7/binary[8]_i_10_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.332    14.075 r  ff7/binary[8]_i_6/O
                         net (fo=1, routed)           0.534    14.609    ff6/binary_reg[8]_i_2_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124    14.733 r  ff6/binary[8]_i_4/O
                         net (fo=1, routed)           0.000    14.733    ff6/binary[8]_i_4_n_0
    SLICE_X8Y86          MUXF7 (Prop_muxf7_I1_O)      0.214    14.947 r  ff6/binary_reg[8]_i_2/O
                         net (fo=1, routed)           0.641    15.588    ff15/binary_reg[8]_0
    SLICE_X6Y87          LUT4 (Prop_lut4_I2_O)        0.297    15.885 r  ff15/binary[8]_i_1/O
                         net (fo=1, routed)           0.000    15.885    ff15/binary[8]_i_1_n_0
    SLICE_X6Y87          FDCE                                         r  ff15/binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.599    10.022    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDCE                                         r  ff15/binary_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.700ns  (logic 3.425ns (21.815%)  route 12.275ns (78.185%))
  Logic Levels:           18  (CARRY4=6 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=15, routed)          2.417     2.935    ff6/NUMBER_1_OUT[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.059 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.602     3.660    ff7/binary[0]_i_5_0[2]
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.056 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.056    ff7/sum__0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.173 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.173    ff7/sum__0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.290 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.290    ff7/sum__0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.407    ff7/sum__0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.524    ff7/sum__0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.763 r  ff7/sum__0_carry__4/O[2]
                         net (fo=8, routed)           1.717     6.480    ff7/sum[22]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.781 r  ff7/binary[19]_i_12/O
                         net (fo=4, routed)           0.585     7.366    ff7/binary[19]_i_12_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.490 r  ff7/binary[17]_i_12/O
                         net (fo=5, routed)           1.015     8.505    ff7/binary[17]_i_12_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  ff7/binary[14]_i_12/O
                         net (fo=5, routed)           0.836     9.465    ff7/binary[14]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I3_O)        0.124     9.589 r  ff7/binary[10]_i_12/O
                         net (fo=4, routed)           1.839    11.428    ff7/binary[10]_i_12_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    11.552 r  ff7/binary[9]_i_10/O
                         net (fo=6, routed)           1.095    12.646    ff7/binary[9]_i_10_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.124    12.770 r  ff7/binary[7]_i_10/O
                         net (fo=1, routed)           0.283    13.053    ff7/binary[7]_i_10_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    13.177 r  ff7/binary[7]_i_6/O
                         net (fo=1, routed)           1.052    14.230    ff6/binary_reg[7]_i_2_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.354 r  ff6/binary[7]_i_4/O
                         net (fo=1, routed)           0.000    14.354    ff6/binary[7]_i_4_n_0
    SLICE_X10Y84         MUXF7 (Prop_muxf7_I1_O)      0.214    14.568 r  ff6/binary_reg[7]_i_2/O
                         net (fo=1, routed)           0.836    15.403    ff15/binary_reg[7]_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I2_O)        0.297    15.700 r  ff15/binary[7]_i_1/O
                         net (fo=1, routed)           0.000    15.700    ff15/binary[7]_i_1_n_0
    SLICE_X5Y85          FDCE                                         r  ff15/binary_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    10.021    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  ff15/binary_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.741ns  (logic 3.537ns (23.995%)  route 11.204ns (76.005%))
  Logic Levels:           17  (CARRY4=6 FDCE=1 LUT3=2 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X14Y84         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=15, routed)          2.417     2.935    ff6/NUMBER_1_OUT[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.059 r  ff6/sum__0_carry_i_1/O
                         net (fo=1, routed)           0.602     3.660    ff7/binary[0]_i_5_0[2]
    SLICE_X12Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.056 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.056    ff7/sum__0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.173 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.173    ff7/sum__0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.290 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.290    ff7/sum__0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.407    ff7/sum__0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.524    ff7/sum__0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.763 r  ff7/sum__0_carry__4/O[2]
                         net (fo=8, routed)           1.717     6.480    ff7/sum[22]
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.301     6.781 r  ff7/binary[19]_i_12/O
                         net (fo=4, routed)           0.585     7.366    ff7/binary[19]_i_12_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.490 r  ff7/binary[17]_i_12/O
                         net (fo=5, routed)           1.026     8.516    ff7/binary[17]_i_12_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.640 r  ff7/binary[13]_i_12/O
                         net (fo=4, routed)           0.844     9.483    ff7/binary[13]_i_12_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I3_O)        0.124     9.607 r  ff7/binary[11]_i_12/O
                         net (fo=5, routed)           1.418    11.025    ff7/binary[11]_i_12_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.153    11.178 r  ff7/binary[11]_i_10/O
                         net (fo=1, routed)           0.692    11.870    ff7/binary[11]_i_10_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.331    12.201 r  ff7/binary[11]_i_6/O
                         net (fo=1, routed)           0.869    13.070    ff6/binary_reg[11]_i_2_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I0_O)        0.124    13.194 r  ff6/binary[11]_i_4/O
                         net (fo=1, routed)           0.000    13.194    ff6/binary[11]_i_4_n_0
    SLICE_X8Y87          MUXF7 (Prop_muxf7_I1_O)      0.214    13.408 r  ff6/binary_reg[11]_i_2/O
                         net (fo=1, routed)           1.035    14.444    ff15/binary_reg[11]_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I0_O)        0.297    14.741 r  ff15/binary[11]_i_1/O
                         net (fo=1, routed)           0.000    14.741    ff15/binary[11]_i_1_n_0
    SLICE_X6Y88          FDCE                                         r  ff15/binary_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.600    10.023    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  ff15/binary_reg[11]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff6/buffer_size_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff15/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.076%)  route 0.345ns (59.924%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  ff6/buffer_size_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff6/buffer_size_reg[0]/Q
                         net (fo=109, routed)         0.145     0.286    ff6/BUFFER_SIZE_OUT[0]
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.045     0.331 r  ff6/binary[2]_i_2/O
                         net (fo=1, routed)           0.200     0.531    ff15/binary_reg[2]_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.576 r  ff15/binary[2]_i_1/O
                         net (fo=1, routed)           0.000     0.576    ff15/binary[2]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  ff15/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.870     7.035    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  ff15/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.167ns (28.676%)  route 0.415ns (71.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.415     0.582    ff15/AR[0]
    SLICE_X7Y96          FDCE                                         f  ff15/bcds_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  ff15/bcds_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.167ns (28.676%)  route 0.415ns (71.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.415     0.582    ff15/AR[0]
    SLICE_X7Y96          FDCE                                         f  ff15/bcds_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  ff15/bcds_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.167ns (28.676%)  route 0.415ns (71.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.415     0.582    ff15/AR[0]
    SLICE_X7Y96          FDCE                                         f  ff15/bcds_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  ff15/bcds_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.167ns (28.676%)  route 0.415ns (71.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.415     0.582    ff15/AR[0]
    SLICE_X7Y96          FDCE                                         f  ff15/bcds_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  ff15/bcds_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.167ns (28.676%)  route 0.415ns (71.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.415     0.582    ff15/AR[0]
    SLICE_X7Y96          FDCE                                         f  ff15/bcds_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  ff15/bcds_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.167ns (28.676%)  route 0.415ns (71.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.415     0.582    ff15/AR[0]
    SLICE_X7Y96          FDCE                                         f  ff15/bcds_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  ff15/bcds_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.167ns (28.676%)  route 0.415ns (71.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.415     0.582    ff15/AR[0]
    SLICE_X7Y96          FDCE                                         f  ff15/bcds_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  ff15/bcds_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.167ns (28.676%)  route 0.415ns (71.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.415     0.582    ff15/AR[0]
    SLICE_X7Y96          FDCE                                         f  ff15/bcds_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  ff15/bcds_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_out_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.167ns (28.517%)  route 0.419ns (71.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.419     0.586    ff15/AR[0]
    SLICE_X4Y95          FDCE                                         f  ff15/bcds_out_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  ff15/bcds_out_reg_reg[12]/C  (IS_INVERTED)





