   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f30x_fmc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.fmc_wscnt_set,"ax",%progbits
  16              		.align	1
  17              		.global	fmc_wscnt_set
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	fmc_wscnt_set:
  25              	.LFB116:
  26              		.file 1 "../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c"
   1:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
   2:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \file    gd32f30x_fmc.c
   3:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief   FMC driver
   4:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
   5:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
   7:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
   8:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*
   9:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  11:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  14:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        specific prior written permission.
  22:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  23:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  34:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  35:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  36:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** #include "gd32f30x_fmc.h"
  37:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  38:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  39:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      set the wait state counter value
  40:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  wscnt:wait state counter value
  41:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        WS_WSCNT_0: FMC 0 wait
  42:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        WS_WSCNT_1: FMC 1 wait
  43:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        WS_WSCNT_2: FMC 2 wait
  44:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
  45:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
  46:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  47:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_wscnt_set(uint32_t wscnt)
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
  27              		.loc 1 48 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              		.cfi_def_cfa_offset 24
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint32_t reg;
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
  51:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     reg = FMC_WS;
  40              		.loc 1 51 11
  41 0008 084B     		ldr	r3, .L2
  42              		.loc 1 51 9
  43 000a 1B68     		ldr	r3, [r3]
  44 000c FB60     		str	r3, [r7, #12]
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the wait state counter value */
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     reg &= ~FMC_WS_WSCNT;
  45              		.loc 1 53 9
  46 000e FB68     		ldr	r3, [r7, #12]
  47 0010 23F00703 		bic	r3, r3, #7
  48 0014 FB60     		str	r3, [r7, #12]
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_WS = (reg | wscnt);
  49              		.loc 1 54 5
  50 0016 0549     		ldr	r1, .L2
  51              		.loc 1 54 19
  52 0018 FA68     		ldr	r2, [r7, #12]
  53 001a 7B68     		ldr	r3, [r7, #4]
  54 001c 1343     		orrs	r3, r3, r2
  55              		.loc 1 54 12
  56 001e 0B60     		str	r3, [r1]
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
  57              		.loc 1 55 1
  58 0020 00BF     		nop
  59 0022 1437     		adds	r7, r7, #20
  60              		.cfi_def_cfa_offset 4
  61 0024 BD46     		mov	sp, r7
  62              		.cfi_def_cfa_register 13
  63              		@ sp needed
  64 0026 80BC     		pop	{r7}
  65              		.cfi_restore 7
  66              		.cfi_def_cfa_offset 0
  67 0028 7047     		bx	lr
  68              	.L3:
  69 002a 00BF     		.align	2
  70              	.L2:
  71 002c 00200240 		.word	1073881088
  72              		.cfi_endproc
  73              	.LFE116:
  75              		.section	.text.fmc_unlock,"ax",%progbits
  76              		.align	1
  77              		.global	fmc_unlock
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  81              		.fpu softvfp
  83              	fmc_unlock:
  84              	.LFB117:
  56:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the main FMC operation
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
  62:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_unlock(void)
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
  85              		.loc 1 64 1
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 1, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  90 0000 80B4     		push	{r7}
  91              		.cfi_def_cfa_offset 4
  92              		.cfi_offset 7, -4
  93 0002 00AF     		add	r7, sp, #0
  94              		.cfi_def_cfa_register 7
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((RESET != (FMC_CTL0 & FMC_CTL0_LK))){
  95              		.loc 1 65 19
  96 0004 104B     		ldr	r3, .L8
  97 0006 1B68     		ldr	r3, [r3]
  98              		.loc 1 65 28
  99 0008 03F08003 		and	r3, r3, #128
 100              		.loc 1 65 7
 101 000c 002B     		cmp	r3, #0
 102 000e 05D0     		beq	.L5
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
  67:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY0;
 103              		.loc 1 67 9
 104 0010 0E4B     		ldr	r3, .L8+4
 105              		.loc 1 67 18
 106 0012 0F4A     		ldr	r2, .L8+8
 107 0014 1A60     		str	r2, [r3]
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY1;
 108              		.loc 1 68 9
 109 0016 0D4B     		ldr	r3, .L8+4
 110              		.loc 1 68 18
 111 0018 0E4A     		ldr	r2, .L8+12
 112 001a 1A60     		str	r2, [r3]
 113              	.L5:
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 114              		.loc 1 70 25
 115 001c 0E4B     		ldr	r3, .L8+16
 116 001e 1B88     		ldrh	r3, [r3]
 117              		.loc 1 70 7
 118 0020 B3F5007F 		cmp	r3, #512
 119 0024 0BD9     		bls	.L7
  71:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
  72:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(RESET != (FMC_CTL1 & FMC_CTL1_LK)){
 120              		.loc 1 72 22
 121 0026 0D4B     		ldr	r3, .L8+20
 122 0028 1B68     		ldr	r3, [r3]
 123              		.loc 1 72 31
 124 002a 03F08003 		and	r3, r3, #128
 125              		.loc 1 72 11
 126 002e 002B     		cmp	r3, #0
 127 0030 05D0     		beq	.L7
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_KEY1 = UNLOCK_KEY0;
 128              		.loc 1 73 13
 129 0032 0B4B     		ldr	r3, .L8+24
 130              		.loc 1 73 22
 131 0034 064A     		ldr	r2, .L8+8
 132 0036 1A60     		str	r2, [r3]
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_KEY1 = UNLOCK_KEY1;
 133              		.loc 1 74 13
 134 0038 094B     		ldr	r3, .L8+24
 135              		.loc 1 74 22
 136 003a 064A     		ldr	r2, .L8+12
 137 003c 1A60     		str	r2, [r3]
 138              	.L7:
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
  76:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
  77:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 139              		.loc 1 77 1
 140 003e 00BF     		nop
 141 0040 BD46     		mov	sp, r7
 142              		.cfi_def_cfa_register 13
 143              		@ sp needed
 144 0042 80BC     		pop	{r7}
 145              		.cfi_restore 7
 146              		.cfi_def_cfa_offset 0
 147 0044 7047     		bx	lr
 148              	.L9:
 149 0046 00BF     		.align	2
 150              	.L8:
 151 0048 10200240 		.word	1073881104
 152 004c 04200240 		.word	1073881092
 153 0050 23016745 		.word	1164378403
 154 0054 AB89EFCD 		.word	-839939669
 155 0058 E0F7FF1F 		.word	536868832
 156 005c 50200240 		.word	1073881168
 157 0060 44200240 		.word	1073881156
 158              		.cfi_endproc
 159              	.LFE117:
 161              		.section	.text.fmc_bank0_unlock,"ax",%progbits
 162              		.align	1
 163              		.global	fmc_bank0_unlock
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu softvfp
 169              	fmc_bank0_unlock:
 170              	.LFB118:
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the FMC bank0 operation 
  81:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for all GD32F30x devices.
  82:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash more than 512KB, this function unlocks bank0.
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash no more than 512KB and it is equivalent to fmc_unlock funct
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
  86:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
  87:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank0_unlock(void)
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 171              		.loc 1 89 1
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 1, uses_anonymous_args = 0
 175              		@ link register save eliminated.
 176 0000 80B4     		push	{r7}
 177              		.cfi_def_cfa_offset 4
 178              		.cfi_offset 7, -4
 179 0002 00AF     		add	r7, sp, #0
 180              		.cfi_def_cfa_register 7
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((RESET != (FMC_CTL0 & FMC_CTL0_LK))){
 181              		.loc 1 90 19
 182 0004 074B     		ldr	r3, .L13
 183 0006 1B68     		ldr	r3, [r3]
 184              		.loc 1 90 28
 185 0008 03F08003 		and	r3, r3, #128
 186              		.loc 1 90 7
 187 000c 002B     		cmp	r3, #0
 188 000e 05D0     		beq	.L12
  91:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
  92:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY0;
 189              		.loc 1 92 9
 190 0010 054B     		ldr	r3, .L13+4
 191              		.loc 1 92 18
 192 0012 064A     		ldr	r2, .L13+8
 193 0014 1A60     		str	r2, [r3]
  93:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY1;
 194              		.loc 1 93 9
 195 0016 044B     		ldr	r3, .L13+4
 196              		.loc 1 93 18
 197 0018 054A     		ldr	r2, .L13+12
 198 001a 1A60     		str	r2, [r3]
 199              	.L12:
  94:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 200              		.loc 1 95 1
 201 001c 00BF     		nop
 202 001e BD46     		mov	sp, r7
 203              		.cfi_def_cfa_register 13
 204              		@ sp needed
 205 0020 80BC     		pop	{r7}
 206              		.cfi_restore 7
 207              		.cfi_def_cfa_offset 0
 208 0022 7047     		bx	lr
 209              	.L14:
 210              		.align	2
 211              	.L13:
 212 0024 10200240 		.word	1073881104
 213 0028 04200240 		.word	1073881092
 214 002c 23016745 		.word	1164378403
 215 0030 AB89EFCD 		.word	-839939669
 216              		.cfi_endproc
 217              	.LFE118:
 219              		.section	.text.fmc_bank1_unlock,"ax",%progbits
 220              		.align	1
 221              		.global	fmc_bank1_unlock
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 225              		.fpu softvfp
 227              	fmc_bank1_unlock:
 228              	.LFB119:
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
  97:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
  98:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the FMC bank1 operation 
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for GD32F30x with flash more than 512KB.
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank1_unlock(void)
 105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 229              		.loc 1 105 1
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 1, uses_anonymous_args = 0
 233              		@ link register save eliminated.
 234 0000 80B4     		push	{r7}
 235              		.cfi_def_cfa_offset 4
 236              		.cfi_offset 7, -4
 237 0002 00AF     		add	r7, sp, #0
 238              		.cfi_def_cfa_register 7
 106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((RESET != (FMC_CTL1 & FMC_CTL1_LK))){
 239              		.loc 1 106 19
 240 0004 074B     		ldr	r3, .L18
 241 0006 1B68     		ldr	r3, [r3]
 242              		.loc 1 106 28
 243 0008 03F08003 		and	r3, r3, #128
 244              		.loc 1 106 7
 245 000c 002B     		cmp	r3, #0
 246 000e 05D0     		beq	.L17
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC unlock key */
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY1 = UNLOCK_KEY0;
 247              		.loc 1 108 9
 248 0010 054B     		ldr	r3, .L18+4
 249              		.loc 1 108 18
 250 0012 064A     		ldr	r2, .L18+8
 251 0014 1A60     		str	r2, [r3]
 109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_KEY1 = UNLOCK_KEY1;
 252              		.loc 1 109 9
 253 0016 044B     		ldr	r3, .L18+4
 254              		.loc 1 109 18
 255 0018 054A     		ldr	r2, .L18+12
 256 001a 1A60     		str	r2, [r3]
 257              	.L17:
 110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 258              		.loc 1 111 1
 259 001c 00BF     		nop
 260 001e BD46     		mov	sp, r7
 261              		.cfi_def_cfa_register 13
 262              		@ sp needed
 263 0020 80BC     		pop	{r7}
 264              		.cfi_restore 7
 265              		.cfi_def_cfa_offset 0
 266 0022 7047     		bx	lr
 267              	.L19:
 268              		.align	2
 269              	.L18:
 270 0024 50200240 		.word	1073881168
 271 0028 44200240 		.word	1073881156
 272 002c 23016745 		.word	1164378403
 273 0030 AB89EFCD 		.word	-839939669
 274              		.cfi_endproc
 275              	.LFE119:
 277              		.section	.text.fmc_lock,"ax",%progbits
 278              		.align	1
 279              		.global	fmc_lock
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 283              		.fpu softvfp
 285              	fmc_lock:
 286              	.LFB120:
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the main FMC operation
 115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_lock(void)
 120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 287              		.loc 1 120 1
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 1, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 292 0000 80B4     		push	{r7}
 293              		.cfi_def_cfa_offset 4
 294              		.cfi_offset 7, -4
 295 0002 00AF     		add	r7, sp, #0
 296              		.cfi_def_cfa_register 7
 121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the LK bit */
 122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL0 |= FMC_CTL0_LK;
 297              		.loc 1 122 14
 298 0004 0A4B     		ldr	r3, .L23
 299 0006 1B68     		ldr	r3, [r3]
 300 0008 094A     		ldr	r2, .L23
 301 000a 43F08003 		orr	r3, r3, #128
 302 000e 1360     		str	r3, [r2]
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 303              		.loc 1 124 25
 304 0010 084B     		ldr	r3, .L23+4
 305 0012 1B88     		ldrh	r3, [r3]
 306              		.loc 1 124 7
 307 0014 B3F5007F 		cmp	r3, #512
 308 0018 05D9     		bls	.L22
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the LK bit */
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_LK;
 309              		.loc 1 126 18
 310 001a 074B     		ldr	r3, .L23+8
 311 001c 1B68     		ldr	r3, [r3]
 312 001e 064A     		ldr	r2, .L23+8
 313 0020 43F08003 		orr	r3, r3, #128
 314 0024 1360     		str	r3, [r2]
 315              	.L22:
 127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 316              		.loc 1 128 1
 317 0026 00BF     		nop
 318 0028 BD46     		mov	sp, r7
 319              		.cfi_def_cfa_register 13
 320              		@ sp needed
 321 002a 80BC     		pop	{r7}
 322              		.cfi_restore 7
 323              		.cfi_def_cfa_offset 0
 324 002c 7047     		bx	lr
 325              	.L24:
 326 002e 00BF     		.align	2
 327              	.L23:
 328 0030 10200240 		.word	1073881104
 329 0034 E0F7FF1F 		.word	536868832
 330 0038 50200240 		.word	1073881168
 331              		.cfi_endproc
 332              	.LFE120:
 334              		.section	.text.fmc_bank0_lock,"ax",%progbits
 335              		.align	1
 336              		.global	fmc_bank0_lock
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 340              		.fpu softvfp
 342              	fmc_bank0_lock:
 343              	.LFB121:
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the FMC bank0 operation
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for all GD32F30X devices.
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash more than 512KB, this function locks bank0.
 134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 for GD32F30x with flash no more than 512KB and it is equivalent to fmc_lock functio
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank0_lock(void)
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 344              		.loc 1 140 1
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 1, uses_anonymous_args = 0
 348              		@ link register save eliminated.
 349 0000 80B4     		push	{r7}
 350              		.cfi_def_cfa_offset 4
 351              		.cfi_offset 7, -4
 352 0002 00AF     		add	r7, sp, #0
 353              		.cfi_def_cfa_register 7
 141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the LK bit*/
 142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL0 |= FMC_CTL0_LK;
 354              		.loc 1 142 14
 355 0004 044B     		ldr	r3, .L26
 356 0006 1B68     		ldr	r3, [r3]
 357 0008 034A     		ldr	r2, .L26
 358 000a 43F08003 		orr	r3, r3, #128
 359 000e 1360     		str	r3, [r2]
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 360              		.loc 1 143 1
 361 0010 00BF     		nop
 362 0012 BD46     		mov	sp, r7
 363              		.cfi_def_cfa_register 13
 364              		@ sp needed
 365 0014 80BC     		pop	{r7}
 366              		.cfi_restore 7
 367              		.cfi_def_cfa_offset 0
 368 0016 7047     		bx	lr
 369              	.L27:
 370              		.align	2
 371              	.L26:
 372 0018 10200240 		.word	1073881104
 373              		.cfi_endproc
 374              	.LFE121:
 376              		.section	.text.fmc_bank1_lock,"ax",%progbits
 377              		.align	1
 378              		.global	fmc_bank1_lock
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 382              		.fpu softvfp
 384              	fmc_bank1_lock:
 385              	.LFB122:
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the FMC bank1 operation
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 this function can be used for GD32F30x with flash more than 512KB.
 148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_bank1_lock(void)
 153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 386              		.loc 1 153 1
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 1, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 391 0000 80B4     		push	{r7}
 392              		.cfi_def_cfa_offset 4
 393              		.cfi_offset 7, -4
 394 0002 00AF     		add	r7, sp, #0
 395              		.cfi_def_cfa_register 7
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* set the LK bit*/
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL1 |= FMC_CTL1_LK;
 396              		.loc 1 155 14
 397 0004 044B     		ldr	r3, .L29
 398 0006 1B68     		ldr	r3, [r3]
 399 0008 034A     		ldr	r2, .L29
 400 000a 43F08003 		orr	r3, r3, #128
 401 000e 1360     		str	r3, [r2]
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 402              		.loc 1 156 1
 403 0010 00BF     		nop
 404 0012 BD46     		mov	sp, r7
 405              		.cfi_def_cfa_register 13
 406              		@ sp needed
 407 0014 80BC     		pop	{r7}
 408              		.cfi_restore 7
 409              		.cfi_def_cfa_offset 0
 410 0016 7047     		bx	lr
 411              	.L30:
 412              		.align	2
 413              	.L29:
 414 0018 50200240 		.word	1073881168
 415              		.cfi_endproc
 416              	.LFE122:
 418              		.section	.text.fmc_page_erase,"ax",%progbits
 419              		.align	1
 420              		.global	fmc_page_erase
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
 424              		.fpu softvfp
 426              	fmc_page_erase:
 427              	.LFB123:
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase page
 160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  page_address: the page address to be erased.
 161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_page_erase(uint32_t page_address)
 165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 428              		.loc 1 165 1
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 16
 431              		@ frame_needed = 1, uses_anonymous_args = 0
 432 0000 80B5     		push	{r7, lr}
 433              		.cfi_def_cfa_offset 8
 434              		.cfi_offset 7, -8
 435              		.cfi_offset 14, -4
 436 0002 84B0     		sub	sp, sp, #16
 437              		.cfi_def_cfa_offset 24
 438 0004 00AF     		add	r7, sp, #0
 439              		.cfi_def_cfa_register 7
 440 0006 7860     		str	r0, [r7, #4]
 166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 441              		.loc 1 168 25
 442 0008 454B     		ldr	r3, .L37
 443 000a 1B88     		ldrh	r3, [r3]
 444              		.loc 1 168 7
 445 000c B3F5007F 		cmp	r3, #512
 446 0010 5AD9     		bls	.L32
 169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 447              		.loc 1 169 11
 448 0012 7B68     		ldr	r3, [r7, #4]
 449 0014 434A     		ldr	r2, .L37+4
 450 0016 9342     		cmp	r3, r2
 451 0018 26D2     		bcs	.L33
 170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 452              		.loc 1 170 25
 453 001a 4348     		ldr	r0, .L37+8
 454 001c FFF7FEFF 		bl	fmc_bank0_ready_wait
 455 0020 0346     		mov	r3, r0
 456 0022 FB73     		strb	r3, [r7, #15]
 171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 457              		.loc 1 172 15
 458 0024 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 459 0026 002B     		cmp	r3, #0
 460 0028 74D1     		bne	.L34
 173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 461              		.loc 1 173 26
 462 002a 404B     		ldr	r3, .L37+12
 463 002c 1B68     		ldr	r3, [r3]
 464 002e 3F4A     		ldr	r2, .L37+12
 465 0030 43F00203 		orr	r3, r3, #2
 466 0034 1360     		str	r3, [r2]
 174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR0 = page_address;
 467              		.loc 1 174 17
 468 0036 3E4A     		ldr	r2, .L37+16
 469              		.loc 1 174 27
 470 0038 7B68     		ldr	r3, [r7, #4]
 471 003a 1360     		str	r3, [r2]
 175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 472              		.loc 1 175 26
 473 003c 3B4B     		ldr	r3, .L37+12
 474 003e 1B68     		ldr	r3, [r3]
 475 0040 3A4A     		ldr	r2, .L37+12
 476 0042 43F04003 		orr	r3, r3, #64
 477 0046 1360     		str	r3, [r2]
 478              	.LBB14:
 479              	.LBB15:
 480              		.file 2 "../Firmware/CMSIS/core_cmInstr.h"
   1:../Firmware/CMSIS/core_cmInstr.h **** /**************************************************************************//**
   2:../Firmware/CMSIS/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../Firmware/CMSIS/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../Firmware/CMSIS/core_cmInstr.h ****  * @version  V3.01
   5:../Firmware/CMSIS/core_cmInstr.h ****  * @date     06. March 2012
   6:../Firmware/CMSIS/core_cmInstr.h ****  *
   7:../Firmware/CMSIS/core_cmInstr.h ****  * @note
   8:../Firmware/CMSIS/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../Firmware/CMSIS/core_cmInstr.h ****  *
  10:../Firmware/CMSIS/core_cmInstr.h ****  * @par
  11:../Firmware/CMSIS/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../Firmware/CMSIS/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../Firmware/CMSIS/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:../Firmware/CMSIS/core_cmInstr.h ****  *
  15:../Firmware/CMSIS/core_cmInstr.h ****  * @par
  16:../Firmware/CMSIS/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Firmware/CMSIS/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Firmware/CMSIS/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Firmware/CMSIS/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Firmware/CMSIS/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Firmware/CMSIS/core_cmInstr.h ****  *
  22:../Firmware/CMSIS/core_cmInstr.h ****  ******************************************************************************/
  23:../Firmware/CMSIS/core_cmInstr.h **** 
  24:../Firmware/CMSIS/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:../Firmware/CMSIS/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:../Firmware/CMSIS/core_cmInstr.h **** 
  27:../Firmware/CMSIS/core_cmInstr.h **** 
  28:../Firmware/CMSIS/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:../Firmware/CMSIS/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:../Firmware/CMSIS/core_cmInstr.h ****   Access to dedicated instructions
  31:../Firmware/CMSIS/core_cmInstr.h ****   @{
  32:../Firmware/CMSIS/core_cmInstr.h **** */
  33:../Firmware/CMSIS/core_cmInstr.h **** 
  34:../Firmware/CMSIS/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:../Firmware/CMSIS/core_cmInstr.h **** /* ARM armcc specific functions */
  36:../Firmware/CMSIS/core_cmInstr.h **** 
  37:../Firmware/CMSIS/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:../Firmware/CMSIS/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:../Firmware/CMSIS/core_cmInstr.h **** #endif
  40:../Firmware/CMSIS/core_cmInstr.h **** 
  41:../Firmware/CMSIS/core_cmInstr.h **** 
  42:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  No Operation
  43:../Firmware/CMSIS/core_cmInstr.h **** 
  44:../Firmware/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:../Firmware/CMSIS/core_cmInstr.h ****  */
  46:../Firmware/CMSIS/core_cmInstr.h **** #define __NOP                             __nop
  47:../Firmware/CMSIS/core_cmInstr.h **** 
  48:../Firmware/CMSIS/core_cmInstr.h **** 
  49:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:../Firmware/CMSIS/core_cmInstr.h **** 
  51:../Firmware/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:../Firmware/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
  53:../Firmware/CMSIS/core_cmInstr.h ****  */
  54:../Firmware/CMSIS/core_cmInstr.h **** #define __WFI                             __wfi
  55:../Firmware/CMSIS/core_cmInstr.h **** 
  56:../Firmware/CMSIS/core_cmInstr.h **** 
  57:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
  58:../Firmware/CMSIS/core_cmInstr.h **** 
  59:../Firmware/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:../Firmware/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:../Firmware/CMSIS/core_cmInstr.h ****  */
  62:../Firmware/CMSIS/core_cmInstr.h **** #define __WFE                             __wfe
  63:../Firmware/CMSIS/core_cmInstr.h **** 
  64:../Firmware/CMSIS/core_cmInstr.h **** 
  65:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Send Event
  66:../Firmware/CMSIS/core_cmInstr.h **** 
  67:../Firmware/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:../Firmware/CMSIS/core_cmInstr.h ****  */
  69:../Firmware/CMSIS/core_cmInstr.h **** #define __SEV                             __sev
  70:../Firmware/CMSIS/core_cmInstr.h **** 
  71:../Firmware/CMSIS/core_cmInstr.h **** 
  72:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:../Firmware/CMSIS/core_cmInstr.h **** 
  74:../Firmware/CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:../Firmware/CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:../Firmware/CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:../Firmware/CMSIS/core_cmInstr.h ****  */
  78:../Firmware/CMSIS/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:../Firmware/CMSIS/core_cmInstr.h **** 
  80:../Firmware/CMSIS/core_cmInstr.h **** 
  81:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:../Firmware/CMSIS/core_cmInstr.h **** 
  83:../Firmware/CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:../Firmware/CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:../Firmware/CMSIS/core_cmInstr.h ****  */
  86:../Firmware/CMSIS/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:../Firmware/CMSIS/core_cmInstr.h **** 
  88:../Firmware/CMSIS/core_cmInstr.h **** 
  89:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:../Firmware/CMSIS/core_cmInstr.h **** 
  91:../Firmware/CMSIS/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:../Firmware/CMSIS/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:../Firmware/CMSIS/core_cmInstr.h ****  */
  94:../Firmware/CMSIS/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:../Firmware/CMSIS/core_cmInstr.h **** 
  96:../Firmware/CMSIS/core_cmInstr.h **** 
  97:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:../Firmware/CMSIS/core_cmInstr.h **** 
  99:../Firmware/CMSIS/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:../Firmware/CMSIS/core_cmInstr.h **** 
 101:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:../Firmware/CMSIS/core_cmInstr.h ****     \return               Reversed value
 103:../Firmware/CMSIS/core_cmInstr.h ****  */
 104:../Firmware/CMSIS/core_cmInstr.h **** #define __REV                             __rev
 105:../Firmware/CMSIS/core_cmInstr.h **** 
 106:../Firmware/CMSIS/core_cmInstr.h **** 
 107:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:../Firmware/CMSIS/core_cmInstr.h **** 
 109:../Firmware/CMSIS/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:../Firmware/CMSIS/core_cmInstr.h **** 
 111:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:../Firmware/CMSIS/core_cmInstr.h ****     \return               Reversed value
 113:../Firmware/CMSIS/core_cmInstr.h ****  */
 114:../Firmware/CMSIS/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:../Firmware/CMSIS/core_cmInstr.h **** {
 116:../Firmware/CMSIS/core_cmInstr.h ****   rev16 r0, r0
 117:../Firmware/CMSIS/core_cmInstr.h ****   bx lr
 118:../Firmware/CMSIS/core_cmInstr.h **** }
 119:../Firmware/CMSIS/core_cmInstr.h **** 
 120:../Firmware/CMSIS/core_cmInstr.h **** 
 121:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:../Firmware/CMSIS/core_cmInstr.h **** 
 123:../Firmware/CMSIS/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:../Firmware/CMSIS/core_cmInstr.h **** 
 125:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../Firmware/CMSIS/core_cmInstr.h ****     \return               Reversed value
 127:../Firmware/CMSIS/core_cmInstr.h ****  */
 128:../Firmware/CMSIS/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:../Firmware/CMSIS/core_cmInstr.h **** {
 130:../Firmware/CMSIS/core_cmInstr.h ****   revsh r0, r0
 131:../Firmware/CMSIS/core_cmInstr.h ****   bx lr
 132:../Firmware/CMSIS/core_cmInstr.h **** }
 133:../Firmware/CMSIS/core_cmInstr.h **** 
 134:../Firmware/CMSIS/core_cmInstr.h **** 
 135:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:../Firmware/CMSIS/core_cmInstr.h **** 
 137:../Firmware/CMSIS/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:../Firmware/CMSIS/core_cmInstr.h **** 
 139:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:../Firmware/CMSIS/core_cmInstr.h ****     \return               Rotated value
 142:../Firmware/CMSIS/core_cmInstr.h ****  */
 143:../Firmware/CMSIS/core_cmInstr.h **** #define __ROR                             __ror
 144:../Firmware/CMSIS/core_cmInstr.h **** 
 145:../Firmware/CMSIS/core_cmInstr.h **** 
 146:../Firmware/CMSIS/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:../Firmware/CMSIS/core_cmInstr.h **** 
 148:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:../Firmware/CMSIS/core_cmInstr.h **** 
 150:../Firmware/CMSIS/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:../Firmware/CMSIS/core_cmInstr.h **** 
 152:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:../Firmware/CMSIS/core_cmInstr.h ****     \return               Reversed value
 154:../Firmware/CMSIS/core_cmInstr.h ****  */
 155:../Firmware/CMSIS/core_cmInstr.h **** #define __RBIT                            __rbit
 156:../Firmware/CMSIS/core_cmInstr.h **** 
 157:../Firmware/CMSIS/core_cmInstr.h **** 
 158:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:../Firmware/CMSIS/core_cmInstr.h **** 
 160:../Firmware/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:../Firmware/CMSIS/core_cmInstr.h **** 
 162:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:../Firmware/CMSIS/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:../Firmware/CMSIS/core_cmInstr.h ****  */
 165:../Firmware/CMSIS/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:../Firmware/CMSIS/core_cmInstr.h **** 
 167:../Firmware/CMSIS/core_cmInstr.h **** 
 168:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:../Firmware/CMSIS/core_cmInstr.h **** 
 170:../Firmware/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:../Firmware/CMSIS/core_cmInstr.h **** 
 172:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:../Firmware/CMSIS/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:../Firmware/CMSIS/core_cmInstr.h ****  */
 175:../Firmware/CMSIS/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:../Firmware/CMSIS/core_cmInstr.h **** 
 177:../Firmware/CMSIS/core_cmInstr.h **** 
 178:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:../Firmware/CMSIS/core_cmInstr.h **** 
 180:../Firmware/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:../Firmware/CMSIS/core_cmInstr.h **** 
 182:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:../Firmware/CMSIS/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:../Firmware/CMSIS/core_cmInstr.h ****  */
 185:../Firmware/CMSIS/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:../Firmware/CMSIS/core_cmInstr.h **** 
 187:../Firmware/CMSIS/core_cmInstr.h **** 
 188:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:../Firmware/CMSIS/core_cmInstr.h **** 
 190:../Firmware/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:../Firmware/CMSIS/core_cmInstr.h **** 
 192:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 193:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:../Firmware/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 195:../Firmware/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 196:../Firmware/CMSIS/core_cmInstr.h ****  */
 197:../Firmware/CMSIS/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:../Firmware/CMSIS/core_cmInstr.h **** 
 199:../Firmware/CMSIS/core_cmInstr.h **** 
 200:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:../Firmware/CMSIS/core_cmInstr.h **** 
 202:../Firmware/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:../Firmware/CMSIS/core_cmInstr.h **** 
 204:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 205:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:../Firmware/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 207:../Firmware/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 208:../Firmware/CMSIS/core_cmInstr.h ****  */
 209:../Firmware/CMSIS/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:../Firmware/CMSIS/core_cmInstr.h **** 
 211:../Firmware/CMSIS/core_cmInstr.h **** 
 212:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:../Firmware/CMSIS/core_cmInstr.h **** 
 214:../Firmware/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:../Firmware/CMSIS/core_cmInstr.h **** 
 216:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 217:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:../Firmware/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 219:../Firmware/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 220:../Firmware/CMSIS/core_cmInstr.h ****  */
 221:../Firmware/CMSIS/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:../Firmware/CMSIS/core_cmInstr.h **** 
 223:../Firmware/CMSIS/core_cmInstr.h **** 
 224:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:../Firmware/CMSIS/core_cmInstr.h **** 
 226:../Firmware/CMSIS/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:../Firmware/CMSIS/core_cmInstr.h **** 
 228:../Firmware/CMSIS/core_cmInstr.h ****  */
 229:../Firmware/CMSIS/core_cmInstr.h **** #define __CLREX                           __clrex
 230:../Firmware/CMSIS/core_cmInstr.h **** 
 231:../Firmware/CMSIS/core_cmInstr.h **** 
 232:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Signed Saturate
 233:../Firmware/CMSIS/core_cmInstr.h **** 
 234:../Firmware/CMSIS/core_cmInstr.h ****     This function saturates a signed value.
 235:../Firmware/CMSIS/core_cmInstr.h **** 
 236:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:../Firmware/CMSIS/core_cmInstr.h ****     \return             Saturated value
 239:../Firmware/CMSIS/core_cmInstr.h ****  */
 240:../Firmware/CMSIS/core_cmInstr.h **** #define __SSAT                            __ssat
 241:../Firmware/CMSIS/core_cmInstr.h **** 
 242:../Firmware/CMSIS/core_cmInstr.h **** 
 243:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:../Firmware/CMSIS/core_cmInstr.h **** 
 245:../Firmware/CMSIS/core_cmInstr.h ****     This function saturates an unsigned value.
 246:../Firmware/CMSIS/core_cmInstr.h **** 
 247:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:../Firmware/CMSIS/core_cmInstr.h ****     \return             Saturated value
 250:../Firmware/CMSIS/core_cmInstr.h ****  */
 251:../Firmware/CMSIS/core_cmInstr.h **** #define __USAT                            __usat
 252:../Firmware/CMSIS/core_cmInstr.h **** 
 253:../Firmware/CMSIS/core_cmInstr.h **** 
 254:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  Count leading zeros
 255:../Firmware/CMSIS/core_cmInstr.h **** 
 256:../Firmware/CMSIS/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:../Firmware/CMSIS/core_cmInstr.h **** 
 258:../Firmware/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:../Firmware/CMSIS/core_cmInstr.h ****     \return             number of leading zeros in value
 260:../Firmware/CMSIS/core_cmInstr.h ****  */
 261:../Firmware/CMSIS/core_cmInstr.h **** #define __CLZ                             __clz
 262:../Firmware/CMSIS/core_cmInstr.h **** 
 263:../Firmware/CMSIS/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:../Firmware/CMSIS/core_cmInstr.h **** 
 265:../Firmware/CMSIS/core_cmInstr.h **** 
 266:../Firmware/CMSIS/core_cmInstr.h **** 
 267:../Firmware/CMSIS/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:../Firmware/CMSIS/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:../Firmware/CMSIS/core_cmInstr.h **** 
 270:../Firmware/CMSIS/core_cmInstr.h **** #include <cmsis_iar.h>
 271:../Firmware/CMSIS/core_cmInstr.h **** 
 272:../Firmware/CMSIS/core_cmInstr.h **** 
 273:../Firmware/CMSIS/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:../Firmware/CMSIS/core_cmInstr.h **** /* TI CCS specific functions */
 275:../Firmware/CMSIS/core_cmInstr.h **** 
 276:../Firmware/CMSIS/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:../Firmware/CMSIS/core_cmInstr.h **** 
 278:../Firmware/CMSIS/core_cmInstr.h **** 
 279:../Firmware/CMSIS/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:../Firmware/CMSIS/core_cmInstr.h **** /* GNU gcc specific functions */
 281:../Firmware/CMSIS/core_cmInstr.h **** 
 282:../Firmware/CMSIS/core_cmInstr.h **** /** \brief  No Operation
 283:../Firmware/CMSIS/core_cmInstr.h **** 
 284:../Firmware/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:../Firmware/CMSIS/core_cmInstr.h ****  */
 286:../Firmware/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:../Firmware/CMSIS/core_cmInstr.h **** {
 288:../Firmware/CMSIS/core_cmInstr.h ****   __ASM volatile ("nop");
 481              		.loc 2 288 3
 482              		.syntax unified
 483              	@ 288 "../Firmware/CMSIS/core_cmInstr.h" 1
 484 0048 00BF     		nop
 485              	@ 0 "" 2
 289:../Firmware/CMSIS/core_cmInstr.h **** }
 486              		.loc 2 289 1
 487              		.thumb
 488              		.syntax unified
 489 004a 00BF     		nop
 490              	.LBE15:
 491              	.LBE14:
 492              	.LBB16:
 493              	.LBB17:
 288:../Firmware/CMSIS/core_cmInstr.h **** }
 494              		.loc 2 288 3
 495              		.syntax unified
 496              	@ 288 "../Firmware/CMSIS/core_cmInstr.h" 1
 497 004c 00BF     		nop
 498              	@ 0 "" 2
 499              		.loc 2 289 1
 500              		.thumb
 501              		.syntax unified
 502 004e 00BF     		nop
 503              	.LBE17:
 504              	.LBE16:
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 505              		.loc 1 179 29
 506 0050 3548     		ldr	r0, .L37+8
 507 0052 FFF7FEFF 		bl	fmc_bank0_ready_wait
 508 0056 0346     		mov	r3, r0
 509 0058 FB73     		strb	r3, [r7, #15]
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PER;
 510              		.loc 1 181 26
 511 005a 344B     		ldr	r3, .L37+12
 512 005c 1B68     		ldr	r3, [r3]
 513 005e 334A     		ldr	r2, .L37+12
 514 0060 23F00203 		bic	r3, r3, #2
 515 0064 1360     		str	r3, [r2]
 516 0066 55E0     		b	.L34
 517              	.L33:
 182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 518              		.loc 1 185 25
 519 0068 2F48     		ldr	r0, .L37+8
 520 006a FFF7FEFF 		bl	fmc_bank1_ready_wait
 521 006e 0346     		mov	r3, r0
 522 0070 FB73     		strb	r3, [r7, #15]
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* if the last operation is completed, start page erase */
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 523              		.loc 1 187 15
 524 0072 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 525 0074 002B     		cmp	r3, #0
 526 0076 4DD1     		bne	.L34
 188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 527              		.loc 1 188 26
 528 0078 2E4B     		ldr	r3, .L37+20
 529 007a 1B68     		ldr	r3, [r3]
 530 007c 2D4A     		ldr	r2, .L37+20
 531 007e 43F00203 		orr	r3, r3, #2
 532 0082 1360     		str	r3, [r2]
 189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_ADDR1 = page_address;
 533              		.loc 1 189 17
 534 0084 2C4A     		ldr	r2, .L37+24
 535              		.loc 1 189 27
 536 0086 7B68     		ldr	r3, [r7, #4]
 537 0088 1360     		str	r3, [r2]
 190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 538              		.loc 1 190 20
 539 008a 2C4B     		ldr	r3, .L37+28
 540 008c 1B68     		ldr	r3, [r3]
 541              		.loc 1 190 31
 542 008e 03F00203 		and	r3, r3, #2
 543              		.loc 1 190 19
 544 0092 002B     		cmp	r3, #0
 545 0094 02D0     		beq	.L35
 191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                     FMC_ADDR0 = page_address;
 546              		.loc 1 191 21
 547 0096 264A     		ldr	r2, .L37+16
 548              		.loc 1 191 31
 549 0098 7B68     		ldr	r3, [r7, #4]
 550 009a 1360     		str	r3, [r2]
 551              	.L35:
 192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 }
 193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_START;
 552              		.loc 1 193 26
 553 009c 254B     		ldr	r3, .L37+20
 554 009e 1B68     		ldr	r3, [r3]
 555 00a0 244A     		ldr	r2, .L37+20
 556 00a2 43F04003 		orr	r3, r3, #64
 557 00a6 1360     		str	r3, [r2]
 558              	.LBB18:
 559              	.LBB19:
 288:../Firmware/CMSIS/core_cmInstr.h **** }
 560              		.loc 2 288 3
 561              		.syntax unified
 562              	@ 288 "../Firmware/CMSIS/core_cmInstr.h" 1
 563 00a8 00BF     		nop
 564              	@ 0 "" 2
 565              		.loc 2 289 1
 566              		.thumb
 567              		.syntax unified
 568 00aa 00BF     		nop
 569              	.LBE19:
 570              	.LBE18:
 571              	.LBB20:
 572              	.LBB21:
 288:../Firmware/CMSIS/core_cmInstr.h **** }
 573              		.loc 2 288 3
 574              		.syntax unified
 575              	@ 288 "../Firmware/CMSIS/core_cmInstr.h" 1
 576 00ac 00BF     		nop
 577              	@ 0 "" 2
 578              		.loc 2 289 1
 579              		.thumb
 580              		.syntax unified
 581 00ae 00BF     		nop
 582              	.LBE21:
 583              	.LBE20:
 194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 __NOP();
 196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 584              		.loc 1 197 29
 585 00b0 1D48     		ldr	r0, .L37+8
 586 00b2 FFF7FEFF 		bl	fmc_bank1_ready_wait
 587 00b6 0346     		mov	r3, r0
 588 00b8 FB73     		strb	r3, [r7, #15]
 198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PER bit */
 199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PER;
 589              		.loc 1 199 26
 590 00ba 1E4B     		ldr	r3, .L37+20
 591 00bc 1B68     		ldr	r3, [r3]
 592 00be 1D4A     		ldr	r2, .L37+20
 593 00c0 23F00203 		bic	r3, r3, #2
 594 00c4 1360     		str	r3, [r2]
 595 00c6 25E0     		b	.L34
 596              	.L32:
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 597              		.loc 1 203 21
 598 00c8 1748     		ldr	r0, .L37+8
 599 00ca FFF7FEFF 		bl	fmc_bank0_ready_wait
 600 00ce 0346     		mov	r3, r0
 601 00d0 FB73     		strb	r3, [r7, #15]
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* if the last operation is completed, start page erase */
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 602              		.loc 1 205 11
 603 00d2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 604 00d4 002B     		cmp	r3, #0
 605 00d6 1DD1     		bne	.L34
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 606              		.loc 1 206 22
 607 00d8 144B     		ldr	r3, .L37+12
 608 00da 1B68     		ldr	r3, [r3]
 609 00dc 134A     		ldr	r2, .L37+12
 610 00de 43F00203 		orr	r3, r3, #2
 611 00e2 1360     		str	r3, [r2]
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_ADDR0 = page_address;
 612              		.loc 1 207 13
 613 00e4 124A     		ldr	r2, .L37+16
 614              		.loc 1 207 23
 615 00e6 7B68     		ldr	r3, [r7, #4]
 616 00e8 1360     		str	r3, [r2]
 208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 617              		.loc 1 208 22
 618 00ea 104B     		ldr	r3, .L37+12
 619 00ec 1B68     		ldr	r3, [r3]
 620 00ee 0F4A     		ldr	r2, .L37+12
 621 00f0 43F04003 		orr	r3, r3, #64
 622 00f4 1360     		str	r3, [r2]
 623              	.LBB22:
 624              	.LBB23:
 288:../Firmware/CMSIS/core_cmInstr.h **** }
 625              		.loc 2 288 3
 626              		.syntax unified
 627              	@ 288 "../Firmware/CMSIS/core_cmInstr.h" 1
 628 00f6 00BF     		nop
 629              	@ 0 "" 2
 630              		.loc 2 289 1
 631              		.thumb
 632              		.syntax unified
 633 00f8 00BF     		nop
 634              	.LBE23:
 635              	.LBE22:
 636              	.LBB24:
 637              	.LBB25:
 288:../Firmware/CMSIS/core_cmInstr.h **** }
 638              		.loc 2 288 3
 639              		.syntax unified
 640              	@ 288 "../Firmware/CMSIS/core_cmInstr.h" 1
 641 00fa 00BF     		nop
 642              	@ 0 "" 2
 643              		.loc 2 289 1
 644              		.thumb
 645              		.syntax unified
 646 00fc 00BF     		nop
 647              	.LBE25:
 648              	.LBE24:
 209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             __NOP();
 210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             __NOP();
 211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 649              		.loc 1 212 25
 650 00fe 0A48     		ldr	r0, .L37+8
 651 0100 FFF7FEFF 		bl	fmc_bank0_ready_wait
 652 0104 0346     		mov	r3, r0
 653 0106 FB73     		strb	r3, [r7, #15]
 213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PER bit */
 214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PER;
 654              		.loc 1 214 22
 655 0108 084B     		ldr	r3, .L37+12
 656 010a 1B68     		ldr	r3, [r3]
 657 010c 074A     		ldr	r2, .L37+12
 658 010e 23F00203 		bic	r3, r3, #2
 659 0112 1360     		str	r3, [r2]
 660              	.L34:
 215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 661              		.loc 1 218 12
 662 0114 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 663              		.loc 1 219 1
 664 0116 1846     		mov	r0, r3
 665 0118 1037     		adds	r7, r7, #16
 666              		.cfi_def_cfa_offset 8
 667 011a BD46     		mov	sp, r7
 668              		.cfi_def_cfa_register 13
 669              		@ sp needed
 670 011c 80BD     		pop	{r7, pc}
 671              	.L38:
 672 011e 00BF     		.align	2
 673              	.L37:
 674 0120 E0F7FF1F 		.word	536868832
 675 0124 FFFF0708 		.word	134742015
 676 0128 0000FF0F 		.word	268369920
 677 012c 10200240 		.word	1073881104
 678 0130 14200240 		.word	1073881108
 679 0134 50200240 		.word	1073881168
 680 0138 54200240 		.word	1073881172
 681 013c 1C200240 		.word	1073881116
 682              		.cfi_endproc
 683              	.LFE123:
 685              		.section	.text.fmc_mass_erase,"ax",%progbits
 686              		.align	1
 687              		.global	fmc_mass_erase
 688              		.syntax unified
 689              		.thumb
 690              		.thumb_func
 691              		.fpu softvfp
 693              	fmc_mass_erase:
 694              	.LFB124:
 220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase whole chip
 223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_mass_erase(void)
 228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 695              		.loc 1 228 1
 696              		.cfi_startproc
 697              		@ args = 0, pretend = 0, frame = 8
 698              		@ frame_needed = 1, uses_anonymous_args = 0
 699 0000 80B5     		push	{r7, lr}
 700              		.cfi_def_cfa_offset 8
 701              		.cfi_offset 7, -8
 702              		.cfi_offset 14, -4
 703 0002 82B0     		sub	sp, sp, #8
 704              		.cfi_def_cfa_offset 16
 705 0004 00AF     		add	r7, sp, #0
 706              		.cfi_def_cfa_register 7
 229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state;
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 707              		.loc 1 230 25
 708 0006 364B     		ldr	r3, .L45
 709 0008 1B88     		ldrh	r3, [r3]
 710              		.loc 1 230 7
 711 000a B3F5007F 		cmp	r3, #512
 712 000e 43D9     		bls	.L40
 231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 713              		.loc 1 232 21
 714 0010 3448     		ldr	r0, .L45+4
 715 0012 FFF7FEFF 		bl	fmc_bank0_ready_wait
 716 0016 0346     		mov	r3, r0
 717 0018 FB71     		strb	r3, [r7, #7]
 233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 718              		.loc 1 233 11
 719 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 720 001c 002B     		cmp	r3, #0
 721 001e 1BD1     		bne	.L41
 234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_MER;
 722              		.loc 1 235 22
 723 0020 314B     		ldr	r3, .L45+8
 724 0022 1B68     		ldr	r3, [r3]
 725 0024 304A     		ldr	r2, .L45+8
 726 0026 43F00403 		orr	r3, r3, #4
 727 002a 1360     		str	r3, [r2]
 236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 728              		.loc 1 236 22
 729 002c 2E4B     		ldr	r3, .L45+8
 730 002e 1B68     		ldr	r3, [r3]
 731 0030 2D4A     		ldr	r2, .L45+8
 732 0032 43F04003 		orr	r3, r3, #64
 733 0036 1360     		str	r3, [r2]
 237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 734              		.loc 1 238 25
 735 0038 2A48     		ldr	r0, .L45+4
 736 003a FFF7FEFF 		bl	fmc_bank0_ready_wait
 737 003e 0346     		mov	r3, r0
 738 0040 FB71     		strb	r3, [r7, #7]
 239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY != fmc_state){
 739              		.loc 1 239 15
 740 0042 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 741 0044 002B     		cmp	r3, #0
 742 0046 01D0     		beq	.L42
 240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 return fmc_state;
 743              		.loc 1 240 24
 744 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 745 004a 45E0     		b	.L43
 746              	.L42:
 241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_MER;
 747              		.loc 1 243 22
 748 004c 264B     		ldr	r3, .L45+8
 749 004e 1B68     		ldr	r3, [r3]
 750 0050 254A     		ldr	r2, .L45+8
 751 0052 23F00403 		bic	r3, r3, #4
 752 0056 1360     		str	r3, [r2]
 753              	.L41:
 244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 754              		.loc 1 245 21
 755 0058 2248     		ldr	r0, .L45+4
 756 005a FFF7FEFF 		bl	fmc_bank1_ready_wait
 757 005e 0346     		mov	r3, r0
 758 0060 FB71     		strb	r3, [r7, #7]
 246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 759              		.loc 1 246 11
 760 0062 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 761 0064 002B     		cmp	r3, #0
 762 0066 36D1     		bne	.L44
 247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_MER;
 763              		.loc 1 248 22
 764 0068 204B     		ldr	r3, .L45+12
 765 006a 1B68     		ldr	r3, [r3]
 766 006c 1F4A     		ldr	r2, .L45+12
 767 006e 43F00403 		orr	r3, r3, #4
 768 0072 1360     		str	r3, [r2]
 249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 769              		.loc 1 249 22
 770 0074 1D4B     		ldr	r3, .L45+12
 771 0076 1B68     		ldr	r3, [r3]
 772 0078 1C4A     		ldr	r2, .L45+12
 773 007a 43F04003 		orr	r3, r3, #64
 774 007e 1360     		str	r3, [r2]
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 775              		.loc 1 251 25
 776 0080 1848     		ldr	r0, .L45+4
 777 0082 FFF7FEFF 		bl	fmc_bank1_ready_wait
 778 0086 0346     		mov	r3, r0
 779 0088 FB71     		strb	r3, [r7, #7]
 252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL1 &= ~FMC_CTL1_MER;
 780              		.loc 1 253 22
 781 008a 184B     		ldr	r3, .L45+12
 782 008c 1B68     		ldr	r3, [r3]
 783 008e 174A     		ldr	r2, .L45+12
 784 0090 23F00403 		bic	r3, r3, #4
 785 0094 1360     		str	r3, [r2]
 786 0096 1EE0     		b	.L44
 787              	.L40:
 254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 788              		.loc 1 256 21
 789 0098 1248     		ldr	r0, .L45+4
 790 009a FFF7FEFF 		bl	fmc_bank0_ready_wait
 791 009e 0346     		mov	r3, r0
 792 00a0 FB71     		strb	r3, [r7, #7]
 257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 793              		.loc 1 257 11
 794 00a2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 795 00a4 002B     		cmp	r3, #0
 796 00a6 16D1     		bne	.L44
 258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start whole chip erase */
 259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_MER;
 797              		.loc 1 259 22
 798 00a8 0F4B     		ldr	r3, .L45+8
 799 00aa 1B68     		ldr	r3, [r3]
 800 00ac 0E4A     		ldr	r2, .L45+8
 801 00ae 43F00403 		orr	r3, r3, #4
 802 00b2 1360     		str	r3, [r2]
 260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 803              		.loc 1 260 22
 804 00b4 0C4B     		ldr	r3, .L45+8
 805 00b6 1B68     		ldr	r3, [r3]
 806 00b8 0B4A     		ldr	r2, .L45+8
 807 00ba 43F04003 		orr	r3, r3, #64
 808 00be 1360     		str	r3, [r2]
 261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 809              		.loc 1 262 25
 810 00c0 0848     		ldr	r0, .L45+4
 811 00c2 FFF7FEFF 		bl	fmc_bank0_ready_wait
 812 00c6 0346     		mov	r3, r0
 813 00c8 FB71     		strb	r3, [r7, #7]
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the MER bit */
 264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_MER;
 814              		.loc 1 264 22
 815 00ca 074B     		ldr	r3, .L45+8
 816 00cc 1B68     		ldr	r3, [r3]
 817 00ce 064A     		ldr	r2, .L45+8
 818 00d0 23F00403 		bic	r3, r3, #4
 819 00d4 1360     		str	r3, [r2]
 820              	.L44:
 265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state  */
 268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 821              		.loc 1 268 12
 822 00d6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 823              	.L43:
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 824              		.loc 1 269 1
 825 00d8 1846     		mov	r0, r3
 826 00da 0837     		adds	r7, r7, #8
 827              		.cfi_def_cfa_offset 8
 828 00dc BD46     		mov	sp, r7
 829              		.cfi_def_cfa_register 13
 830              		@ sp needed
 831 00de 80BD     		pop	{r7, pc}
 832              	.L46:
 833              		.align	2
 834              	.L45:
 835 00e0 E0F7FF1F 		.word	536868832
 836 00e4 0000FF0F 		.word	268369920
 837 00e8 10200240 		.word	1073881104
 838 00ec 50200240 		.word	1073881168
 839              		.cfi_endproc
 840              	.LFE124:
 842              		.section	.text.fmc_bank0_erase,"ax",%progbits
 843              		.align	1
 844              		.global	fmc_bank0_erase
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 848              		.fpu softvfp
 850              	fmc_bank0_erase:
 851              	.LFB125:
 270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase bank0
 273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank0_erase(void)
 278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 852              		.loc 1 278 1
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 8
 855              		@ frame_needed = 1, uses_anonymous_args = 0
 856 0000 80B5     		push	{r7, lr}
 857              		.cfi_def_cfa_offset 8
 858              		.cfi_offset 7, -8
 859              		.cfi_offset 14, -4
 860 0002 82B0     		sub	sp, sp, #8
 861              		.cfi_def_cfa_offset 16
 862 0004 00AF     		add	r7, sp, #0
 863              		.cfi_def_cfa_register 7
 279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 864              		.loc 1 279 20
 865 0006 0023     		movs	r3, #0
 866 0008 FB71     		strb	r3, [r7, #7]
 280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 867              		.loc 1 281 17
 868 000a 1248     		ldr	r0, .L50
 869 000c FFF7FEFF 		bl	fmc_bank0_ready_wait
 870 0010 0346     		mov	r3, r0
 871 0012 FB71     		strb	r3, [r7, #7]
 282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 872              		.loc 1 283 7
 873 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 874 0016 002B     		cmp	r3, #0
 875 0018 16D1     		bne	.L48
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank0 erase */
 285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_MER;
 876              		.loc 1 285 18
 877 001a 0F4B     		ldr	r3, .L50+4
 878 001c 1B68     		ldr	r3, [r3]
 879 001e 0E4A     		ldr	r2, .L50+4
 880 0020 43F00403 		orr	r3, r3, #4
 881 0024 1360     		str	r3, [r2]
 286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 882              		.loc 1 286 18
 883 0026 0C4B     		ldr	r3, .L50+4
 884 0028 1B68     		ldr	r3, [r3]
 885 002a 0B4A     		ldr	r2, .L50+4
 886 002c 43F04003 		orr	r3, r3, #64
 887 0030 1360     		str	r3, [r2]
 287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 888              		.loc 1 288 21
 889 0032 0848     		ldr	r0, .L50
 890 0034 FFF7FEFF 		bl	fmc_bank0_ready_wait
 891 0038 0346     		mov	r3, r0
 892 003a FB71     		strb	r3, [r7, #7]
 289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 &= ~FMC_CTL0_MER;
 893              		.loc 1 290 18
 894 003c 064B     		ldr	r3, .L50+4
 895 003e 1B68     		ldr	r3, [r3]
 896 0040 054A     		ldr	r2, .L50+4
 897 0042 23F00403 		bic	r3, r3, #4
 898 0046 1360     		str	r3, [r2]
 899              	.L48:
 291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the fmc state */
 293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 900              		.loc 1 293 12
 901 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 902              		.loc 1 294 1
 903 004a 1846     		mov	r0, r3
 904 004c 0837     		adds	r7, r7, #8
 905              		.cfi_def_cfa_offset 8
 906 004e BD46     		mov	sp, r7
 907              		.cfi_def_cfa_register 13
 908              		@ sp needed
 909 0050 80BD     		pop	{r7, pc}
 910              	.L51:
 911 0052 00BF     		.align	2
 912              	.L50:
 913 0054 0000FF0F 		.word	268369920
 914 0058 10200240 		.word	1073881104
 915              		.cfi_endproc
 916              	.LFE125:
 918              		.section	.text.fmc_bank1_erase,"ax",%progbits
 919              		.align	1
 920              		.global	fmc_bank1_erase
 921              		.syntax unified
 922              		.thumb
 923              		.thumb_func
 924              		.fpu softvfp
 926              	fmc_bank1_erase:
 927              	.LFB126:
 295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase bank1
 298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank1_erase(void)
 303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 928              		.loc 1 303 1
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 8
 931              		@ frame_needed = 1, uses_anonymous_args = 0
 932 0000 80B5     		push	{r7, lr}
 933              		.cfi_def_cfa_offset 8
 934              		.cfi_offset 7, -8
 935              		.cfi_offset 14, -4
 936 0002 82B0     		sub	sp, sp, #8
 937              		.cfi_def_cfa_offset 16
 938 0004 00AF     		add	r7, sp, #0
 939              		.cfi_def_cfa_register 7
 304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 940              		.loc 1 304 20
 941 0006 0023     		movs	r3, #0
 942 0008 FB71     		strb	r3, [r7, #7]
 305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 943              		.loc 1 306 17
 944 000a 1248     		ldr	r0, .L55
 945 000c FFF7FEFF 		bl	fmc_bank1_ready_wait
 946 0010 0346     		mov	r3, r0
 947 0012 FB71     		strb	r3, [r7, #7]
 307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****    if(FMC_READY == fmc_state){
 948              		.loc 1 308 6
 949 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 950 0016 002B     		cmp	r3, #0
 951 0018 16D1     		bne	.L53
 309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start FMC bank1 erase */
 310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_MER;
 952              		.loc 1 310 18
 953 001a 0F4B     		ldr	r3, .L55+4
 954 001c 1B68     		ldr	r3, [r3]
 955 001e 0E4A     		ldr	r2, .L55+4
 956 0020 43F00403 		orr	r3, r3, #4
 957 0024 1360     		str	r3, [r2]
 311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 958              		.loc 1 311 18
 959 0026 0C4B     		ldr	r3, .L55+4
 960 0028 1B68     		ldr	r3, [r3]
 961 002a 0B4A     		ldr	r2, .L55+4
 962 002c 43F04003 		orr	r3, r3, #64
 963 0030 1360     		str	r3, [r2]
 312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 964              		.loc 1 313 21
 965 0032 0848     		ldr	r0, .L55
 966 0034 FFF7FEFF 		bl	fmc_bank1_ready_wait
 967 0038 0346     		mov	r3, r0
 968 003a FB71     		strb	r3, [r7, #7]
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* reset the MER bit */
 315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL1 &= ~FMC_CTL1_MER;
 969              		.loc 1 315 18
 970 003c 064B     		ldr	r3, .L55+4
 971 003e 1B68     		ldr	r3, [r3]
 972 0040 054A     		ldr	r2, .L55+4
 973 0042 23F00403 		bic	r3, r3, #4
 974 0046 1360     		str	r3, [r2]
 975              	.L53:
 316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the fmc state */
 318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 976              		.loc 1 318 12
 977 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 978              		.loc 1 319 1
 979 004a 1846     		mov	r0, r3
 980 004c 0837     		adds	r7, r7, #8
 981              		.cfi_def_cfa_offset 8
 982 004e BD46     		mov	sp, r7
 983              		.cfi_def_cfa_register 13
 984              		@ sp needed
 985 0050 80BD     		pop	{r7, pc}
 986              	.L56:
 987 0052 00BF     		.align	2
 988              	.L55:
 989 0054 0000FF0F 		.word	268369920
 990 0058 50200240 		.word	1073881168
 991              		.cfi_endproc
 992              	.LFE126:
 994              		.section	.text.fmc_word_program,"ax",%progbits
 995              		.align	1
 996              		.global	fmc_word_program
 997              		.syntax unified
 998              		.thumb
 999              		.thumb_func
 1000              		.fpu softvfp
 1002              	fmc_word_program:
 1003              	.LFB127:
 320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program a word at the corresponding address
 323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: address to program
 324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: word to program
 325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)
 329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 1004              		.loc 1 329 1
 1005              		.cfi_startproc
 1006              		@ args = 0, pretend = 0, frame = 16
 1007              		@ frame_needed = 1, uses_anonymous_args = 0
 1008 0000 80B5     		push	{r7, lr}
 1009              		.cfi_def_cfa_offset 8
 1010              		.cfi_offset 7, -8
 1011              		.cfi_offset 14, -4
 1012 0002 84B0     		sub	sp, sp, #16
 1013              		.cfi_def_cfa_offset 24
 1014 0004 00AF     		add	r7, sp, #0
 1015              		.cfi_def_cfa_register 7
 1016 0006 7860     		str	r0, [r7, #4]
 1017 0008 3960     		str	r1, [r7]
 330:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1018              		.loc 1 330 20
 1019 000a 0023     		movs	r3, #0
 1020 000c FB73     		strb	r3, [r7, #15]
 331:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 1021              		.loc 1 331 25
 1022 000e 324B     		ldr	r3, .L62
 1023 0010 1B88     		ldrh	r3, [r3]
 1024              		.loc 1 331 7
 1025 0012 B3F5007F 		cmp	r3, #512
 1026 0016 3DD9     		bls	.L58
 332:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 1027              		.loc 1 332 11
 1028 0018 7B68     		ldr	r3, [r7, #4]
 1029 001a 304A     		ldr	r2, .L62+4
 1030 001c 9342     		cmp	r3, r2
 1031 001e 1CD2     		bcs	.L59
 333:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 1032              		.loc 1 333 25
 1033 0020 2F48     		ldr	r0, .L62+8
 1034 0022 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1035 0026 0346     		mov	r3, r0
 1036 0028 FB73     		strb	r3, [r7, #15]
 334:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 335:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 1037              		.loc 1 335 15
 1038 002a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1039 002c 002B     		cmp	r3, #0
 1040 002e 4DD1     		bne	.L60
 336:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 337:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 1041              		.loc 1 337 26
 1042 0030 2C4B     		ldr	r3, .L62+12
 1043 0032 1B68     		ldr	r3, [r3]
 1044 0034 2B4A     		ldr	r2, .L62+12
 1045 0036 43F00103 		orr	r3, r3, #1
 1046 003a 1360     		str	r3, [r2]
 338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 1047              		.loc 1 338 17
 1048 003c 7B68     		ldr	r3, [r7, #4]
 1049              		.loc 1 338 32
 1050 003e 3A68     		ldr	r2, [r7]
 1051 0040 1A60     		str	r2, [r3]
 339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1052              		.loc 1 340 29
 1053 0042 2748     		ldr	r0, .L62+8
 1054 0044 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1055 0048 0346     		mov	r3, r0
 1056 004a FB73     		strb	r3, [r7, #15]
 341:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 342:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 1057              		.loc 1 342 26
 1058 004c 254B     		ldr	r3, .L62+12
 1059 004e 1B68     		ldr	r3, [r3]
 1060 0050 244A     		ldr	r2, .L62+12
 1061 0052 23F00103 		bic	r3, r3, #1
 1062 0056 1360     		str	r3, [r2]
 1063 0058 38E0     		b	.L60
 1064              	.L59:
 343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 1065              		.loc 1 345 25
 1066 005a 2148     		ldr	r0, .L62+8
 1067 005c FFF7FEFF 		bl	fmc_bank1_ready_wait
 1068 0060 0346     		mov	r3, r0
 1069 0062 FB73     		strb	r3, [r7, #15]
 346:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 347:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 1070              		.loc 1 347 15
 1071 0064 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1072 0066 002B     		cmp	r3, #0
 1073 0068 30D1     		bne	.L60
 348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 1074              		.loc 1 349 26
 1075 006a 1F4B     		ldr	r3, .L62+16
 1076 006c 1B68     		ldr	r3, [r3]
 1077 006e 1E4A     		ldr	r2, .L62+16
 1078 0070 43F00103 		orr	r3, r3, #1
 1079 0074 1360     		str	r3, [r2]
 350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 1080              		.loc 1 350 17
 1081 0076 7B68     		ldr	r3, [r7, #4]
 1082              		.loc 1 350 32
 1083 0078 3A68     		ldr	r2, [r7]
 1084 007a 1A60     		str	r2, [r3]
 351:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 352:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 1085              		.loc 1 352 29
 1086 007c 1848     		ldr	r0, .L62+8
 1087 007e FFF7FEFF 		bl	fmc_bank1_ready_wait
 1088 0082 0346     		mov	r3, r0
 1089 0084 FB73     		strb	r3, [r7, #15]
 353:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 354:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 1090              		.loc 1 354 26
 1091 0086 184B     		ldr	r3, .L62+16
 1092 0088 1B68     		ldr	r3, [r3]
 1093 008a 174A     		ldr	r2, .L62+16
 1094 008c 23F00103 		bic	r3, r3, #1
 1095 0090 1360     		str	r3, [r2]
 1096 0092 1BE0     		b	.L60
 1097              	.L58:
 355:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 356:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 357:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 358:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1098              		.loc 1 358 21
 1099 0094 1248     		ldr	r0, .L62+8
 1100 0096 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1101 009a 0346     		mov	r3, r0
 1102 009c FB73     		strb	r3, [r7, #15]
 359:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 360:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1103              		.loc 1 360 11
 1104 009e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1105 00a0 002B     		cmp	r3, #0
 1106 00a2 13D1     		bne	.L60
 361:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 362:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 1107              		.loc 1 362 22
 1108 00a4 0F4B     		ldr	r3, .L62+12
 1109 00a6 1B68     		ldr	r3, [r3]
 1110 00a8 0E4A     		ldr	r2, .L62+12
 1111 00aa 43F00103 		orr	r3, r3, #1
 1112 00ae 1360     		str	r3, [r2]
 363:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 1113              		.loc 1 363 13
 1114 00b0 7B68     		ldr	r3, [r7, #4]
 1115              		.loc 1 363 28
 1116 00b2 3A68     		ldr	r2, [r7]
 1117 00b4 1A60     		str	r2, [r3]
 364:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 365:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1118              		.loc 1 365 25
 1119 00b6 0A48     		ldr	r0, .L62+8
 1120 00b8 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1121 00bc 0346     		mov	r3, r0
 1122 00be FB73     		strb	r3, [r7, #15]
 366:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 367:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 1123              		.loc 1 367 22
 1124 00c0 084B     		ldr	r3, .L62+12
 1125 00c2 1B68     		ldr	r3, [r3]
 1126 00c4 074A     		ldr	r2, .L62+12
 1127 00c6 23F00103 		bic	r3, r3, #1
 1128 00ca 1360     		str	r3, [r2]
 1129              	.L60:
 368:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 369:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 370:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 371:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 1130              		.loc 1 371 12
 1131 00cc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 372:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1132              		.loc 1 372 1
 1133 00ce 1846     		mov	r0, r3
 1134 00d0 1037     		adds	r7, r7, #16
 1135              		.cfi_def_cfa_offset 8
 1136 00d2 BD46     		mov	sp, r7
 1137              		.cfi_def_cfa_register 13
 1138              		@ sp needed
 1139 00d4 80BD     		pop	{r7, pc}
 1140              	.L63:
 1141 00d6 00BF     		.align	2
 1142              	.L62:
 1143 00d8 E0F7FF1F 		.word	536868832
 1144 00dc FFFF0708 		.word	134742015
 1145 00e0 0000FF0F 		.word	268369920
 1146 00e4 10200240 		.word	1073881104
 1147 00e8 50200240 		.word	1073881168
 1148              		.cfi_endproc
 1149              	.LFE127:
 1151              		.section	.text.fmc_halfword_program,"ax",%progbits
 1152              		.align	1
 1153              		.global	fmc_halfword_program
 1154              		.syntax unified
 1155              		.thumb
 1156              		.thumb_func
 1157              		.fpu softvfp
 1159              	fmc_halfword_program:
 1160              	.LFB128:
 373:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 374:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 375:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program a half word at the corresponding address
 376:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: address to program
 377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: halfword to program
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)
 382:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 1161              		.loc 1 382 1
 1162              		.cfi_startproc
 1163              		@ args = 0, pretend = 0, frame = 16
 1164              		@ frame_needed = 1, uses_anonymous_args = 0
 1165 0000 80B5     		push	{r7, lr}
 1166              		.cfi_def_cfa_offset 8
 1167              		.cfi_offset 7, -8
 1168              		.cfi_offset 14, -4
 1169 0002 84B0     		sub	sp, sp, #16
 1170              		.cfi_def_cfa_offset 24
 1171 0004 00AF     		add	r7, sp, #0
 1172              		.cfi_def_cfa_register 7
 1173 0006 7860     		str	r0, [r7, #4]
 1174 0008 0B46     		mov	r3, r1
 1175 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 383:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1176              		.loc 1 383 20
 1177 000c 0023     		movs	r3, #0
 1178 000e FB73     		strb	r3, [r7, #15]
 384:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 1179              		.loc 1 384 25
 1180 0010 314B     		ldr	r3, .L69
 1181 0012 1B88     		ldrh	r3, [r3]
 1182              		.loc 1 384 7
 1183 0014 B3F5007F 		cmp	r3, #512
 1184 0018 3DD9     		bls	.L65
 385:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 1185              		.loc 1 385 11
 1186 001a 7B68     		ldr	r3, [r7, #4]
 1187 001c 2F4A     		ldr	r2, .L69+4
 1188 001e 9342     		cmp	r3, r2
 1189 0020 1CD2     		bcs	.L66
 386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 1190              		.loc 1 386 25
 1191 0022 2F48     		ldr	r0, .L69+8
 1192 0024 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1193 0028 0346     		mov	r3, r0
 1194 002a FB73     		strb	r3, [r7, #15]
 387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 388:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 1195              		.loc 1 388 15
 1196 002c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1197 002e 002B     		cmp	r3, #0
 1198 0030 4DD1     		bne	.L67
 389:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 390:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 1199              		.loc 1 390 26
 1200 0032 2C4B     		ldr	r3, .L69+12
 1201 0034 1B68     		ldr	r3, [r3]
 1202 0036 2B4A     		ldr	r2, .L69+12
 1203 0038 43F00103 		orr	r3, r3, #1
 1204 003c 1360     		str	r3, [r2]
 391:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 1205              		.loc 1 391 17
 1206 003e 7B68     		ldr	r3, [r7, #4]
 1207              		.loc 1 391 32
 1208 0040 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1209 0042 1A80     		strh	r2, [r3]	@ movhi
 392:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 393:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1210              		.loc 1 393 29
 1211 0044 2648     		ldr	r0, .L69+8
 1212 0046 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1213 004a 0346     		mov	r3, r0
 1214 004c FB73     		strb	r3, [r7, #15]
 394:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 395:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 1215              		.loc 1 395 26
 1216 004e 254B     		ldr	r3, .L69+12
 1217 0050 1B68     		ldr	r3, [r3]
 1218 0052 244A     		ldr	r2, .L69+12
 1219 0054 23F00103 		bic	r3, r3, #1
 1220 0058 1360     		str	r3, [r2]
 1221 005a 38E0     		b	.L67
 1222              	.L66:
 396:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 397:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 398:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 1223              		.loc 1 398 25
 1224 005c 2048     		ldr	r0, .L69+8
 1225 005e FFF7FEFF 		bl	fmc_bank1_ready_wait
 1226 0062 0346     		mov	r3, r0
 1227 0064 FB73     		strb	r3, [r7, #15]
 399:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 400:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 1228              		.loc 1 400 15
 1229 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1230 0068 002B     		cmp	r3, #0
 1231 006a 30D1     		bne	.L67
 401:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 1232              		.loc 1 402 26
 1233 006c 1E4B     		ldr	r3, .L69+16
 1234 006e 1B68     		ldr	r3, [r3]
 1235 0070 1D4A     		ldr	r2, .L69+16
 1236 0072 43F00103 		orr	r3, r3, #1
 1237 0076 1360     		str	r3, [r2]
 403:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG16(address) = data;
 1238              		.loc 1 403 17
 1239 0078 7B68     		ldr	r3, [r7, #4]
 1240              		.loc 1 403 32
 1241 007a 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1242 007c 1A80     		strh	r2, [r3]	@ movhi
 404:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 405:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 1243              		.loc 1 405 29
 1244 007e 1848     		ldr	r0, .L69+8
 1245 0080 FFF7FEFF 		bl	fmc_bank1_ready_wait
 1246 0084 0346     		mov	r3, r0
 1247 0086 FB73     		strb	r3, [r7, #15]
 406:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 1248              		.loc 1 407 26
 1249 0088 174B     		ldr	r3, .L69+16
 1250 008a 1B68     		ldr	r3, [r3]
 1251 008c 164A     		ldr	r2, .L69+16
 1252 008e 23F00103 		bic	r3, r3, #1
 1253 0092 1360     		str	r3, [r2]
 1254 0094 1BE0     		b	.L67
 1255              	.L65:
 408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 409:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 411:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1256              		.loc 1 411 21
 1257 0096 1248     		ldr	r0, .L69+8
 1258 0098 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1259 009c 0346     		mov	r3, r0
 1260 009e FB73     		strb	r3, [r7, #15]
 412:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 413:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1261              		.loc 1 413 11
 1262 00a0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1263 00a2 002B     		cmp	r3, #0
 1264 00a4 13D1     		bne	.L67
 414:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 1265              		.loc 1 415 22
 1266 00a6 0F4B     		ldr	r3, .L69+12
 1267 00a8 1B68     		ldr	r3, [r3]
 1268 00aa 0E4A     		ldr	r2, .L69+12
 1269 00ac 43F00103 		orr	r3, r3, #1
 1270 00b0 1360     		str	r3, [r2]
 416:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG16(address) = data;
 1271              		.loc 1 416 13
 1272 00b2 7B68     		ldr	r3, [r7, #4]
 1273              		.loc 1 416 28
 1274 00b4 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1275 00b6 1A80     		strh	r2, [r3]	@ movhi
 417:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 418:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1276              		.loc 1 418 25
 1277 00b8 0948     		ldr	r0, .L69+8
 1278 00ba FFF7FEFF 		bl	fmc_bank0_ready_wait
 1279 00be 0346     		mov	r3, r0
 1280 00c0 FB73     		strb	r3, [r7, #15]
 419:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 420:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 1281              		.loc 1 420 22
 1282 00c2 084B     		ldr	r3, .L69+12
 1283 00c4 1B68     		ldr	r3, [r3]
 1284 00c6 074A     		ldr	r2, .L69+12
 1285 00c8 23F00103 		bic	r3, r3, #1
 1286 00cc 1360     		str	r3, [r2]
 1287              	.L67:
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 422:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 423:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 424:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 1288              		.loc 1 424 12
 1289 00ce FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1290              		.loc 1 425 1
 1291 00d0 1846     		mov	r0, r3
 1292 00d2 1037     		adds	r7, r7, #16
 1293              		.cfi_def_cfa_offset 8
 1294 00d4 BD46     		mov	sp, r7
 1295              		.cfi_def_cfa_register 13
 1296              		@ sp needed
 1297 00d6 80BD     		pop	{r7, pc}
 1298              	.L70:
 1299              		.align	2
 1300              	.L69:
 1301 00d8 E0F7FF1F 		.word	536868832
 1302 00dc FFFF0708 		.word	134742015
 1303 00e0 0000FF0F 		.word	268369920
 1304 00e4 10200240 		.word	1073881104
 1305 00e8 50200240 		.word	1073881168
 1306              		.cfi_endproc
 1307              	.LFE128:
 1309              		.section	.text.fmc_word_reprogram,"ax",%progbits
 1310              		.align	1
 1311              		.global	fmc_word_reprogram
 1312              		.syntax unified
 1313              		.thumb
 1314              		.thumb_func
 1315              		.fpu softvfp
 1317              	fmc_word_reprogram:
 1318              	.LFB129:
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program a word at the corresponding address without erasing
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: address to program
 430:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: word to program
 431:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 432:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     fmc_state
 433:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_word_reprogram(uint32_t address, uint32_t data)
 435:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 1319              		.loc 1 435 1
 1320              		.cfi_startproc
 1321              		@ args = 0, pretend = 0, frame = 16
 1322              		@ frame_needed = 1, uses_anonymous_args = 0
 1323 0000 80B5     		push	{r7, lr}
 1324              		.cfi_def_cfa_offset 8
 1325              		.cfi_offset 7, -8
 1326              		.cfi_offset 14, -4
 1327 0002 84B0     		sub	sp, sp, #16
 1328              		.cfi_def_cfa_offset 24
 1329 0004 00AF     		add	r7, sp, #0
 1330              		.cfi_def_cfa_register 7
 1331 0006 7860     		str	r0, [r7, #4]
 1332 0008 3960     		str	r1, [r7]
 436:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1333              		.loc 1 436 20
 1334 000a 0023     		movs	r3, #0
 1335 000c FB73     		strb	r3, [r7, #15]
 437:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 1336              		.loc 1 437 25
 1337 000e 3B4B     		ldr	r3, .L76
 1338 0010 1B88     		ldrh	r3, [r3]
 1339              		.loc 1 437 7
 1340 0012 B3F5007F 		cmp	r3, #512
 1341 0016 49D9     		bls	.L72
 438:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 1342              		.loc 1 438 11
 1343 0018 7B68     		ldr	r3, [r7, #4]
 1344 001a 394A     		ldr	r2, .L76+4
 1345 001c 9342     		cmp	r3, r2
 1346 001e 22D2     		bcs	.L73
 439:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 1347              		.loc 1 439 25
 1348 0020 3848     		ldr	r0, .L76+8
 1349 0022 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1350 0026 0346     		mov	r3, r0
 1351 0028 FB73     		strb	r3, [r7, #15]
 440:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 1352              		.loc 1 440 22
 1353 002a 374B     		ldr	r3, .L76+12
 1354 002c 1B68     		ldr	r3, [r3]
 1355 002e 364A     		ldr	r2, .L76+12
 1356 0030 43F00203 		orr	r3, r3, #2
 1357 0034 1360     		str	r3, [r2]
 441:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 1358              		.loc 1 441 15
 1359 0036 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1360 0038 002B     		cmp	r3, #0
 1361 003a 59D1     		bne	.L74
 442:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 443:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 1362              		.loc 1 443 26
 1363 003c 334B     		ldr	r3, .L76+16
 1364 003e 1B68     		ldr	r3, [r3]
 1365 0040 324A     		ldr	r2, .L76+16
 1366 0042 43F00103 		orr	r3, r3, #1
 1367 0046 1360     		str	r3, [r2]
 444:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 1368              		.loc 1 444 17
 1369 0048 7B68     		ldr	r3, [r7, #4]
 1370              		.loc 1 444 32
 1371 004a 3A68     		ldr	r2, [r7]
 1372 004c 1A60     		str	r2, [r3]
 445:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 446:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1373              		.loc 1 446 29
 1374 004e 2D48     		ldr	r0, .L76+8
 1375 0050 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1376 0054 0346     		mov	r3, r0
 1377 0056 FB73     		strb	r3, [r7, #15]
 447:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 448:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 1378              		.loc 1 448 26
 1379 0058 2C4B     		ldr	r3, .L76+16
 1380 005a 1B68     		ldr	r3, [r3]
 1381 005c 2B4A     		ldr	r2, .L76+16
 1382 005e 23F00103 		bic	r3, r3, #1
 1383 0062 1360     		str	r3, [r2]
 1384 0064 44E0     		b	.L74
 1385              	.L73:
 449:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 450:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 451:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 1386              		.loc 1 451 25
 1387 0066 2748     		ldr	r0, .L76+8
 1388 0068 FFF7FEFF 		bl	fmc_bank1_ready_wait
 1389 006c 0346     		mov	r3, r0
 1390 006e FB73     		strb	r3, [r7, #15]
 452:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_WSEN |= FMC_WSEN_BPEN;
 1391              		.loc 1 452 22
 1392 0070 254B     		ldr	r3, .L76+12
 1393 0072 1B68     		ldr	r3, [r3]
 1394 0074 244A     		ldr	r2, .L76+12
 1395 0076 43F00203 		orr	r3, r3, #2
 1396 007a 1360     		str	r3, [r2]
 453:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_READY == fmc_state){
 1397              		.loc 1 453 15
 1398 007c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1399 007e 002B     		cmp	r3, #0
 1400 0080 36D1     		bne	.L74
 454:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* set the PG bit to start program */
 455:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 1401              		.loc 1 455 26
 1402 0082 234B     		ldr	r3, .L76+20
 1403 0084 1B68     		ldr	r3, [r3]
 1404 0086 224A     		ldr	r2, .L76+20
 1405 0088 43F00103 		orr	r3, r3, #1
 1406 008c 1360     		str	r3, [r2]
 456:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 REG32(address) = data;
 1407              		.loc 1 456 17
 1408 008e 7B68     		ldr	r3, [r7, #4]
 1409              		.loc 1 456 32
 1410 0090 3A68     		ldr	r2, [r7]
 1411 0092 1A60     		str	r2, [r3]
 457:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* wait for the FMC ready */
 458:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 1412              		.loc 1 458 29
 1413 0094 1B48     		ldr	r0, .L76+8
 1414 0096 FFF7FEFF 		bl	fmc_bank1_ready_wait
 1415 009a 0346     		mov	r3, r0
 1416 009c FB73     		strb	r3, [r7, #15]
 459:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the PG bit */
 460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 1417              		.loc 1 460 26
 1418 009e 1C4B     		ldr	r3, .L76+20
 1419 00a0 1B68     		ldr	r3, [r3]
 1420 00a2 1B4A     		ldr	r2, .L76+20
 1421 00a4 23F00103 		bic	r3, r3, #1
 1422 00a8 1360     		str	r3, [r2]
 1423 00aa 21E0     		b	.L74
 1424              	.L72:
 461:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1425              		.loc 1 464 21
 1426 00ac 1548     		ldr	r0, .L76+8
 1427 00ae FFF7FEFF 		bl	fmc_bank0_ready_wait
 1428 00b2 0346     		mov	r3, r0
 1429 00b4 FB73     		strb	r3, [r7, #15]
 465:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_WSEN |= FMC_WSEN_BPEN;
 1430              		.loc 1 465 18
 1431 00b6 144B     		ldr	r3, .L76+12
 1432 00b8 1B68     		ldr	r3, [r3]
 1433 00ba 134A     		ldr	r2, .L76+12
 1434 00bc 43F00203 		orr	r3, r3, #2
 1435 00c0 1360     		str	r3, [r2]
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1436              		.loc 1 466 11
 1437 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1438 00c4 002B     		cmp	r3, #0
 1439 00c6 13D1     		bne	.L74
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the PG bit to start program */
 468:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 1440              		.loc 1 468 22
 1441 00c8 104B     		ldr	r3, .L76+16
 1442 00ca 1B68     		ldr	r3, [r3]
 1443 00cc 0F4A     		ldr	r2, .L76+16
 1444 00ce 43F00103 		orr	r3, r3, #1
 1445 00d2 1360     		str	r3, [r2]
 469:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             REG32(address) = data;
 1446              		.loc 1 469 13
 1447 00d4 7B68     		ldr	r3, [r7, #4]
 1448              		.loc 1 469 28
 1449 00d6 3A68     		ldr	r2, [r7]
 1450 00d8 1A60     		str	r2, [r3]
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1451              		.loc 1 471 25
 1452 00da 0A48     		ldr	r0, .L76+8
 1453 00dc FFF7FEFF 		bl	fmc_bank0_ready_wait
 1454 00e0 0346     		mov	r3, r0
 1455 00e2 FB73     		strb	r3, [r7, #15]
 472:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the PG bit */
 473:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 1456              		.loc 1 473 22
 1457 00e4 094B     		ldr	r3, .L76+16
 1458 00e6 1B68     		ldr	r3, [r3]
 1459 00e8 084A     		ldr	r2, .L76+16
 1460 00ea 23F00103 		bic	r3, r3, #1
 1461 00ee 1360     		str	r3, [r2]
 1462              	.L74:
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         } 
 475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 477:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 1463              		.loc 1 477 12
 1464 00f0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1465              		.loc 1 478 1
 1466 00f2 1846     		mov	r0, r3
 1467 00f4 1037     		adds	r7, r7, #16
 1468              		.cfi_def_cfa_offset 8
 1469 00f6 BD46     		mov	sp, r7
 1470              		.cfi_def_cfa_register 13
 1471              		@ sp needed
 1472 00f8 80BD     		pop	{r7, pc}
 1473              	.L77:
 1474 00fa 00BF     		.align	2
 1475              	.L76:
 1476 00fc E0F7FF1F 		.word	536868832
 1477 0100 FFFF0708 		.word	134742015
 1478 0104 0000FF0F 		.word	268369920
 1479 0108 FC200240 		.word	1073881340
 1480 010c 10200240 		.word	1073881104
 1481 0110 50200240 		.word	1073881168
 1482              		.cfi_endproc
 1483              	.LFE129:
 1485              		.section	.text.ob_unlock,"ax",%progbits
 1486              		.align	1
 1487              		.global	ob_unlock
 1488              		.syntax unified
 1489              		.thumb
 1490              		.thumb_func
 1491              		.fpu softvfp
 1493              	ob_unlock:
 1494              	.LFB130:
 479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 481:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      unlock the option byte operation
 482:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 483:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 484:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 485:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void ob_unlock(void)
 487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 1495              		.loc 1 487 1
 1496              		.cfi_startproc
 1497              		@ args = 0, pretend = 0, frame = 0
 1498              		@ frame_needed = 1, uses_anonymous_args = 0
 1499              		@ link register save eliminated.
 1500 0000 80B4     		push	{r7}
 1501              		.cfi_def_cfa_offset 4
 1502              		.cfi_offset 7, -4
 1503 0002 00AF     		add	r7, sp, #0
 1504              		.cfi_def_cfa_register 7
 488:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET == (FMC_CTL0 & FMC_CTL0_OBWEN)){
 1505              		.loc 1 488 18
 1506 0004 074B     		ldr	r3, .L81
 1507 0006 1B68     		ldr	r3, [r3]
 1508              		.loc 1 488 27
 1509 0008 03F40073 		and	r3, r3, #512
 1510              		.loc 1 488 7
 1511 000c 002B     		cmp	r3, #0
 1512 000e 05D1     		bne	.L80
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* write the FMC key */
 490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY0;
 1513              		.loc 1 490 9
 1514 0010 054B     		ldr	r3, .L81+4
 1515              		.loc 1 490 19
 1516 0012 064A     		ldr	r2, .L81+8
 1517 0014 1A60     		str	r2, [r3]
 491:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY1;
 1518              		.loc 1 491 9
 1519 0016 044B     		ldr	r3, .L81+4
 1520              		.loc 1 491 19
 1521 0018 054A     		ldr	r2, .L81+12
 1522 001a 1A60     		str	r2, [r3]
 1523              	.L80:
 492:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 493:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1524              		.loc 1 493 1
 1525 001c 00BF     		nop
 1526 001e BD46     		mov	sp, r7
 1527              		.cfi_def_cfa_register 13
 1528              		@ sp needed
 1529 0020 80BC     		pop	{r7}
 1530              		.cfi_restore 7
 1531              		.cfi_def_cfa_offset 0
 1532 0022 7047     		bx	lr
 1533              	.L82:
 1534              		.align	2
 1535              	.L81:
 1536 0024 10200240 		.word	1073881104
 1537 0028 08200240 		.word	1073881096
 1538 002c 23016745 		.word	1164378403
 1539 0030 AB89EFCD 		.word	-839939669
 1540              		.cfi_endproc
 1541              	.LFE130:
 1543              		.section	.text.ob_lock,"ax",%progbits
 1544              		.align	1
 1545              		.global	ob_lock
 1546              		.syntax unified
 1547              		.thumb
 1548              		.thumb_func
 1549              		.fpu softvfp
 1551              	ob_lock:
 1552              	.LFB131:
 494:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 496:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      lock the option byte operation
 497:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 498:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 499:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 500:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 501:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void ob_lock(void)
 502:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 1553              		.loc 1 502 1
 1554              		.cfi_startproc
 1555              		@ args = 0, pretend = 0, frame = 0
 1556              		@ frame_needed = 1, uses_anonymous_args = 0
 1557              		@ link register save eliminated.
 1558 0000 80B4     		push	{r7}
 1559              		.cfi_def_cfa_offset 4
 1560              		.cfi_offset 7, -4
 1561 0002 00AF     		add	r7, sp, #0
 1562              		.cfi_def_cfa_register 7
 503:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* reset the OBWEN bit */
 504:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_CTL0 &= ~FMC_CTL0_OBWEN;
 1563              		.loc 1 504 14
 1564 0004 044B     		ldr	r3, .L84
 1565 0006 1B68     		ldr	r3, [r3]
 1566 0008 034A     		ldr	r2, .L84
 1567 000a 23F40073 		bic	r3, r3, #512
 1568 000e 1360     		str	r3, [r2]
 505:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1569              		.loc 1 505 1
 1570 0010 00BF     		nop
 1571 0012 BD46     		mov	sp, r7
 1572              		.cfi_def_cfa_register 13
 1573              		@ sp needed
 1574 0014 80BC     		pop	{r7}
 1575              		.cfi_restore 7
 1576              		.cfi_def_cfa_offset 0
 1577 0016 7047     		bx	lr
 1578              	.L85:
 1579              		.align	2
 1580              	.L84:
 1581 0018 10200240 		.word	1073881104
 1582              		.cfi_endproc
 1583              	.LFE131:
 1585              		.section	.text.ob_erase,"ax",%progbits
 1586              		.align	1
 1587              		.global	ob_erase
 1588              		.syntax unified
 1589              		.thumb
 1590              		.thumb_func
 1591              		.fpu softvfp
 1593              	ob_erase:
 1594              	.LFB132:
 506:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 507:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 508:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      erase the FMC option byte
 509:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 unlock the FMC_CTL0 and option byte before calling this function
 510:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 511:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 512:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 513:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 514:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_erase(void)
 515:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 1595              		.loc 1 515 1
 1596              		.cfi_startproc
 1597              		@ args = 0, pretend = 0, frame = 8
 1598              		@ frame_needed = 1, uses_anonymous_args = 0
 1599 0000 80B5     		push	{r7, lr}
 1600              		.cfi_def_cfa_offset 8
 1601              		.cfi_offset 7, -8
 1602              		.cfi_offset 14, -4
 1603 0002 82B0     		sub	sp, sp, #8
 1604              		.cfi_def_cfa_offset 16
 1605 0004 00AF     		add	r7, sp, #0
 1606              		.cfi_def_cfa_register 7
 516:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_spc = FMC_NSPC;
 1607              		.loc 1 516 14
 1608 0006 A523     		movs	r3, #165
 1609 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 517:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 518:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1610              		.loc 1 518 32
 1611 000a 2748     		ldr	r0, .L91
 1612 000c FFF7FEFF 		bl	fmc_bank0_ready_wait
 1613 0010 0346     		mov	r3, r0
 1614 0012 7B71     		strb	r3, [r7, #5]
 519:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 520:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* check the option byte security protection value */
 521:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET != ob_spc_get()){
 1615              		.loc 1 521 17
 1616 0014 FFF7FEFF 		bl	ob_spc_get
 1617 0018 0346     		mov	r3, r0
 1618              		.loc 1 521 7
 1619 001a 002B     		cmp	r3, #0
 1620 001c 01D0     		beq	.L87
 522:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp_spc = FMC_USPC;  
 1621              		.loc 1 522 18
 1622 001e BB23     		movs	r3, #187
 1623 0020 FB80     		strh	r3, [r7, #6]	@ movhi
 1624              	.L87:
 523:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 524:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 525:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 1625              		.loc 1 525 7
 1626 0022 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1627 0024 002B     		cmp	r3, #0
 1628 0026 3AD1     		bne	.L88
 526:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 527:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* start erase the option byte */
 528:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 1629              		.loc 1 528 18
 1630 0028 204B     		ldr	r3, .L91+4
 1631 002a 1B68     		ldr	r3, [r3]
 1632 002c 1F4A     		ldr	r2, .L91+4
 1633 002e 43F02003 		orr	r3, r3, #32
 1634 0032 1360     		str	r3, [r2]
 529:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1635              		.loc 1 529 18
 1636 0034 1D4B     		ldr	r3, .L91+4
 1637 0036 1B68     		ldr	r3, [r3]
 1638 0038 1C4A     		ldr	r2, .L91+4
 1639 003a 43F04003 		orr	r3, r3, #64
 1640 003e 1360     		str	r3, [r2]
 530:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 531:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 532:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1641              		.loc 1 532 21
 1642 0040 1948     		ldr	r0, .L91
 1643 0042 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1644 0046 0346     		mov	r3, r0
 1645 0048 7B71     		strb	r3, [r7, #5]
 533:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 534:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1646              		.loc 1 534 11
 1647 004a 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1648 004c 002B     		cmp	r3, #0
 1649 004e 1DD1     		bne	.L89
 535:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 536:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBER;
 1650              		.loc 1 536 22
 1651 0050 164B     		ldr	r3, .L91+4
 1652 0052 1B68     		ldr	r3, [r3]
 1653 0054 154A     		ldr	r2, .L91+4
 1654 0056 23F02003 		bic	r3, r3, #32
 1655 005a 1360     		str	r3, [r2]
 537:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* set the OBPG bit */
 538:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_OBPG;
 1656              		.loc 1 538 22
 1657 005c 134B     		ldr	r3, .L91+4
 1658 005e 1B68     		ldr	r3, [r3]
 1659 0060 124A     		ldr	r2, .L91+4
 1660 0062 43F01003 		orr	r3, r3, #16
 1661 0066 1360     		str	r3, [r2]
 539:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* no security protection */
 540:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_SPC = (uint16_t)temp_spc; 
 1662              		.loc 1 540 13
 1663 0068 114A     		ldr	r2, .L91+8
 1664              		.loc 1 540 20
 1665 006a FB88     		ldrh	r3, [r7, #6]	@ movhi
 1666 006c 1380     		strh	r3, [r2]	@ movhi
 541:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 542:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 1667              		.loc 1 542 25
 1668 006e 0E48     		ldr	r0, .L91
 1669 0070 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1670 0074 0346     		mov	r3, r0
 1671 0076 7B71     		strb	r3, [r7, #5]
 543:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1672              		.loc 1 543 15
 1673 0078 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1674 007a 042B     		cmp	r3, #4
 1675 007c 0FD0     		beq	.L88
 544:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 545:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 1676              		.loc 1 545 26
 1677 007e 0B4B     		ldr	r3, .L91+4
 1678 0080 1B68     		ldr	r3, [r3]
 1679 0082 0A4A     		ldr	r2, .L91+4
 1680 0084 23F01003 		bic	r3, r3, #16
 1681 0088 1360     		str	r3, [r2]
 1682 008a 08E0     		b	.L88
 1683              	.L89:
 546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1684              		.loc 1 548 15
 1685 008c 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1686 008e 042B     		cmp	r3, #4
 1687 0090 05D0     		beq	.L88
 549:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 1688              		.loc 1 550 26
 1689 0092 064B     		ldr	r3, .L91+4
 1690 0094 1B68     		ldr	r3, [r3]
 1691 0096 054A     		ldr	r2, .L91+4
 1692 0098 23F01003 		bic	r3, r3, #16
 1693 009c 1360     		str	r3, [r2]
 1694              	.L88:
 551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 553:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 554:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 555:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 1695              		.loc 1 555 12
 1696 009e 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 556:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1697              		.loc 1 556 1
 1698 00a0 1846     		mov	r0, r3
 1699 00a2 0837     		adds	r7, r7, #8
 1700              		.cfi_def_cfa_offset 8
 1701 00a4 BD46     		mov	sp, r7
 1702              		.cfi_def_cfa_register 13
 1703              		@ sp needed
 1704 00a6 80BD     		pop	{r7, pc}
 1705              	.L92:
 1706              		.align	2
 1707              	.L91:
 1708 00a8 0000FF0F 		.word	268369920
 1709 00ac 10200240 		.word	1073881104
 1710 00b0 00F8FF1F 		.word	536868864
 1711              		.cfi_endproc
 1712              	.LFE132:
 1714              		.section	.text.ob_write_protection_enable,"ax",%progbits
 1715              		.align	1
 1716              		.global	ob_write_protection_enable
 1717              		.syntax unified
 1718              		.thumb
 1719              		.thumb_func
 1720              		.fpu softvfp
 1722              	ob_write_protection_enable:
 1723              	.LFB133:
 557:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 558:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 559:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      enable write protection
 560:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_wp: specify sector to be write protected
 561:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_WPx(x=0..31): write protect specify sector
 562:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_WP_ALL: write protect all sector
 563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 566:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_write_protection_enable(uint32_t ob_wp)
 567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 1724              		.loc 1 567 1
 1725              		.cfi_startproc
 1726              		@ args = 0, pretend = 0, frame = 24
 1727              		@ frame_needed = 1, uses_anonymous_args = 0
 1728 0000 80B5     		push	{r7, lr}
 1729              		.cfi_def_cfa_offset 8
 1730              		.cfi_offset 7, -8
 1731              		.cfi_offset 14, -4
 1732 0002 86B0     		sub	sp, sp, #24
 1733              		.cfi_def_cfa_offset 32
 1734 0004 00AF     		add	r7, sp, #0
 1735              		.cfi_def_cfa_register 7
 1736 0006 7860     		str	r0, [r7, #4]
 568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 570:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1737              		.loc 1 570 32
 1738 0008 3248     		ldr	r0, .L100
 1739 000a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1740 000e 0346     		mov	r3, r0
 1741 0010 FB75     		strb	r3, [r7, #23]
 571:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 572:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     ob_wp = (uint32_t)(~ob_wp);
 1742              		.loc 1 572 11
 1743 0012 7B68     		ldr	r3, [r7, #4]
 1744 0014 DB43     		mvns	r3, r3
 1745 0016 7B60     		str	r3, [r7, #4]
 573:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 1746              		.loc 1 573 16
 1747 0018 7B68     		ldr	r3, [r7, #4]
 1748 001a 9BB2     		uxth	r3, r3
 1749              		.loc 1 573 14
 1750 001c DBB2     		uxtb	r3, r3
 1751 001e BB82     		strh	r3, [r7, #20]	@ movhi
 574:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp1 = (uint16_t)((ob_wp & OB_WP1_WP1) >> 8U);
 1752              		.loc 1 574 48
 1753 0020 7B68     		ldr	r3, [r7, #4]
 1754 0022 1B0A     		lsrs	r3, r3, #8
 1755              		.loc 1 574 16
 1756 0024 9BB2     		uxth	r3, r3
 1757              		.loc 1 574 14
 1758 0026 DBB2     		uxtb	r3, r3
 1759 0028 7B82     		strh	r3, [r7, #18]	@ movhi
 575:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 1760              		.loc 1 575 48
 1761 002a 7B68     		ldr	r3, [r7, #4]
 1762 002c 1B0C     		lsrs	r3, r3, #16
 1763              		.loc 1 575 16
 1764 002e 9BB2     		uxth	r3, r3
 1765              		.loc 1 575 14
 1766 0030 DBB2     		uxtb	r3, r3
 1767 0032 3B82     		strh	r3, [r7, #16]	@ movhi
 576:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 1768              		.loc 1 576 48
 1769 0034 7B68     		ldr	r3, [r7, #4]
 1770 0036 1B0E     		lsrs	r3, r3, #24
 1771              		.loc 1 576 14
 1772 0038 FB81     		strh	r3, [r7, #14]	@ movhi
 577:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 578:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 1773              		.loc 1 578 7
 1774 003a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1775 003c 002B     		cmp	r3, #0
 1776 003e 43D1     		bne	.L94
 579:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 580:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit*/
 581:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG;
 1777              		.loc 1 581 18
 1778 0040 254B     		ldr	r3, .L100+4
 1779 0042 1B68     		ldr	r3, [r3]
 1780 0044 244A     		ldr	r2, .L100+4
 1781 0046 43F01003 		orr	r3, r3, #16
 1782 004a 1360     		str	r3, [r2]
 582:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 583:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(0xFFU != temp_wp0){
 1783              		.loc 1 583 11
 1784 004c BB8A     		ldrh	r3, [r7, #20]
 1785 004e FF2B     		cmp	r3, #255
 1786 0050 07D0     		beq	.L95
 584:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP0 = temp_wp0;
 1787              		.loc 1 584 13
 1788 0052 224A     		ldr	r2, .L100+8
 1789              		.loc 1 584 20
 1790 0054 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 1791 0056 1380     		strh	r3, [r2]	@ movhi
 585:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 586:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 587:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1792              		.loc 1 587 25
 1793 0058 1E48     		ldr	r0, .L100
 1794 005a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1795 005e 0346     		mov	r3, r0
 1796 0060 FB75     		strb	r3, [r7, #23]
 1797              	.L95:
 588:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 589:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp1)){
 1798              		.loc 1 589 11
 1799 0062 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1800 0064 002B     		cmp	r3, #0
 1801 0066 0AD1     		bne	.L96
 1802              		.loc 1 589 37 discriminator 1
 1803 0068 7B8A     		ldrh	r3, [r7, #18]
 1804 006a FF2B     		cmp	r3, #255
 1805 006c 07D0     		beq	.L96
 590:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP1 = temp_wp1;
 1806              		.loc 1 590 13
 1807 006e 1C4A     		ldr	r2, .L100+12
 1808              		.loc 1 590 20
 1809 0070 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 1810 0072 1380     		strh	r3, [r2]	@ movhi
 591:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 592:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 593:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1811              		.loc 1 593 25
 1812 0074 1748     		ldr	r0, .L100
 1813 0076 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1814 007a 0346     		mov	r3, r0
 1815 007c FB75     		strb	r3, [r7, #23]
 1816              	.L96:
 594:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 595:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp2)){
 1817              		.loc 1 595 11
 1818 007e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1819 0080 002B     		cmp	r3, #0
 1820 0082 0AD1     		bne	.L97
 1821              		.loc 1 595 37 discriminator 1
 1822 0084 3B8A     		ldrh	r3, [r7, #16]
 1823 0086 FF2B     		cmp	r3, #255
 1824 0088 07D0     		beq	.L97
 596:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP2 = temp_wp2;
 1825              		.loc 1 596 13
 1826 008a 164A     		ldr	r2, .L100+16
 1827              		.loc 1 596 20
 1828 008c 3B8A     		ldrh	r3, [r7, #16]	@ movhi
 1829 008e 1380     		strh	r3, [r2]	@ movhi
 597:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 598:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 599:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1830              		.loc 1 599 25
 1831 0090 1048     		ldr	r0, .L100
 1832 0092 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1833 0096 0346     		mov	r3, r0
 1834 0098 FB75     		strb	r3, [r7, #23]
 1835              	.L97:
 600:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 601:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp3)){
 1836              		.loc 1 601 11
 1837 009a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1838 009c 002B     		cmp	r3, #0
 1839 009e 0AD1     		bne	.L98
 1840              		.loc 1 601 37 discriminator 1
 1841 00a0 FB89     		ldrh	r3, [r7, #14]
 1842 00a2 FF2B     		cmp	r3, #255
 1843 00a4 07D0     		beq	.L98
 602:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_WP3 = temp_wp3;
 1844              		.loc 1 602 13
 1845 00a6 104A     		ldr	r2, .L100+20
 1846              		.loc 1 602 20
 1847 00a8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1848 00aa 1380     		strh	r3, [r2]	@ movhi
 603:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 604:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 605:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1849              		.loc 1 605 25
 1850 00ac 0948     		ldr	r0, .L100
 1851 00ae FFF7FEFF 		bl	fmc_bank0_ready_wait
 1852 00b2 0346     		mov	r3, r0
 1853 00b4 FB75     		strb	r3, [r7, #23]
 1854              	.L98:
 606:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 607:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_TOERR != fmc_state){
 1855              		.loc 1 607 11
 1856 00b6 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1857 00b8 042B     		cmp	r3, #4
 1858 00ba 05D0     		beq	.L94
 608:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 609:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 1859              		.loc 1 609 22
 1860 00bc 064B     		ldr	r3, .L100+4
 1861 00be 1B68     		ldr	r3, [r3]
 1862 00c0 054A     		ldr	r2, .L100+4
 1863 00c2 23F01003 		bic	r3, r3, #16
 1864 00c6 1360     		str	r3, [r2]
 1865              	.L94:
 610:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 611:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     } 
 612:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 613:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 1866              		.loc 1 613 12
 1867 00c8 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 614:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1868              		.loc 1 614 1
 1869 00ca 1846     		mov	r0, r3
 1870 00cc 1837     		adds	r7, r7, #24
 1871              		.cfi_def_cfa_offset 8
 1872 00ce BD46     		mov	sp, r7
 1873              		.cfi_def_cfa_register 13
 1874              		@ sp needed
 1875 00d0 80BD     		pop	{r7, pc}
 1876              	.L101:
 1877 00d2 00BF     		.align	2
 1878              	.L100:
 1879 00d4 0000FF0F 		.word	268369920
 1880 00d8 10200240 		.word	1073881104
 1881 00dc 08F8FF1F 		.word	536868872
 1882 00e0 0AF8FF1F 		.word	536868874
 1883 00e4 0CF8FF1F 		.word	536868876
 1884 00e8 0EF8FF1F 		.word	536868878
 1885              		.cfi_endproc
 1886              	.LFE133:
 1888              		.section	.text.ob_security_protection_config,"ax",%progbits
 1889              		.align	1
 1890              		.global	ob_security_protection_config
 1891              		.syntax unified
 1892              		.thumb
 1893              		.thumb_func
 1894              		.fpu softvfp
 1896              	ob_security_protection_config:
 1897              	.LFB134:
 615:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 616:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 617:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      configure security protection
 618:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_spc: specify security protection
 619:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_NSPC: no security protection
 620:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_USPC: under security protection
 621:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 622:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 623:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 624:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_security_protection_config(uint8_t ob_spc)
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 1898              		.loc 1 625 1
 1899              		.cfi_startproc
 1900              		@ args = 0, pretend = 0, frame = 16
 1901              		@ frame_needed = 1, uses_anonymous_args = 0
 1902 0000 80B5     		push	{r7, lr}
 1903              		.cfi_def_cfa_offset 8
 1904              		.cfi_offset 7, -8
 1905              		.cfi_offset 14, -4
 1906 0002 84B0     		sub	sp, sp, #16
 1907              		.cfi_def_cfa_offset 24
 1908 0004 00AF     		add	r7, sp, #0
 1909              		.cfi_def_cfa_register 7
 1910 0006 0346     		mov	r3, r0
 1911 0008 FB71     		strb	r3, [r7, #7]
 626:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1912              		.loc 1 626 32
 1913 000a 2448     		ldr	r0, .L106
 1914 000c FFF7FEFF 		bl	fmc_bank0_ready_wait
 1915 0010 0346     		mov	r3, r0
 1916 0012 FB73     		strb	r3, [r7, #15]
 627:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 628:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 1917              		.loc 1 628 7
 1918 0014 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1919 0016 002B     		cmp	r3, #0
 1920 0018 3BD1     		bne	.L103
 629:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 1921              		.loc 1 629 18
 1922 001a 214B     		ldr	r3, .L106+4
 1923 001c 1B68     		ldr	r3, [r3]
 1924 001e 204A     		ldr	r2, .L106+4
 1925 0020 43F02003 		orr	r3, r3, #32
 1926 0024 1360     		str	r3, [r2]
 630:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1927              		.loc 1 630 18
 1928 0026 1E4B     		ldr	r3, .L106+4
 1929 0028 1B68     		ldr	r3, [r3]
 1930 002a 1D4A     		ldr	r2, .L106+4
 1931 002c 43F04003 		orr	r3, r3, #64
 1932 0030 1360     		str	r3, [r2]
 631:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 632:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 633:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1933              		.loc 1 633 21
 1934 0032 1A48     		ldr	r0, .L106
 1935 0034 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1936 0038 0346     		mov	r3, r0
 1937 003a FB73     		strb	r3, [r7, #15]
 634:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 635:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_READY == fmc_state){
 1938              		.loc 1 635 11
 1939 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1940 003e 002B     		cmp	r3, #0
 1941 0040 1ED1     		bne	.L104
 636:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBER bit */
 637:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBER;
 1942              		.loc 1 637 22
 1943 0042 174B     		ldr	r3, .L106+4
 1944 0044 1B68     		ldr	r3, [r3]
 1945 0046 164A     		ldr	r2, .L106+4
 1946 0048 23F02003 		bic	r3, r3, #32
 1947 004c 1360     		str	r3, [r2]
 638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       
 639:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* start the option byte program */
 640:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_OBPG;
 1948              		.loc 1 640 22
 1949 004e 144B     		ldr	r3, .L106+4
 1950 0050 1B68     		ldr	r3, [r3]
 1951 0052 134A     		ldr	r2, .L106+4
 1952 0054 43F01003 		orr	r3, r3, #16
 1953 0058 1360     		str	r3, [r2]
 641:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****        
 642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             OB_SPC = (uint16_t)ob_spc;
 1954              		.loc 1 642 13
 1955 005a 124B     		ldr	r3, .L106+8
 1956              		.loc 1 642 22
 1957 005c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1958 005e 92B2     		uxth	r2, r2
 1959              		.loc 1 642 20
 1960 0060 1A80     		strh	r2, [r3]	@ movhi
 643:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* wait for the FMC ready */
 645:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 1961              		.loc 1 645 25
 1962 0062 0E48     		ldr	r0, .L106
 1963 0064 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1964 0068 0346     		mov	r3, r0
 1965 006a FB73     		strb	r3, [r7, #15]
 646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 647:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1966              		.loc 1 647 15
 1967 006c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1968 006e 042B     		cmp	r3, #4
 1969 0070 0FD0     		beq	.L103
 648:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBPG bit */
 649:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 1970              		.loc 1 649 26
 1971 0072 0B4B     		ldr	r3, .L106+4
 1972 0074 1B68     		ldr	r3, [r3]
 1973 0076 0A4A     		ldr	r2, .L106+4
 1974 0078 23F01003 		bic	r3, r3, #16
 1975 007c 1360     		str	r3, [r2]
 1976 007e 08E0     		b	.L103
 1977              	.L104:
 650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 651:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 652:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1978              		.loc 1 652 15
 1979 0080 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1980 0082 042B     		cmp	r3, #4
 1981 0084 05D0     		beq	.L103
 653:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 /* reset the OBER bit */
 654:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBER;
 1982              		.loc 1 654 26
 1983 0086 064B     		ldr	r3, .L106+4
 1984 0088 1B68     		ldr	r3, [r3]
 1985 008a 054A     		ldr	r2, .L106+4
 1986 008c 23F02003 		bic	r3, r3, #32
 1987 0090 1360     		str	r3, [r2]
 1988              	.L103:
 655:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 656:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 658:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 659:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 1989              		.loc 1 659 12
 1990 0092 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 660:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 1991              		.loc 1 660 1
 1992 0094 1846     		mov	r0, r3
 1993 0096 1037     		adds	r7, r7, #16
 1994              		.cfi_def_cfa_offset 8
 1995 0098 BD46     		mov	sp, r7
 1996              		.cfi_def_cfa_register 13
 1997              		@ sp needed
 1998 009a 80BD     		pop	{r7, pc}
 1999              	.L107:
 2000              		.align	2
 2001              	.L106:
 2002 009c 0000FF0F 		.word	268369920
 2003 00a0 10200240 		.word	1073881104
 2004 00a4 00F8FF1F 		.word	536868864
 2005              		.cfi_endproc
 2006              	.LFE134:
 2008              		.section	.text.ob_user_write,"ax",%progbits
 2009              		.align	1
 2010              		.global	ob_user_write
 2011              		.syntax unified
 2012              		.thumb
 2013              		.thumb_func
 2014              		.fpu softvfp
 2016              	ob_user_write:
 2017              	.LFB135:
 661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 662:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 663:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program the FMC user option byte 
 664:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_fwdgt: option byte watchdog value
 665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_FWDGT_SW: software free watchdog
 666:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_FWDGT_HW: hardware free watchdog
 667:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_deepsleep: option byte deepsleep reset value
 668:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_DEEPSLEEP_NRST: no reset when entering deepsleep mode
 669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_DEEPSLEEP_RST: generate a reset instead of entering deepsleep mode 
 670:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_stdby:option byte standby reset value
 671:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_STDBY_NRST: no reset when entering standby mode
 672:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_STDBY_RST: generate a reset instead of entering standby mode
 673:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  ob_boot: specifies the option byte boot bank value
 674:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_BOOT_B0: boot from bank0
 675:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        OB_BOOT_B1: boot from bank1 or bank0 if bank1 is void
 676:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 677:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 678:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 679:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_user_write(uint8_t ob_fwdgt, uint8_t ob_deepsleep, uint8_t ob_stdby, uint8_t ob_b
 680:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2018              		.loc 1 680 1
 2019              		.cfi_startproc
 2020              		@ args = 0, pretend = 0, frame = 16
 2021              		@ frame_needed = 1, uses_anonymous_args = 0
 2022 0000 90B5     		push	{r4, r7, lr}
 2023              		.cfi_def_cfa_offset 12
 2024              		.cfi_offset 4, -12
 2025              		.cfi_offset 7, -8
 2026              		.cfi_offset 14, -4
 2027 0002 85B0     		sub	sp, sp, #20
 2028              		.cfi_def_cfa_offset 32
 2029 0004 00AF     		add	r7, sp, #0
 2030              		.cfi_def_cfa_register 7
 2031 0006 0446     		mov	r4, r0
 2032 0008 0846     		mov	r0, r1
 2033 000a 1146     		mov	r1, r2
 2034 000c 1A46     		mov	r2, r3
 2035 000e 2346     		mov	r3, r4
 2036 0010 FB71     		strb	r3, [r7, #7]
 2037 0012 0346     		mov	r3, r0
 2038 0014 BB71     		strb	r3, [r7, #6]
 2039 0016 0B46     		mov	r3, r1
 2040 0018 7B71     		strb	r3, [r7, #5]
 2041 001a 1346     		mov	r3, r2
 2042 001c 3B71     		strb	r3, [r7, #4]
 681:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2043              		.loc 1 681 20
 2044 001e 0023     		movs	r3, #0
 2045 0020 FB73     		strb	r3, [r7, #15]
 682:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     uint8_t temp;
 683:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 684:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for the FMC ready */
 685:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 2046              		.loc 1 685 17
 2047 0022 1948     		ldr	r0, .L111
 2048 0024 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2049 0028 0346     		mov	r3, r0
 2050 002a FB73     		strb	r3, [r7, #15]
 686:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 687:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 2051              		.loc 1 687 7
 2052 002c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2053 002e 002B     		cmp	r3, #0
 2054 0030 24D1     		bne	.L109
 688:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit*/
 689:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG; 
 2055              		.loc 1 689 18
 2056 0032 164B     		ldr	r3, .L111+4
 2057 0034 1B68     		ldr	r3, [r3]
 2058 0036 154A     		ldr	r2, .L111+4
 2059 0038 43F01003 		orr	r3, r3, #16
 2060 003c 1360     		str	r3, [r2]
 690:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 691:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         temp = ((uint8_t)((uint8_t)((uint8_t)(ob_boot | ob_fwdgt) | ob_deepsleep) | ob_stdby) | OB_
 2061              		.loc 1 691 37
 2062 003e 3A79     		ldrb	r2, [r7, #4]
 2063 0040 FB79     		ldrb	r3, [r7, #7]
 2064 0042 1343     		orrs	r3, r3, r2
 2065 0044 DAB2     		uxtb	r2, r3
 2066              		.loc 1 691 27
 2067 0046 BB79     		ldrb	r3, [r7, #6]
 2068 0048 1343     		orrs	r3, r3, r2
 2069 004a DAB2     		uxtb	r2, r3
 2070              		.loc 1 691 17
 2071 004c 7B79     		ldrb	r3, [r7, #5]
 2072 004e 1343     		orrs	r3, r3, r2
 2073 0050 DBB2     		uxtb	r3, r3
 2074              		.loc 1 691 14
 2075 0052 63F00F03 		orn	r3, r3, #15
 2076 0056 BB73     		strb	r3, [r7, #14]
 692:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         OB_USER = (uint16_t)temp;
 2077              		.loc 1 692 9
 2078 0058 0D4B     		ldr	r3, .L111+8
 2079              		.loc 1 692 19
 2080 005a BA7B     		ldrb	r2, [r7, #14]	@ zero_extendqisi2
 2081 005c 92B2     		uxth	r2, r2
 2082              		.loc 1 692 17
 2083 005e 1A80     		strh	r2, [r3]	@ movhi
 693:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 694:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 695:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 2084              		.loc 1 695 21
 2085 0060 0948     		ldr	r0, .L111
 2086 0062 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2087 0066 0346     		mov	r3, r0
 2088 0068 FB73     		strb	r3, [r7, #15]
 696:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 697:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_TOERR != fmc_state){
 2089              		.loc 1 697 11
 2090 006a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2091 006c 042B     		cmp	r3, #4
 2092 006e 05D0     		beq	.L109
 698:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 699:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 2093              		.loc 1 699 22
 2094 0070 064B     		ldr	r3, .L111+4
 2095 0072 1B68     		ldr	r3, [r3]
 2096 0074 054A     		ldr	r2, .L111+4
 2097 0076 23F01003 		bic	r3, r3, #16
 2098 007a 1360     		str	r3, [r2]
 2099              	.L109:
 700:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 2100              		.loc 1 703 12
 2101 007c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 704:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2102              		.loc 1 704 1
 2103 007e 1846     		mov	r0, r3
 2104 0080 1437     		adds	r7, r7, #20
 2105              		.cfi_def_cfa_offset 12
 2106 0082 BD46     		mov	sp, r7
 2107              		.cfi_def_cfa_register 13
 2108              		@ sp needed
 2109 0084 90BD     		pop	{r4, r7, pc}
 2110              	.L112:
 2111 0086 00BF     		.align	2
 2112              	.L111:
 2113 0088 0000FF0F 		.word	268369920
 2114 008c 10200240 		.word	1073881104
 2115 0090 02F8FF1F 		.word	536868866
 2116              		.cfi_endproc
 2117              	.LFE135:
 2119              		.section	.text.ob_data_program,"ax",%progbits
 2120              		.align	1
 2121              		.global	ob_data_program
 2122              		.syntax unified
 2123              		.thumb
 2124              		.thumb_func
 2125              		.fpu softvfp
 2127              	ob_data_program:
 2128              	.LFB136:
 705:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 707:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      program option bytes data
 708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  address: the option bytes address to be programmed
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  data: the byte to be programmed
 710:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum ob_data_program(uint32_t address, uint8_t data)
 714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2129              		.loc 1 714 1
 2130              		.cfi_startproc
 2131              		@ args = 0, pretend = 0, frame = 16
 2132              		@ frame_needed = 1, uses_anonymous_args = 0
 2133 0000 80B5     		push	{r7, lr}
 2134              		.cfi_def_cfa_offset 8
 2135              		.cfi_offset 7, -8
 2136              		.cfi_offset 14, -4
 2137 0002 84B0     		sub	sp, sp, #16
 2138              		.cfi_def_cfa_offset 24
 2139 0004 00AF     		add	r7, sp, #0
 2140              		.cfi_def_cfa_register 7
 2141 0006 7860     		str	r0, [r7, #4]
 2142 0008 0B46     		mov	r3, r1
 2143 000a FB70     		strb	r3, [r7, #3]
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 2144              		.loc 1 715 32
 2145 000c 1248     		ldr	r0, .L116
 2146 000e FFF7FEFF 		bl	fmc_bank0_ready_wait
 2147 0012 0346     		mov	r3, r0
 2148 0014 FB73     		strb	r3, [r7, #15]
 716:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 717:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_READY == fmc_state){
 2149              		.loc 1 717 7
 2150 0016 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2151 0018 002B     		cmp	r3, #0
 2152 001a 17D1     		bne	.L114
 718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* set the OBPG bit */
 719:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG; 
 2153              		.loc 1 719 18
 2154 001c 0F4B     		ldr	r3, .L116+4
 2155 001e 1B68     		ldr	r3, [r3]
 2156 0020 0E4A     		ldr	r2, .L116+4
 2157 0022 43F01003 		orr	r3, r3, #16
 2158 0026 1360     		str	r3, [r2]
 720:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         REG16(address) = data;
 2159              		.loc 1 720 9
 2160 0028 7B68     		ldr	r3, [r7, #4]
 2161              		.loc 1 720 24
 2162 002a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 2163 002c 92B2     		uxth	r2, r2
 2164 002e 1A80     		strh	r2, [r3]	@ movhi
 721:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 722:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* wait for the FMC ready */
 723:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 2165              		.loc 1 723 21
 2166 0030 0948     		ldr	r0, .L116
 2167 0032 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2168 0036 0346     		mov	r3, r0
 2169 0038 FB73     		strb	r3, [r7, #15]
 724:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 725:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if(FMC_TOERR != fmc_state){
 2170              		.loc 1 725 11
 2171 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2172 003c 042B     		cmp	r3, #4
 2173 003e 05D0     		beq	.L114
 726:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             /* reset the OBPG bit */
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 2174              		.loc 1 727 22
 2175 0040 064B     		ldr	r3, .L116+4
 2176 0042 1B68     		ldr	r3, [r3]
 2177 0044 054A     		ldr	r2, .L116+4
 2178 0046 23F01003 		bic	r3, r3, #16
 2179 004a 1360     		str	r3, [r2]
 2180              	.L114:
 728:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 729:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 730:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 731:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 2181              		.loc 1 731 12
 2182 004c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2183              		.loc 1 732 1
 2184 004e 1846     		mov	r0, r3
 2185 0050 1037     		adds	r7, r7, #16
 2186              		.cfi_def_cfa_offset 8
 2187 0052 BD46     		mov	sp, r7
 2188              		.cfi_def_cfa_register 13
 2189              		@ sp needed
 2190 0054 80BD     		pop	{r7, pc}
 2191              	.L117:
 2192 0056 00BF     		.align	2
 2193              	.L116:
 2194 0058 0000FF0F 		.word	268369920
 2195 005c 10200240 		.word	1073881104
 2196              		.cfi_endproc
 2197              	.LFE136:
 2199              		.section	.text.ob_user_get,"ax",%progbits
 2200              		.align	1
 2201              		.global	ob_user_get
 2202              		.syntax unified
 2203              		.thumb
 2204              		.thumb_func
 2205              		.fpu softvfp
 2207              	ob_user_get:
 2208              	.LFB137:
 733:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 734:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 735:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC user option byte
 736:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 737:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 738:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     the FMC user option byte values
 739:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 740:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** uint8_t ob_user_get(void)
 741:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2209              		.loc 1 741 1
 2210              		.cfi_startproc
 2211              		@ args = 0, pretend = 0, frame = 0
 2212              		@ frame_needed = 1, uses_anonymous_args = 0
 2213              		@ link register save eliminated.
 2214 0000 80B4     		push	{r7}
 2215              		.cfi_def_cfa_offset 4
 2216              		.cfi_offset 7, -4
 2217 0002 00AF     		add	r7, sp, #0
 2218              		.cfi_def_cfa_register 7
 742:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC user option byte value */
 743:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return (uint8_t)(FMC_OBSTAT >> 2U);
 2219              		.loc 1 743 22
 2220 0004 034B     		ldr	r3, .L120
 2221 0006 1B68     		ldr	r3, [r3]
 2222              		.loc 1 743 33
 2223 0008 9B08     		lsrs	r3, r3, #2
 2224              		.loc 1 743 12
 2225 000a DBB2     		uxtb	r3, r3
 744:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2226              		.loc 1 744 1
 2227 000c 1846     		mov	r0, r3
 2228 000e BD46     		mov	sp, r7
 2229              		.cfi_def_cfa_register 13
 2230              		@ sp needed
 2231 0010 80BC     		pop	{r7}
 2232              		.cfi_restore 7
 2233              		.cfi_def_cfa_offset 0
 2234 0012 7047     		bx	lr
 2235              	.L121:
 2236              		.align	2
 2237              	.L120:
 2238 0014 1C200240 		.word	1073881116
 2239              		.cfi_endproc
 2240              	.LFE137:
 2242              		.section	.text.ob_data_get,"ax",%progbits
 2243              		.align	1
 2244              		.global	ob_data_get
 2245              		.syntax unified
 2246              		.thumb
 2247              		.thumb_func
 2248              		.fpu softvfp
 2250              	ob_data_get:
 2251              	.LFB138:
 745:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 746:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 747:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get OB_DATA in register FMC_OBSTAT
 748:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 749:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 750:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     ob_data
 751:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 752:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** uint16_t ob_data_get(void)
 753:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2252              		.loc 1 753 1
 2253              		.cfi_startproc
 2254              		@ args = 0, pretend = 0, frame = 0
 2255              		@ frame_needed = 1, uses_anonymous_args = 0
 2256              		@ link register save eliminated.
 2257 0000 80B4     		push	{r7}
 2258              		.cfi_def_cfa_offset 4
 2259              		.cfi_offset 7, -4
 2260 0002 00AF     		add	r7, sp, #0
 2261              		.cfi_def_cfa_register 7
 754:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return (uint16_t)(FMC_OBSTAT >> 10U);
 2262              		.loc 1 754 23
 2263 0004 034B     		ldr	r3, .L124
 2264 0006 1B68     		ldr	r3, [r3]
 2265              		.loc 1 754 34
 2266 0008 9B0A     		lsrs	r3, r3, #10
 2267              		.loc 1 754 12
 2268 000a 9BB2     		uxth	r3, r3
 755:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2269              		.loc 1 755 1
 2270 000c 1846     		mov	r0, r3
 2271 000e BD46     		mov	sp, r7
 2272              		.cfi_def_cfa_register 13
 2273              		@ sp needed
 2274 0010 80BC     		pop	{r7}
 2275              		.cfi_restore 7
 2276              		.cfi_def_cfa_offset 0
 2277 0012 7047     		bx	lr
 2278              	.L125:
 2279              		.align	2
 2280              	.L124:
 2281 0014 1C200240 		.word	1073881116
 2282              		.cfi_endproc
 2283              	.LFE138:
 2285              		.section	.text.ob_write_protection_get,"ax",%progbits
 2286              		.align	1
 2287              		.global	ob_write_protection_get
 2288              		.syntax unified
 2289              		.thumb
 2290              		.thumb_func
 2291              		.fpu softvfp
 2293              	ob_write_protection_get:
 2294              	.LFB139:
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 757:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 758:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC option byte write protection
 759:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 760:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 761:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     the FMC write protection option byte value
 762:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 763:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** uint32_t ob_write_protection_get(void)
 764:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2295              		.loc 1 764 1
 2296              		.cfi_startproc
 2297              		@ args = 0, pretend = 0, frame = 0
 2298              		@ frame_needed = 1, uses_anonymous_args = 0
 2299              		@ link register save eliminated.
 2300 0000 80B4     		push	{r7}
 2301              		.cfi_def_cfa_offset 4
 2302              		.cfi_offset 7, -4
 2303 0002 00AF     		add	r7, sp, #0
 2304              		.cfi_def_cfa_register 7
 765:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC write protection option byte value */
 766:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return FMC_WP;
 2305              		.loc 1 766 12
 2306 0004 024B     		ldr	r3, .L128
 2307 0006 1B68     		ldr	r3, [r3]
 767:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2308              		.loc 1 767 1
 2309 0008 1846     		mov	r0, r3
 2310 000a BD46     		mov	sp, r7
 2311              		.cfi_def_cfa_register 13
 2312              		@ sp needed
 2313 000c 80BC     		pop	{r7}
 2314              		.cfi_restore 7
 2315              		.cfi_def_cfa_offset 0
 2316 000e 7047     		bx	lr
 2317              	.L129:
 2318              		.align	2
 2319              	.L128:
 2320 0010 20200240 		.word	1073881120
 2321              		.cfi_endproc
 2322              	.LFE139:
 2324              		.section	.text.ob_spc_get,"ax",%progbits
 2325              		.align	1
 2326              		.global	ob_spc_get
 2327              		.syntax unified
 2328              		.thumb
 2329              		.thumb_func
 2330              		.fpu softvfp
 2332              	ob_spc_get:
 2333              	.LFB140:
 768:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 769:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 770:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC option byte security protection
 771:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 772:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 773:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     FlagStatus: SET or RESET
 774:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 775:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** FlagStatus ob_spc_get(void)
 776:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2334              		.loc 1 776 1
 2335              		.cfi_startproc
 2336              		@ args = 0, pretend = 0, frame = 8
 2337              		@ frame_needed = 1, uses_anonymous_args = 0
 2338              		@ link register save eliminated.
 2339 0000 80B4     		push	{r7}
 2340              		.cfi_def_cfa_offset 4
 2341              		.cfi_offset 7, -4
 2342 0002 83B0     		sub	sp, sp, #12
 2343              		.cfi_def_cfa_offset 16
 2344 0004 00AF     		add	r7, sp, #0
 2345              		.cfi_def_cfa_register 7
 777:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FlagStatus spc_state = RESET;
 2346              		.loc 1 777 16
 2347 0006 0023     		movs	r3, #0
 2348 0008 FB71     		strb	r3, [r7, #7]
 778:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 779:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET != (FMC_OBSTAT & FMC_OBSTAT_SPC)){
 2349              		.loc 1 779 18
 2350 000a 084B     		ldr	r3, .L134
 2351 000c 1B68     		ldr	r3, [r3]
 2352              		.loc 1 779 29
 2353 000e 03F00203 		and	r3, r3, #2
 2354              		.loc 1 779 7
 2355 0012 002B     		cmp	r3, #0
 2356 0014 02D0     		beq	.L131
 780:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         spc_state = SET;
 2357              		.loc 1 780 19
 2358 0016 0123     		movs	r3, #1
 2359 0018 FB71     		strb	r3, [r7, #7]
 2360 001a 01E0     		b	.L132
 2361              	.L131:
 781:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 782:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         spc_state = RESET;
 2362              		.loc 1 782 19
 2363 001c 0023     		movs	r3, #0
 2364 001e FB71     		strb	r3, [r7, #7]
 2365              	.L132:
 783:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 784:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return spc_state;
 2366              		.loc 1 784 12
 2367 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 785:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2368              		.loc 1 785 1
 2369 0022 1846     		mov	r0, r3
 2370 0024 0C37     		adds	r7, r7, #12
 2371              		.cfi_def_cfa_offset 4
 2372 0026 BD46     		mov	sp, r7
 2373              		.cfi_def_cfa_register 13
 2374              		@ sp needed
 2375 0028 80BC     		pop	{r7}
 2376              		.cfi_restore 7
 2377              		.cfi_def_cfa_offset 0
 2378 002a 7047     		bx	lr
 2379              	.L135:
 2380              		.align	2
 2381              	.L134:
 2382 002c 1C200240 		.word	1073881116
 2383              		.cfi_endproc
 2384              	.LFE140:
 2386              		.section	.text.fmc_interrupt_enable,"ax",%progbits
 2387              		.align	1
 2388              		.global	fmc_interrupt_enable
 2389              		.syntax unified
 2390              		.thumb
 2391              		.thumb_func
 2392              		.fpu softvfp
 2394              	fmc_interrupt_enable:
 2395              	.LFB141:
 786:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 787:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 788:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      enable FMC interrupt
 789:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 790:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_END: FMC bank0 end of program interrupt
 791:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_ERR: FMC bank0 error interrupt
 792:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_END: FMC bank1 end of program interrupt
 793:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_ERR: FMC bank1 error interrupt
 794:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 795:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 796:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 797:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_interrupt_enable(uint32_t interrupt)
 798:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2396              		.loc 1 798 1
 2397              		.cfi_startproc
 2398              		@ args = 0, pretend = 0, frame = 8
 2399              		@ frame_needed = 1, uses_anonymous_args = 0
 2400              		@ link register save eliminated.
 2401 0000 80B4     		push	{r7}
 2402              		.cfi_def_cfa_offset 4
 2403              		.cfi_offset 7, -4
 2404 0002 83B0     		sub	sp, sp, #12
 2405              		.cfi_def_cfa_offset 16
 2406 0004 00AF     		add	r7, sp, #0
 2407              		.cfi_def_cfa_register 7
 2408 0006 7860     		str	r0, [r7, #4]
 799:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VAL(interrupt) |= BIT(FMC_BIT_POS(interrupt));
 2409              		.loc 1 799 28
 2410 0008 7B68     		ldr	r3, [r7, #4]
 2411 000a 9B09     		lsrs	r3, r3, #6
 2412 000c 03F18043 		add	r3, r3, #1073741824
 2413 0010 03F50833 		add	r3, r3, #139264
 2414 0014 1968     		ldr	r1, [r3]
 2415              		.loc 1 799 31
 2416 0016 7B68     		ldr	r3, [r7, #4]
 2417 0018 03F01F03 		and	r3, r3, #31
 2418 001c 0122     		movs	r2, #1
 2419 001e 9A40     		lsls	r2, r2, r3
 2420              		.loc 1 799 28
 2421 0020 7B68     		ldr	r3, [r7, #4]
 2422 0022 9B09     		lsrs	r3, r3, #6
 2423 0024 03F18043 		add	r3, r3, #1073741824
 2424 0028 03F50833 		add	r3, r3, #139264
 2425 002c 1846     		mov	r0, r3
 2426 002e 41EA0203 		orr	r3, r1, r2
 2427 0032 0360     		str	r3, [r0]
 800:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2428              		.loc 1 800 1
 2429 0034 00BF     		nop
 2430 0036 0C37     		adds	r7, r7, #12
 2431              		.cfi_def_cfa_offset 4
 2432 0038 BD46     		mov	sp, r7
 2433              		.cfi_def_cfa_register 13
 2434              		@ sp needed
 2435 003a 80BC     		pop	{r7}
 2436              		.cfi_restore 7
 2437              		.cfi_def_cfa_offset 0
 2438 003c 7047     		bx	lr
 2439              		.cfi_endproc
 2440              	.LFE141:
 2442              		.section	.text.fmc_interrupt_disable,"ax",%progbits
 2443              		.align	1
 2444              		.global	fmc_interrupt_disable
 2445              		.syntax unified
 2446              		.thumb
 2447              		.thumb_func
 2448              		.fpu softvfp
 2450              	fmc_interrupt_disable:
 2451              	.LFB142:
 801:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 802:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 803:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      disable FMC interrupt
 804:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 805:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_END: FMC bank0 end of program interrupt
 806:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK0_ERR: FMC bank0 error interrupt
 807:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_END: FMC bank1 end of program interrupt
 808:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_BANK1_ERR: FMC bank1 error interrupt
 809:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 810:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 811:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 812:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_interrupt_disable(uint32_t interrupt)
 813:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2452              		.loc 1 813 1
 2453              		.cfi_startproc
 2454              		@ args = 0, pretend = 0, frame = 8
 2455              		@ frame_needed = 1, uses_anonymous_args = 0
 2456              		@ link register save eliminated.
 2457 0000 80B4     		push	{r7}
 2458              		.cfi_def_cfa_offset 4
 2459              		.cfi_offset 7, -4
 2460 0002 83B0     		sub	sp, sp, #12
 2461              		.cfi_def_cfa_offset 16
 2462 0004 00AF     		add	r7, sp, #0
 2463              		.cfi_def_cfa_register 7
 2464 0006 7860     		str	r0, [r7, #4]
 814:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VAL(interrupt) &= ~BIT(FMC_BIT_POS(interrupt));
 2465              		.loc 1 814 28
 2466 0008 7B68     		ldr	r3, [r7, #4]
 2467 000a 9B09     		lsrs	r3, r3, #6
 2468 000c 03F18043 		add	r3, r3, #1073741824
 2469 0010 03F50833 		add	r3, r3, #139264
 2470 0014 1968     		ldr	r1, [r3]
 2471              		.loc 1 814 32
 2472 0016 7B68     		ldr	r3, [r7, #4]
 2473 0018 03F01F03 		and	r3, r3, #31
 2474 001c 0122     		movs	r2, #1
 2475 001e 02FA03F3 		lsl	r3, r2, r3
 2476              		.loc 1 814 31
 2477 0022 DA43     		mvns	r2, r3
 2478              		.loc 1 814 28
 2479 0024 7B68     		ldr	r3, [r7, #4]
 2480 0026 9B09     		lsrs	r3, r3, #6
 2481 0028 03F18043 		add	r3, r3, #1073741824
 2482 002c 03F50833 		add	r3, r3, #139264
 2483 0030 1846     		mov	r0, r3
 2484 0032 01EA0203 		and	r3, r1, r2
 2485 0036 0360     		str	r3, [r0]
 815:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2486              		.loc 1 815 1
 2487 0038 00BF     		nop
 2488 003a 0C37     		adds	r7, r7, #12
 2489              		.cfi_def_cfa_offset 4
 2490 003c BD46     		mov	sp, r7
 2491              		.cfi_def_cfa_register 13
 2492              		@ sp needed
 2493 003e 80BC     		pop	{r7}
 2494              		.cfi_restore 7
 2495              		.cfi_def_cfa_offset 0
 2496 0040 7047     		bx	lr
 2497              		.cfi_endproc
 2498              	.LFE142:
 2500              		.section	.text.fmc_flag_get,"ax",%progbits
 2501              		.align	1
 2502              		.global	fmc_flag_get
 2503              		.syntax unified
 2504              		.thumb
 2505              		.thumb_func
 2506              		.fpu softvfp
 2508              	fmc_flag_get:
 2509              	.LFB143:
 816:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 817:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 818:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      check flag is set or not
 819:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: check FMC flag
 820:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 821:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_BUSY: FMC bank0 busy flag bit
 822:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_PGERR: FMC bank0 operation error flag bit
 823:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error flag bit
 824:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_END: FMC bank0 end of operation flag bit
 825:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_OBERR: FMC option bytes read error flag bit
 826:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_BUSY: FMC bank1 busy flag bit
 827:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_PGERR: FMC bank1 operation error flag bit
 828:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error flag bit
 829:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_END: FMC bank1 end of operation flag bit
 830:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 831:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     FlagStatus: SET or RESET
 832:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 833:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** FlagStatus fmc_flag_get(uint32_t flag)
 834:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2510              		.loc 1 834 1
 2511              		.cfi_startproc
 2512              		@ args = 0, pretend = 0, frame = 8
 2513              		@ frame_needed = 1, uses_anonymous_args = 0
 2514              		@ link register save eliminated.
 2515 0000 80B4     		push	{r7}
 2516              		.cfi_def_cfa_offset 4
 2517              		.cfi_offset 7, -4
 2518 0002 83B0     		sub	sp, sp, #12
 2519              		.cfi_def_cfa_offset 16
 2520 0004 00AF     		add	r7, sp, #0
 2521              		.cfi_def_cfa_register 7
 2522 0006 7860     		str	r0, [r7, #4]
 835:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(RESET != (FMC_REG_VAL(flag) & BIT(FMC_BIT_POS(flag)))){
 2523              		.loc 1 835 18
 2524 0008 7B68     		ldr	r3, [r7, #4]
 2525 000a 9B09     		lsrs	r3, r3, #6
 2526 000c 03F18043 		add	r3, r3, #1073741824
 2527 0010 03F50833 		add	r3, r3, #139264
 2528 0014 1A68     		ldr	r2, [r3]
 2529              		.loc 1 835 38
 2530 0016 7B68     		ldr	r3, [r7, #4]
 2531 0018 03F01F03 		and	r3, r3, #31
 2532              		.loc 1 835 14
 2533 001c 22FA03F3 		lsr	r3, r2, r3
 2534 0020 03F00103 		and	r3, r3, #1
 2535              		.loc 1 835 7
 2536 0024 002B     		cmp	r3, #0
 2537 0026 01D0     		beq	.L139
 836:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return SET;
 2538              		.loc 1 836 16
 2539 0028 0123     		movs	r3, #1
 2540 002a 00E0     		b	.L140
 2541              	.L139:
 837:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return RESET;
 2542              		.loc 1 838 16
 2543 002c 0023     		movs	r3, #0
 2544              	.L140:
 839:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 840:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2545              		.loc 1 840 1
 2546 002e 1846     		mov	r0, r3
 2547 0030 0C37     		adds	r7, r7, #12
 2548              		.cfi_def_cfa_offset 4
 2549 0032 BD46     		mov	sp, r7
 2550              		.cfi_def_cfa_register 13
 2551              		@ sp needed
 2552 0034 80BC     		pop	{r7}
 2553              		.cfi_restore 7
 2554              		.cfi_def_cfa_offset 0
 2555 0036 7047     		bx	lr
 2556              		.cfi_endproc
 2557              	.LFE143:
 2559              		.section	.text.fmc_flag_clear,"ax",%progbits
 2560              		.align	1
 2561              		.global	fmc_flag_clear
 2562              		.syntax unified
 2563              		.thumb
 2564              		.thumb_func
 2565              		.fpu softvfp
 2567              	fmc_flag_clear:
 2568              	.LFB144:
 841:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 842:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 843:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      clear the FMC flag
 844:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: clear FMC flag
 845:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 846:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_PGERR: FMC bank0 operation error flag bit
 847:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error flag bit
 848:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK0_END: FMC bank0 end of operation flag bit
 849:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_PGERR: FMC bank1 operation error flag bit
 850:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error flag bit
 851:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_FLAG_BANK1_END: FMC bank1 end of operation flag bit
 852:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 853:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 854:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 855:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_flag_clear(uint32_t flag)
 856:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2569              		.loc 1 856 1
 2570              		.cfi_startproc
 2571              		@ args = 0, pretend = 0, frame = 8
 2572              		@ frame_needed = 1, uses_anonymous_args = 0
 2573              		@ link register save eliminated.
 2574 0000 80B4     		push	{r7}
 2575              		.cfi_def_cfa_offset 4
 2576              		.cfi_offset 7, -4
 2577 0002 83B0     		sub	sp, sp, #12
 2578              		.cfi_def_cfa_offset 16
 2579 0004 00AF     		add	r7, sp, #0
 2580              		.cfi_def_cfa_register 7
 2581 0006 7860     		str	r0, [r7, #4]
 857:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VAL(flag) |= BIT(FMC_BIT_POS(flag));
 2582              		.loc 1 857 23
 2583 0008 7B68     		ldr	r3, [r7, #4]
 2584 000a 9B09     		lsrs	r3, r3, #6
 2585 000c 03F18043 		add	r3, r3, #1073741824
 2586 0010 03F50833 		add	r3, r3, #139264
 2587 0014 1968     		ldr	r1, [r3]
 2588              		.loc 1 857 26
 2589 0016 7B68     		ldr	r3, [r7, #4]
 2590 0018 03F01F03 		and	r3, r3, #31
 2591 001c 0122     		movs	r2, #1
 2592 001e 9A40     		lsls	r2, r2, r3
 2593              		.loc 1 857 23
 2594 0020 7B68     		ldr	r3, [r7, #4]
 2595 0022 9B09     		lsrs	r3, r3, #6
 2596 0024 03F18043 		add	r3, r3, #1073741824
 2597 0028 03F50833 		add	r3, r3, #139264
 2598 002c 1846     		mov	r0, r3
 2599 002e 41EA0203 		orr	r3, r1, r2
 2600 0032 0360     		str	r3, [r0]
 858:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2601              		.loc 1 858 1
 2602 0034 00BF     		nop
 2603 0036 0C37     		adds	r7, r7, #12
 2604              		.cfi_def_cfa_offset 4
 2605 0038 BD46     		mov	sp, r7
 2606              		.cfi_def_cfa_register 13
 2607              		@ sp needed
 2608 003a 80BC     		pop	{r7}
 2609              		.cfi_restore 7
 2610              		.cfi_def_cfa_offset 0
 2611 003c 7047     		bx	lr
 2612              		.cfi_endproc
 2613              	.LFE144:
 2615              		.section	.text.fmc_interrupt_flag_get,"ax",%progbits
 2616              		.align	1
 2617              		.global	fmc_interrupt_flag_get
 2618              		.syntax unified
 2619              		.thumb
 2620              		.thumb_func
 2621              		.fpu softvfp
 2623              	fmc_interrupt_flag_get:
 2624              	.LFB145:
 859:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 860:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 861:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get FMC interrupt flag state
 862:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to fmc_interrupt_flag_enum
 863:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 864:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_PGERR: FMC bank0 operation error interrupt flag bit
 865:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error interrupt flag
 866:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_END: FMC bank0 end of operation interrupt flag bit
 867:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_PGERR: FMC bank1 operation error interrupt flag bit
 868:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error interrupt flag
 869:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_END: FMC bank1 end of operation interrupt flag bit
 870:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 871:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     FlagStatus: SET or RESET
 872:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 873:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** FlagStatus fmc_interrupt_flag_get(fmc_interrupt_flag_enum flag)
 874:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2625              		.loc 1 874 1
 2626              		.cfi_startproc
 2627              		@ args = 0, pretend = 0, frame = 16
 2628              		@ frame_needed = 1, uses_anonymous_args = 0
 2629              		@ link register save eliminated.
 2630 0000 80B4     		push	{r7}
 2631              		.cfi_def_cfa_offset 4
 2632              		.cfi_offset 7, -4
 2633 0002 85B0     		sub	sp, sp, #20
 2634              		.cfi_def_cfa_offset 24
 2635 0004 00AF     		add	r7, sp, #0
 2636              		.cfi_def_cfa_register 7
 2637 0006 7860     		str	r0, [r7, #4]
 875:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FlagStatus ret1 = RESET;
 2638              		.loc 1 875 16
 2639 0008 0023     		movs	r3, #0
 2640 000a FB73     		strb	r3, [r7, #15]
 876:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FlagStatus ret2 = RESET;
 2641              		.loc 1 876 16
 2642 000c 0023     		movs	r3, #0
 2643 000e BB73     		strb	r3, [r7, #14]
 877:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 878:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_STAT0_REG_OFFSET == FMC_REG_OFFSET_GET(flag)){
 2644              		.loc 1 878 32
 2645 0010 7B68     		ldr	r3, [r7, #4]
 2646 0012 1B0B     		lsrs	r3, r3, #12
 2647              		.loc 1 878 7
 2648 0014 0C2B     		cmp	r3, #12
 2649 0016 1ED1     		bne	.L143
 879:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt flag */
 880:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret1 = (FlagStatus)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 2650              		.loc 1 880 29
 2651 0018 7B68     		ldr	r3, [r7, #4]
 2652 001a 1B0B     		lsrs	r3, r3, #12
 2653 001c 03F18043 		add	r3, r3, #1073741824
 2654 0020 03F50833 		add	r3, r3, #139264
 2655 0024 1B68     		ldr	r3, [r3]
 2656              		.loc 1 880 16
 2657 0026 DAB2     		uxtb	r2, r3
 2658              		.loc 1 880 50
 2659 0028 7B68     		ldr	r3, [r7, #4]
 2660 002a 9B09     		lsrs	r3, r3, #6
 2661 002c 03F01F03 		and	r3, r3, #31
 2662 0030 0121     		movs	r1, #1
 2663 0032 01FA03F3 		lsl	r3, r1, r3
 2664              		.loc 1 880 16
 2665 0036 DBB2     		uxtb	r3, r3
 2666              		.loc 1 880 14
 2667 0038 1340     		ands	r3, r3, r2
 2668 003a FB73     		strb	r3, [r7, #15]
 881:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 882:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret2 = (FlagStatus)(FMC_CTL0 & BIT(FMC_BIT_POS1(flag)));
 2669              		.loc 1 882 29
 2670 003c 1C4B     		ldr	r3, .L147
 2671 003e 1B68     		ldr	r3, [r3]
 2672              		.loc 1 882 16
 2673 0040 DAB2     		uxtb	r2, r3
 2674              		.loc 1 882 40
 2675 0042 7B68     		ldr	r3, [r7, #4]
 2676 0044 03F01F03 		and	r3, r3, #31
 2677 0048 0121     		movs	r1, #1
 2678 004a 01FA03F3 		lsl	r3, r1, r3
 2679              		.loc 1 882 16
 2680 004e DBB2     		uxtb	r3, r3
 2681              		.loc 1 882 14
 2682 0050 1340     		ands	r3, r3, r2
 2683 0052 BB73     		strb	r3, [r7, #14]
 2684 0054 1DE0     		b	.L144
 2685              	.L143:
 883:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 884:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt flag */
 885:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret1 = (FlagStatus)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 2686              		.loc 1 885 29
 2687 0056 7B68     		ldr	r3, [r7, #4]
 2688 0058 1B0B     		lsrs	r3, r3, #12
 2689 005a 03F18043 		add	r3, r3, #1073741824
 2690 005e 03F50833 		add	r3, r3, #139264
 2691 0062 1B68     		ldr	r3, [r3]
 2692              		.loc 1 885 16
 2693 0064 DAB2     		uxtb	r2, r3
 2694              		.loc 1 885 50
 2695 0066 7B68     		ldr	r3, [r7, #4]
 2696 0068 9B09     		lsrs	r3, r3, #6
 2697 006a 03F01F03 		and	r3, r3, #31
 2698 006e 0121     		movs	r1, #1
 2699 0070 01FA03F3 		lsl	r3, r1, r3
 2700              		.loc 1 885 16
 2701 0074 DBB2     		uxtb	r3, r3
 2702              		.loc 1 885 14
 2703 0076 1340     		ands	r3, r3, r2
 2704 0078 FB73     		strb	r3, [r7, #15]
 886:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get the staus of interrupt enale bit */
 887:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         ret2 = (FlagStatus)(FMC_CTL1 & BIT(FMC_BIT_POS1(flag)));
 2705              		.loc 1 887 29
 2706 007a 0E4B     		ldr	r3, .L147+4
 2707 007c 1B68     		ldr	r3, [r3]
 2708              		.loc 1 887 16
 2709 007e DAB2     		uxtb	r2, r3
 2710              		.loc 1 887 40
 2711 0080 7B68     		ldr	r3, [r7, #4]
 2712 0082 03F01F03 		and	r3, r3, #31
 2713 0086 0121     		movs	r1, #1
 2714 0088 01FA03F3 		lsl	r3, r1, r3
 2715              		.loc 1 887 16
 2716 008c DBB2     		uxtb	r3, r3
 2717              		.loc 1 887 14
 2718 008e 1340     		ands	r3, r3, r2
 2719 0090 BB73     		strb	r3, [r7, #14]
 2720              	.L144:
 888:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 889:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 890:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(ret1 && ret2){
 2721              		.loc 1 890 7
 2722 0092 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2723 0094 002B     		cmp	r3, #0
 2724 0096 04D0     		beq	.L145
 2725              		.loc 1 890 13 discriminator 1
 2726 0098 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 2727 009a 002B     		cmp	r3, #0
 2728 009c 01D0     		beq	.L145
 891:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return SET;
 2729              		.loc 1 891 16
 2730 009e 0123     		movs	r3, #1
 2731 00a0 00E0     		b	.L146
 2732              	.L145:
 892:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 893:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         return RESET;
 2733              		.loc 1 893 16
 2734 00a2 0023     		movs	r3, #0
 2735              	.L146:
 894:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 895:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2736              		.loc 1 895 1
 2737 00a4 1846     		mov	r0, r3
 2738 00a6 1437     		adds	r7, r7, #20
 2739              		.cfi_def_cfa_offset 4
 2740 00a8 BD46     		mov	sp, r7
 2741              		.cfi_def_cfa_register 13
 2742              		@ sp needed
 2743 00aa 80BC     		pop	{r7}
 2744              		.cfi_restore 7
 2745              		.cfi_def_cfa_offset 0
 2746 00ac 7047     		bx	lr
 2747              	.L148:
 2748 00ae 00BF     		.align	2
 2749              	.L147:
 2750 00b0 10200240 		.word	1073881104
 2751 00b4 50200240 		.word	1073881168
 2752              		.cfi_endproc
 2753              	.LFE145:
 2755              		.section	.text.fmc_interrupt_flag_clear,"ax",%progbits
 2756              		.align	1
 2757              		.global	fmc_interrupt_flag_clear
 2758              		.syntax unified
 2759              		.thumb
 2760              		.thumb_func
 2761              		.fpu softvfp
 2763              	fmc_interrupt_flag_clear:
 2764              	.LFB146:
 896:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 897:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 898:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      clear FMC interrupt flag state
 899:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to can_interrupt_flag_enum
 900:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 only one parameter can be selected which is shown as below:
 901:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_PGERR: FMC bank0 operation error interrupt flag bit
 902:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error interrupt flag
 903:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_END: FMC bank0 end of operation interrupt flag bit
 904:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_PGERR: FMC bank1 operation error interrupt flag bit
 905:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error interrupt flag
 906:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_END: FMC bank1 end of operation interrupt flag bit
 907:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 908:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     none
 909:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 910:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** void fmc_interrupt_flag_clear(fmc_interrupt_flag_enum flag)
 911:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2765              		.loc 1 911 1
 2766              		.cfi_startproc
 2767              		@ args = 0, pretend = 0, frame = 8
 2768              		@ frame_needed = 1, uses_anonymous_args = 0
 2769              		@ link register save eliminated.
 2770 0000 80B4     		push	{r7}
 2771              		.cfi_def_cfa_offset 4
 2772              		.cfi_offset 7, -4
 2773 0002 83B0     		sub	sp, sp, #12
 2774              		.cfi_def_cfa_offset 16
 2775 0004 00AF     		add	r7, sp, #0
 2776              		.cfi_def_cfa_register 7
 2777 0006 7860     		str	r0, [r7, #4]
 912:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     FMC_REG_VALS(flag) |= BIT(FMC_BIT_POS0(flag));
 2778              		.loc 1 912 24
 2779 0008 7B68     		ldr	r3, [r7, #4]
 2780 000a 1B0B     		lsrs	r3, r3, #12
 2781 000c 03F18043 		add	r3, r3, #1073741824
 2782 0010 03F50833 		add	r3, r3, #139264
 2783 0014 1968     		ldr	r1, [r3]
 2784              		.loc 1 912 27
 2785 0016 7B68     		ldr	r3, [r7, #4]
 2786 0018 9B09     		lsrs	r3, r3, #6
 2787 001a 03F01F03 		and	r3, r3, #31
 2788 001e 0122     		movs	r2, #1
 2789 0020 9A40     		lsls	r2, r2, r3
 2790              		.loc 1 912 24
 2791 0022 7B68     		ldr	r3, [r7, #4]
 2792 0024 1B0B     		lsrs	r3, r3, #12
 2793 0026 03F18043 		add	r3, r3, #1073741824
 2794 002a 03F50833 		add	r3, r3, #139264
 2795 002e 1846     		mov	r0, r3
 2796 0030 41EA0203 		orr	r3, r1, r2
 2797 0034 0360     		str	r3, [r0]
 913:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2798              		.loc 1 913 1
 2799 0036 00BF     		nop
 2800 0038 0C37     		adds	r7, r7, #12
 2801              		.cfi_def_cfa_offset 4
 2802 003a BD46     		mov	sp, r7
 2803              		.cfi_def_cfa_register 13
 2804              		@ sp needed
 2805 003c 80BC     		pop	{r7}
 2806              		.cfi_restore 7
 2807              		.cfi_def_cfa_offset 0
 2808 003e 7047     		bx	lr
 2809              		.cfi_endproc
 2810              	.LFE146:
 2812              		.section	.text.fmc_bank0_state_get,"ax",%progbits
 2813              		.align	1
 2814              		.global	fmc_bank0_state_get
 2815              		.syntax unified
 2816              		.thumb
 2817              		.thumb_func
 2818              		.fpu softvfp
 2820              	fmc_bank0_state_get:
 2821              	.LFB147:
 914:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 915:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 916:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC bank0 state
 917:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 918:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 919:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 920:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 921:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank0_state_get(void)
 922:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2822              		.loc 1 922 1
 2823              		.cfi_startproc
 2824              		@ args = 0, pretend = 0, frame = 8
 2825              		@ frame_needed = 1, uses_anonymous_args = 0
 2826              		@ link register save eliminated.
 2827 0000 80B4     		push	{r7}
 2828              		.cfi_def_cfa_offset 4
 2829              		.cfi_offset 7, -4
 2830 0002 83B0     		sub	sp, sp, #12
 2831              		.cfi_def_cfa_offset 16
 2832 0004 00AF     		add	r7, sp, #0
 2833              		.cfi_def_cfa_register 7
 923:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2834              		.loc 1 923 20
 2835 0006 0023     		movs	r3, #0
 2836 0008 FB71     		strb	r3, [r7, #7]
 924:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 925:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT0 & FMC_STAT0_BUSY)){
 2837              		.loc 1 925 28
 2838 000a 104B     		ldr	r3, .L155
 2839 000c 1B68     		ldr	r3, [r3]
 2840              		.loc 1 925 38
 2841 000e 03F00103 		and	r3, r3, #1
 2842              		.loc 1 925 7
 2843 0012 002B     		cmp	r3, #0
 2844 0014 02D0     		beq	.L151
 926:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_BUSY;
 2845              		.loc 1 926 19
 2846 0016 0123     		movs	r3, #1
 2847 0018 FB71     		strb	r3, [r7, #7]
 2848 001a 10E0     		b	.L152
 2849              	.L151:
 927:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 928:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT0 & FMC_STAT0_WPERR)){
 2850              		.loc 1 928 32
 2851 001c 0B4B     		ldr	r3, .L155
 2852 001e 1B68     		ldr	r3, [r3]
 2853              		.loc 1 928 42
 2854 0020 03F01003 		and	r3, r3, #16
 2855              		.loc 1 928 11
 2856 0024 002B     		cmp	r3, #0
 2857 0026 02D0     		beq	.L153
 929:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = FMC_WPERR;
 2858              		.loc 1 929 23
 2859 0028 0323     		movs	r3, #3
 2860 002a FB71     		strb	r3, [r7, #7]
 2861 002c 07E0     		b	.L152
 2862              	.L153:
 930:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 931:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT0 & (FMC_STAT0_PGERR))){
 2863              		.loc 1 931 36
 2864 002e 074B     		ldr	r3, .L155
 2865 0030 1B68     		ldr	r3, [r3]
 2866              		.loc 1 931 46
 2867 0032 03F00403 		and	r3, r3, #4
 2868              		.loc 1 931 15
 2869 0036 002B     		cmp	r3, #0
 2870 0038 01D0     		beq	.L152
 932:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = FMC_PGERR; 
 2871              		.loc 1 932 27
 2872 003a 0223     		movs	r3, #2
 2873 003c FB71     		strb	r3, [r7, #7]
 2874              	.L152:
 933:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 934:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 935:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 936:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 937:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 2875              		.loc 1 937 12
 2876 003e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 938:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2877              		.loc 1 938 1
 2878 0040 1846     		mov	r0, r3
 2879 0042 0C37     		adds	r7, r7, #12
 2880              		.cfi_def_cfa_offset 4
 2881 0044 BD46     		mov	sp, r7
 2882              		.cfi_def_cfa_register 13
 2883              		@ sp needed
 2884 0046 80BC     		pop	{r7}
 2885              		.cfi_restore 7
 2886              		.cfi_def_cfa_offset 0
 2887 0048 7047     		bx	lr
 2888              	.L156:
 2889 004a 00BF     		.align	2
 2890              	.L155:
 2891 004c 0C200240 		.word	1073881100
 2892              		.cfi_endproc
 2893              	.LFE147:
 2895              		.section	.text.fmc_bank1_state_get,"ax",%progbits
 2896              		.align	1
 2897              		.global	fmc_bank1_state_get
 2898              		.syntax unified
 2899              		.thumb
 2900              		.thumb_func
 2901              		.fpu softvfp
 2903              	fmc_bank1_state_get:
 2904              	.LFB148:
 939:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 940:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 941:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      get the FMC bank1 state
 942:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  none
 943:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 944:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 945:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 946:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank1_state_get(void)
 947:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2905              		.loc 1 947 1
 2906              		.cfi_startproc
 2907              		@ args = 0, pretend = 0, frame = 8
 2908              		@ frame_needed = 1, uses_anonymous_args = 0
 2909              		@ link register save eliminated.
 2910 0000 80B4     		push	{r7}
 2911              		.cfi_def_cfa_offset 4
 2912              		.cfi_offset 7, -4
 2913 0002 83B0     		sub	sp, sp, #12
 2914              		.cfi_def_cfa_offset 16
 2915 0004 00AF     		add	r7, sp, #0
 2916              		.cfi_def_cfa_register 7
 948:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2917              		.loc 1 948 20
 2918 0006 0023     		movs	r3, #0
 2919 0008 FB71     		strb	r3, [r7, #7]
 949:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 950:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_BUSY)){
 2920              		.loc 1 950 28
 2921 000a 104B     		ldr	r3, .L162
 2922 000c 1B68     		ldr	r3, [r3]
 2923              		.loc 1 950 38
 2924 000e 03F00103 		and	r3, r3, #1
 2925              		.loc 1 950 7
 2926 0012 002B     		cmp	r3, #0
 2927 0014 02D0     		beq	.L158
 951:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_BUSY;
 2928              		.loc 1 951 19
 2929 0016 0123     		movs	r3, #1
 2930 0018 FB71     		strb	r3, [r7, #7]
 2931 001a 10E0     		b	.L159
 2932              	.L158:
 952:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }else{
 953:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_WPERR)){
 2933              		.loc 1 953 32
 2934 001c 0B4B     		ldr	r3, .L162
 2935 001e 1B68     		ldr	r3, [r3]
 2936              		.loc 1 953 42
 2937 0020 03F01003 		and	r3, r3, #16
 2938              		.loc 1 953 11
 2939 0024 002B     		cmp	r3, #0
 2940 0026 02D0     		beq	.L160
 954:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             fmc_state = FMC_WPERR;
 2941              		.loc 1 954 23
 2942 0028 0323     		movs	r3, #3
 2943 002a FB71     		strb	r3, [r7, #7]
 2944 002c 07E0     		b	.L159
 2945              	.L160:
 955:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }else{
 956:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_PGERR)){
 2946              		.loc 1 956 36
 2947 002e 074B     		ldr	r3, .L162
 2948 0030 1B68     		ldr	r3, [r3]
 2949              		.loc 1 956 46
 2950 0032 03F00403 		and	r3, r3, #4
 2951              		.loc 1 956 15
 2952 0036 002B     		cmp	r3, #0
 2953 0038 01D0     		beq	.L159
 957:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****                 fmc_state = FMC_PGERR; 
 2954              		.loc 1 957 27
 2955 003a 0223     		movs	r3, #2
 2956 003c FB71     		strb	r3, [r7, #7]
 2957              	.L159:
 958:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****             }
 959:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         }
 960:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 961:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 962:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 963:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 2958              		.loc 1 963 12
 2959 003e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 964:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 2960              		.loc 1 964 1
 2961 0040 1846     		mov	r0, r3
 2962 0042 0C37     		adds	r7, r7, #12
 2963              		.cfi_def_cfa_offset 4
 2964 0044 BD46     		mov	sp, r7
 2965              		.cfi_def_cfa_register 13
 2966              		@ sp needed
 2967 0046 80BC     		pop	{r7}
 2968              		.cfi_restore 7
 2969              		.cfi_def_cfa_offset 0
 2970 0048 7047     		bx	lr
 2971              	.L163:
 2972 004a 00BF     		.align	2
 2973              	.L162:
 2974 004c 4C200240 		.word	1073881164
 2975              		.cfi_endproc
 2976              	.LFE148:
 2978              		.section	.text.fmc_bank0_ready_wait,"ax",%progbits
 2979              		.align	1
 2980              		.global	fmc_bank0_ready_wait
 2981              		.syntax unified
 2982              		.thumb
 2983              		.thumb_func
 2984              		.fpu softvfp
 2986              	fmc_bank0_ready_wait:
 2987              	.LFB149:
 965:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 966:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 967:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      check whether FMC bank0 is ready or not
 968:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  timeout: count of loop
 969:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 970:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 971:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 972:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank0_ready_wait(uint32_t timeout)
 973:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 2988              		.loc 1 973 1
 2989              		.cfi_startproc
 2990              		@ args = 0, pretend = 0, frame = 16
 2991              		@ frame_needed = 1, uses_anonymous_args = 0
 2992 0000 80B5     		push	{r7, lr}
 2993              		.cfi_def_cfa_offset 8
 2994              		.cfi_offset 7, -8
 2995              		.cfi_offset 14, -4
 2996 0002 84B0     		sub	sp, sp, #16
 2997              		.cfi_def_cfa_offset 24
 2998 0004 00AF     		add	r7, sp, #0
 2999              		.cfi_def_cfa_register 7
 3000 0006 7860     		str	r0, [r7, #4]
 974:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 3001              		.loc 1 974 20
 3002 0008 0123     		movs	r3, #1
 3003 000a FB73     		strb	r3, [r7, #15]
 3004              	.L166:
 975:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
 976:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for FMC ready */
 977:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     do{
 978:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get FMC state */
 979:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank0_state_get();
 3005              		.loc 1 979 21 discriminator 2
 3006 000c FFF7FEFF 		bl	fmc_bank0_state_get
 3007 0010 0346     		mov	r3, r0
 3008 0012 FB73     		strb	r3, [r7, #15]
 980:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         timeout--;
 3009              		.loc 1 980 16 discriminator 2
 3010 0014 7B68     		ldr	r3, [r7, #4]
 3011 0016 013B     		subs	r3, r3, #1
 3012 0018 7B60     		str	r3, [r7, #4]
 981:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
 3013              		.loc 1 981 5 discriminator 2
 3014 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 3015 001c 012B     		cmp	r3, #1
 3016 001e 02D1     		bne	.L165
 3017              		.loc 1 981 36 discriminator 1
 3018 0020 7B68     		ldr	r3, [r7, #4]
 3019 0022 002B     		cmp	r3, #0
 3020 0024 F2D1     		bne	.L166
 3021              	.L165:
 982:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
 983:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BUSY == fmc_state){
 3022              		.loc 1 983 7
 3023 0026 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 3024 0028 012B     		cmp	r3, #1
 3025 002a 01D1     		bne	.L167
 984:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 3026              		.loc 1 984 19
 3027 002c 0423     		movs	r3, #4
 3028 002e FB73     		strb	r3, [r7, #15]
 3029              	.L167:
 985:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
 986:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
 987:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 3030              		.loc 1 987 12
 3031 0030 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 988:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 3032              		.loc 1 988 1
 3033 0032 1846     		mov	r0, r3
 3034 0034 1037     		adds	r7, r7, #16
 3035              		.cfi_def_cfa_offset 8
 3036 0036 BD46     		mov	sp, r7
 3037              		.cfi_def_cfa_register 13
 3038              		@ sp needed
 3039 0038 80BD     		pop	{r7, pc}
 3040              		.cfi_endproc
 3041              	.LFE149:
 3043              		.section	.text.fmc_bank1_ready_wait,"ax",%progbits
 3044              		.align	1
 3045              		.global	fmc_bank1_ready_wait
 3046              		.syntax unified
 3047              		.thumb
 3048              		.thumb_func
 3049              		.fpu softvfp
 3051              	fmc_bank1_ready_wait:
 3052              	.LFB150:
 989:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** 
 990:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** /*!
 991:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \brief      check whether FMC bank1 is ready or not
 992:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[in]  timeout: count of loop
 993:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \param[out] none
 994:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 995:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** */
 996:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** fmc_state_enum fmc_bank1_ready_wait(uint32_t timeout)
 997:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** {
 3053              		.loc 1 997 1
 3054              		.cfi_startproc
 3055              		@ args = 0, pretend = 0, frame = 16
 3056              		@ frame_needed = 1, uses_anonymous_args = 0
 3057 0000 80B5     		push	{r7, lr}
 3058              		.cfi_def_cfa_offset 8
 3059              		.cfi_offset 7, -8
 3060              		.cfi_offset 14, -4
 3061 0002 84B0     		sub	sp, sp, #16
 3062              		.cfi_def_cfa_offset 24
 3063 0004 00AF     		add	r7, sp, #0
 3064              		.cfi_def_cfa_register 7
 3065 0006 7860     		str	r0, [r7, #4]
 998:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 3066              		.loc 1 998 20
 3067 0008 0123     		movs	r3, #1
 3068 000a FB73     		strb	r3, [r7, #15]
 3069              	.L171:
 999:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****   
1000:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* wait for FMC ready */
1001:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     do{
1002:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         /* get FMC state */
1003:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = fmc_bank1_state_get();
 3070              		.loc 1 1003 21 discriminator 2
 3071 000c FFF7FEFF 		bl	fmc_bank1_state_get
 3072 0010 0346     		mov	r3, r0
 3073 0012 FB73     		strb	r3, [r7, #15]
1004:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         timeout--;
 3074              		.loc 1 1004 16 discriminator 2
 3075 0014 7B68     		ldr	r3, [r7, #4]
 3076 0016 013B     		subs	r3, r3, #1
 3077 0018 7B60     		str	r3, [r7, #4]
1005:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
 3078              		.loc 1 1005 5 discriminator 2
 3079 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 3080 001c 012B     		cmp	r3, #1
 3081 001e 02D1     		bne	.L170
 3082              		.loc 1 1005 36 discriminator 1
 3083 0020 7B68     		ldr	r3, [r7, #4]
 3084 0022 002B     		cmp	r3, #0
 3085 0024 F2D1     		bne	.L171
 3086              	.L170:
1006:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     
1007:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     if(FMC_BUSY == fmc_state){
 3087              		.loc 1 1007 7
 3088 0026 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 3089 0028 012B     		cmp	r3, #1
 3090 002a 01D1     		bne	.L172
1008:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****         fmc_state = FMC_TOERR;
 3091              		.loc 1 1008 19
 3092 002c 0423     		movs	r3, #4
 3093 002e FB73     		strb	r3, [r7, #15]
 3094              	.L172:
1009:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     }
1010:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     /* return the FMC state */
1011:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c ****     return fmc_state;
 3095              		.loc 1 1011 12
 3096 0030 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1012:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_fmc.c **** }
 3097              		.loc 1 1012 1
 3098 0032 1846     		mov	r0, r3
 3099 0034 1037     		adds	r7, r7, #16
 3100              		.cfi_def_cfa_offset 8
 3101 0036 BD46     		mov	sp, r7
 3102              		.cfi_def_cfa_register 13
 3103              		@ sp needed
 3104 0038 80BD     		pop	{r7, pc}
 3105              		.cfi_endproc
 3106              	.LFE150:
 3108              		.text
 3109              	.Letext0:
 3110              		.file 3 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 3111              		.file 4 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 3112              		.file 5 "../Firmware/CMSIS/core_cm4.h"
 3113              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 3114              		.file 7 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 3115              		.file 8 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_fmc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_fmc.c
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:16     .text.fmc_wscnt_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:24     .text.fmc_wscnt_set:00000000 fmc_wscnt_set
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:71     .text.fmc_wscnt_set:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:76     .text.fmc_unlock:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:83     .text.fmc_unlock:00000000 fmc_unlock
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:151    .text.fmc_unlock:00000048 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:162    .text.fmc_bank0_unlock:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:169    .text.fmc_bank0_unlock:00000000 fmc_bank0_unlock
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:212    .text.fmc_bank0_unlock:00000024 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:220    .text.fmc_bank1_unlock:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:227    .text.fmc_bank1_unlock:00000000 fmc_bank1_unlock
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:270    .text.fmc_bank1_unlock:00000024 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:278    .text.fmc_lock:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:285    .text.fmc_lock:00000000 fmc_lock
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:328    .text.fmc_lock:00000030 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:335    .text.fmc_bank0_lock:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:342    .text.fmc_bank0_lock:00000000 fmc_bank0_lock
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:372    .text.fmc_bank0_lock:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:377    .text.fmc_bank1_lock:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:384    .text.fmc_bank1_lock:00000000 fmc_bank1_lock
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:414    .text.fmc_bank1_lock:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:419    .text.fmc_page_erase:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:426    .text.fmc_page_erase:00000000 fmc_page_erase
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2986   .text.fmc_bank0_ready_wait:00000000 fmc_bank0_ready_wait
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:3051   .text.fmc_bank1_ready_wait:00000000 fmc_bank1_ready_wait
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:674    .text.fmc_page_erase:00000120 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:686    .text.fmc_mass_erase:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:693    .text.fmc_mass_erase:00000000 fmc_mass_erase
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:835    .text.fmc_mass_erase:000000e0 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:843    .text.fmc_bank0_erase:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:850    .text.fmc_bank0_erase:00000000 fmc_bank0_erase
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:913    .text.fmc_bank0_erase:00000054 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:919    .text.fmc_bank1_erase:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:926    .text.fmc_bank1_erase:00000000 fmc_bank1_erase
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:989    .text.fmc_bank1_erase:00000054 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:995    .text.fmc_word_program:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1002   .text.fmc_word_program:00000000 fmc_word_program
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1143   .text.fmc_word_program:000000d8 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1152   .text.fmc_halfword_program:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1159   .text.fmc_halfword_program:00000000 fmc_halfword_program
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1301   .text.fmc_halfword_program:000000d8 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1310   .text.fmc_word_reprogram:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1317   .text.fmc_word_reprogram:00000000 fmc_word_reprogram
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1476   .text.fmc_word_reprogram:000000fc $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1486   .text.ob_unlock:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1493   .text.ob_unlock:00000000 ob_unlock
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1536   .text.ob_unlock:00000024 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1544   .text.ob_lock:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1551   .text.ob_lock:00000000 ob_lock
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1581   .text.ob_lock:00000018 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1586   .text.ob_erase:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1593   .text.ob_erase:00000000 ob_erase
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2332   .text.ob_spc_get:00000000 ob_spc_get
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1708   .text.ob_erase:000000a8 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1715   .text.ob_write_protection_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1722   .text.ob_write_protection_enable:00000000 ob_write_protection_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1879   .text.ob_write_protection_enable:000000d4 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1889   .text.ob_security_protection_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:1896   .text.ob_security_protection_config:00000000 ob_security_protection_config
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2002   .text.ob_security_protection_config:0000009c $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2009   .text.ob_user_write:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2016   .text.ob_user_write:00000000 ob_user_write
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2113   .text.ob_user_write:00000088 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2120   .text.ob_data_program:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2127   .text.ob_data_program:00000000 ob_data_program
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2194   .text.ob_data_program:00000058 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2200   .text.ob_user_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2207   .text.ob_user_get:00000000 ob_user_get
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2238   .text.ob_user_get:00000014 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2243   .text.ob_data_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2250   .text.ob_data_get:00000000 ob_data_get
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2281   .text.ob_data_get:00000014 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2286   .text.ob_write_protection_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2293   .text.ob_write_protection_get:00000000 ob_write_protection_get
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2320   .text.ob_write_protection_get:00000010 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2325   .text.ob_spc_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2382   .text.ob_spc_get:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2387   .text.fmc_interrupt_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2394   .text.fmc_interrupt_enable:00000000 fmc_interrupt_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2443   .text.fmc_interrupt_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2450   .text.fmc_interrupt_disable:00000000 fmc_interrupt_disable
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2501   .text.fmc_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2508   .text.fmc_flag_get:00000000 fmc_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2560   .text.fmc_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2567   .text.fmc_flag_clear:00000000 fmc_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2616   .text.fmc_interrupt_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2623   .text.fmc_interrupt_flag_get:00000000 fmc_interrupt_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2750   .text.fmc_interrupt_flag_get:000000b0 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2756   .text.fmc_interrupt_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2763   .text.fmc_interrupt_flag_clear:00000000 fmc_interrupt_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2813   .text.fmc_bank0_state_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2820   .text.fmc_bank0_state_get:00000000 fmc_bank0_state_get
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2891   .text.fmc_bank0_state_get:0000004c $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2896   .text.fmc_bank1_state_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2903   .text.fmc_bank1_state_get:00000000 fmc_bank1_state_get
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2974   .text.fmc_bank1_state_get:0000004c $d
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:2979   .text.fmc_bank0_ready_wait:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMWZhMv.s:3044   .text.fmc_bank1_ready_wait:00000000 $t
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403
                           .group:00000000 wm4.gd32f30x_adc.h.36.124b47377c29d63ea85a6515ff99e7d0
                           .group:00000000 wm4.gd32f30x_can.h.36.85eb2b9bdffce148e9f2cf53e35a47f8
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_gpio.h.36.faffc48a681d1163918cf519d3cc7454
                           .group:00000000 wm4.gd32f30x_i2c.h.36.5765e4fd7e67145781f52c3602fdf526
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_rtc.h.37.6e2dc4b1c1143d8443b19d8b8578e187
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_spi.h.36.761dbcfdf151612384a2a7e1dfbd70a2
                           .group:00000000 wm4.gd32f30x_timer.h.36.aa3a076608594e31d0be360d6248cd0c
                           .group:00000000 wm4.gd32f30x_usart.h.36.c16033d6419d9317c5e1d5c9a4db894a
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7
                           .group:00000000 wm4.gd32f30x_fmc.h.42.32a466589fa11fd2ff2311b05fa5e6ce

NO UNDEFINED SYMBOLS
