{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "9c8dad08",
   "metadata": {},
   "source": [
    "# ChiffonCore bring-up - Ultra96-V2 / PYNQ\n",
    "\n",
    "1. Load bitstream (Overlay)\n",
    "2. Write `.hex` to DRAM (CMA buffer)\n",
    "3. Set `dram_base` / `entry_pc` and START signal via regbus"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3c406088",
   "metadata": {},
   "outputs": [],
   "source": [
    "from __future__ import annotations\n",
    "\n",
    "from dataclasses import dataclass\n",
    "from pathlib import Path\n",
    "import time\n",
    "import numpy as np\n",
    "\n",
    "from pynq import Overlay, allocate, MMIO\n",
    "from pynq.lib.video import *"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0ed1689a",
   "metadata": {},
   "source": [
    "## 0) Config"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "deff0998",
   "metadata": {},
   "outputs": [],
   "source": [
    "BIT_PATH = \"design_1.bit\"\n",
    "\n",
    "IMAGE_TYPE = \"hex\"  # \"hex\" or \"elf\" (elf requires pyelftools)\n",
    "IMAGE_PATH = \"kernel.bin.hex\"\n",
    "BYTESWAP32 = False\n",
    "\n",
    "# ---- CPU memory map (virtual) ----\n",
    "CPU_RAM_BASE      = 0x8000_0000\n",
    "MAILBOX_CPU_ADDR  = 0x8000_2000  # u64[2] : fb0_phys, fb1_phys\n",
    "BOOTINFO_CPU_ADDR = 0x8000_1000  # optional (versioned boot info)\n",
    "\n",
    "# ---- allocate CPU RAM backing store (CMA contiguous) ----\n",
    "# bring-up: 16-32 MiB\n",
    "RAM_BYTES = 16 * 1024 * 1024\n",
    "\n",
    "# ---- simple filesystem (initramfs) ----\n",
    "ENABLE_FS = True\n",
    "FS_TYPE = \"tar\"  # 'tar' or 'none'\n",
    "FS_PATH = \"rootfs.tar\"\n",
    "FS_ALIGN = 0x1000\n",
    "\n",
    "# ----  DisplayPort + graphics ----\n",
    "ENABLE_DISPLAYPORT = True\n",
    "ENABLE_GRAPHICS    = True  # allocate fb0/fb1 + write mailbox (+ bootinfo)\n",
    "\n",
    "PIXEL_WIDTH  = 640\n",
    "PIXEL_HEIGHT = 480\n",
    "PIXEL_CH     = 4  # RGBA bytes\n",
    "\n",
    "assert (MAILBOX_CPU_ADDR % 8) == 0\n",
    "assert (BOOTINFO_CPU_ADDR % 8) == 0"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f0efa63f",
   "metadata": {},
   "source": [
    "## 1) Load Overlay & find regbus"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cecfc693",
   "metadata": {},
   "outputs": [],
   "source": [
    "ol = Overlay(BIT_PATH)\n",
    "ol"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a5ae7a3e",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Find regbus AXI-lite IP\n",
    "cands = [k for k in ol.ip_dict.keys() if \"regbus\" in k.lower()]\n",
    "print(\"regbus candidates:\", cands)\n",
    "assert len(cands) > 0, \"regbus IP not found. Check ol.ip_dict / block design.\"\n",
    "regbus = getattr(ol, cands[0])\n",
    "regbus"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8ac0a4ea",
   "metadata": {},
   "source": [
    "## 2) Configure DisplayPort output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a65acf16",
   "metadata": {},
   "outputs": [],
   "source": [
    "import time\n",
    "from pynq import MMIO\n",
    "from pynq.lib.video import *\n",
    "\n",
    "class LiveDisplayPort(DisplayPort):\n",
    "    # DisplayPort register parameters (Ultra96-V2)\n",
    "    __DP_REG_BASE_ADDR__                    = 0xfd4a0000\n",
    "    __DP_REG_ADDR_RANGE__                   = 0x0000cc20\n",
    "    __RA_DP_MAIN_STREAM_ENABLE__            = 0x00000084\n",
    "    __RA_V_BLEND_SET_GLOVAL_ALPHA_REG__     = 0x0000a00c\n",
    "    __RA_AV_BUF_OUTPUT_AUDIO_VIDEO_SELECT__ = 0x0000b070\n",
    "    __RA_AV_BUF_AUD_VID_CLK_SOURCE__        = 0x0000b120\n",
    "    __RA_AV_BUF_SRST_REG__                  = 0x0000b124\n",
    "\n",
    "    def __init__(self, event_loop=None):\n",
    "        super().__init__(event_loop)\n",
    "\n",
    "    def configure(self, mode, pixelformat):\n",
    "        super().configure(mode, pixelformat)\n",
    "        self.__setup_live_video__()\n",
    "\n",
    "    def __setup_live_video__(self):\n",
    "        dpreg = MMIO(self.__DP_REG_BASE_ADDR__, self.__DP_REG_ADDR_RANGE__)\n",
    "        dpreg.write(self.__RA_DP_MAIN_STREAM_ENABLE__, 0x00000000)\n",
    "        dpreg.write(self.__RA_V_BLEND_SET_GLOVAL_ALPHA_REG__, 0x00000000)\n",
    "        dpreg.write(self.__RA_AV_BUF_OUTPUT_AUDIO_VIDEO_SELECT__, 0x00000050)\n",
    "        dpreg.write(self.__RA_AV_BUF_AUD_VID_CLK_SOURCE__, 0x00000002)\n",
    "        dpreg.write(self.__RA_AV_BUF_SRST_REG__, 0x00000002)\n",
    "        time.sleep(1)\n",
    "        dpreg.write(self.__RA_AV_BUF_SRST_REG__, 0x00000000)\n",
    "        time.sleep(1)\n",
    "        dpreg.write(self.__RA_DP_MAIN_STREAM_ENABLE__, 0x00000001)\n",
    "\n",
    "if ENABLE_DISPLAYPORT:\n",
    "    lvdp = LiveDisplayPort()\n",
    "    lvdp.configure(VideoMode(PIXEL_WIDTH, PIXEL_HEIGHT, 24), PIXEL_RGB)\n",
    "    print(\"DisplayPort configured:\", PIXEL_WIDTH, PIXEL_HEIGHT)\n",
    "else:\n",
    "    print(\"Skip DisplayPort config (headless)\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "038653c4",
   "metadata": {},
   "source": [
    "## 3) Boot utilities (RAM image loader, mailbox/bootinfo, bootctrl)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f0d07a39",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ---- bootctrl_regbus map (bootctrl_regbus.veryl) ----\n",
    "BOOT_BASE = 0x1000\n",
    "RA_STATUS   = BOOT_BASE + 0x0000\n",
    "RA_CTRL     = BOOT_BASE + 0x0004\n",
    "RA_DRAMBASE = BOOT_BASE + 0x0008\n",
    "RA_ENTRYPC  = BOOT_BASE + 0x000C\n",
    "\n",
    "def show_status():\n",
    "    st = int(regbus.read(RA_STATUS))\n",
    "    print(f\"STATUS=0x{st:08x}  run={(st>>1)&1} hold_reset={st&1}\")\n",
    "    return st\n",
    "\n",
    "def hold_reset(on: bool):\n",
    "    regbus.write(RA_CTRL, 0x1 if on else 0x0)\n",
    "\n",
    "def set_ram_mapping(*, dram_base: int, ram_phys_base: int):\n",
    "    regbus.write(RA_DRAMBASE, dram_base & 0xFFFF_FFFF)\n",
    "    regbus.write(RA_ENTRYPC,  ram_phys_base & 0xFFFF_FFFF)\n",
    "\n",
    "def start_cpu():\n",
    "    # W1P START\n",
    "    regbus.write(RA_CTRL, 0x2)\n",
    "\n",
    "def parse_hex_words(path: str, byteswap32: bool = False) -> list[int]:\n",
    "    words = []\n",
    "    for line in Path(path).read_text().splitlines():\n",
    "        line = line.strip()\n",
    "        if not line or line.startswith(\"#\") or line.startswith(\"//\"):\n",
    "            continue\n",
    "        if line.startswith((\"0x\",\"0X\")):\n",
    "            line = line[2:]\n",
    "        v = int(line, 16) & 0xFFFF_FFFF\n",
    "        if byteswap32:\n",
    "            v = int.from_bytes(v.to_bytes(4, \"big\"), \"little\")\n",
    "        words.append(v)\n",
    "    return words\n",
    "\n",
    "def ensure_pyelftools() -> bool:\n",
    "    try:\n",
    "        from elftools.elf.elffile import ELFFile  # noqa\n",
    "        return True\n",
    "    except Exception as e:\n",
    "        print(\"pyelftools not available:\", e)\n",
    "        print(\"Install: pip3 install pyelftools\")\n",
    "        return False\n",
    "\n",
    "@dataclass\n",
    "class CpuRamImage:\n",
    "    cpu_base: int\n",
    "    buf_u64: np.ndarray\n",
    "    ram_bytes: int\n",
    "\n",
    "    @property\n",
    "    def phys_base(self) -> int:\n",
    "        return int(self.buf_u64.device_address)\n",
    "\n",
    "    def flush(self):\n",
    "        self.buf_u64.flush()\n",
    "\n",
    "    def _off(self, cpu_addr: int) -> int:\n",
    "        off = cpu_addr - self.cpu_base\n",
    "        assert off >= 0, f\"cpu_addr 0x{cpu_addr:x} < CPU_RAM_BASE 0x{self.cpu_base:x}\"\n",
    "        assert off < self.ram_bytes, f\"cpu_addr 0x{cpu_addr:x} beyond RAM image (size=0x{self.ram_bytes:x})\"\n",
    "        return off\n",
    "\n",
    "    def write_u64(self, cpu_addr: int, value: int):\n",
    "        assert (cpu_addr % 8) == 0\n",
    "        off = self._off(cpu_addr)\n",
    "        qi = off // 8\n",
    "        self.buf_u64[qi] = np.uint64(value & 0xFFFF_FFFF_FFFF_FFFF)\n",
    "\n",
    "    def write_u32(self, cpu_addr: int, value: int):\n",
    "        assert (cpu_addr % 4) == 0\n",
    "        off = self._off(cpu_addr)\n",
    "        qi = off // 8\n",
    "        shift = (off % 8) * 8\n",
    "        cur = int(self.buf_u64[qi])\n",
    "        mask = 0xFFFF_FFFF << shift\n",
    "        nxt = (cur & ~mask) | ((value & 0xFFFF_FFFF) << shift)\n",
    "        self.buf_u64[qi] = np.uint64(nxt)\n",
    "\n",
    "    def write_bytes(self, cpu_addr: int, data: bytes):\n",
    "        off = self._off(cpu_addr)\n",
    "        assert off + len(data) <= self.ram_bytes\n",
    "        u8 = self.buf_u64.view(np.uint8)\n",
    "        u8[off:off+len(data)] = np.frombuffer(data, dtype=np.uint8)\n",
    "\n",
    "def alloc_cpu_ram_image(cpu_base: int, ram_bytes: int) -> CpuRamImage:\n",
    "    qwords = (ram_bytes + 7) // 8\n",
    "    buf = allocate(shape=(qwords,), dtype=np.uint64, cacheable=False)\n",
    "    buf[:] = 0\n",
    "    buf.flush()\n",
    "    img = CpuRamImage(cpu_base=cpu_base, buf_u64=buf, ram_bytes=ram_bytes)\n",
    "    assert img.phys_base <= 0xFFFF_FFFF, \"AXI_ADDR_WIDTH=32 の場合 4GB 超は不可\"\n",
    "    return img\n",
    "\n",
    "def load_hex_into(img: CpuRamImage, hex_path: str, load_addr: int):\n",
    "    words32 = parse_hex_words(hex_path, byteswap32=BYTESWAP32)\n",
    "    print(\"hex 32-bit words:\", len(words32))\n",
    "    for i in range(0, len(words32), 2):\n",
    "        lo = words32[i]\n",
    "        hi = words32[i+1] if i+1 < len(words32) else 0\n",
    "        img.write_u64(load_addr + (i//2)*8, (hi << 32) | lo)\n",
    "    img.flush()\n",
    "    end_addr = load_addr + ((len(words32)+1)//2)*8\n",
    "    return load_addr, end_addr\n",
    "\n",
    "def load_elf_into(img: CpuRamImage, elf_path: str):\n",
    "    if not ensure_pyelftools():\n",
    "        raise RuntimeError(\"pyelftools required for ELF loading\")\n",
    "\n",
    "    from elftools.elf.elffile import ELFFile\n",
    "    with open(elf_path, \"rb\") as f:\n",
    "        ef = ELFFile(f)\n",
    "        entry = int(ef.header[\"e_entry\"])\n",
    "        max_end = 0\n",
    "        print(f\"ELF entry: 0x{entry:016x}\")\n",
    "        for seg in ef.iter_segments():\n",
    "            if seg.header.p_type != \"PT_LOAD\":\n",
    "                continue\n",
    "            vaddr = int(seg.header.p_vaddr)\n",
    "            memsz = int(seg.header.p_memsz)\n",
    "            filesz = int(seg.header.p_filesz)\n",
    "            data = seg.data()\n",
    "            end = vaddr + memsz\n",
    "            if end > max_end:\n",
    "                max_end = end\n",
    "            print(f\"  LOAD vaddr=0x{vaddr:016x} filesz=0x{filesz:x} memsz=0x{memsz:x}\")\n",
    "            img.write_bytes(vaddr, data)\n",
    "            if memsz > filesz:\n",
    "                img.write_bytes(vaddr + filesz, b\"\\x00\" * (memsz - filesz))\n",
    "    img.flush()\n",
    "    return entry, max_end\n",
    "\n",
    "def hexdump_cpu(img: CpuRamImage, cpu_addr: int, nbytes: int = 64):\n",
    "    off = cpu_addr - img.cpu_base\n",
    "    u8 = img.buf_u64.view(np.uint8)\n",
    "    data = bytes(u8[off:off+nbytes])\n",
    "    for i in range(0, len(data), 16):\n",
    "        chunk = data[i:i+16]\n",
    "        hx = \" \".join(f\"{b:02x}\" for b in chunk)\n",
    "        print(f\"0x{cpu_addr+i:08x}: {hx}\")\n",
    "\n",
    "\n",
    "def align_up(x: int, align: int) -> int:\n",
    "    return (x + align - 1) & ~(align - 1)\n",
    "\n",
    "def align_down(x: int, align: int) -> int:\n",
    "    return x & ~(align - 1)\n",
    "\n",
    "# ---- BootInfo ----\n",
    "BOOTINFO_MAGIC = 0x43424F54  # 'CBOT'\n",
    "BOOTINFO_VER   = 2\n",
    "FS_TYPE_TAR    = 1\n",
    "\n",
    "def write_bootinfo(img: CpuRamImage, *, fb0_phys: int, fb1_phys: int, width: int, height: int, stride_bytes: int,\n",
    "                   fs_base: int = 0, fs_size: int = 0, fs_type: int = 0):\n",
    "    img.write_u32(BOOTINFO_CPU_ADDR + 0x00, BOOTINFO_MAGIC)\n",
    "    img.write_u32(BOOTINFO_CPU_ADDR + 0x04, BOOTINFO_VER)\n",
    "    img.write_u64(BOOTINFO_CPU_ADDR + 0x08, fb0_phys)\n",
    "    img.write_u64(BOOTINFO_CPU_ADDR + 0x10, fb1_phys)\n",
    "    img.write_u32(BOOTINFO_CPU_ADDR + 0x18, width)\n",
    "    img.write_u32(BOOTINFO_CPU_ADDR + 0x1C, height)\n",
    "    img.write_u32(BOOTINFO_CPU_ADDR + 0x20, stride_bytes)\n",
    "    img.write_u32(BOOTINFO_CPU_ADDR + 0x24, 0)  # pixel_format: 0=RGBA8888\n",
    "    img.write_u64(BOOTINFO_CPU_ADDR + 0x28, 0x1001_0000)  # regbus_base\n",
    "    img.write_u64(BOOTINFO_CPU_ADDR + 0x30, MAILBOX_CPU_ADDR)\n",
    "    img.write_u64(BOOTINFO_CPU_ADDR + 0x38, fs_base)\n",
    "    img.write_u64(BOOTINFO_CPU_ADDR + 0x40, fs_size)\n",
    "    img.write_u32(BOOTINFO_CPU_ADDR + 0x48, fs_type)\n",
    "    img.write_u32(BOOTINFO_CPU_ADDR + 0x4C, 0)\n",
    "    img.flush()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "547bb421",
   "metadata": {},
   "source": [
    "## 4) Allocate CPU RAM image + load program"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9c147c38",
   "metadata": {},
   "outputs": [],
   "source": [
    "img = alloc_cpu_ram_image(CPU_RAM_BASE, RAM_BYTES)\n",
    "print(f\"CPU RAM image phys base = 0x{img.phys_base:08x}  (RAM_BYTES={RAM_BYTES})\")\n",
    "\n",
    "if IMAGE_TYPE == \"hex\":\n",
    "    entry_va, end_va = load_hex_into(img, IMAGE_PATH, CPU_RAM_BASE)\n",
    "elif IMAGE_TYPE == \"elf\":\n",
    "    entry_va, end_va = load_elf_into(img, IMAGE_PATH)\n",
    "else:\n",
    "    raise ValueError(\"IMAGE_TYPE must be 'hex' or 'elf'\")\n",
    "\n",
    "print(f\"entry virtual addr (CPU) = 0x{entry_va:016x}\")\n",
    "\n",
    "fs_base = 0\n",
    "fs_size = 0\n",
    "fs_type_id = 0\n",
    "\n",
    "if ENABLE_FS and FS_TYPE != \"none\":\n",
    "    fs_bytes = Path(FS_PATH).read_bytes()\n",
    "    fs_size = len(fs_bytes)\n",
    "    fs_end = CPU_RAM_BASE + RAM_BYTES\n",
    "    fs_base = align_down(fs_end - fs_size, FS_ALIGN)\n",
    "    assert fs_base + fs_size <= fs_end\n",
    "    assert fs_base >= CPU_RAM_BASE + 0x0000_4000\n",
    "    img.write_bytes(fs_base, fs_bytes)\n",
    "    img.flush()\n",
    "    if FS_TYPE == \"tar\":\n",
    "        fs_type_id = FS_TYPE_TAR\n",
    "    print(f\"fs loaded: type={FS_TYPE} base=0x{fs_base:08x} size=0x{fs_size:x}\")\n",
    "else:\n",
    "    print(\"Skip filesystem init\")\n",
    "\n",
    "if end_va is not None and end_va > MAILBOX_CPU_ADDR:\n",
    "    print(\"WARNING: program image overlaps mailbox region in CPU address space.\")\n",
    "    print(\"         (mailbox will be written AFTER load, but kernel should reserve the range.)\")\n",
    "    print(f\"         program end: 0x{end_va:08x}, mailbox: 0x{MAILBOX_CPU_ADDR:08x}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0d8a4f9a",
   "metadata": {},
   "source": [
    "## 5) Allocate fb0/fb1 and write mailbox / BootInfo"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "21e07d8e",
   "metadata": {},
   "outputs": [],
   "source": [
    "if ENABLE_GRAPHICS:\n",
    "    fb0 = allocate(shape=(PIXEL_HEIGHT, PIXEL_WIDTH, PIXEL_CH), dtype=np.uint8, cacheable=False)\n",
    "    fb1 = allocate(shape=(PIXEL_HEIGHT, PIXEL_WIDTH, PIXEL_CH), dtype=np.uint8, cacheable=False)\n",
    "\n",
    "    fb0[:] = 0\n",
    "    fb1[:] = 0\n",
    "    fb0.flush()\n",
    "    fb1.flush()\n",
    "\n",
    "    fb0_phys = int(fb0.device_address)\n",
    "    fb1_phys = int(fb1.device_address)\n",
    "\n",
    "    print(f\"fb0 phys = 0x{fb0_phys:08x}  ({PIXEL_WIDTH}x{PIXEL_HEIGHT}x{PIXEL_CH} bytes)\")\n",
    "    print(f\"fb1 phys = 0x{fb1_phys:08x}  ({PIXEL_WIDTH}x{PIXEL_HEIGHT}x{PIXEL_CH} bytes)\")\n",
    "    assert fb0_phys <= 0xFFFF_FFFF\n",
    "    assert fb1_phys <= 0xFFFF_FFFF\n",
    "\n",
    "    # mailbox (legacy)\n",
    "    img.write_u64(MAILBOX_CPU_ADDR + 0x00, fb0_phys)\n",
    "    img.write_u64(MAILBOX_CPU_ADDR + 0x08, fb1_phys)\n",
    "    img.flush()\n",
    "\n",
    "    # BootInfo (optional)\n",
    "    write_bootinfo(img, fb0_phys=fb0_phys, fb1_phys=fb1_phys,\n",
    "                   width=PIXEL_WIDTH, height=PIXEL_HEIGHT,\n",
    "                   stride_bytes=PIXEL_WIDTH * PIXEL_CH,\n",
    "                   fs_base=fs_base, fs_size=fs_size, fs_type=fs_type_id)\n",
    "\n",
    "    print(f\"mailbox @ 0x{MAILBOX_CPU_ADDR:08x} written (fb0/fb1)\")\n",
    "    print(f\"bootinfo @ 0x{BOOTINFO_CPU_ADDR:08x} written (magic/version)\")\n",
    "\n",
    "    print(\"Mailbox dump:\")\n",
    "    hexdump_cpu(img, MAILBOX_CPU_ADDR, 32)\n",
    "else:\n",
    "    print(\"Skip graphics (headless boot)\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "251786fc",
   "metadata": {},
   "source": [
    "## 6) Start CPU (bootctrl_regbus)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c27d5787",
   "metadata": {},
   "outputs": [],
   "source": [
    "# 1) Hold reset\n",
    "hold_reset(True)\n",
    "time.sleep(0.01)\n",
    "show_status()\n",
    "\n",
    "# 2) Configure mapping (dram_base is additional offset; usually 0)\n",
    "set_ram_mapping(dram_base=0x0000_0000, ram_phys_base=img.phys_base)\n",
    "time.sleep(0.01)\n",
    "\n",
    "# 3) START (release reset + run)\n",
    "start_cpu()\n",
    "time.sleep(0.01)\n",
    "show_status()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f5ebca94",
   "metadata": {},
   "source": [
    "## 7) Quick sanity checks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5aa6629e",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"BootInfo dump:\")\n",
    "hexdump_cpu(img, BOOTINFO_CPU_ADDR, 80)\n",
    "\n",
    "print(\"First 64 bytes of image:\")\n",
    "hexdump_cpu(img, CPU_RAM_BASE, 64)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
