\doxysection{AHB1 Peripheral Clock Enable Disable}
\label{group___r_c_c___a_h_b1___clock___enable___disable}\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}


Enable or disable the AHB1 peripheral clock.  


Collaboration diagram for AHB1 Peripheral Clock Enable Disable\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=346pt]{group___r_c_c___a_h_b1___clock___enable___disable}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. ~\newline
 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}))}



Definition at line 445 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                         \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 426 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_gaa97383d7ee14e9a638eb8c9ba35658f0}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}))}



Definition at line 446 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 433 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}))}



Definition at line 441 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOAEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOAEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 398 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}))}



Definition at line 442 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOBEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOBEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 405 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}))}



Definition at line 443 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOCEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOCEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 412 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga1eb7dd0a520cef518fb624bf7117b7e1}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$AHB1\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}))}



Definition at line 444 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_h_b1___clock___enable___disable_ga041e72359b94f19569e774030fc6ebff}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOHEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOHEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                         \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 419 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

