$date
	Fri May 07 11:26:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder3to8_tb $end
$var wire 8 ! D [7:0] $end
$var reg 3 " A [2:0] $end
$scope module UUT $end
$var wire 3 # A [2:0] $end
$var wire 6 $ W [5:0] $end
$var wire 8 % D [7:0] $end
$scope module u0 $end
$var wire 2 & A [1:0] $end
$var wire 4 ' W [3:0] $end
$var wire 4 ( D [3:0] $end
$scope module U0 $end
$var wire 1 ) A $end
$var wire 2 * D [1:0] $end
$upscope $end
$scope module U1 $end
$var wire 1 + A $end
$var wire 2 , D [1:0] $end
$upscope $end
$upscope $end
$scope module u1 $end
$var wire 1 - A $end
$var wire 2 . D [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 .
1-
b10 ,
1+
b10 *
1)
b1000 (
b1010 '
b11 &
b10000000 %
b101000 $
b111 #
b111 "
b10000000 !
$end
#20
b1000000 !
b1000000 %
b100100 $
b100 (
b1001 '
b1 *
0)
b10 &
b110 "
b110 #
#40
b100000 !
b100000 %
b100010 $
b10 (
b10 *
1)
b110 '
b1 ,
0+
b1 &
b101 "
b101 #
#60
b10000 !
b10000 %
b100001 $
b1 (
b101 '
b1 *
0)
b0 &
b100 "
b100 #
#80
b1000 (
b1000 !
b1000 %
b10 *
1)
b1010 '
b10 ,
1+
b11 &
b11000 $
b1 .
0-
b11 "
b11 #
#100
b100 !
b100 %
b10100 $
b100 (
b1001 '
b1 *
0)
b10 &
b10 "
b10 #
#120
b10 !
b10 %
b10010 $
b10 (
b10 *
1)
b110 '
b1 ,
0+
b1 &
b1 "
b1 #
#140
b1 !
b1 %
b10001 $
b1 (
b101 '
b1 *
0)
b0 &
b0 "
b0 #
#160
