Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 11 12:51:09 2019
| Host         : YOGA-520 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_controller_top_timing_summary_routed.rpt -pb vga_controller_top_timing_summary_routed.pb -rpx vga_controller_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.021        0.000                      0                   40        0.073        0.000                      0                   40        2.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk                      {0.000 4.000}        8.000           125.000         
  clkfbout_clk_2_pclk    {0.000 20.000}       40.000          25.000          
  pclk_clk_2_pclk        {0.000 20.000}       40.000          25.000          
sys_clk_pin              {0.000 4.000}        8.000           125.000         
  clkfbout_clk_2_pclk_1  {0.000 20.000}       40.000          25.000          
  pclk_clk_2_pclk_1      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        2.000        0.000                       0                     1  
  clkfbout_clk_2_pclk                                                                                                                                                     12.633        0.000                       0                     3  
  pclk_clk_2_pclk             35.021        0.000                      0                   40        0.249        0.000                      0                   40       19.500        0.000                       0                    22  
sys_clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  clkfbout_clk_2_pclk_1                                                                                                                                                   12.633        0.000                       0                     3  
  pclk_clk_2_pclk_1           35.036        0.000                      0                   40        0.249        0.000                      0                   40       19.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk_clk_2_pclk_1  pclk_clk_2_pclk         35.021        0.000                      0                   40        0.073        0.000                      0                   40  
pclk_clk_2_pclk    pclk_clk_2_pclk_1       35.021        0.000                      0                   40        0.073        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_2_pclk
  To Clock:  clkfbout_clk_2_pclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_2_pclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pclk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pclk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk_clk_2_pclk
  To Clock:  pclk_clk_2_pclk

Setup :            0  Failing Endpoints,  Worst Slack       35.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.021ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.180%)  route 3.448ns (81.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.324     2.088    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    37.109    vga_cntrl/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 35.021    

Slack (MET) :             35.021ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.180%)  route 3.448ns (81.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.324     2.088    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    37.109    vga_cntrl/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 35.021    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.766ns (19.474%)  route 3.167ns (80.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.044     1.808    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.766ns (19.474%)  route 3.167ns (80.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.044     1.808    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.245ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.670%)  route 3.128ns (80.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.005     1.769    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                 35.245    

Slack (MET) :             35.245ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.670%)  route 3.128ns (80.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.005     1.769    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                 35.245    

Slack (MET) :             35.579ns  (required time - arrival time)
  Source:                 vga_cntrl/h_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.704ns (17.971%)  route 3.214ns (82.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.739    -2.128    vga_cntrl/CLK
    SLICE_X41Y58         FDSE                                         r  vga_cntrl/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.456    -1.672 r  vga_cntrl/h_counter_reg[3]/Q
                         net (fo=3, routed)           1.078    -0.593    vga_cntrl/h_counter[3]
    SLICE_X41Y58         LUT5 (Prop_lut5_I1_O)        0.124    -0.469 r  vga_cntrl/h_counter[9]_i_3/O
                         net (fo=10, routed)          0.679     0.209    vga_cntrl/h_counter[9]_i_3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.333 r  vga_cntrl/v_counter[9]_i_2/O
                         net (fo=10, routed)          1.456     1.790    vga_cntrl/h_end
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    37.369    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.369    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                 35.579    

Slack (MET) :             35.579ns  (required time - arrival time)
  Source:                 vga_cntrl/h_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.704ns (17.971%)  route 3.214ns (82.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.739    -2.128    vga_cntrl/CLK
    SLICE_X41Y58         FDSE                                         r  vga_cntrl/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.456    -1.672 r  vga_cntrl/h_counter_reg[3]/Q
                         net (fo=3, routed)           1.078    -0.593    vga_cntrl/h_counter[3]
    SLICE_X41Y58         LUT5 (Prop_lut5_I1_O)        0.124    -0.469 r  vga_cntrl/h_counter[9]_i_3/O
                         net (fo=10, routed)          0.679     0.209    vga_cntrl/h_counter[9]_i_3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.333 r  vga_cntrl/v_counter[9]_i_2/O
                         net (fo=10, routed)          1.456     1.790    vga_cntrl/h_end
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    37.369    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.369    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                 35.579    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.733%)  route 2.759ns (78.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 38.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.758    -2.109    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.591 f  vga_cntrl/v_counter_reg[5]/Q
                         net (fo=10, routed)          1.029    -0.562    vga_cntrl/v_counter_reg__0[5]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124    -0.438 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.586    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.710 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.705     1.416    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.564    38.214    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
                         clock pessimism             -0.517    37.697    
                         clock uncertainty           -0.176    37.521    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    36.997    vga_cntrl/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.733%)  route 2.759ns (78.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 38.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.758    -2.109    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.591 f  vga_cntrl/v_counter_reg[5]/Q
                         net (fo=10, routed)          1.029    -0.562    vga_cntrl/v_counter_reg__0[5]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124    -0.438 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.586    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.710 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.705     1.416    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.564    38.214    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[7]/C
                         clock pessimism             -0.517    37.697    
                         clock uncertainty           -0.176    37.521    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    36.997    vga_cntrl/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 35.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.187ns (47.007%)  route 0.211ns (52.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.211    -0.062    vga_cntrl/v_counter_reg__0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.046    -0.016 r  vga_cntrl/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    vga_cntrl/plusOp[4]
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/C
                         clock pessimism             -0.220    -0.398    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.133    -0.265    vga_cntrl/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  vga_cntrl/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.075    vga_cntrl/v_counter_reg__0[0]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.043    -0.032 r  vga_cntrl/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    vga_cntrl/plusOp[1]
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131    -0.283    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.168%)  route 0.182ns (49.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.182    -0.091    vga_cntrl/v_counter_reg__0[2]
    SLICE_X41Y49         LUT4 (Prop_lut4_I1_O)        0.042    -0.049 r  vga_cntrl/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    vga_cntrl/plusOp[3]
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.107    -0.307    vga_cntrl/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y58         FDSE                                         r  vga_cntrl/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.141    -0.281 f  vga_cntrl/h_counter_reg[9]/Q
                         net (fo=10, routed)          0.182    -0.099    vga_cntrl/h_counter[9]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.054 r  vga_cntrl/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    vga_cntrl/h_counter[5]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/C
                         clock pessimism             -0.221    -0.406    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.091    -0.315    vga_cntrl/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.420    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.272 r  vga_cntrl/v_counter_reg[8]/Q
                         net (fo=5, routed)           0.137    -0.135    vga_cntrl/v_counter_reg__0[8]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.099    -0.036 r  vga_cntrl/v_counter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.036    vga_cntrl/plusOp[9]
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.183    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[9]/C
                         clock pessimism             -0.237    -0.420    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121    -0.299    vga_cntrl/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.250 f  vga_cntrl/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.075    vga_cntrl/v_counter_reg__0[0]
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  vga_cntrl/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    vga_cntrl/plusOp[0]
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.294    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.227ns (55.609%)  route 0.181ns (44.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.286 r  vga_cntrl/v_counter_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.105    vga_cntrl/v_counter_reg__0[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.099    -0.006 r  vga_cntrl/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    vga_cntrl/v_counter[5]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
                         clock pessimism             -0.220    -0.398    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.121    -0.277    vga_cntrl/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.574%)  route 0.182ns (49.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.182    -0.091    vga_cntrl/v_counter_reg__0[2]
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.046 r  vga_cntrl/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    vga_cntrl/plusOp[2]
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091    -0.323    vga_cntrl/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.184ns (46.797%)  route 0.209ns (53.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.281 r  vga_cntrl/h_counter_reg[5]/Q
                         net (fo=9, routed)           0.209    -0.072    vga_cntrl/h_counter[5]
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.043    -0.029 r  vga_cntrl/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    vga_cntrl/h_counter[7]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/C
                         clock pessimism             -0.237    -0.422    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.107    -0.315    vga_cntrl/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.415%)  route 0.168ns (42.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDSE (Prop_fdse_C_Q)         0.128    -0.294 r  vga_cntrl/h_counter_reg[7]/Q
                         net (fo=8, routed)           0.168    -0.126    vga_cntrl/h_counter[7]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.098    -0.028 r  vga_cntrl/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    vga_cntrl/h_counter[8]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[8]/C
                         clock pessimism             -0.237    -0.422    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.092    -0.330    vga_cntrl/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk_clk_2_pclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pclk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  pclk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X41Y58    vga_cntrl/h_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X41Y58    vga_cntrl/h_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X41Y58    vga_cntrl/h_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X41Y58    vga_cntrl/h_counter_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X40Y58    vga_cntrl/h_counter_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X40Y59    vga_cntrl/h_counter_reg[5]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X40Y59    vga_cntrl/h_counter_reg[6]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X40Y59    vga_cntrl/h_counter_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    vga_cntrl/v_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    vga_cntrl/v_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X41Y49    vga_cntrl/v_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X41Y49    vga_cntrl/v_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    vga_cntrl/v_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    vga_cntrl/v_counter_reg[5]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y58    vga_cntrl/h_counter_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y59    vga_cntrl/h_counter_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y59    vga_cntrl/h_counter_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y59    vga_cntrl/h_counter_reg[7]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y59    vga_cntrl/h_counter_reg[8]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y58    vga_cntrl/h_counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_2_pclk_1
  To Clock:  clkfbout_clk_2_pclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_2_pclk_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pclk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pclk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk_clk_2_pclk_1
  To Clock:  pclk_clk_2_pclk_1

Setup :            0  Failing Endpoints,  Worst Slack       35.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.036ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.180%)  route 3.448ns (81.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.324     2.088    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.161    37.553    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    37.124    vga_cntrl/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 35.036    

Slack (MET) :             35.036ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.180%)  route 3.448ns (81.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.324     2.088    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.161    37.553    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    37.124    vga_cntrl/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 35.036    

Slack (MET) :             35.221ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.766ns (19.474%)  route 3.167ns (80.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.044     1.808    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.161    37.553    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    37.029    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.029    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 35.221    

Slack (MET) :             35.221ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.766ns (19.474%)  route 3.167ns (80.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.044     1.808    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.161    37.553    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    37.029    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.029    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 35.221    

Slack (MET) :             35.260ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.670%)  route 3.128ns (80.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.005     1.769    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.161    37.553    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    37.029    vga_cntrl/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.029    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                 35.260    

Slack (MET) :             35.260ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.670%)  route 3.128ns (80.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.005     1.769    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.161    37.553    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    37.029    vga_cntrl/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.029    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                 35.260    

Slack (MET) :             35.594ns  (required time - arrival time)
  Source:                 vga_cntrl/h_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.704ns (17.971%)  route 3.214ns (82.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.739    -2.128    vga_cntrl/CLK
    SLICE_X41Y58         FDSE                                         r  vga_cntrl/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.456    -1.672 r  vga_cntrl/h_counter_reg[3]/Q
                         net (fo=3, routed)           1.078    -0.593    vga_cntrl/h_counter[3]
    SLICE_X41Y58         LUT5 (Prop_lut5_I1_O)        0.124    -0.469 r  vga_cntrl/h_counter[9]_i_3/O
                         net (fo=10, routed)          0.679     0.209    vga_cntrl/h_counter[9]_i_3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.333 r  vga_cntrl/v_counter[9]_i_2/O
                         net (fo=10, routed)          1.456     1.790    vga_cntrl/h_end
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.161    37.553    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    37.384    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.384    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                 35.594    

Slack (MET) :             35.594ns  (required time - arrival time)
  Source:                 vga_cntrl/h_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.704ns (17.971%)  route 3.214ns (82.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.739    -2.128    vga_cntrl/CLK
    SLICE_X41Y58         FDSE                                         r  vga_cntrl/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.456    -1.672 r  vga_cntrl/h_counter_reg[3]/Q
                         net (fo=3, routed)           1.078    -0.593    vga_cntrl/h_counter[3]
    SLICE_X41Y58         LUT5 (Prop_lut5_I1_O)        0.124    -0.469 r  vga_cntrl/h_counter[9]_i_3/O
                         net (fo=10, routed)          0.679     0.209    vga_cntrl/h_counter[9]_i_3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.333 r  vga_cntrl/v_counter[9]_i_2/O
                         net (fo=10, routed)          1.456     1.790    vga_cntrl/h_end
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.161    37.553    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    37.384    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.384    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                 35.594    

Slack (MET) :             35.596ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.733%)  route 2.759ns (78.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 38.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.758    -2.109    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.591 f  vga_cntrl/v_counter_reg[5]/Q
                         net (fo=10, routed)          1.029    -0.562    vga_cntrl/v_counter_reg__0[5]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124    -0.438 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.586    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.710 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.705     1.416    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.564    38.214    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
                         clock pessimism             -0.517    37.697    
                         clock uncertainty           -0.161    37.536    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    37.012    vga_cntrl/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.012    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 35.596    

Slack (MET) :             35.596ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.733%)  route 2.759ns (78.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 38.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.758    -2.109    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.591 f  vga_cntrl/v_counter_reg[5]/Q
                         net (fo=10, routed)          1.029    -0.562    vga_cntrl/v_counter_reg__0[5]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124    -0.438 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.586    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.710 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.705     1.416    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.564    38.214    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[7]/C
                         clock pessimism             -0.517    37.697    
                         clock uncertainty           -0.161    37.536    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    37.012    vga_cntrl/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         37.012    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 35.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.187ns (47.007%)  route 0.211ns (52.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.211    -0.062    vga_cntrl/v_counter_reg__0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.046    -0.016 r  vga_cntrl/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    vga_cntrl/plusOp[4]
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/C
                         clock pessimism             -0.220    -0.398    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.133    -0.265    vga_cntrl/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  vga_cntrl/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.075    vga_cntrl/v_counter_reg__0[0]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.043    -0.032 r  vga_cntrl/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    vga_cntrl/plusOp[1]
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131    -0.283    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.168%)  route 0.182ns (49.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.182    -0.091    vga_cntrl/v_counter_reg__0[2]
    SLICE_X41Y49         LUT4 (Prop_lut4_I1_O)        0.042    -0.049 r  vga_cntrl/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    vga_cntrl/plusOp[3]
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.107    -0.307    vga_cntrl/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y58         FDSE                                         r  vga_cntrl/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.141    -0.281 f  vga_cntrl/h_counter_reg[9]/Q
                         net (fo=10, routed)          0.182    -0.099    vga_cntrl/h_counter[9]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.054 r  vga_cntrl/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    vga_cntrl/h_counter[5]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/C
                         clock pessimism             -0.221    -0.406    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.091    -0.315    vga_cntrl/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.420    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.272 r  vga_cntrl/v_counter_reg[8]/Q
                         net (fo=5, routed)           0.137    -0.135    vga_cntrl/v_counter_reg__0[8]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.099    -0.036 r  vga_cntrl/v_counter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.036    vga_cntrl/plusOp[9]
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.183    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[9]/C
                         clock pessimism             -0.237    -0.420    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121    -0.299    vga_cntrl/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.250 f  vga_cntrl/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.075    vga_cntrl/v_counter_reg__0[0]
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  vga_cntrl/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    vga_cntrl/plusOp[0]
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.294    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.227ns (55.609%)  route 0.181ns (44.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.286 r  vga_cntrl/v_counter_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.105    vga_cntrl/v_counter_reg__0[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.099    -0.006 r  vga_cntrl/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    vga_cntrl/v_counter[5]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
                         clock pessimism             -0.220    -0.398    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.121    -0.277    vga_cntrl/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.574%)  route 0.182ns (49.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.182    -0.091    vga_cntrl/v_counter_reg__0[2]
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.046 r  vga_cntrl/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    vga_cntrl/plusOp[2]
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091    -0.323    vga_cntrl/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.184ns (46.797%)  route 0.209ns (53.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.281 r  vga_cntrl/h_counter_reg[5]/Q
                         net (fo=9, routed)           0.209    -0.072    vga_cntrl/h_counter[5]
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.043    -0.029 r  vga_cntrl/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    vga_cntrl/h_counter[7]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/C
                         clock pessimism             -0.237    -0.422    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.107    -0.315    vga_cntrl/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.415%)  route 0.168ns (42.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDSE (Prop_fdse_C_Q)         0.128    -0.294 r  vga_cntrl/h_counter_reg[7]/Q
                         net (fo=8, routed)           0.168    -0.126    vga_cntrl/h_counter[7]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.098    -0.028 r  vga_cntrl/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    vga_cntrl/h_counter[8]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[8]/C
                         clock pessimism             -0.237    -0.422    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.092    -0.330    vga_cntrl/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk_clk_2_pclk_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pclk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  pclk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X41Y58    vga_cntrl/h_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X41Y58    vga_cntrl/h_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X41Y58    vga_cntrl/h_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X41Y58    vga_cntrl/h_counter_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X40Y58    vga_cntrl/h_counter_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X40Y59    vga_cntrl/h_counter_reg[5]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X40Y59    vga_cntrl/h_counter_reg[6]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X40Y59    vga_cntrl/h_counter_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  pclk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    vga_cntrl/v_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y48    vga_cntrl/v_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X41Y49    vga_cntrl/v_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X41Y49    vga_cntrl/v_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    vga_cntrl/v_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X42Y49    vga_cntrl/v_counter_reg[5]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y58    vga_cntrl/h_counter_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y58    vga_cntrl/h_counter_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y59    vga_cntrl/h_counter_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y59    vga_cntrl/h_counter_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y59    vga_cntrl/h_counter_reg[7]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y59    vga_cntrl/h_counter_reg[8]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y58    vga_cntrl/h_counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  pclk_clk_2_pclk_1
  To Clock:  pclk_clk_2_pclk

Setup :            0  Failing Endpoints,  Worst Slack       35.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.021ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.180%)  route 3.448ns (81.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.324     2.088    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    37.109    vga_cntrl/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 35.021    

Slack (MET) :             35.021ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.180%)  route 3.448ns (81.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.324     2.088    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    37.109    vga_cntrl/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 35.021    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.766ns (19.474%)  route 3.167ns (80.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.044     1.808    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.766ns (19.474%)  route 3.167ns (80.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.044     1.808    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.245ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.670%)  route 3.128ns (80.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.005     1.769    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                 35.245    

Slack (MET) :             35.245ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.670%)  route 3.128ns (80.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.005     1.769    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                 35.245    

Slack (MET) :             35.579ns  (required time - arrival time)
  Source:                 vga_cntrl/h_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.704ns (17.971%)  route 3.214ns (82.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.739    -2.128    vga_cntrl/CLK
    SLICE_X41Y58         FDSE                                         r  vga_cntrl/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.456    -1.672 r  vga_cntrl/h_counter_reg[3]/Q
                         net (fo=3, routed)           1.078    -0.593    vga_cntrl/h_counter[3]
    SLICE_X41Y58         LUT5 (Prop_lut5_I1_O)        0.124    -0.469 r  vga_cntrl/h_counter[9]_i_3/O
                         net (fo=10, routed)          0.679     0.209    vga_cntrl/h_counter[9]_i_3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.333 r  vga_cntrl/v_counter[9]_i_2/O
                         net (fo=10, routed)          1.456     1.790    vga_cntrl/h_end
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    37.369    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.369    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                 35.579    

Slack (MET) :             35.579ns  (required time - arrival time)
  Source:                 vga_cntrl/h_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.704ns (17.971%)  route 3.214ns (82.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.739    -2.128    vga_cntrl/CLK
    SLICE_X41Y58         FDSE                                         r  vga_cntrl/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.456    -1.672 r  vga_cntrl/h_counter_reg[3]/Q
                         net (fo=3, routed)           1.078    -0.593    vga_cntrl/h_counter[3]
    SLICE_X41Y58         LUT5 (Prop_lut5_I1_O)        0.124    -0.469 r  vga_cntrl/h_counter[9]_i_3/O
                         net (fo=10, routed)          0.679     0.209    vga_cntrl/h_counter[9]_i_3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.333 r  vga_cntrl/v_counter[9]_i_2/O
                         net (fo=10, routed)          1.456     1.790    vga_cntrl/h_end
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    37.369    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.369    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                 35.579    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.733%)  route 2.759ns (78.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 38.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.758    -2.109    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.591 f  vga_cntrl/v_counter_reg[5]/Q
                         net (fo=10, routed)          1.029    -0.562    vga_cntrl/v_counter_reg__0[5]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124    -0.438 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.586    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.710 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.705     1.416    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.564    38.214    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
                         clock pessimism             -0.517    37.697    
                         clock uncertainty           -0.176    37.521    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    36.997    vga_cntrl/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk rise@40.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.733%)  route 2.759ns (78.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 38.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.758    -2.109    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.591 f  vga_cntrl/v_counter_reg[5]/Q
                         net (fo=10, routed)          1.029    -0.562    vga_cntrl/v_counter_reg__0[5]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124    -0.438 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.586    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.710 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.705     1.416    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.564    38.214    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[7]/C
                         clock pessimism             -0.517    37.697    
                         clock uncertainty           -0.176    37.521    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    36.997    vga_cntrl/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 35.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.187ns (47.007%)  route 0.211ns (52.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.211    -0.062    vga_cntrl/v_counter_reg__0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.046    -0.016 r  vga_cntrl/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    vga_cntrl/plusOp[4]
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/C
                         clock pessimism             -0.220    -0.398    
                         clock uncertainty            0.176    -0.222    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.133    -0.089    vga_cntrl/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  vga_cntrl/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.075    vga_cntrl/v_counter_reg__0[0]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.043    -0.032 r  vga_cntrl/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    vga_cntrl/plusOp[1]
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.176    -0.238    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131    -0.107    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.168%)  route 0.182ns (49.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.182    -0.091    vga_cntrl/v_counter_reg__0[2]
    SLICE_X41Y49         LUT4 (Prop_lut4_I1_O)        0.042    -0.049 r  vga_cntrl/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    vga_cntrl/plusOp[3]
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.176    -0.238    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.107    -0.131    vga_cntrl/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y58         FDSE                                         r  vga_cntrl/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.141    -0.281 f  vga_cntrl/h_counter_reg[9]/Q
                         net (fo=10, routed)          0.182    -0.099    vga_cntrl/h_counter[9]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.054 r  vga_cntrl/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    vga_cntrl/h_counter[5]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/C
                         clock pessimism             -0.221    -0.406    
                         clock uncertainty            0.176    -0.230    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.091    -0.139    vga_cntrl/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.420    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.272 r  vga_cntrl/v_counter_reg[8]/Q
                         net (fo=5, routed)           0.137    -0.135    vga_cntrl/v_counter_reg__0[8]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.099    -0.036 r  vga_cntrl/v_counter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.036    vga_cntrl/plusOp[9]
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.183    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[9]/C
                         clock pessimism             -0.237    -0.420    
                         clock uncertainty            0.176    -0.244    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121    -0.123    vga_cntrl/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.250 f  vga_cntrl/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.075    vga_cntrl/v_counter_reg__0[0]
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  vga_cntrl/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    vga_cntrl/plusOp[0]
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.176    -0.238    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.118    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.227ns (55.609%)  route 0.181ns (44.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.286 r  vga_cntrl/v_counter_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.105    vga_cntrl/v_counter_reg__0[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.099    -0.006 r  vga_cntrl/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    vga_cntrl/v_counter[5]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
                         clock pessimism             -0.220    -0.398    
                         clock uncertainty            0.176    -0.222    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.121    -0.101    vga_cntrl/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.574%)  route 0.182ns (49.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.182    -0.091    vga_cntrl/v_counter_reg__0[2]
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.046 r  vga_cntrl/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    vga_cntrl/plusOp[2]
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.176    -0.238    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091    -0.147    vga_cntrl/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.184ns (46.797%)  route 0.209ns (53.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.281 r  vga_cntrl/h_counter_reg[5]/Q
                         net (fo=9, routed)           0.209    -0.072    vga_cntrl/h_counter[5]
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.043    -0.029 r  vga_cntrl/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    vga_cntrl/h_counter[7]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/C
                         clock pessimism             -0.237    -0.422    
                         clock uncertainty            0.176    -0.246    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.107    -0.139    vga_cntrl/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk rise@0.000ns - pclk_clk_2_pclk_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.415%)  route 0.168ns (42.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDSE (Prop_fdse_C_Q)         0.128    -0.294 r  vga_cntrl/h_counter_reg[7]/Q
                         net (fo=8, routed)           0.168    -0.126    vga_cntrl/h_counter[7]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.098    -0.028 r  vga_cntrl/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    vga_cntrl/h_counter[8]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[8]/C
                         clock pessimism             -0.237    -0.422    
                         clock uncertainty            0.176    -0.246    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.092    -0.154    vga_cntrl/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  pclk_clk_2_pclk
  To Clock:  pclk_clk_2_pclk_1

Setup :            0  Failing Endpoints,  Worst Slack       35.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.021ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.180%)  route 3.448ns (81.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.324     2.088    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    37.109    vga_cntrl/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 35.021    

Slack (MET) :             35.021ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.766ns (18.180%)  route 3.448ns (81.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.324     2.088    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    37.109    vga_cntrl/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 35.021    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.766ns (19.474%)  route 3.167ns (80.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.044     1.808    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.766ns (19.474%)  route 3.167ns (80.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.044     1.808    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.245ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.670%)  route 3.128ns (80.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.005     1.769    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                 35.245    

Slack (MET) :             35.245ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.766ns (19.670%)  route 3.128ns (80.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.126ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.741    -2.126    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.608 f  vga_cntrl/v_counter_reg[6]/Q
                         net (fo=7, routed)           1.099    -0.509    vga_cntrl/v_counter_reg__0[6]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124    -0.385 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.639    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.763 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          1.005     1.769    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    37.014    vga_cntrl/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                 35.245    

Slack (MET) :             35.579ns  (required time - arrival time)
  Source:                 vga_cntrl/h_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.704ns (17.971%)  route 3.214ns (82.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.739    -2.128    vga_cntrl/CLK
    SLICE_X41Y58         FDSE                                         r  vga_cntrl/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.456    -1.672 r  vga_cntrl/h_counter_reg[3]/Q
                         net (fo=3, routed)           1.078    -0.593    vga_cntrl/h_counter[3]
    SLICE_X41Y58         LUT5 (Prop_lut5_I1_O)        0.124    -0.469 r  vga_cntrl/h_counter[9]_i_3/O
                         net (fo=10, routed)          0.679     0.209    vga_cntrl/h_counter[9]_i_3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.333 r  vga_cntrl/v_counter[9]_i_2/O
                         net (fo=10, routed)          1.456     1.790    vga_cntrl/h_end
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    37.369    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.369    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                 35.579    

Slack (MET) :             35.579ns  (required time - arrival time)
  Source:                 vga_cntrl/h_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.704ns (17.971%)  route 3.214ns (82.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 38.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.739    -2.128    vga_cntrl/CLK
    SLICE_X41Y58         FDSE                                         r  vga_cntrl/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDSE (Prop_fdse_C_Q)         0.456    -1.672 r  vga_cntrl/h_counter_reg[3]/Q
                         net (fo=3, routed)           1.078    -0.593    vga_cntrl/h_counter[3]
    SLICE_X41Y58         LUT5 (Prop_lut5_I1_O)        0.124    -0.469 r  vga_cntrl/h_counter[9]_i_3/O
                         net (fo=10, routed)          0.679     0.209    vga_cntrl/h_counter[9]_i_3_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124     0.333 r  vga_cntrl/v_counter[9]_i_2/O
                         net (fo=10, routed)          1.456     1.790    vga_cntrl/h_end
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.580    38.230    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.517    37.714    
                         clock uncertainty           -0.176    37.538    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    37.369    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.369    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                 35.579    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.733%)  route 2.759ns (78.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 38.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.758    -2.109    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.591 f  vga_cntrl/v_counter_reg[5]/Q
                         net (fo=10, routed)          1.029    -0.562    vga_cntrl/v_counter_reg__0[5]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124    -0.438 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.586    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.710 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.705     1.416    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.564    38.214    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[6]/C
                         clock pessimism             -0.517    37.697    
                         clock uncertainty           -0.176    37.521    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    36.997    vga_cntrl/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 vga_cntrl/v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_clk_2_pclk_1 rise@40.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.733%)  route 2.759ns (78.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 38.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.758    -2.109    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.591 f  vga_cntrl/v_counter_reg[5]/Q
                         net (fo=10, routed)          1.029    -0.562    vga_cntrl/v_counter_reg__0[5]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124    -0.438 f  vga_cntrl/v_counter[9]_i_4/O
                         net (fo=1, routed)           1.024     0.586    vga_cntrl/v_counter[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     0.710 r  vga_cntrl/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.705     1.416    vga_cntrl/v_counter[9]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.564    38.214    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[7]/C
                         clock pessimism             -0.517    37.697    
                         clock uncertainty           -0.176    37.521    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    36.997    vga_cntrl/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 35.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.187ns (47.007%)  route 0.211ns (52.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.211    -0.062    vga_cntrl/v_counter_reg__0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.046    -0.016 r  vga_cntrl/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    vga_cntrl/plusOp[4]
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[4]/C
                         clock pessimism             -0.220    -0.398    
                         clock uncertainty            0.176    -0.222    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.133    -0.089    vga_cntrl/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  vga_cntrl/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.075    vga_cntrl/v_counter_reg__0[0]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.043    -0.032 r  vga_cntrl/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    vga_cntrl/plusOp[1]
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[1]/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.176    -0.238    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131    -0.107    vga_cntrl/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.168%)  route 0.182ns (49.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.182    -0.091    vga_cntrl/v_counter_reg__0[2]
    SLICE_X41Y49         LUT4 (Prop_lut4_I1_O)        0.042    -0.049 r  vga_cntrl/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    vga_cntrl/plusOp[3]
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.176    -0.238    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.107    -0.131    vga_cntrl/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y58         FDSE                                         r  vga_cntrl/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.141    -0.281 f  vga_cntrl/h_counter_reg[9]/Q
                         net (fo=10, routed)          0.182    -0.099    vga_cntrl/h_counter[9]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.054 r  vga_cntrl/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    vga_cntrl/h_counter[5]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/C
                         clock pessimism             -0.221    -0.406    
                         clock uncertainty            0.176    -0.230    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.091    -0.139    vga_cntrl/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.420    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.272 r  vga_cntrl/v_counter_reg[8]/Q
                         net (fo=5, routed)           0.137    -0.135    vga_cntrl/v_counter_reg__0[8]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.099    -0.036 r  vga_cntrl/v_counter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.036    vga_cntrl/plusOp[9]
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.183    vga_cntrl/CLK
    SLICE_X42Y50         FDRE                                         r  vga_cntrl/v_counter_reg[9]/C
                         clock pessimism             -0.237    -0.420    
                         clock uncertainty            0.176    -0.244    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121    -0.123    vga_cntrl/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.250 f  vga_cntrl/v_counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.075    vga_cntrl/v_counter_reg__0[0]
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.045    -0.030 r  vga_cntrl/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    vga_cntrl/plusOp[0]
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y48         FDRE                                         r  vga_cntrl/v_counter_reg[0]/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.176    -0.238    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.118    vga_cntrl/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.227ns (55.609%)  route 0.181ns (44.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.286 r  vga_cntrl/v_counter_reg[3]/Q
                         net (fo=7, routed)           0.181    -0.105    vga_cntrl/v_counter_reg__0[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.099    -0.006 r  vga_cntrl/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    vga_cntrl/v_counter[5]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X42Y49         FDRE                                         r  vga_cntrl/v_counter_reg[5]/C
                         clock pessimism             -0.220    -0.398    
                         clock uncertainty            0.176    -0.222    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.121    -0.101    vga_cntrl/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_cntrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/v_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.574%)  route 0.182ns (49.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.414    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  vga_cntrl/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.182    -0.091    vga_cntrl/v_counter_reg__0[2]
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.046 r  vga_cntrl/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    vga_cntrl/plusOp[2]
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.178    vga_cntrl/CLK
    SLICE_X41Y49         FDRE                                         r  vga_cntrl/v_counter_reg[2]/C
                         clock pessimism             -0.236    -0.414    
                         clock uncertainty            0.176    -0.238    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091    -0.147    vga_cntrl/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.184ns (46.797%)  route 0.209ns (53.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.281 r  vga_cntrl/h_counter_reg[5]/Q
                         net (fo=9, routed)           0.209    -0.072    vga_cntrl/h_counter[5]
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.043    -0.029 r  vga_cntrl/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    vga_cntrl/h_counter[7]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/C
                         clock pessimism             -0.237    -0.422    
                         clock uncertainty            0.176    -0.246    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.107    -0.139    vga_cntrl/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga_cntrl/h_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cntrl/h_counter_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by pclk_clk_2_pclk_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_clk_2_pclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_clk_2_pclk_1 rise@0.000ns - pclk_clk_2_pclk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.415%)  route 0.168ns (42.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_clk_2_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.422    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDSE (Prop_fdse_C_Q)         0.128    -0.294 r  vga_cntrl/h_counter_reg[7]/Q
                         net (fo=8, routed)           0.168    -0.126    vga_cntrl/h_counter[7]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.098    -0.028 r  vga_cntrl/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    vga_cntrl/h_counter[8]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_clk_2_pclk_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pclk_gen/inst/clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pclk_gen/inst/clk_clk_2_pclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pclk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pclk_gen/inst/pclk_clk_2_pclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pclk_gen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.185    vga_cntrl/CLK
    SLICE_X40Y59         FDSE                                         r  vga_cntrl/h_counter_reg[8]/C
                         clock pessimism             -0.237    -0.422    
                         clock uncertainty            0.176    -0.246    
    SLICE_X40Y59         FDSE (Hold_fdse_C_D)         0.092    -0.154    vga_cntrl/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.125    





