{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685558355914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685558355921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 11:39:15 2023 " "Processing started: Wed May 31 11:39:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685558355921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1685558355921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analyze_file=C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analyze_file=C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1685558355921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1685558356286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1685558356287 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixel_start.sv(69) " "Verilog HDL information at pixel_start.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "pixel_start.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_start.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1685558368670 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixel_norm.sv(69) " "Verilog HDL information at pixel_norm.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "pixel_norm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1685558368694 ""}
{ "Error" "EVRFX_VERI_2093_UNCONVERTED" "de1_soc.sv(52) " "Verilog HDL error at de1_soc.sv(52): range must be the final index in the indexed name" {  } { { "de1_soc.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/de1_soc.sv" 52 0 0 } }  } 0 10768 "Verilog HDL error at %1!s!: range must be the final index in the indexed name" 0 0 "Design Software" 0 -1 1685558368711 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"next_x\";  expecting \"\]\" de1_soc.sv(137) " "Verilog HDL syntax error at de1_soc.sv(137) near text: \"next_x\";  expecting \"\]\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de1_soc.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/de1_soc.sv" 137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1685558368715 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"current_x\";  expecting \"\]\" de1_soc.sv(138) " "Verilog HDL syntax error at de1_soc.sv(138) near text: \"current_x\";  expecting \"\]\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de1_soc.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/de1_soc.sv" 138 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1685558368715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de1_soc.sv(58) " "Verilog HDL information at de1_soc.sv(58): always construct contains both blocking and non-blocking assignments" {  } { { "de1_soc.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/de1_soc.sv" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1685558368715 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE1_SoC de1_soc.sv(2) " "Ignored design unit \"DE1_SoC\" at de1_soc.sv(2) due to previous errors" {  } { { "de1_soc.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/de1_soc.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1685558368715 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 4 s 0 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685558368723 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 31 11:39:28 2023 " "Processing ended: Wed May 31 11:39:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685558368723 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685558368723 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685558368723 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685558368723 ""}
