Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 619a5751f4c24640bc3b90557ffbfd3f --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_3 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_2 -L axi_gpio_v2_0_8 -L proc_sys_reset_v5_0_8 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_6 -L fifo_generator_v13_0_0 -L axi_data_fifo_v2_1_5 -L axi_crossbar_v2_1_7 -L axi_protocol_converter_v2_1_6 -L unisims_ver -L unimacro_ver -L secureip --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package std.textio
Compiling package axi_lite_ipif_v3_0_3.ipif_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.pselect_f [\pselect_f(2,2,"00","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.pselect_f [\pselect_f(2,2,"01","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.pselect_f [\pselect_f(2,2,"10","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.pselect_f [\pselect_f(2,2,"11","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.address_decoder [\address_decoder(9,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.axi_lite_ipif [\axi_lite_ipif(32,9,"00000000000...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,0,0,8,4)\]
Compiling architecture imp of entity axi_gpio_v2_0_8.GPIO_Core [\GPIO_Core(32,9,8,8,8,0,"0000000...]
Compiling architecture imp of entity axi_gpio_v2_0_8.axi_gpio [\axi_gpio("zynq",9,32,8,8,0,0,0,...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling architecture imp of entity axi_gpio_v2_0_8.GPIO_Core [\GPIO_Core(32,9,8,32,8,0,"000000...]
Compiling architecture imp of entity axi_gpio_v2_0_8.axi_gpio [\axi_gpio("zynq",9,32,8,32,0,0,0...]
Compiling architecture design_1_axi_gpio_1_0_arch of entity xil_defaultlib.design_1_axi_gpio_1_0 [design_1_axi_gpio_1_0_default]
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ge...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ge...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_fm...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ss...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_sp...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_dd...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_oc...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_oc...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_re...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_re...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_pr...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling architecture structure of entity xil_defaultlib.m00_couplers_imp_OBU1DD [m00_couplers_imp_obu1dd_default]
Compiling architecture structure of entity xil_defaultlib.m01_couplers_imp_1FBREZ4 [m01_couplers_imp_1fbrez4_default]
Compiling architecture structure of entity xil_defaultlib.m02_couplers_imp_MVV5YQ [m02_couplers_imp_mvv5yq_default]
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axi_re...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axi_re...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_ax...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_1CFO1MB [s00_couplers_imp_1cfo1mb_default]
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_addr_arbiter...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_addr_decoder...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_splitter(C_N...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_decerr_slave...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_crossbar_sas...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_axi_crossbar...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling architecture structure of entity xil_defaultlib.design_1_processing_system7_0_axi_periph_0 [design_1_processing_system7_0_ax...]
Compiling architecture behavioral of entity xil_defaultlib.pwm [\pwm(100,16)\]
Compiling architecture arch_imp of entity xil_defaultlib.pwm4zybo_v1_0_S00_AXI [\pwm4zybo_v1_0_S00_AXI(6,100,16,...]
Compiling architecture arch_imp of entity xil_defaultlib.pwm4zybo_v1_0 [\pwm4zybo_v1_0(6,32,6)\]
Compiling architecture design_1_pwm4zybo_0_1_arch of entity xil_defaultlib.design_1_pwm4zybo_0_1 [design_1_pwm4zybo_0_1_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,1,0,2,4)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1111111111111111",'0')(...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.lpf [\lpf(4,4,'0','0')\]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.proc_sys_reset [\proc_sys_reset("zynq",4,4,'0','...]
Compiling architecture design_1_rst_processing_system7_0_100m_0_arch of entity xil_defaultlib.design_1_rst_processing_system7_0_100M_0 [design_1_rst_processing_system7_...]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
