
Loading design for application trce from file counter_impl1_map.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Jul 18 21:13:23 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3801 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[1]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.325ns  (24.6% logic, 75.4% route), 6 logic levels.

 Constraint Details:

      6.325ns physical path delay Packetiser/SLICE_236 to Streamer1/SLICE_229 meets
     20.000ns delay constraint less
      0.425ns LSR_SET requirement (totaling 19.575ns) by 13.250ns

 Physical Path Details:

      Data path Packetiser/SLICE_236 to Streamer1/SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_236.CLK to */SLICE_236.Q1 Packetiser/SLICE_236 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_236.Q1 to */SLICE_323.A0 opRxStream.Destination_Q[1]
CTOF_DEL    ---     0.238 */SLICE_323.A0 to */SLICE_323.F0 Control/SLICE_323
ROUTE         1   e 0.908 */SLICE_323.F0 to */SLICE_272.A1 Control/State_srsts_i_i_a2_1_3[1]
CTOF_DEL    ---     0.238 */SLICE_272.A1 to */SLICE_272.F1 Control/SLICE_272
ROUTE         3   e 0.908 */SLICE_272.F1 to   SLICE_269.B0 N_619
CTOF_DEL    ---     0.238   SLICE_269.B0 to   SLICE_269.F0 SLICE_269
ROUTE         3   e 0.908   SLICE_269.F0 to */SLICE_268.A1 Streamer1/N_751
CTOF_DEL    ---     0.238 */SLICE_268.A1 to */SLICE_268.F1 Streamer1/SLICE_268
ROUTE         1   e 0.232 */SLICE_268.F1 to */SLICE_268.A0 Streamer1/N_245
CTOF_DEL    ---     0.238 */SLICE_268.A0 to */SLICE_268.F0 Streamer1/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to *SLICE_229.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Report:  148.148MHz is the maximum frequency for this preference.


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: INPUT_SETUP
            283 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_185 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_286.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.B1 to */SLICE_286.F1 Packetiser/SLICE_286
ROUTE         6   e 0.908 */SLICE_286.F1 to */SLICE_287.A0 Packetiser/N_611
CTOF_DEL    ---     0.238 */SLICE_287.A0 to */SLICE_287.F0 Packetiser/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_185.C0 Packetiser/UART_TxData_13_0_iv_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_185.C0 to */SLICE_185.F0 Packetiser/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Packetiser/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Control/SLICE_120 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_289.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.D0 to */SLICE_289.F0 Control/SLICE_289
ROUTE         5   e 0.908 */SLICE_289.F0 to */SLICE_272.A0 Control/opAddress_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_272.A0 to */SLICE_272.F0 Control/SLICE_272
ROUTE         1   e 0.908 */SLICE_272.F0 to */SLICE_120.B1 Control/N_520
CTOF_DEL    ---     0.238 */SLICE_120.B1 to */SLICE_120.F1 Control/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F1 to *SLICE_120.DI1 Control/N_106 (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_185 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_286.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.B1 to */SLICE_286.F1 Packetiser/SLICE_286
ROUTE         6   e 0.908 */SLICE_286.F1 to */SLICE_299.A0 Packetiser/N_611
CTOF_DEL    ---     0.238 */SLICE_299.A0 to */SLICE_299.F0 Packetiser/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F0 to */SLICE_185.C1 Packetiser/UART_TxData_13_0_iv_0_0[5]
CTOF_DEL    ---     0.238 */SLICE_185.C1 to */SLICE_185.F1 Packetiser/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_186 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_286.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.B1 to */SLICE_286.F1 Packetiser/SLICE_286
ROUTE         6   e 0.908 */SLICE_286.F1 to */SLICE_300.A1 Packetiser/N_611
CTOF_DEL    ---     0.238 */SLICE_300.A1 to */SLICE_300.F1 Packetiser/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F1 to */SLICE_186.C0 Packetiser/UART_TxData_13_0_iv_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_186.C0 to */SLICE_186.F0 Packetiser/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Packetiser/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_183 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_287.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_287.B1 to */SLICE_287.F1 Packetiser/SLICE_287
ROUTE         6   e 0.908 */SLICE_287.F1 to */SLICE_286.B0 Packetiser/N_612
CTOF_DEL    ---     0.238 */SLICE_286.B0 to */SLICE_286.F0 Packetiser/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_183.C1 Packetiser/UART_TxData_13_0_iv_0_0[1]
CTOF_DEL    ---     0.238 */SLICE_183.C1 to */SLICE_183.F1 Packetiser/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_184 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_286.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.B1 to */SLICE_286.F1 Packetiser/SLICE_286
ROUTE         6   e 0.908 */SLICE_286.F1 to */SLICE_299.A1 Packetiser/N_611
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 Packetiser/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F1 to */SLICE_184.C1 Packetiser/UART_TxData_13_0_iv_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_184.C1 to */SLICE_184.F1 Packetiser/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_186 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_286.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.B1 to */SLICE_286.F1 Packetiser/SLICE_286
ROUTE         6   e 0.908 */SLICE_286.F1 to */SLICE_300.A0 Packetiser/N_611
CTOF_DEL    ---     0.238 */SLICE_300.A0 to */SLICE_300.F0 Packetiser/SLICE_300
ROUTE         1   e 0.908 */SLICE_300.F0 to */SLICE_186.C1 Packetiser/UART_TxData_13_0_iv_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_186.C1 to */SLICE_186.F1 Packetiser/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.150ns delay ipReset to Packetiser/UART_Inst/SLICE_171 (4.073ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *t/SLICE_74.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_74.B0 to */SLICE_74.FCO Packetiser/UART_Inst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_73.FCI to */SLICE_73.FCO Packetiser/UART_Inst/SLICE_73
ROUTE         1   e 0.001 */SLICE_73.FCO to */SLICE_72.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_72.FCI to */SLICE_72.FCO Packetiser/UART_Inst/SLICE_72
ROUTE         1   e 0.001 */SLICE_72.FCO to */SLICE_71.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_71.FCI to */SLICE_71.FCO Packetiser/UART_Inst/SLICE_71
ROUTE         1   e 0.001 */SLICE_71.FCO to */SLICE_70.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 */SLICE_70.FCI to *t/SLICE_70.F1 Packetiser/UART_Inst/SLICE_70
ROUTE         1   e 0.908 *t/SLICE_70.F1 to */SLICE_171.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_171.A0 to */SLICE_171.F0 Packetiser/UART_Inst/SLICE_171
ROUTE         1   e 0.001 */SLICE_171.F0 to *SLICE_171.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    4.073   (55.3% logic, 44.7% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.148ns delay ipReset to Packetiser/UART_Inst/SLICE_171 (4.071ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *t/SLICE_74.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_74.B0 to */SLICE_74.FCO Packetiser/UART_Inst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_73.FCI to */SLICE_73.FCO Packetiser/UART_Inst/SLICE_73
ROUTE         1   e 0.001 */SLICE_73.FCO to */SLICE_72.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_72.FCI to */SLICE_72.FCO Packetiser/UART_Inst/SLICE_72
ROUTE         1   e 0.001 */SLICE_72.FCO to */SLICE_71.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_71.FCI to */SLICE_71.FCO Packetiser/UART_Inst/SLICE_71
ROUTE         1   e 0.001 */SLICE_71.FCO to */SLICE_70.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 */SLICE_70.FCI to */SLICE_70.FCO Packetiser/UART_Inst/SLICE_70
ROUTE         1   e 0.001 */SLICE_70.FCO to */SLICE_69.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 */SLICE_69.FCI to *t/SLICE_69.F0 Packetiser/UART_Inst/SLICE_69
ROUTE         1   e 0.908 *t/SLICE_69.F0 to */SLICE_171.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_171.A1 to */SLICE_171.F1 Packetiser/UART_Inst/SLICE_171
ROUTE         1   e 0.001 */SLICE_171.F1 to *SLICE_171.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    4.071   (55.2% logic, 44.8% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.082ns delay ipReset to Packetiser/UART_Inst/SLICE_170 (4.005ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *t/SLICE_74.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_74.B0 to */SLICE_74.FCO Packetiser/UART_Inst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_73.FCI to */SLICE_73.FCO Packetiser/UART_Inst/SLICE_73
ROUTE         1   e 0.001 */SLICE_73.FCO to */SLICE_72.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_72.FCI to */SLICE_72.FCO Packetiser/UART_Inst/SLICE_72
ROUTE         1   e 0.001 */SLICE_72.FCO to */SLICE_71.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 */SLICE_71.FCI to *t/SLICE_71.F1 Packetiser/UART_Inst/SLICE_71
ROUTE         1   e 0.908 *t/SLICE_71.F1 to */SLICE_170.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_170.A0 to */SLICE_170.F0 Packetiser/UART_Inst/SLICE_170
ROUTE         1   e 0.001 */SLICE_170.F0 to *SLICE_170.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    4.005   (54.6% logic, 45.4% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.080ns delay ipReset to Packetiser/UART_Inst/SLICE_170 (4.003ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *t/SLICE_74.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_74.B0 to */SLICE_74.FCO Packetiser/UART_Inst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_73.FCI to */SLICE_73.FCO Packetiser/UART_Inst/SLICE_73
ROUTE         1   e 0.001 */SLICE_73.FCO to */SLICE_72.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_72.FCI to */SLICE_72.FCO Packetiser/UART_Inst/SLICE_72
ROUTE         1   e 0.001 */SLICE_72.FCO to */SLICE_71.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_71.FCI to */SLICE_71.FCO Packetiser/UART_Inst/SLICE_71
ROUTE         1   e 0.001 */SLICE_71.FCO to */SLICE_70.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 */SLICE_70.FCI to *t/SLICE_70.F0 Packetiser/UART_Inst/SLICE_70
ROUTE         1   e 0.908 *t/SLICE_70.F0 to */SLICE_170.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_170.A1 to */SLICE_170.F1 Packetiser/UART_Inst/SLICE_170
ROUTE         1   e 0.001 */SLICE_170.F1 to *SLICE_170.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    4.003   (54.5% logic, 45.5% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.014ns delay ipReset to Packetiser/UART_Inst/SLICE_169 (3.937ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *t/SLICE_74.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_74.B0 to */SLICE_74.FCO Packetiser/UART_Inst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_73.FCI to */SLICE_73.FCO Packetiser/UART_Inst/SLICE_73
ROUTE         1   e 0.001 */SLICE_73.FCO to */SLICE_72.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_72.FCI to *t/SLICE_72.F1 Packetiser/UART_Inst/SLICE_72
ROUTE         1   e 0.908 *t/SLICE_72.F1 to */SLICE_169.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_169.A0 to */SLICE_169.F0 Packetiser/UART_Inst/SLICE_169
ROUTE         1   e 0.001 */SLICE_169.F0 to *SLICE_169.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.937   (53.8% logic, 46.2% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.012ns delay ipReset to Packetiser/UART_Inst/SLICE_169 (3.935ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *t/SLICE_74.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_74.B0 to */SLICE_74.FCO Packetiser/UART_Inst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_73.FCI to */SLICE_73.FCO Packetiser/UART_Inst/SLICE_73
ROUTE         1   e 0.001 */SLICE_73.FCO to */SLICE_72.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_72.FCI to */SLICE_72.FCO Packetiser/UART_Inst/SLICE_72
ROUTE         1   e 0.001 */SLICE_72.FCO to */SLICE_71.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 */SLICE_71.FCI to *t/SLICE_71.F0 Packetiser/UART_Inst/SLICE_71
ROUTE         1   e 0.908 *t/SLICE_71.F0 to */SLICE_169.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_169.A1 to */SLICE_169.F1 Packetiser/UART_Inst/SLICE_169
ROUTE         1   e 0.001 */SLICE_169.F1 to *SLICE_169.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.935   (53.7% logic, 46.3% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.946ns delay ipReset to Packetiser/UART_Inst/SLICE_168 (3.869ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *t/SLICE_74.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_74.B0 to */SLICE_74.FCO Packetiser/UART_Inst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_73.FCI to *t/SLICE_73.F1 Packetiser/UART_Inst/SLICE_73
ROUTE         1   e 0.908 *t/SLICE_73.F1 to */SLICE_168.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_168.A0 to */SLICE_168.F0 Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 */SLICE_168.F0 to *SLICE_168.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.869   (53.0% logic, 47.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.944ns delay ipReset to Packetiser/UART_Inst/SLICE_168 (3.867ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *t/SLICE_74.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_74.B0 to */SLICE_74.FCO Packetiser/UART_Inst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_73.FCI to */SLICE_73.FCO Packetiser/UART_Inst/SLICE_73
ROUTE         1   e 0.001 */SLICE_73.FCO to */SLICE_72.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_72.FCI to *t/SLICE_72.F0 Packetiser/UART_Inst/SLICE_72
ROUTE         1   e 0.908 *t/SLICE_72.F0 to */SLICE_168.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_168.A1 to */SLICE_168.F1 Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 */SLICE_168.F1 to *SLICE_168.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.867   (53.0% logic, 47.0% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_54 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_265.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 Streamer1/SLICE_265
ROUTE         1   e 0.232 */SLICE_265.F1 to */SLICE_265.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 Streamer1/SLICE_265
ROUTE         7   e 0.908 */SLICE_265.F0 to */SLICE_54.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_229 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_268.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_268.C1 to */SLICE_268.F1 Streamer1/SLICE_268
ROUTE         1   e 0.232 */SLICE_268.F1 to */SLICE_268.A0 Streamer1/N_245
CTOF_DEL    ---     0.238 */SLICE_268.A0 to */SLICE_268.F0 Streamer1/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to *SLICE_229.LSR Streamer1/fb (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_56 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_265.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 Streamer1/SLICE_265
ROUTE         1   e 0.232 */SLICE_265.F1 to */SLICE_265.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 Streamer1/SLICE_265
ROUTE         7   e 0.908 */SLICE_265.F0 to */SLICE_56.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_52 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_265.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 Streamer1/SLICE_265
ROUTE         1   e 0.232 */SLICE_265.F1 to */SLICE_265.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 Streamer1/SLICE_265
ROUTE         7   e 0.908 */SLICE_265.F0 to */SLICE_52.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_228 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_265.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 Streamer1/SLICE_265
ROUTE         1   e 0.232 */SLICE_265.F1 to */SLICE_265.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 Streamer1/SLICE_265
ROUTE         7   e 0.908 */SLICE_265.F0 to *SLICE_228.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_53 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_265.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 Streamer1/SLICE_265
ROUTE         1   e 0.232 */SLICE_265.F1 to */SLICE_265.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 Streamer1/SLICE_265
ROUTE         7   e 0.908 */SLICE_265.F0 to */SLICE_53.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_51 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_265.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 Streamer1/SLICE_265
ROUTE         1   e 0.232 */SLICE_265.F1 to */SLICE_265.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 Streamer1/SLICE_265
ROUTE         7   e 0.908 */SLICE_265.F0 to */SLICE_51.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.902ns delay ipReset to Streamer1/SLICE_55 (3.477ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_265.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_265.D1 to */SLICE_265.F1 Streamer1/SLICE_265
ROUTE         1   e 0.232 */SLICE_265.F1 to */SLICE_265.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 Streamer1/SLICE_265
ROUTE         7   e 0.908 */SLICE_265.F0 to */SLICE_55.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.876ns delay ipReset to Packetiser/UART_Inst/SLICE_167 (3.799ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *t/SLICE_74.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_74.B0 to */SLICE_74.FCO Packetiser/UART_Inst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_73.FCI to *t/SLICE_73.F0 Packetiser/UART_Inst/SLICE_73
ROUTE         1   e 0.908 *t/SLICE_73.F0 to */SLICE_167.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_167.A1 to */SLICE_167.F1 Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F1 to *SLICE_167.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.799   (52.1% logic, 47.9% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to Packetiser/SLICE_188 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_135.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_135.B0 to */SLICE_135.F0 Packetiser/SLICE_135
ROUTE         4   e 0.232 */SLICE_135.F0 to */SLICE_135.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_135.B1 to */SLICE_135.F1 Packetiser/SLICE_135
ROUTE         2   e 0.908 */SLICE_135.F1 to */SLICE_188.B0 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_188.B0 to */SLICE_188.F0 Packetiser/SLICE_188
ROUTE         1   e 0.001 */SLICE_188.F0 to *SLICE_188.DI0 Packetiser/N_83_i (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to Packetiser/SLICE_187 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_284.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_284.D0 to */SLICE_284.F0 Packetiser/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_187.B1 Packetiser/N_509
CTOF_DEL    ---     0.238 */SLICE_187.B1 to */SLICE_187.F1 Packetiser/SLICE_187
ROUTE         1   e 0.232 */SLICE_187.F1 to */SLICE_187.A0 Packetiser/N_140
CTOF_DEL    ---     0.238 */SLICE_187.A0 to */SLICE_187.F0 Packetiser/SLICE_187
ROUTE         1   e 0.001 */SLICE_187.F0 to *SLICE_187.DI0 Packetiser/fb_0 (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to Packetiser/SLICE_188 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_135.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_135.B0 to */SLICE_135.F0 Packetiser/SLICE_135
ROUTE         4   e 0.232 */SLICE_135.F0 to */SLICE_135.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_135.B1 to */SLICE_135.F1 Packetiser/SLICE_135
ROUTE         2   e 0.908 */SLICE_135.F1 to */SLICE_188.A1 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_188.A1 to */SLICE_188.F1 Packetiser/SLICE_188
ROUTE         1   e 0.001 */SLICE_188.F1 to *SLICE_188.DI1 Packetiser/N_41s (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.452ns delay ipReset to Packetiser/UART_Inst/SLICE_167 (3.375ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *t/SLICE_74.B0 ipReset_c
CTOF1_DEL   ---     0.367 *t/SLICE_74.B0 to *t/SLICE_74.F1 Packetiser/UART_Inst/SLICE_74
ROUTE         1   e 0.908 *t/SLICE_74.F1 to */SLICE_167.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_167.A0 to */SLICE_167.F0 Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 */SLICE_167.F0 to *SLICE_167.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.375   (46.2% logic, 53.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_80 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_330.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_330.A0 to */SLICE_330.F0 Packetiser/SLICE_330
ROUTE         4   e 0.908 */SLICE_330.F0 to */SLICE_80.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_153 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_295.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_295.A1 to */SLICE_295.F1 Packetiser/UART_Inst/SLICE_295
ROUTE         2   e 0.908 */SLICE_295.F1 to *SLICE_153.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_60 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_289.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 Control/SLICE_289
ROUTE         5   e 0.908 */SLICE_289.F1 to */SLICE_60.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_135 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_340.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_340.B0 to */SLICE_340.F0 Packetiser/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F0 to *SLICE_135.LSR Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_154 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_295.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_295.A1 to */SLICE_295.F1 Packetiser/UART_Inst/SLICE_295
ROUTE         2   e 0.908 */SLICE_295.F1 to *SLICE_154.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_58 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_289.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 Control/SLICE_289
ROUTE         5   e 0.908 */SLICE_289.F1 to */SLICE_58.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_245 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_135.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_135.B0 to */SLICE_135.F0 Packetiser/SLICE_135
ROUTE         4   e 0.908 */SLICE_135.F0 to *SLICE_245.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_78 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_330.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_330.A0 to */SLICE_330.F0 Packetiser/SLICE_330
ROUTE         4   e 0.908 */SLICE_330.F0 to */SLICE_78.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_230 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_267.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.B0 to */SLICE_267.F0 Packetiser/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F0 to *SLICE_230.LSR Packetiser/fb (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_81 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_330.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_330.A0 to */SLICE_330.F0 Packetiser/SLICE_330
ROUTE         4   e 0.908 */SLICE_330.F0 to */SLICE_81.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_79 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_330.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_330.A0 to */SLICE_330.F0 Packetiser/SLICE_330
ROUTE         4   e 0.908 */SLICE_330.F0 to */SLICE_79.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_61 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_289.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 Control/SLICE_289
ROUTE         5   e 0.908 */SLICE_289.F1 to */SLICE_61.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_62 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_289.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 Control/SLICE_289
ROUTE         5   e 0.908 */SLICE_289.F1 to */SLICE_62.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_181 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_280.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_280.C0 to */SLICE_280.F0 Packetiser/UART_Inst/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to *SLICE_181.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_156 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_279.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_279.C0 to */SLICE_279.F0 Packetiser/UART_Inst/SLICE_279
ROUTE         2   e 0.908 */SLICE_279.F0 to *SLICE_156.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_59 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_289.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 Control/SLICE_289
ROUTE         5   e 0.908 */SLICE_289.F1 to */SLICE_59.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_155 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_279.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_279.C0 to */SLICE_279.F0 Packetiser/UART_Inst/SLICE_279
ROUTE         2   e 0.908 */SLICE_279.F0 to *SLICE_155.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to Packetiser/SLICE_183 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_281.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 Packetiser/SLICE_281
ROUTE         1   e 0.908 */SLICE_281.F1 to */SLICE_183.B0 Packetiser/UART_TxData_13_0_iv_0_1[0]
CTOF_DEL    ---     0.238 */SLICE_183.B0 to */SLICE_183.F0 Packetiser/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Packetiser/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to Packetiser/SLICE_184 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_282.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_282.D1 to */SLICE_282.F1 Packetiser/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F1 to */SLICE_184.B0 Packetiser/UART_TxData_13_0_iv_0_1[2]
CTOF_DEL    ---     0.238 */SLICE_184.B0 to */SLICE_184.F0 Packetiser/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Packetiser/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_241 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_291.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_291.C1 to */SLICE_291.F1 Packetiser/SLICE_291
ROUTE         4   e 0.908 */SLICE_291.F1 to */SLICE_241.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_123 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_123.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_127 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_127.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_131 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_131.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_233 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_233.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_236 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_335.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_335.C0 to */SLICE_335.F0 Packetiser/SLICE_335
ROUTE         4   e 0.908 */SLICE_335.F0 to */SLICE_236.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_180 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_181.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Packetiser/UART_Inst/SLICE_181
ROUTE         5   e 0.908 */SLICE_181.F0 to */SLICE_180.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_225 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_222.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_222.C1 to */SLICE_222.F1 Streamer1/SLICE_222
ROUTE         4   e 0.908 */SLICE_222.F1 to */SLICE_225.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_105 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_105.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_253 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_320.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         8   e 0.908 */SLICE_320.F0 to */SLICE_253.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_248 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_320.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         8   e 0.908 */SLICE_320.F0 to */SLICE_248.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_113 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_113.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_258 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_273.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_273.D0 to */SLICE_273.F0 Control/SLICE_273
ROUTE         4   e 0.908 */SLICE_273.F0 to */SLICE_258.CE Control/N_74_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_117 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_117.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_184 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_284.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_284.D0 to */SLICE_284.F0 Packetiser/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_184.CE Packetiser/N_509 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_172 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_293.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_293.C1 to */SLICE_293.F1 Packetiser/UART_Inst/SLICE_293
ROUTE         4   e 0.908 */SLICE_293.F1 to */SLICE_172.CE Packetiser/UART_Inst/N_115 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_162 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_277.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         4   e 0.908 */SLICE_277.F0 to */SLICE_162.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_285 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_294.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_294.C1 to */SLICE_294.F1 Packetiser/UART_Inst/SLICE_294
ROUTE         1   e 0.908 */SLICE_294.F1 to */SLICE_285.CE Packetiser/UART_Inst/N_113 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_139 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_139.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_143 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_143.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_261 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_334.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Packetiser/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_261.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_145 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_336.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_336.C0 to */SLICE_336.F0 Packetiser/SLICE_336
ROUTE         4   e 0.908 */SLICE_336.F0 to */SLICE_145.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_152 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_152.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_109 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_109.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_101 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_289.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.D0 to */SLICE_289.F0 Control/SLICE_289
ROUTE         5   e 0.908 */SLICE_289.F0 to */SLICE_101.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_245 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_333.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_333.B0 to */SLICE_333.F0 Packetiser/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F0 to */SLICE_245.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_121 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_121.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_224 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_222.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_222.C1 to */SLICE_222.F1 Streamer1/SLICE_222
ROUTE         4   e 0.908 */SLICE_222.F1 to */SLICE_224.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_252 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_320.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         8   e 0.908 */SLICE_320.F0 to */SLICE_252.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_106 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_106.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_122 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_122.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_125 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_125.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_124 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_124.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_110 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_110.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_129 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_129.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_107 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_107.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_111 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_111.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_232 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_232.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_100 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_289.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.D0 to */SLICE_289.F0 Control/SLICE_289
ROUTE         5   e 0.908 */SLICE_289.F0 to */SLICE_100.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_112 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_112.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_126 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_126.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_115 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_115.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_108 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_108.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_116 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_116.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_246 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_320.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         8   e 0.908 */SLICE_320.F0 to */SLICE_246.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_247 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_320.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         8   e 0.908 */SLICE_320.F0 to */SLICE_247.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_114 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_114.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_118 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_118.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_119 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_119.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_260 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_334.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Packetiser/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_260.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_185 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_284.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_284.D0 to */SLICE_284.F0 Packetiser/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_185.CE Packetiser/N_509 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_128 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_128.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_130 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_130.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_223 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_222.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_222.C1 to */SLICE_222.F1 Streamer1/SLICE_222
ROUTE         4   e 0.908 */SLICE_222.F1 to */SLICE_223.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_249 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_320.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         8   e 0.908 */SLICE_320.F0 to */SLICE_249.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_259 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_273.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_273.D0 to */SLICE_273.F0 Control/SLICE_273
ROUTE         4   e 0.908 */SLICE_273.F0 to */SLICE_259.CE Control/N_74_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_173 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_293.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_293.C1 to */SLICE_293.F1 Packetiser/UART_Inst/SLICE_293
ROUTE         4   e 0.908 */SLICE_293.F1 to */SLICE_173.CE Packetiser/UART_Inst/N_115 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_163 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_277.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         4   e 0.908 */SLICE_277.F0 to */SLICE_163.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_239 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_335.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_335.C0 to */SLICE_335.F0 Packetiser/SLICE_335
ROUTE         4   e 0.908 */SLICE_335.F0 to */SLICE_239.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_186 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_284.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_284.D0 to */SLICE_284.F0 Packetiser/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_186.CE Packetiser/N_509 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_174 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_293.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_293.C1 to */SLICE_293.F1 Packetiser/UART_Inst/SLICE_293
ROUTE         4   e 0.908 */SLICE_293.F1 to */SLICE_174.CE Packetiser/UART_Inst/N_115 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_164 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_277.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         4   e 0.908 */SLICE_277.F0 to */SLICE_164.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_137 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_137.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_132 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_132.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Streamer1/SLICE_226 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_222.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_222.C1 to */SLICE_222.F1 Streamer1/SLICE_222
ROUTE         4   e 0.908 */SLICE_222.F1 to */SLICE_226.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_254 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_320.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         8   e 0.908 */SLICE_320.F0 to */SLICE_254.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_136 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_136.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_140 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_140.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_178 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_181.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Packetiser/UART_Inst/SLICE_181
ROUTE         5   e 0.908 */SLICE_181.F0 to */SLICE_178.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_141 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_141.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_234 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_234.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_149 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_149.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_150 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_150.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_183 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_284.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_284.D0 to */SLICE_284.F0 Packetiser/SLICE_284
ROUTE         5   e 0.908 */SLICE_284.F0 to */SLICE_183.CE Packetiser/N_509 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_181 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_276.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_276.A0 to */SLICE_276.F0 Packetiser/UART_Inst/SLICE_276
ROUTE         1   e 0.908 */SLICE_276.F0 to */SLICE_181.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_175 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_293.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_293.C1 to */SLICE_293.F1 Packetiser/UART_Inst/SLICE_293
ROUTE         4   e 0.908 */SLICE_293.F1 to */SLICE_175.CE Packetiser/UART_Inst/N_115 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_165 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_277.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         4   e 0.908 */SLICE_277.F0 to */SLICE_165.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_179 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_181.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Packetiser/UART_Inst/SLICE_181
ROUTE         5   e 0.908 */SLICE_181.F0 to */SLICE_179.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_138 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_138.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_142 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_142.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_151 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_151.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_256 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_273.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_273.D0 to */SLICE_273.F0 Control/SLICE_273
ROUTE         4   e 0.908 */SLICE_273.F0 to */SLICE_256.CE Control/N_74_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_262 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_334.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Packetiser/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_262.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_240 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_333.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_333.B0 to */SLICE_333.F0 Packetiser/SLICE_333
ROUTE         2   e 0.908 */SLICE_333.F0 to */SLICE_240.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_257 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_273.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_273.D0 to */SLICE_273.F0 Control/SLICE_273
ROUTE         4   e 0.908 */SLICE_273.F0 to */SLICE_257.CE Control/N_74_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_237 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_335.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_335.C0 to */SLICE_335.F0 Packetiser/SLICE_335
ROUTE         4   e 0.908 */SLICE_335.F0 to */SLICE_237.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_242 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_291.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_291.C1 to */SLICE_291.F1 Packetiser/SLICE_291
ROUTE         4   e 0.908 */SLICE_291.F1 to */SLICE_242.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_146 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_336.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_336.C0 to */SLICE_336.F0 Packetiser/SLICE_336
ROUTE         4   e 0.908 */SLICE_336.F0 to */SLICE_146.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_263 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_334.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_334.C0 to */SLICE_334.F0 Packetiser/SLICE_334
ROUTE         4   e 0.908 */SLICE_334.F0 to */SLICE_263.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_147 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_336.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_336.C0 to */SLICE_336.F0 Packetiser/SLICE_336
ROUTE         4   e 0.908 */SLICE_336.F0 to */SLICE_147.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_148 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_336.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_336.C0 to */SLICE_336.F0 Packetiser/SLICE_336
ROUTE         4   e 0.908 */SLICE_336.F0 to */SLICE_148.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_251 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_320.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 Control/SLICE_320
ROUTE         8   e 0.908 */SLICE_320.F0 to */SLICE_251.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_177 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_181.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Packetiser/UART_Inst/SLICE_181
ROUTE         5   e 0.908 */SLICE_181.F0 to */SLICE_177.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_238 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_335.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_335.C0 to */SLICE_335.F0 Packetiser/SLICE_335
ROUTE         4   e 0.908 */SLICE_335.F0 to */SLICE_238.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_102 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_289.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.D0 to */SLICE_289.F0 Control/SLICE_289
ROUTE         5   e 0.908 */SLICE_289.F0 to */SLICE_102.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_244 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_291.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_291.C1 to */SLICE_291.F1 Packetiser/SLICE_291
ROUTE         4   e 0.908 */SLICE_291.F1 to */SLICE_244.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_231 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_301.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_301.B1 to   SLICE_301.F1 SLICE_301
ROUTE        16   e 0.908   SLICE_301.F1 to */SLICE_231.CE Control/N_98_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_332 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_275.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C1 to */SLICE_275.F1 Packetiser/SLICE_275
ROUTE        13   e 0.908 */SLICE_275.F1 to */SLICE_332.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_103 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_103.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_99 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_289.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.D0 to */SLICE_289.F0 Control/SLICE_289
ROUTE         5   e 0.908 */SLICE_289.F0 to *l/SLICE_99.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_104 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_322.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_322.D0 to */SLICE_322.F0 Control/SLICE_322
ROUTE        17   e 0.908 */SLICE_322.F0 to */SLICE_104.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_243 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_291.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_291.C1 to */SLICE_291.F1 Packetiser/SLICE_291
ROUTE         4   e 0.908 */SLICE_291.F1 to */SLICE_243.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.211ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_278.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_278.C0 to */SLICE_278.F0 Packetiser/UART_Inst/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to *_Tx_MGIOL.LSR N_123_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.208ns delay ipReset to ipReset_MGIOL (3.007ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_135.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_135.B0 to */SLICE_135.F0 Packetiser/SLICE_135
ROUTE         4   e 0.908 */SLICE_135.F0 to *set_MGIOL.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.107ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_327.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_327.C0 to */SLICE_327.F0 Packetiser/UART_Inst/SLICE_327
ROUTE         1   e 0.908 */SLICE_327.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.049ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_326.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_326.B0 to */SLICE_326.F0 Packetiser/UART_Inst/SLICE_326
ROUTE         1   e 0.908 */SLICE_326.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.044ns delay ipReset to ipReset_MGIOL (3.007ns delay and 0.037ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_283.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_283.A0 to */SLICE_283.F0 Packetiser/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to *eset_MGIOL.CE Packetiser.N_113_1_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.754ns delay ipReset to ipReset_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.754ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.647ns delay ipReset to Streamer1/SLICE_229 (2.570ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_229.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_229.C1 to */SLICE_229.F1 Streamer1/SLICE_229
ROUTE         1   e 0.232 */SLICE_229.F1 to */SLICE_229.A0 Streamer1/N_573
CTOF_DEL    ---     0.238 */SLICE_229.A0 to */SLICE_229.F0 Streamer1/SLICE_229
ROUTE         1   e 0.001 */SLICE_229.F0 to *SLICE_229.DI0 Streamer1/wUpper_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.570   (55.6% logic, 44.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.647ns delay ipReset to Packetiser/SLICE_190 (2.570ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_190.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_190.D1 to */SLICE_190.F1 Packetiser/SLICE_190
ROUTE         1   e 0.232 */SLICE_190.F1 to */SLICE_190.D0 Packetiser/rxState_srsts_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_190.D0 to */SLICE_190.F0 Packetiser/SLICE_190
ROUTE         1   e 0.001 */SLICE_190.F0 to *SLICE_190.DI0 Packetiser/N_90_i (to ipClk_c)
                  --------
                    2.570   (55.6% logic, 44.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[0] to Register/SLICE_194 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to */SLICE_194.C0 ipBtn_c[0]
CTOOFX_DEL  ---     0.399 */SLICE_194.C0 to *LICE_194.OFX0 Register/SLICE_194
ROUTE         1   e 0.001 *LICE_194.OFX0 to *SLICE_194.DI0 Register/N_479 (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[1] to Register/SLICE_195 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to */SLICE_195.C0 ipBtn_c[1]
CTOOFX_DEL  ---     0.399 */SLICE_195.C0 to *LICE_195.OFX0 Register/SLICE_195
ROUTE         1   e 0.001 *LICE_195.OFX0 to *SLICE_195.DI0 Register/N_480 (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[2] to Register/SLICE_196 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to */SLICE_196.C0 ipBtn_c[2]
CTOOFX_DEL  ---     0.399 */SLICE_196.C0 to *LICE_196.OFX0 Register/SLICE_196
ROUTE         1   e 0.001 *LICE_196.OFX0 to *SLICE_196.DI0 Register/N_481 (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    2.338ns delay ipBtn[3] to Register/SLICE_197 (2.261ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to */SLICE_197.C0 ipBtn_c[3]
CTOOFX_DEL  ---     0.399 */SLICE_197.C0 to *LICE_197.OFX0 Register/SLICE_197
ROUTE         1   e 0.001 *LICE_197.OFX0 to *SLICE_197.DI0 Register/N_482 (to ipClk_c)
                  --------
                    2.261   (59.8% logic, 40.2% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_213 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to  SLICE_213.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_83 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_83.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_84 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_84.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_85 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_85.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_86 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_86.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_87 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_87.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_88 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_88.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_89 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_89.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_90 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_90.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_91 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_91.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_92 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_92.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_93 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_93.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_94 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_94.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_95 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_95.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_96 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_96.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_97 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_97.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_98 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_98.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_145 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_145.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_242 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_242.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_261 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_261.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to PWM1/SLICE_8 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *1/SLICE_8.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_237 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_237.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_113 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_113.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_187 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_187.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_236 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_236.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_260 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_260.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_241 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_241.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_262 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_262.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_238 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_238.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_243 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_243.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_114 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_114.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_244 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_244.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_112 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_112.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Streamer1/SLICE_222 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_222.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_239 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_239.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_115 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_115.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_147 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_147.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to PWM1/SLICE_7 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *1/SLICE_7.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to PWM1/SLICE_134 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_134.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Streamer1/SLICE_221 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_221.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_263 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_263.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to PWM1/SLICE_6 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *1/SLICE_6.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_285 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_285.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_146 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_146.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to PWM1/SLICE_9 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *1/SLICE_9.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_111 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_111.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_148 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *SLICE_148.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to SLICE_218 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to   SLICE_218.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_218.A0 to   SLICE_218.F0 SLICE_218
ROUTE         1   e 0.001   SLICE_218.F0 to  SLICE_218.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_165 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_165.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_165.C0 to */SLICE_165.F0 Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.001 */SLICE_165.F0 to *SLICE_165.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_109 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_109.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_109.D0 to */SLICE_109.F0 Control/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Control/N_219_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_107 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_107.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_107.D0 to */SLICE_107.F0 Control/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F0 to *SLICE_107.DI0 Control/N_211_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_163 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_163.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.C0 to */SLICE_163.F0 Packetiser/UART_Inst/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F0 to *SLICE_163.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_176 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_176.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 Packetiser/UART_Inst/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_105 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_105.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_105.D0 to */SLICE_105.F0 Control/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F0 to *SLICE_105.DI0 Control/N_114_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_175 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_175.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_175.C1 to */SLICE_175.F1 Packetiser/UART_Inst/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 Packetiser/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Streamer1/SLICE_222 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_222.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_222.C0 to */SLICE_222.F0 Streamer1/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F0 to *SLICE_222.DI0 Streamer1/N_239_i_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_116 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_116.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_116.C1 to */SLICE_116.F1 Control/SLICE_116
ROUTE         1   e 0.001 */SLICE_116.F1 to *SLICE_116.DI1 Control/N_572 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_173 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_173.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_173.D1 to */SLICE_173.F1 Packetiser/UART_Inst/SLICE_173
ROUTE         1   e 0.001 */SLICE_173.F1 to *SLICE_173.DI1 Packetiser/UART_Inst/N_302_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_118 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_118.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_118.C1 to */SLICE_118.F1 Control/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F1 to *SLICE_118.DI1 Control/N_600 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_191 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_191.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_191.D1 to */SLICE_191.F1 Packetiser/SLICE_191
ROUTE         1   e 0.001 */SLICE_191.F1 to *SLICE_191.DI1 Packetiser/N_211_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_193 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_193.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_193.D1 to */SLICE_193.F1 Packetiser/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F1 to *SLICE_193.DI1 Packetiser/N_203_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_103 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_103.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_103.D0 to */SLICE_103.F0 Control/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 Control/N_153_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_245 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_245.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_245.C0 to */SLICE_245.F0 Packetiser/SLICE_245
ROUTE         1   e 0.001 */SLICE_245.F0 to *SLICE_245.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_106 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_106.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_106.D0 to */SLICE_106.F0 Control/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F0 to *SLICE_106.DI0 Control/N_207_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_119 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_119.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_119.C1 to */SLICE_119.F1 Control/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F1 to *SLICE_119.DI1 Control/N_614 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_117 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_117.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_117.C0 to */SLICE_117.F0 Control/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F0 to *SLICE_117.DI0 Control/N_579 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Streamer1/SLICE_227 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_227.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_227.C0 to */SLICE_227.F0 Streamer1/SLICE_227
ROUTE         1   e 0.001 */SLICE_227.F0 to *SLICE_227.DI0 Streamer1/N_21s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_120 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_120.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_120.D0 to */SLICE_120.F0 Control/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F0 to *SLICE_120.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_104 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_104.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_104.D1 to */SLICE_104.F1 Control/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F1 to *SLICE_104.DI1 Control/N_176_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_106 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_106.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_106.D1 to */SLICE_106.F1 Control/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F1 to *SLICE_106.DI1 Control/N_117_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_108 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_108.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_108.D1 to */SLICE_108.F1 Control/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Control/N_217_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_116 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_116.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_116.C0 to */SLICE_116.F0 Control/SLICE_116
ROUTE         1   e 0.001 */SLICE_116.F0 to *SLICE_116.DI0 Control/N_565 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_118 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_118.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_118.C0 to */SLICE_118.F0 Control/SLICE_118
ROUTE         1   e 0.001 */SLICE_118.F0 to *SLICE_118.DI0 Control/N_593 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_135 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_135.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_135.B0 to */SLICE_135.F0 Packetiser/SLICE_135
ROUTE         4   e 0.001 */SLICE_135.F0 to *SLICE_135.DI0 Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_174 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_174.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_174.D0 to */SLICE_174.F0 Packetiser/UART_Inst/SLICE_174
ROUTE         1   e 0.001 */SLICE_174.F0 to *SLICE_174.DI0 Packetiser/UART_Inst/N_300_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_174 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_174.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_174.D1 to */SLICE_174.F1 Packetiser/UART_Inst/SLICE_174
ROUTE         1   e 0.001 */SLICE_174.F1 to *SLICE_174.DI1 Packetiser/UART_Inst/N_298_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_110 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_110.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_110.D0 to */SLICE_110.F0 Control/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F0 to *SLICE_110.DI0 Control/N_223_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_172 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_172.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_172.D0 to */SLICE_172.F0 Packetiser/UART_Inst/SLICE_172
ROUTE         1   e 0.001 */SLICE_172.F0 to *SLICE_172.DI0 Packetiser/UART_Inst/N_308_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_163 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_163.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.C1 to */SLICE_163.F1 Packetiser/UART_Inst/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F1 to *SLICE_163.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_172 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_172.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_172.D1 to */SLICE_172.F1 Packetiser/UART_Inst/SLICE_172
ROUTE         1   e 0.001 */SLICE_172.F1 to *SLICE_172.DI1 Packetiser/UART_Inst/N_306_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_162 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_162.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_162.C0 to */SLICE_162.F0 Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 */SLICE_162.F0 to *SLICE_162.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_164 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_164.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_164.C0 to */SLICE_164.F0 Packetiser/UART_Inst/SLICE_164
ROUTE         1   e 0.001 */SLICE_164.F0 to *SLICE_164.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_173 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_173.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_173.D0 to */SLICE_173.F0 Packetiser/UART_Inst/SLICE_173
ROUTE         1   e 0.001 */SLICE_173.F0 to *SLICE_173.DI0 Packetiser/UART_Inst/N_304_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_108 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_108.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_108.D0 to */SLICE_108.F0 Control/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Control/N_215_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_162 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_162.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_162.C1 to */SLICE_162.F1 Packetiser/UART_Inst/SLICE_162
ROUTE         1   e 0.001 */SLICE_162.F1 to *SLICE_162.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_164 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_164.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_164.C1 to */SLICE_164.F1 Packetiser/UART_Inst/SLICE_164
ROUTE         1   e 0.001 */SLICE_164.F1 to *SLICE_164.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_191 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_191.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_191.C0 to */SLICE_191.F0 Packetiser/SLICE_191
ROUTE         1   e 0.001 */SLICE_191.F0 to *SLICE_191.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_117 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_117.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_117.C1 to */SLICE_117.F1 Control/SLICE_117
ROUTE         1   e 0.001 */SLICE_117.F1 to *SLICE_117.DI1 Control/N_586 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_107 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_107.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_107.D1 to */SLICE_107.F1 Control/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F1 to *SLICE_107.DI1 Control/N_213_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_166 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_166.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_166.D0 to */SLICE_166.F0 Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 */SLICE_166.F0 to *SLICE_166.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_103 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_103.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_103.D1 to */SLICE_103.F1 Control/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 Control/N_156_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_109 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_109.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_109.D1 to */SLICE_109.F1 Control/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F1 to *SLICE_109.DI1 Control/N_221_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_133 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_133.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_133.D0 to */SLICE_133.F0 Control/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F0 to *SLICE_133.DI0 Control/N_32s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_165 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_165.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_165.C1 to */SLICE_165.F1 Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.001 */SLICE_165.F1 to *SLICE_165.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_192 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_192.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.D0 to */SLICE_192.F0 Packetiser/SLICE_192
ROUTE         1   e 0.001 */SLICE_192.F0 to *SLICE_192.DI0 Packetiser/N_209_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_189 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_189.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_189.D0 to */SLICE_189.F0 Packetiser/SLICE_189
ROUTE         1   e 0.001 */SLICE_189.F0 to *SLICE_189.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_133 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_133.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_133.D1 to */SLICE_133.F1 Control/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F1 to *SLICE_133.DI1 Control/N_33s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_181 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_181.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Packetiser/UART_Inst/SLICE_181
ROUTE         5   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_192 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_192.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.D1 to */SLICE_192.F1 Packetiser/SLICE_192
ROUTE         1   e 0.001 */SLICE_192.F1 to *SLICE_192.DI1 Packetiser/N_207_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_189 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_189.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_189.D1 to */SLICE_189.F1 Packetiser/SLICE_189
ROUTE         1   e 0.001 */SLICE_189.F1 to *SLICE_189.DI1 Packetiser/N_88_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_193 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_193.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_193.D0 to */SLICE_193.F0 Packetiser/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 Packetiser/N_205_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_230 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_230.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.C0 to */SLICE_230.F0 Packetiser/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 Packetiser/N_125_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_240 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_240.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_240.D0 to */SLICE_240.F0 Packetiser/SLICE_240
ROUTE         1   e 0.001 */SLICE_240.F0 to *SLICE_240.DI0 Packetiser/N_131_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_175 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_175.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 Packetiser/UART_Inst/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 Packetiser/UART_Inst/N_296_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_119 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_119.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_119.C0 to */SLICE_119.F0 Control/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F0 to *SLICE_119.DI0 Control/N_607 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_104 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_104.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_104.D0 to */SLICE_104.F0 Control/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 Control/N_158_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_105 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_105.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_105.D1 to */SLICE_105.F1 Control/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F1 to *SLICE_105.DI1 Control/N_116_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.152ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.861ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *am_0_3_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.152ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.861ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *am_0_2_1.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.152ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.861ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *am_0_2_1.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.152ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.861ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *am_0_3_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_158 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_158.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_235 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_235.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_161 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_161.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_159 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_159.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_250 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_250.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_157 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_157.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_255 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_255.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_160 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to */SLICE_160.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.062ns delay ipReset to ipUART_Rx_MGIOL (1.861ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.903ns delay ipReset to opPWM_MGIOL (1.861ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       191   e 0.908       19.PADDI to opPWM_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            10 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_214 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q1 Register/SLICE_214 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_214.Q1 to */SLICE_313.A0 Register/LEDs[1]
CTOF_DEL    ---     0.238 */SLICE_313.A0 to */SLICE_313.F0 Register/SLICE_313
ROUTE         1   e 0.908 */SLICE_313.F0 to       45.PADDO WrRegisters.LEDs_i[1]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_215 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_215.CLK to */SLICE_215.Q0 Register/SLICE_215 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_215.Q0 to */SLICE_314.A0 Register/LEDs[2]
CTOF_DEL    ---     0.238 */SLICE_314.A0 to */SLICE_314.F0 Register/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F0 to       44.PADDO WrRegisters.LEDs_i[2]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_216 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_216.CLK to */SLICE_216.Q1 Register/SLICE_216 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_216.Q1 to */SLICE_317.A0 Register/LEDs[5]
CTOF_DEL    ---     0.238 */SLICE_317.A0 to */SLICE_317.F0 Register/SLICE_317
ROUTE         1   e 0.908 */SLICE_317.F0 to       39.PADDO WrRegisters.LEDs_i[5]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_217 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_217.CLK to */SLICE_217.Q0 Register/SLICE_217 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_217.Q0 to */SLICE_318.A0 Register/LEDs[6]
CTOF_DEL    ---     0.238 */SLICE_318.A0 to */SLICE_318.F0 Register/SLICE_318
ROUTE         1   e 0.908 */SLICE_318.F0 to       38.PADDO WrRegisters.LEDs_i[6]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_214 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q0 Register/SLICE_214 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_214.Q0 to */SLICE_312.A0 Register/LEDs[0]
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 Register/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to       46.PADDO WrRegisters.LEDs_i[0]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_215 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_215.CLK to */SLICE_215.Q1 Register/SLICE_215 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_215.Q1 to */SLICE_315.A0 Register/LEDs[3]
CTOF_DEL    ---     0.238 */SLICE_315.A0 to */SLICE_315.F0 Register/SLICE_315
ROUTE         1   e 0.908 */SLICE_315.F0 to       43.PADDO WrRegisters.LEDs_i[3]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_216 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_216.CLK to */SLICE_216.Q0 Register/SLICE_216 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_216.Q0 to */SLICE_316.A0 Register/LEDs[4]
CTOF_DEL    ---     0.238 */SLICE_316.A0 to */SLICE_316.F0 Register/SLICE_316
ROUTE         1   e 0.908 */SLICE_316.F0 to       40.PADDO WrRegisters.LEDs_i[4]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_217 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_217.CLK to */SLICE_217.Q1 Register/SLICE_217 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_217.Q1 to */SLICE_319.A0 Register/LEDs[7]
CTOF_DEL    ---     0.238 */SLICE_319.A0 to */SLICE_319.F0 Register/SLICE_319
ROUTE         1   e 0.908 */SLICE_319.F0 to       37.PADDO WrRegisters.LEDs_i[7]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.146ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.871      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.146   (71.1% logic, 28.9% route), 2 logic levels.


================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  148.148 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 231
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.001ns         SLICE_218.F0 to        SLICE_218.DI0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns        ipReset.PADDI to     PWM1/SLICE_6.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     PWM1/SLICE_7.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     PWM1/SLICE_8.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     PWM1/SLICE_9.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_69.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_70.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_70.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_71.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_71.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_72.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_72.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_73.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_73.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_74.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_74.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_83.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_84.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_85.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_86.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_87.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_88.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_89.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_90.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_91.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_92.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_93.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_94.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_95.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_96.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_97.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_98.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_103.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_103.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_104.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_104.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_105.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_105.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_106.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_106.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_107.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_107.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_108.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_108.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_109.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_109.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_110.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_111.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_112.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_113.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_114.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_115.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_116.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_116.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_117.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_117.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_118.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_118.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_119.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_119.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_120.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_120.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_133.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_133.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   PWM1/SLICE_134.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_135.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_145.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_146.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_147.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_148.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_157.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_158.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_159.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_160.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_161.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_162.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_162.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_163.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_163.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_164.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_164.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_165.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_165.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_166.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_167.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_167.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_168.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_168.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_169.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_169.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_170.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_170.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_171.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_171.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_172.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_172.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_173.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_173.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_174.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_174.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_175.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_175.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_176.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_181.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_183.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_184.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_185.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_186.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_187.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_188.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_189.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_189.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_190.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_191.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_191.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_192.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_192.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_193.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_193.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_213.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_218.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_221.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_222.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_222.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_222.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_227.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_229.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_229.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_230.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_235.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_236.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_237.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_238.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_239.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_240.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_241.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_242.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_243.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_244.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_245.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_245.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_250.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_255.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_260.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_261.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_262.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_263.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_265.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_265.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_267.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_268.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_273.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_275.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_276.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_277.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_278.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_279.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_280.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_281.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_282.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_283.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_284.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_285.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_286.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_287.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_289.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_289.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_291.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_293.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_294.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_295.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_301.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_320.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_322.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_326.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_327.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_330.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_333.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_334.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_335.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_336.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_340.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_342.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_343.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns egister/SLICE_214.Q0 to egister/SLICE_312.A0 Register/LEDs[0]
  e 0.908ns egister/SLICE_214.Q1 to egister/SLICE_313.A0 Register/LEDs[1]
  e 0.908ns egister/SLICE_215.Q0 to egister/SLICE_314.A0 Register/LEDs[2]
  e 0.908ns egister/SLICE_215.Q1 to egister/SLICE_315.A0 Register/LEDs[3]
  e 0.908ns egister/SLICE_216.Q0 to egister/SLICE_316.A0 Register/LEDs[4]
  e 0.908ns egister/SLICE_216.Q1 to egister/SLICE_317.A0 Register/LEDs[5]
  e 0.908ns egister/SLICE_217.Q0 to egister/SLICE_318.A0 Register/LEDs[6]
  e 0.908ns egister/SLICE_217.Q1 to egister/SLICE_319.A0 Register/LEDs[7]
  e 0.908ns       ipBtn[3].PADDI to egister/SLICE_197.C0 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to egister/SLICE_196.C0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to egister/SLICE_195.C0 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to egister/SLICE_194.C0 ipBtn_c[0]
  e 0.908ns egister/SLICE_312.F0 to       opLED[0].PADDO WrRegisters.LEDs_i[0]
  e 0.908ns egister/SLICE_313.F0 to       opLED[1].PADDO WrRegisters.LEDs_i[1]
  e 0.908ns egister/SLICE_314.F0 to       opLED[2].PADDO WrRegisters.LEDs_i[2]
  e 0.908ns egister/SLICE_315.F0 to       opLED[3].PADDO WrRegisters.LEDs_i[3]
  e 0.908ns egister/SLICE_316.F0 to       opLED[4].PADDO WrRegisters.LEDs_i[4]
  e 0.908ns egister/SLICE_317.F0 to       opLED[5].PADDO WrRegisters.LEDs_i[5]
  e 0.908ns egister/SLICE_318.F0 to       opLED[6].PADDO WrRegisters.LEDs_i[6]
  e 0.908ns egister/SLICE_319.F0 to       opLED[7].PADDO WrRegisters.LEDs_i[7]

--------------------------------------------------------------------------------


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3801 paths, 1 nets, and 2055 connections (90.49% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Jul 18 21:13:23 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3801 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_154 to Packetiser/UART_Inst/SLICE_154 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_154 to Packetiser/UART_Inst/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_154.CLK to */SLICE_154.Q0 Packetiser/UART_Inst/SLICE_154 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_154.Q0 to */SLICE_154.B1 Packetiser/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 */SLICE_154.B1 to */SLICE_154.F1 Packetiser/UART_Inst/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F1 to *SLICE_154.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 231
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.001ns         SLICE_218.F0 to        SLICE_218.DI0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns        ipReset.PADDI to     PWM1/SLICE_6.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     PWM1/SLICE_7.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     PWM1/SLICE_8.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     PWM1/SLICE_9.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_69.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_70.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_70.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_71.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_71.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_72.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_72.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_73.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_73.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_74.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_74.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_83.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_84.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_85.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_86.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_87.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_88.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_89.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_90.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_91.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_92.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_93.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_94.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_95.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_96.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_97.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_98.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_103.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_103.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_104.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_104.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_105.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_105.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_106.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_106.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_107.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_107.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_108.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_108.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_109.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_109.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_110.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_111.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_112.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_113.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_114.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_115.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_116.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_116.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_117.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_117.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_118.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_118.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_119.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_119.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_120.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_120.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_133.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_133.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   PWM1/SLICE_134.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_135.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_145.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_146.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_147.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_148.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_157.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_158.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_159.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_160.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_161.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_162.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_162.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_163.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_163.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_164.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_164.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_165.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_165.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_166.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_167.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_167.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_168.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_168.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_169.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_169.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_170.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_170.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_171.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_171.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_172.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_172.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_173.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_173.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_174.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_174.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_175.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_175.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_176.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_181.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_183.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_184.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_185.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_186.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_187.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_188.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_189.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_189.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_190.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_191.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_191.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_192.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_192.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_193.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_193.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_213.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_218.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_221.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_222.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_222.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_222.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_227.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_229.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_229.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_230.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_235.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_236.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_237.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_238.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_239.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_240.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_241.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_242.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_243.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_244.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_245.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_245.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_250.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_255.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_260.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_261.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_262.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_263.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_265.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_265.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_267.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_268.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_273.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_275.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_276.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_277.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_278.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_279.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_280.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_281.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_282.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_283.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_284.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_285.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_286.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_287.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_289.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_289.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_291.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_293.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_294.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_295.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_301.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_320.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_322.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_326.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_327.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_330.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_333.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_334.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_335.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_336.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_340.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_342.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_343.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns egister/SLICE_214.Q0 to egister/SLICE_312.A0 Register/LEDs[0]
  e 0.450ns egister/SLICE_214.Q1 to egister/SLICE_313.A0 Register/LEDs[1]
  e 0.450ns egister/SLICE_215.Q0 to egister/SLICE_314.A0 Register/LEDs[2]
  e 0.450ns egister/SLICE_215.Q1 to egister/SLICE_315.A0 Register/LEDs[3]
  e 0.450ns egister/SLICE_216.Q0 to egister/SLICE_316.A0 Register/LEDs[4]
  e 0.450ns egister/SLICE_216.Q1 to egister/SLICE_317.A0 Register/LEDs[5]
  e 0.450ns egister/SLICE_217.Q0 to egister/SLICE_318.A0 Register/LEDs[6]
  e 0.450ns egister/SLICE_217.Q1 to egister/SLICE_319.A0 Register/LEDs[7]
  e 0.450ns       ipBtn[3].PADDI to egister/SLICE_197.C0 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to egister/SLICE_196.C0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to egister/SLICE_195.C0 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to egister/SLICE_194.C0 ipBtn_c[0]
  e 0.450ns egister/SLICE_312.F0 to       opLED[0].PADDO WrRegisters.LEDs_i[0]
  e 0.450ns egister/SLICE_313.F0 to       opLED[1].PADDO WrRegisters.LEDs_i[1]
  e 0.450ns egister/SLICE_314.F0 to       opLED[2].PADDO WrRegisters.LEDs_i[2]
  e 0.450ns egister/SLICE_315.F0 to       opLED[3].PADDO WrRegisters.LEDs_i[3]
  e 0.450ns egister/SLICE_316.F0 to       opLED[4].PADDO WrRegisters.LEDs_i[4]
  e 0.450ns egister/SLICE_317.F0 to       opLED[5].PADDO WrRegisters.LEDs_i[5]
  e 0.450ns egister/SLICE_318.F0 to       opLED[6].PADDO WrRegisters.LEDs_i[6]
  e 0.450ns egister/SLICE_319.F0 to       opLED[7].PADDO WrRegisters.LEDs_i[7]

--------------------------------------------------------------------------------


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3801 paths, 1 nets, and 2055 connections (90.49% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

