<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/kvm/arm_cpu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_8e9ac25f52a9f9534844aab188f358c5.html">kvm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">arm_cpu.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm__cpu_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Andreas Sandberg</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm__cpu_8hh.html">arch/arm/kvm/arm_cpu.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;linux/kvm.h&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;cerrno&gt;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;arch/registers.hh&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2kvm_2base_8hh.html">cpu/kvm/base.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;debug/Kvm.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;debug/KvmContext.hh&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;debug/KvmInt.hh&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2pseudo__inst_8hh.html">sim/pseudo_inst.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">   57</a></span>&#160;<span class="preprocessor">#define EXTRACT_FIELD(val, mask, shift)         \</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">    (((val) &amp; (mask)) &gt;&gt; (shift))</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">   60</a></span>&#160;<span class="preprocessor">#define REG_IS_ARM(id)                          \</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">    (((id) &amp; KVM_REG_ARCH_MASK) == KVM_REG_ARM)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">   63</a></span>&#160;<span class="preprocessor">#define REG_IS_32BIT(id)                                \</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">    (((id) &amp; KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U32)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">   66</a></span>&#160;<span class="preprocessor">#define REG_IS_64BIT(id)                                \</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">    (((id) &amp; KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U64)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#aeb2d9af20e7a2ced42f5d2f19c5d83d7">   69</a></span>&#160;<span class="preprocessor">#define REG_IS_CP(id, cp)                       \</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">    (((id) &amp; KVM_REG_ARM_COPROC_MASK) == (cp))</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#aa7e91b5148acf5a351d7815e16fa0bf8">   72</a></span>&#160;<span class="preprocessor">#define REG_IS_CORE(id) REG_IS_CP((id), KVM_REG_ARM_CORE)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">   74</a></span>&#160;<span class="preprocessor">#define REG_IS_VFP(id) REG_IS_CP((id), KVM_REG_ARM_VFP)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#ade126f32c8fb662a0d3e2c7bdac569af">   75</a></span>&#160;<span class="preprocessor">#define REG_VFP_REG(id) ((id) &amp; KVM_REG_ARM_VFP_MASK)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// HACK: These aren&#39;t really defined in any of the headers, so we&#39;ll</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">// assume some reasonable values for now.</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#ad051e025a8bffa78ab27e6b465abeaac">   78</a></span>&#160;<span class="preprocessor">#define REG_IS_VFP_REG(id) (REG_VFP_REG(id) &lt; 0x100)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">   79</a></span>&#160;<span class="preprocessor">#define REG_IS_VFP_CTRL(id) (REG_VFP_REG(id) &gt;= 0x100)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a0b799263d3f1d2edd5f83db512267cfe">   81</a></span>&#160;<span class="preprocessor">#define REG_IS_DEMUX(id) REG_IS_CP((id), KVM_REG_ARM_DEMUX)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// There is no constant in the kernel headers defining the mask to use</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// to get the core register index. We&#39;ll just do what they do</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">// internally.</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#af2e1f8ce1df474e8b1d865da220f4c07">   87</a></span>&#160;<span class="preprocessor">#define REG_CORE_IDX(id)                                                \</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">    (~(KVM_REG_ARCH_MASK | KVM_REG_SIZE_MASK | KVM_REG_ARM_CORE))</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">   90</a></span>&#160;<span class="preprocessor">#define REG_CP(id)                                                      \</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">    EXTRACT_FIELD(id, KVM_REG_ARM_COPROC_MASK, KVM_REG_ARM_COPROC_SHIFT)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">   93</a></span>&#160;<span class="preprocessor">#define REG_CRN(id)                                                     \</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">    EXTRACT_FIELD(id, KVM_REG_ARM_32_CRN_MASK, KVM_REG_ARM_32_CRN_SHIFT)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">   96</a></span>&#160;<span class="preprocessor">#define REG_OPC1(id)                                                    \</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">    EXTRACT_FIELD(id, KVM_REG_ARM_OPC1_MASK, KVM_REG_ARM_OPC1_SHIFT)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">   99</a></span>&#160;<span class="preprocessor">#define REG_CRM(id)                                                     \</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">    EXTRACT_FIELD(id, KVM_REG_ARM_CRM_MASK, KVM_REG_ARM_CRM_SHIFT)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">  102</a></span>&#160;<span class="preprocessor">#define REG_OPC2(id)                                                    \</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">    EXTRACT_FIELD(id, KVM_REG_ARM_32_OPC2_MASK, KVM_REG_ARM_32_OPC2_SHIFT)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">  105</a></span>&#160;<span class="preprocessor">#define REG_CP32(cpnum, crn, opc1, crm, opc2) ( \</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U32) |      \</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">        ((cpnum) &lt;&lt; KVM_REG_ARM_COPROC_SHIFT) | \</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">        ((crn) &lt;&lt; KVM_REG_ARM_32_CRN_SHIFT) |   \</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">        ((opc1) &lt;&lt; KVM_REG_ARM_OPC1_SHIFT) |    \</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">        ((crm) &lt;&lt; KVM_REG_ARM_CRM_SHIFT) |      \</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">        ((opc2) &lt;&lt; KVM_REG_ARM_32_OPC2_SHIFT))</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a14b7efd1f3242eea73409c64890dfe7c">  113</a></span>&#160;<span class="preprocessor">#define REG_CP64(cpnum, opc1, crm) (            \</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U64) |      \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">        ((cpnum) &lt;&lt; KVM_REG_ARM_COPROC_SHIFT) | \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">        ((opc1) &lt;&lt; KVM_REG_ARM_OPC1_SHIFT) |    \</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">        ((crm) &lt;&lt; KVM_REG_ARM_CRM_SHIFT))</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">  119</a></span>&#160;<span class="preprocessor">#define REG_CORE32(kname) (                     \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U32) |      \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">        (KVM_REG_ARM_CORE) |                    \</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">        (KVM_REG_ARM_CORE_REG(kname)))</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a1a94ba00c7e4f2bd1298fccd66681d9e">  124</a></span>&#160;<span class="preprocessor">#define REG_VFP32(regno) (                      \</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U32) |      \</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">        KVM_REG_ARM_VFP | (regno))</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#afca2bf33da9ae937eaf6ec22cd126fc7">  128</a></span>&#160;<span class="preprocessor">#define REG_VFP64(regno) (                      \</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U64) |      \</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">        KVM_REG_ARM_VFP | (regno))</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a20e00a65ad1a7642efc77a242085090d">  132</a></span>&#160;<span class="preprocessor">#define REG_DEMUX32(dmxid, val) (               \</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U32) |      \</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">        (dmxid) | (val))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// Some of the co-processor registers are invariants and must have the</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// same value on both the host and the guest. We need to keep a list</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// of these to prevent gem5 from fiddling with them on the guest.</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">  139</a></span>&#160;<span class="keyword">static</span> uint64_t <a class="code" href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">invariant_reg_vector</a>[] = {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 0, 0), <span class="comment">// MIDR</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 0, 1), <span class="comment">// CTR</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 0, 2), <span class="comment">// TCMTR</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 0, 3), <span class="comment">// TLBTR</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 0, 6), <span class="comment">// REVIDR</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 0), <span class="comment">// ID_PFR0</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 1), <span class="comment">// ID_PFR1</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 2), <span class="comment">// ID_DFR0</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 3), <span class="comment">// ID_AFR0</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 4), <span class="comment">// ID_MMFR0</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 5), <span class="comment">// ID_MMFR1</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 6), <span class="comment">// ID_MMFR2</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 7), <span class="comment">// ID_MMFR3</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 0), <span class="comment">// ID_ISAR0</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 1), <span class="comment">// ID_ISAR1</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 2), <span class="comment">// ID_ISAR2</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 3), <span class="comment">// ID_ISAR3</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 4), <span class="comment">// ID_ISAR4</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 5), <span class="comment">// ID_ISAR5</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 1, 0, 0), <span class="comment">// CSSIDR</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 1, 0, 1), <span class="comment">// CLIDR</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 1, 0, 7), <span class="comment">// AIDR</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a1a94ba00c7e4f2bd1298fccd66681d9e">REG_VFP32</a>(KVM_REG_ARM_VFP_MVFR0),</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a1a94ba00c7e4f2bd1298fccd66681d9e">REG_VFP32</a>(KVM_REG_ARM_VFP_MVFR1),</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a1a94ba00c7e4f2bd1298fccd66681d9e">REG_VFP32</a>(KVM_REG_ARM_VFP_FPSID),</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="arm__cpu_8cc.html#a20e00a65ad1a7642efc77a242085090d">REG_DEMUX32</a>(KVM_REG_ARM_DEMUX_ID_CCSIDR, 0),</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;};</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keyword">const</span> <span class="keyword">static</span> uint64_t <a class="code" href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a>(<a class="code" href="arm__cpu_8cc.html#a14b7efd1f3242eea73409c64890dfe7c">REG_CP64</a>(15, 0, 2));</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="keyword">const</span> <span class="keyword">static</span> uint64_t <a class="code" href="arm__cpu_8cc.html#aca634800fd8c8189f4cb5577c3f59f6e">KVM_REG64_TTBR1</a>(<a class="code" href="arm__cpu_8cc.html#a14b7efd1f3242eea73409c64890dfe7c">REG_CP64</a>(15, 1, 2));</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a6b12b6e57bcd2b0d7a9a8be3ee7483c5">  176</a></span>&#160;<span class="preprocessor">#define INTERRUPT_ID(type, vcpu, irq) (                    \</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">        ((type) &lt;&lt; KVM_ARM_IRQ_TYPE_SHIFT) |               \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">        ((vcpu) &lt;&lt; KVM_ARM_IRQ_VCPU_SHIFT) |               \</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">        ((irq) &lt;&lt; KVM_ARM_IRQ_NUM_SHIFT))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a4ba9838d143c2908d0df30aee7538146">  181</a></span>&#160;<span class="preprocessor">#define INTERRUPT_VCPU_IRQ(vcpu)                                \</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">    INTERRUPT_ID(KVM_ARM_IRQ_TYPE_CPU, vcpu, KVM_ARM_IRQ_CPU_IRQ)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#a6f3141c5d3bd5102d152524db35d1ff1">  184</a></span>&#160;<span class="preprocessor">#define INTERRUPT_VCPU_FIQ(vcpu)                                \</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">    INTERRUPT_ID(KVM_ARM_IRQ_TYPE_CPU, vcpu, KVM_ARM_IRQ_CPU_FIQ)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="arm__cpu_8cc.html#aecdc8a0dd59d63d8ad1522d43651840a">  188</a></span>&#160;<span class="preprocessor">#define COUNT_OF(l) (sizeof(l) / sizeof(*l))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keyword">const</span> std::set&lt;uint64_t&gt; <a class="code" href="classArmKvmCPU.html#a0cb461cf3122b7b86a77e75158efd03b">ArmKvmCPU::invariant_regs</a>(</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">invariant_reg_vector</a>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">invariant_reg_vector</a> + <a class="code" href="arm__cpu_8cc.html#aecdc8a0dd59d63d8ad1522d43651840a">COUNT_OF</a>(<a class="code" href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">invariant_reg_vector</a>));</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html">ArmKvmCPU::KvmIntRegInfo</a> <a class="code" href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">ArmKvmCPU::kvmIntRegs</a>[] = {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r0), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">INTREG_R0</a>, <span class="stringliteral">&quot;R0&quot;</span> },</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r1), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">INTREG_R1</a>, <span class="stringliteral">&quot;R1&quot;</span> },</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r2), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">INTREG_R2</a>, <span class="stringliteral">&quot;R2&quot;</span> },</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r3), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">INTREG_R3</a>, <span class="stringliteral">&quot;R3&quot;</span> },</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r4), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">INTREG_R4</a>, <span class="stringliteral">&quot;R4&quot;</span> },</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r5), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">INTREG_R5</a>, <span class="stringliteral">&quot;R5&quot;</span> },</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r6), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">INTREG_R6</a>, <span class="stringliteral">&quot;R6&quot;</span> },</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r7), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">INTREG_R7</a>, <span class="stringliteral">&quot;R7&quot;</span> },</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r8), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">INTREG_R8</a>, <span class="stringliteral">&quot;R8&quot;</span> },</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r9), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">INTREG_R9</a>, <span class="stringliteral">&quot;R9&quot;</span> },</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r10), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">INTREG_R10</a>, <span class="stringliteral">&quot;R10&quot;</span> },</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_fp), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">INTREG_R11</a>, <span class="stringliteral">&quot;R11&quot;</span> },</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_ip), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">INTREG_R12</a>, <span class="stringliteral">&quot;R12&quot;</span> },</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_sp), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072">INTREG_R13</a>, <span class="stringliteral">&quot;R13(USR)&quot;</span> },</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_lr), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3">INTREG_R14</a>, <span class="stringliteral">&quot;R14(USR)&quot;</span> },</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(svc_regs[0]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab6fff5b334286774f1e5b917de6875b1">INTREG_SP_SVC</a>, <span class="stringliteral">&quot;R13(SVC)&quot;</span> },</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(svc_regs[1]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5afa525410446c2a4e6d6f8a22f59362">INTREG_LR_SVC</a>, <span class="stringliteral">&quot;R14(SVC)&quot;</span> },</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(abt_regs[0]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa261e29325c8e9e8156483452c4702346">INTREG_SP_ABT</a>, <span class="stringliteral">&quot;R13(ABT)&quot;</span> },</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(abt_regs[1]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa100ee5f4a4b15bc243eb15fef969b0e8">INTREG_LR_ABT</a>, <span class="stringliteral">&quot;R14(ABT)&quot;</span> },</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(und_regs[0]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8d2068cf3eada6761e4dc303546615b8">INTREG_SP_UND</a>, <span class="stringliteral">&quot;R13(UND)&quot;</span> },</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(und_regs[1]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa24efc441c7104a3ec9a627299518b727">INTREG_LR_UND</a>, <span class="stringliteral">&quot;R14(UND)&quot;</span> },</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(irq_regs[0]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faacfcd44691bd848bffea29dbe4ce7eb4">INTREG_SP_IRQ</a>, <span class="stringliteral">&quot;R13(IRQ)&quot;</span> },</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(irq_regs[1]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae29b8fbe835bbaba4f463fb19676f966">INTREG_LR_IRQ</a>, <span class="stringliteral">&quot;R14(IRQ)&quot;</span> },</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[0]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">INTREG_R8_FIQ</a>, <span class="stringliteral">&quot;R8(FIQ)&quot;</span> },</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[1]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">INTREG_R9_FIQ</a>, <span class="stringliteral">&quot;R9(FIQ)&quot;</span> },</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[2]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">INTREG_R10_FIQ</a>, <span class="stringliteral">&quot;R10(FIQ)&quot;</span> },</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[3]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">INTREG_R11_FIQ</a>, <span class="stringliteral">&quot;R11(FIQ)&quot;</span> },</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[4]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">INTREG_R12_FIQ</a>, <span class="stringliteral">&quot;R12(FIQ)&quot;</span> },</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[5]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">INTREG_R13_FIQ</a>, <span class="stringliteral">&quot;R13(FIQ)&quot;</span> },</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[6]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">INTREG_R14_FIQ</a>, <span class="stringliteral">&quot;R14(FIQ)&quot;</span> },</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    { 0, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>, NULL }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;};</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">ArmKvmCPU::KvmCoreMiscRegInfo</a> <a class="code" href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">ArmKvmCPU::kvmCoreMiscRegs</a>[] = {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_cpsr), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, <span class="stringliteral">&quot;CPSR&quot;</span> },</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(svc_regs[2]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a">MISCREG_SPSR_SVC</a>, <span class="stringliteral">&quot;SPSR(SVC)&quot;</span> },</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(abt_regs[2]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">MISCREG_SPSR_ABT</a>, <span class="stringliteral">&quot;SPSR(ABT)&quot;</span> },</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(und_regs[2]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">MISCREG_SPSR_UND</a>, <span class="stringliteral">&quot;SPSR(UND)&quot;</span> },</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(irq_regs[2]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">MISCREG_SPSR_IRQ</a>, <span class="stringliteral">&quot;SPSR(IRQ)&quot;</span> },</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[2]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">MISCREG_SPSR_FIQ</a>, <span class="stringliteral">&quot;SPSR(FIQ)&quot;</span> },</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    { 0, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">NUM_MISCREGS</a> }</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;};</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#ad9dfae0671d5544dac546f5d020391e5">  245</a></span>&#160;<a class="code" href="classArmKvmCPU.html#ad9dfae0671d5544dac546f5d020391e5">ArmKvmCPU::ArmKvmCPU</a>(ArmKvmCPUParams *params)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    : <a class="code" href="classBaseKvmCPU.html">BaseKvmCPU</a>(params),</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      irqAsserted(false), fiqAsserted(false)</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;{</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;}</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a985363dcfda2de623e376ec054774b1e">  251</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a985363dcfda2de623e376ec054774b1e">ArmKvmCPU::~ArmKvmCPU</a>()</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;}</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a4a13df2e0225e7674127dea91de828be">  256</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a4a13df2e0225e7674127dea91de828be">ArmKvmCPU::startup</a>()</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;{</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a5200a5d735b056f13b7ee17c1dc696e8">BaseKvmCPU::startup</a>();</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">/* TODO: This needs to be moved when we start to support VMs with</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">     * multiple threads since kvmArmVCpuInit requires that all CPUs in</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">     * the VM have been created.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">/* TODO: The CPU type needs to be configurable once KVM on ARM</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">     * starts to support more CPUs.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">kvmArmVCpuInit</a>(KVM_ARM_TARGET_CORTEX_A15);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;}</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#af5f72dcc35a2f950b9c1634f18ed2352">  271</a></span>&#160;<a class="code" href="classArmKvmCPU.html#af5f72dcc35a2f950b9c1634f18ed2352">ArmKvmCPU::kvmRun</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ticks)</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;{</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordtype">bool</span> simFIQ(<a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>[0]-&gt;checkRaw(<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">INT_FIQ</a>));</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordtype">bool</span> simIRQ(<a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>[0]-&gt;checkRaw(<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">INT_IRQ</a>));</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmKvmCPU.html#a60dbf5e8078b795423a2435367d661b1">fiqAsserted</a> != simFIQ) {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <a class="code" href="classArmKvmCPU.html#a60dbf5e8078b795423a2435367d661b1">fiqAsserted</a> = simFIQ;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;KVM: Update FIQ state: %i\n&quot;</span>, simFIQ);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="group__KvmInterrupts.html#ga24f25100642b68c4a9a119e172954cf2">setIRQLine</a>(<a class="code" href="arm__cpu_8cc.html#a6f3141c5d3bd5102d152524db35d1ff1">INTERRUPT_VCPU_FIQ</a>(<a class="code" href="classBaseKvmCPU.html#a2052ce54091f66f08c0f0dee6904710f">vcpuID</a>), simFIQ);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmKvmCPU.html#a73fe3e5f7e110589efffb7719d0755d8">irqAsserted</a> != simIRQ) {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <a class="code" href="classArmKvmCPU.html#a73fe3e5f7e110589efffb7719d0755d8">irqAsserted</a> = simIRQ;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;KVM: Update IRQ state: %i\n&quot;</span>, simIRQ);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="group__KvmInterrupts.html#ga24f25100642b68c4a9a119e172954cf2">setIRQLine</a>(<a class="code" href="arm__cpu_8cc.html#a4ba9838d143c2908d0df30aee7538146">INTERRUPT_VCPU_IRQ</a>(<a class="code" href="classBaseKvmCPU.html#a2052ce54091f66f08c0f0dee6904710f">vcpuID</a>), simIRQ);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classBaseKvmCPU.html#a76cee3dce21295def5b0ad86a25b3835">BaseKvmCPU::kvmRun</a>(ticks);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a8879ad1c2b9e3f83c8eb1ef882d79e60">  291</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a8879ad1c2b9e3f83c8eb1ef882d79e60">ArmKvmCPU::dump</a>()</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;{</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">dumpKvmStateCore</a>();</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">dumpKvmStateMisc</a>();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a261f4efb903938abc6a49de07f365c8f">  298</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a261f4efb903938abc6a49de07f365c8f">ArmKvmCPU::updateKvmState</a>()</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Updating KVM state...\n&quot;</span>);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="classArmKvmCPU.html#a1a9c26656a0140888f511d04430046ce">updateKvmStateCore</a>();</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="classArmKvmCPU.html#a8967f57e959879138a46e6bafcd33df7">updateKvmStateMisc</a>();</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;}</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a7a9547441a9a9d2db73e02c9b3dd0fce">  307</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a7a9547441a9a9d2db73e02c9b3dd0fce">ArmKvmCPU::updateThreadContext</a>()</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;{</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Updating gem5 state...\n&quot;</span>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="classArmKvmCPU.html#aafe4fb60375a5713ca0b0f532cb98cb1">updateTCStateCore</a>();</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <a class="code" href="classArmKvmCPU.html#a806e10c93e3da3ea128e9c426647b9d0">updateTCStateMisc</a>();</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;}</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#aba21c02f33f6a21c63d351d4ec97b798">  316</a></span>&#160;<a class="code" href="classArmKvmCPU.html#aba21c02f33f6a21c63d351d4ec97b798">ArmKvmCPU::onKvmExitHypercall</a>()</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>(<a class="code" href="classBaseKvmCPU.html#af117640d0de93ca12bbfd584391fbae6">getContext</a>(0));</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keyword">const</span> uint32_t reg_ip(tc-&gt;<a class="code" href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">readIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">INTREG_R12</a>));</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keyword">const</span> uint8_t func((reg_ip &gt;&gt; 8) &amp; 0xFF);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keyword">const</span> uint8_t subfunc(reg_ip &amp; 0xFF);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classKvm.html">Kvm</a>, <span class="stringliteral">&quot;KVM Hypercall: 0x%x/0x%x\n&quot;</span>, func, subfunc);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keyword">const</span> uint64_t ret(<a class="code" href="namespacePseudoInst.html#a51e2f30ffb23dfb4aec9ce1d2797a989">PseudoInst::pseudoInst</a>(<a class="code" href="classBaseKvmCPU.html#af117640d0de93ca12bbfd584391fbae6">getContext</a>(0), func, subfunc));</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">// Just set the return value using the KVM API instead of messing</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="comment">// with the context. We could have used the context, but that</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">// would have required us to request a full context sync.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(<a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r0), ret &amp; 0xFFFFFFFF);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(<a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r1), (ret &gt;&gt; 32) &amp; 0xFFFFFFFF);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;}</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">ArmKvmCPU::RegIndexVector</a> &amp;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">  336</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">ArmKvmCPU::getRegList</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmKvmCPU.html#ac69ffa337babc7925c6a81a51f55bab8">_regIndexList</a>.size() == 0) {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        std::unique_ptr&lt;struct kvm_reg_list&gt; regs;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        uint64_t <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>(1);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordflow">do</span> {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;            i &lt;&lt;= 1;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;            regs.reset((<span class="keyword">struct</span> kvm_reg_list *)</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                       <span class="keyword">operator</span> <span class="keyword">new</span>(<span class="keyword">sizeof</span>(<span class="keyword">struct</span> kvm_reg_list) +</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                    i * <span class="keyword">sizeof</span>(uint64_t)));</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            regs-&gt;n = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        } <span class="keywordflow">while</span> (!<a class="code" href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">getRegList</a>(*regs));</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        <a class="code" href="classArmKvmCPU.html#ac69ffa337babc7925c6a81a51f55bab8">_regIndexList</a>.assign(regs-&gt;reg,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                             regs-&gt;reg + regs-&gt;n);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmKvmCPU.html#ac69ffa337babc7925c6a81a51f55bab8">_regIndexList</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;}</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">  357</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">ArmKvmCPU::kvmArmVCpuInit</a>(uint32_t target)</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;{</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keyword">struct </span>kvm_vcpu_init init;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    memset(&amp;init, 0, <span class="keyword">sizeof</span>(init));</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    init.target = target;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">kvmArmVCpuInit</a>(init);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a2ad195672dce555a910ab6f4c48cc8a2">  369</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">ArmKvmCPU::kvmArmVCpuInit</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_vcpu_init &amp;<a class="code" href="classBaseKvmCPU.html#a9fd22d60856f797b08483828ec71f1e2">init</a>)</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;{</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_ARM_VCPU_INIT, (<span class="keywordtype">void</span> *)&amp;init) == -1)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to initialize vCPU\n&quot;</span>);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#ad6941dd41d172011adb71aeadd1e4dd8">  376</a></span>&#160;<a class="code" href="classArmKvmCPU.html#ad6941dd41d172011adb71aeadd1e4dd8">ArmKvmCPU::decodeCoProcReg</a>(uint64_t <span class="keywordtype">id</span>)<span class="keyword"> const</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacecp.html">cp</a>(<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> is_reg32(<a class="code" href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">REG_IS_32BIT</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> is_reg64(<a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="comment">// CP numbers larger than 15 are reserved for KVM extensions</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">if</span> (cp &gt; 15)</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> crm(<a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> crn(<a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> opc1(<a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>(<a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">if</span> (is_reg32) {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="keywordflow">switch</span> (cp) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;          <span class="keywordflow">case</span> 14:</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a7a239826ec4c8da295489b6c287eb5c7">decodeCP14Reg</a>(crn, opc1, crm, opc2);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;          <span class="keywordflow">case</span> 15:</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a5e6d4f525dbe24bd1bc07c6861b9eb5f">decodeCP15Reg</a>(crn, opc1, crm, opc2);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        }</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is_reg64) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unhandled register length, register (0x%x) ignored.\n&quot;</span>);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    }</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;}</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a4654455fe011712cb44821b4daab5829">  411</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a4654455fe011712cb44821b4daab5829">ArmKvmCPU::decodeVFPCtrlReg</a>(uint64_t <span class="keywordtype">id</span>)<span class="keyword"> const</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>) || !<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(<span class="keywordtype">id</span>) || !<a class="code" href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">REG_IS_VFP_CTRL</a>(<span class="keywordtype">id</span>))</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> vfp_reg(<a class="code" href="arm__cpu_8cc.html#ade126f32c8fb662a0d3e2c7bdac569af">REG_VFP_REG</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">switch</span> (vfp_reg) {</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="keywordflow">case</span> KVM_REG_ARM_VFP_FPSID: <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27">MISCREG_FPSID</a>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      <span class="keywordflow">case</span> KVM_REG_ARM_VFP_FPSCR: <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      <span class="keywordflow">case</span> KVM_REG_ARM_VFP_MVFR0: <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13">MISCREG_MVFR0</a>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      <span class="keywordflow">case</span> KVM_REG_ARM_VFP_MVFR1: <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee">MISCREG_MVFR1</a>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <span class="keywordflow">case</span> KVM_REG_ARM_VFP_FPEXC: <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9">MISCREG_FPEXC</a>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <span class="keywordflow">case</span> KVM_REG_ARM_VFP_FPINST:</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      <span class="keywordflow">case</span> KVM_REG_ARM_VFP_FPINST2:</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;KVM: FPINST not implemented.\n&quot;</span>);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1">  435</a></span>&#160;<a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1">ArmKvmCPU::isInvariantReg</a>(uint64_t <span class="keywordtype">id</span>)</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;{</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="comment">/* Mask away the value field from multiplexed registers, we assume</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">     * that entire groups of multiplexed registers can be treated as</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">     * invariant. */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>) &amp;&amp; <a class="code" href="arm__cpu_8cc.html#a0b799263d3f1d2edd5f83db512267cfe">REG_IS_DEMUX</a>(<span class="keywordtype">id</span>))</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <span class="keywordtype">id</span> &amp;= ~KVM_REG_ARM_DEMUX_VAL_MASK;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmKvmCPU.html#a0cb461cf3122b7b86a77e75158efd03b">invariant_regs</a>.find(<span class="keywordtype">id</span>) != <a class="code" href="classArmKvmCPU.html#a0cb461cf3122b7b86a77e75158efd03b">invariant_regs</a>.end();</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;}</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a2dad0f126a539ae3aa7e695602ee8857">  447</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">ArmKvmCPU::getRegList</a>(<span class="keyword">struct</span> kvm_reg_list &amp;regs)<span class="keyword"> const</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_GET_REG_LIST, (<span class="keywordtype">void</span> *)&amp;regs) == -1) {</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        <span class="keywordflow">if</span> (errno == E2BIG) {</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get vCPU register list (errno: %i)\n&quot;</span>,</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                  errno);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        }</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;}</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">  462</a></span>&#160;<a class="code" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">ArmKvmCPU::dumpKvmStateCore</a>()</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;{</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="comment">/* Print core registers */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    uint32_t <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(<a class="code" href="classBaseKvmCPU.html#a7f0b3be4f8060fafc492f79e0d9bbbb7">getOneRegU32</a>(<a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_pc)));</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;PC: 0x%x\n&quot;</span>, pc);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html">KvmIntRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">kvmIntRegs</a>);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;         ri-&gt;<a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html#abe1fed5c93b2c11eebd4e6cda943218c">idx</a> != <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>; ++ri) {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        uint32_t value(<a class="code" href="classBaseKvmCPU.html#a7f0b3be4f8060fafc492f79e0d9bbbb7">getOneRegU32</a>(ri-&gt;id));</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;%s: 0x%x\n&quot;</span>, ri-&gt;name, value);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    }</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">KvmCoreMiscRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">kvmCoreMiscRegs</a>);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;         ri-&gt;<a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#aadab06b645bde3f4b7d84d7cded176b9">idx</a> != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>; ++ri) {</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        uint32_t value(<a class="code" href="classBaseKvmCPU.html#a7f0b3be4f8060fafc492f79e0d9bbbb7">getOneRegU32</a>(ri-&gt;id));</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;%s: 0x%x\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[ri-&gt;idx], value);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;}</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">  484</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">ArmKvmCPU::dumpKvmStateMisc</a>()</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;{</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">/* Print co-processor registers */</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">RegIndexVector</a> &amp;reg_ids(<a class="code" href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">getRegList</a>());;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">for</span> (RegIndexVector::const_iterator it(reg_ids.begin());</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;         it != reg_ids.end(); ++it) {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        uint64_t <a class="code" href="namespaceArmISA.html#af1b20ffd3b20f7f14d6d2883da24af10">id</a>(*it);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>) &amp;&amp; <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>) &lt;= 15) {</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;            <a class="code" href="classArmKvmCPU.html#a5e090e7553dbbed57305e19980696115">dumpKvmStateCoProc</a>(<span class="keywordtype">id</span>);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>) &amp;&amp; <a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;            <a class="code" href="classArmKvmCPU.html#aed3720ff4109721aebd8d0d5f4979575">dumpKvmStateVFP</a>(<span class="keywordtype">id</span>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>) &amp;&amp; <a class="code" href="arm__cpu_8cc.html#a0b799263d3f1d2edd5f83db512267cfe">REG_IS_DEMUX</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;            <span class="keywordflow">switch</span> (<span class="keywordtype">id</span> &amp; KVM_REG_ARM_DEMUX_ID_MASK) {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;              <span class="keywordflow">case</span> KVM_REG_ARM_DEMUX_ID_CCSIDR:</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;CCSIDR [0x%x]: %s\n&quot;</span>,</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                       <a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<span class="keywordtype">id</span>,</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                     KVM_REG_ARM_DEMUX_VAL_MASK,</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                                     KVM_REG_ARM_DEMUX_VAL_SHIFT),</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                       <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;DEMUX [0x%x, 0x%x]: %s\n&quot;</span>,</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                       <a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<span class="keywordtype">id</span>,</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                                     KVM_REG_ARM_DEMUX_ID_MASK,</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                                     KVM_REG_ARM_DEMUX_ID_SHIFT),</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                       <a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<span class="keywordtype">id</span>,</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                                     KVM_REG_ARM_DEMUX_VAL_MASK,</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                                     KVM_REG_ARM_DEMUX_VAL_SHIFT),</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                       <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;            }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#aa7e91b5148acf5a351d7815e16fa0bf8">REG_IS_CORE</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;0x%x: %s\n&quot;</span>, <span class="keywordtype">id</span>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        }</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;}</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a5e090e7553dbbed57305e19980696115">  523</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a5e090e7553dbbed57305e19980696115">ArmKvmCPU::dumpKvmStateCoProc</a>(uint64_t <span class="keywordtype">id</span>)</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>) &lt;= 15);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">REG_IS_32BIT</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        <span class="comment">// 32-bit co-proc registers</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> idx(<a class="code" href="classArmKvmCPU.html#ad6941dd41d172011adb71aeadd1e4dd8">decodeCoProcReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        uint32_t value(<a class="code" href="classBaseKvmCPU.html#a7f0b3be4f8060fafc492f79e0d9bbbb7">getOneRegU32</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        <span class="keywordflow">if</span> (idx != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a> &amp;&amp;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;            !(idx &gt;= MISCREG_CP15_UNIMP_START &amp;&amp; idx &lt; MISCREG_CP15_END)) {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>(<a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx]);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> m5_ne(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(idx));</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> m5_e(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(idx));</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;            <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;CP%i: [CRn: c%i opc1: %.2i CRm: c%i opc2: %i inv: %i]: &quot;</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                   <span class="stringliteral">&quot;[%s]: 0x%x/0x%x\n&quot;</span>,</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                   <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>),</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                   <a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>), <a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1">isInvariantReg</a>(<span class="keywordtype">id</span>),</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                   name, value, m5_e);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;            <span class="keywordflow">if</span> (m5_e != m5_ne) {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;readMiscReg: %x, readMiscRegNoEffect: %x\n&quot;</span>,</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                       m5_e, m5_ne);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;            }</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>(idx != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a> ? <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx] : <span class="stringliteral">&quot;-&quot;</span>);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;            <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;CP%i: [CRn: c%i opc1: %.2i CRm: c%i opc2: %i inv: %i]: [%s]: &quot;</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                   <span class="stringliteral">&quot;0x%x\n&quot;</span>,</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                   <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>),</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                   <a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>), <a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1">isInvariantReg</a>(<span class="keywordtype">id</span>), name, value);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;CP%i: [CRn: c%i opc1: %.2i CRm: c%i opc2: %i inv: %i &quot;</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;               <span class="stringliteral">&quot;len: 0x%x]: %s\n&quot;</span>,</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;               <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>),</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;               <a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>), <a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1">isInvariantReg</a>(<span class="keywordtype">id</span>),</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;               <a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<span class="keywordtype">id</span>, KVM_REG_SIZE_MASK, KVM_REG_SIZE_SHIFT),</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;               <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    }</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;}</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#aed3720ff4109721aebd8d0d5f4979575">  565</a></span>&#160;<a class="code" href="classArmKvmCPU.html#aed3720ff4109721aebd8d0d5f4979575">ArmKvmCPU::dumpKvmStateVFP</a>(uint64_t <span class="keywordtype">id</span>)</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;{</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ad051e025a8bffa78ab27e6b465abeaac">REG_IS_VFP_REG</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx(<span class="keywordtype">id</span> &amp; KVM_REG_ARM_VFP_MASK);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;VFP reg %i: %s&quot;</span>, idx, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">REG_IS_VFP_CTRL</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> idx(<a class="code" href="classArmKvmCPU.html#a4654455fe011712cb44821b4daab5829">decodeVFPCtrlReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        <span class="keywordflow">if</span> (idx != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>) {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;            <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;VFP [%s]: %s&quot;</span>, <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx], <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;            <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;VFP [0x%x]: %s&quot;</span>, <span class="keywordtype">id</span>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        }</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;VFP [0x%x]: %s&quot;</span>, <span class="keywordtype">id</span>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    }</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;}</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a1a9c26656a0140888f511d04430046ce">  586</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a1a9c26656a0140888f511d04430046ce">ArmKvmCPU::updateKvmStateCore</a>()</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;{</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html">KvmIntRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">kvmIntRegs</a>);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;         ri-&gt;<a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html#abe1fed5c93b2c11eebd4e6cda943218c">idx</a> != <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>; ++ri) {</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">readIntRegFlat</a>(ri-&gt;idx));</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;kvm(%s) := 0x%x\n&quot;</span>, ri-&gt;name, value);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(ri-&gt;id, value);</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;kvm(PC) := 0x%x\n&quot;</span>, <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">instAddr</a>());</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(<a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_pc), <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">instAddr</a>());</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">KvmCoreMiscRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">kvmCoreMiscRegs</a>);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;         ri-&gt;<a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#aadab06b645bde3f4b7d84d7cded176b9">idx</a> != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>; ++ri) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(ri-&gt;idx));</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;kvm(%s) := 0x%x\n&quot;</span>, ri-&gt;name, value);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(ri-&gt;id, value);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    }</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        <a class="code" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">dumpKvmStateCore</a>();</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;}</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a8967f57e959879138a46e6bafcd33df7">  612</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a8967f57e959879138a46e6bafcd33df7">ArmKvmCPU::updateKvmStateMisc</a>()</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> warned(<span class="keyword">false</span>); <span class="comment">// We can&#39;t use warn_once since we want</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                               <span class="comment">// to show /all/ registers</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">RegIndexVector</a> &amp;regs(<a class="code" href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">getRegList</a>());</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keywordflow">for</span> (RegIndexVector::const_iterator it(regs.begin());</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;         it != regs.end();</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;         ++it) {</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(*it)) {</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;            <span class="keywordflow">if</span> (!warned)</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Skipping non-ARM register: 0x%x\n&quot;</span>, *it);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1">isInvariantReg</a>(*it)) {</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classKvm.html">Kvm</a>, <span class="stringliteral">&quot;Skipping invariant register: 0x%x\n&quot;</span>, *it);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#aa7e91b5148acf5a351d7815e16fa0bf8">REG_IS_CORE</a>(*it)) {</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;            <span class="comment">// Core registers are handled in updateKvmStateCore</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(*it) &lt;= 15) {</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;            <a class="code" href="classArmKvmCPU.html#a07910a0f3679f9e154d70b803e9c2abf">updateKvmStateCoProc</a>(*it, !warned);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(*it)) {</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;            <a class="code" href="classArmKvmCPU.html#a83398bdebbd539f26e980cad8cf0499a">updateKvmStateVFP</a>(*it, !warned);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;            <span class="keywordflow">if</span> (!warned) {</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Skipping register with unknown CP (%i) id: 0x%x\n&quot;</span>,</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                     <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(*it), *it);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;            }</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        }</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    }</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    warned = <span class="keyword">true</span>;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <a class="code" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">dumpKvmStateMisc</a>();</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;}</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a07910a0f3679f9e154d70b803e9c2abf">  650</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a07910a0f3679f9e154d70b803e9c2abf">ArmKvmCPU::updateKvmStateCoProc</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings)</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;{</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>(<a class="code" href="classArmKvmCPU.html#ad6941dd41d172011adb71aeadd1e4dd8">decodeCoProcReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>) &lt;= 15);</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a> || <span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#aca634800fd8c8189f4cb5577c3f59f6e">KVM_REG64_TTBR1</a>) {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        <span class="comment">// HACK HACK HACK: Workaround for 64-bit TTBRx</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        reg = (<span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a> ? <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">MISCREG_TTBR0</a> : <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">MISCREG_TTBR1</a>);</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;            <a class="code" href="logging_8hh.html#a3ac67e8755a9cc9c3bf9e84e0f221458">hack</a>(<span class="stringliteral">&quot;KVM: 64-bit TTBBRx workaround\n&quot;</span>);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    }</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>) {</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        <span class="keywordflow">if</span> (show_warnings) {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: Ignoring unknown KVM co-processor register (0x%.8x):\n&quot;</span>,</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                 <span class="keywordtype">id</span>);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;\t0x%x: [CP: %i 64: %i CRn: c%i opc1: %.2i CRm: c%i&quot;</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                 <span class="stringliteral">&quot; opc2: %i]\n&quot;</span>,</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                 <span class="keywordtype">id</span>, <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>),</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                 <a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        }</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg &gt;= MISCREG_CP15_UNIMP_START &amp;&amp; reg &lt; MISCREG_CP15_END) {</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: Co-processor reg. %s not implemented by gem5.\n&quot;</span>,</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                 <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[reg]);</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(<span class="keywordtype">id</span>, <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(reg));</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    }</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a83398bdebbd539f26e980cad8cf0499a">  684</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a83398bdebbd539f26e980cad8cf0499a">ArmKvmCPU::updateKvmStateVFP</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings)</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;{</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ad051e025a8bffa78ab27e6b465abeaac">REG_IS_VFP_REG</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;            <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unexpected VFP register length (reg: 0x%x).\n&quot;</span>, <span class="keywordtype">id</span>);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        }</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx(<span class="keywordtype">id</span> &amp; KVM_REG_ARM_VFP_MASK);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_base(idx &lt;&lt; 1);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_hi(idx_base + 1);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_lo(idx_base + 0);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        uint64_t value(</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;            ((uint64_t)<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">readFloatRegFlat</a>(idx_hi) &lt;&lt; 32) |</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;            <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">readFloatRegFlat</a>(idx_lo));</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(<span class="keywordtype">id</span>, value);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">REG_IS_VFP_CTRL</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> idx(<a class="code" href="classArmKvmCPU.html#a4654455fe011712cb44821b4daab5829">decodeVFPCtrlReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        <span class="keywordflow">if</span> (idx == <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>) {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;            <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unhandled VFP control register: 0x%x\n&quot;</span>, <span class="keywordtype">id</span>);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        }</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">REG_IS_32BIT</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;            <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Ignoring VFP control register (%s) with &quot;</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                     <span class="stringliteral">&quot;unexpected size.\n&quot;</span>,</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                     <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx]);</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        }</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(<span class="keywordtype">id</span>, (uint32_t)<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(idx));</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unhandled VFP register: 0x%x\n&quot;</span>, <span class="keywordtype">id</span>);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    }</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;}</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#aafe4fb60375a5713ca0b0f532cb98cb1">  726</a></span>&#160;<a class="code" href="classArmKvmCPU.html#aafe4fb60375a5713ca0b0f532cb98cb1">ArmKvmCPU::updateTCStateCore</a>()</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;{</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html">KvmIntRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">kvmIntRegs</a>);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;         ri-&gt;<a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html#abe1fed5c93b2c11eebd4e6cda943218c">idx</a> != <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>; ++ri) {</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">setIntRegFlat</a>(ri-&gt;idx, <a class="code" href="classBaseKvmCPU.html#a7f0b3be4f8060fafc492f79e0d9bbbb7">getOneRegU32</a>(ri-&gt;id));</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    }</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">KvmCoreMiscRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">kvmCoreMiscRegs</a>);</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;         ri-&gt;<a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#aadab06b645bde3f4b7d84d7cded176b9">idx</a> != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>; ++ri) {</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(ri-&gt;idx, <a class="code" href="classBaseKvmCPU.html#a7f0b3be4f8060fafc492f79e0d9bbbb7">getOneRegU32</a>(ri-&gt;id));</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    }</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="comment">/* We want the simulator to execute all side-effects of the CPSR</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">     * update since this updates PC state and register maps.</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>));</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="comment">// We update the PC state after we have updated the CPSR the</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="comment">// contents of the CPSR affects how the npc is updated.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>());</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.set(<a class="code" href="classBaseKvmCPU.html#a7f0b3be4f8060fafc492f79e0d9bbbb7">getOneRegU32</a>(<a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_pc)));</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        <a class="code" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">dumpKvmStateCore</a>();</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;}</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a806e10c93e3da3ea128e9c426647b9d0">  756</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a806e10c93e3da3ea128e9c426647b9d0">ArmKvmCPU::updateTCStateMisc</a>()</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;{</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> warned(<span class="keyword">false</span>); <span class="comment">// We can&#39;t use warn_once since we want</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                               <span class="comment">// to show /all/ registers</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">RegIndexVector</a> &amp;reg_ids(<a class="code" href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">getRegList</a>());;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="keywordflow">for</span> (RegIndexVector::const_iterator it(reg_ids.begin());</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;         it != reg_ids.end(); ++it) {</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(*it)) {</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;            <span class="keywordflow">if</span> (!warned)</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Skipping non-ARM register: 0x%x\n&quot;</span>, *it);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#aa7e91b5148acf5a351d7815e16fa0bf8">REG_IS_CORE</a>(*it)) {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;            <span class="comment">// Core registers are handled in updateKvmStateCore</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(*it) &lt;= 15) {</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;            <a class="code" href="classArmKvmCPU.html#a3ba8f909c30c5b7adce4661102a5f338">updateTCStateCoProc</a>(*it, !warned);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(*it)) {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;            <a class="code" href="classArmKvmCPU.html#a74240ea5e71d0baae49a313bb87fc0a3">updateTCStateVFP</a>(*it, !warned);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;            <span class="keywordflow">if</span> (!warned) {</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Skipping register with unknown CP (%i) id: 0x%x\n&quot;</span>,</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;                     <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(*it), *it);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;            }</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        }</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    }</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    warned = <span class="keyword">true</span>;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        <a class="code" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">dumpKvmStateMisc</a>();</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;}</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a3ba8f909c30c5b7adce4661102a5f338">  789</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a3ba8f909c30c5b7adce4661102a5f338">ArmKvmCPU::updateTCStateCoProc</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings)</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;{</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>(<a class="code" href="classArmKvmCPU.html#ad6941dd41d172011adb71aeadd1e4dd8">decodeCoProcReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>) &lt;= 15);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a> || <span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#aca634800fd8c8189f4cb5577c3f59f6e">KVM_REG64_TTBR1</a>) {</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        <span class="comment">// HACK HACK HACK: We don&#39;t currently support 64-bit TTBR0/TTBR1</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        <a class="code" href="logging_8hh.html#ae2881bab26c1d2bf4a411f8b1fb7e574">hack_once</a>(<span class="stringliteral">&quot;KVM: 64-bit TTBRx workaround\n&quot;</span>);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;            <span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a> ? <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">MISCREG_TTBR0</a> : <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">MISCREG_TTBR1</a>,</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;            (uint32_t)(<a class="code" href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">getOneRegU64</a>(<span class="keywordtype">id</span>) &amp; 0xFFFFFFFF));</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>) {</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        uint32_t value(<a class="code" href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">getOneRegU64</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        <span class="keywordflow">if</span> (value &amp; 0x80000000)</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Guest tried to enable LPAE.\n&quot;</span>);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(reg, value);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>) {</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        <span class="keywordflow">if</span> (show_warnings) {</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: Ignoring unknown KVM co-processor register:\n&quot;</span>, <span class="keywordtype">id</span>);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;\t0x%x: [CP: %i 64: %i CRn: c%i opc1: %.2i CRm: c%i&quot;</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                 <span class="stringliteral">&quot; opc2: %i]\n&quot;</span>,</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                 <span class="keywordtype">id</span>, <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>),</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                 <a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        }</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg &gt;= MISCREG_CP15_UNIMP_START &amp;&amp; reg &lt; MISCREG_CP15_END) {</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;            <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;KVM: Co-processor reg. %s not implemented by gem5.\n&quot;</span>,</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                      <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[reg]);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(reg, <a class="code" href="classBaseKvmCPU.html#a7f0b3be4f8060fafc492f79e0d9bbbb7">getOneRegU32</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    }</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;}</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a74240ea5e71d0baae49a313bb87fc0a3">  825</a></span>&#160;<a class="code" href="classArmKvmCPU.html#a74240ea5e71d0baae49a313bb87fc0a3">ArmKvmCPU::updateTCStateVFP</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings)</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;{</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    assert(<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ad051e025a8bffa78ab27e6b465abeaac">REG_IS_VFP_REG</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;            <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unexpected VFP register length (reg: 0x%x).\n&quot;</span>, <span class="keywordtype">id</span>);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        }</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx(<span class="keywordtype">id</span> &amp; KVM_REG_ARM_VFP_MASK);</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_base(idx &lt;&lt; 1);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_hi(idx_base + 1);</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_lo(idx_base + 0);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        uint64_t value(<a class="code" href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">getOneRegU64</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">setFloatRegFlat</a>(idx_hi, (value &gt;&gt; 32) &amp; 0xFFFFFFFF);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">setFloatRegFlat</a>(idx_lo, value &amp; 0xFFFFFFFF);</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">REG_IS_VFP_CTRL</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> idx(<a class="code" href="classArmKvmCPU.html#a4654455fe011712cb44821b4daab5829">decodeVFPCtrlReg</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        <span class="keywordflow">if</span> (idx == <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>) {</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;            <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unhandled VFP control register: 0x%x\n&quot;</span>, <span class="keywordtype">id</span>);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        }</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">REG_IS_32BIT</a>(<span class="keywordtype">id</span>)) {</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;            <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Ignoring VFP control register (%s) with &quot;</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                     <span class="stringliteral">&quot;unexpected size.\n&quot;</span>,</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                     <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx]);</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        }</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(idx, <a class="code" href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">getOneRegU64</a>(<span class="keywordtype">id</span>));</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;        <span class="keywordflow">if</span> (show_warnings)</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unhandled VFP register: 0x%x\n&quot;</span>, <span class="keywordtype">id</span>);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    }</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;}</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<a class="code" href="classArmKvmCPU.html">ArmKvmCPU</a> *</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;ArmKvmCPUParams::create()</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;{</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmKvmCPU.html#ad9dfae0671d5544dac546f5d020391e5">ArmKvmCPU</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;}</div><div class="ttc" id="arm__cpu_8cc_html_aa7e91b5148acf5a351d7815e16fa0bf8"><div class="ttname"><a href="arm__cpu_8cc.html#aa7e91b5148acf5a351d7815e16fa0bf8">REG_IS_CORE</a></div><div class="ttdeci">#define REG_IS_CORE(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00072">arm_cpu.cc:72</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a7b9d0ccf1fb62c1c232681afb49a7a16"><div class="ttname"><a href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">ArmKvmCPU::kvmArmVCpuInit</a></div><div class="ttdeci">void kvmArmVCpuInit(uint32_t target)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00357">arm_cpu.cc:357</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">ArmISA::INTREG_R0</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00056">intregs.hh:56</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_aafe4fb60375a5713ca0b0f532cb98cb1"><div class="ttname"><a href="classArmKvmCPU.html#aafe4fb60375a5713ca0b0f532cb98cb1">ArmKvmCPU::updateTCStateCore</a></div><div class="ttdeci">void updateTCStateCore()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00726">arm_cpu.cc:726</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classArmKvmCPU_html_aba21c02f33f6a21c63d351d4ec97b798"><div class="ttname"><a href="classArmKvmCPU.html#aba21c02f33f6a21c63d351d4ec97b798">ArmKvmCPU::onKvmExitHypercall</a></div><div class="ttdeci">Tick onKvmExitHypercall()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00316">arm_cpu.cc:316</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">ArmISA::INTREG_R9</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00065">intregs.hh:65</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072">ArmISA::INTREG_R13</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00069">intregs.hh:69</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faacfcd44691bd848bffea29dbe4ce7eb4"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faacfcd44691bd848bffea29dbe4ce7eb4">ArmISA::INTREG_SP_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00100">intregs.hh:100</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a14b7efd1f3242eea73409c64890dfe7c"><div class="ttname"><a href="arm__cpu_8cc.html#a14b7efd1f3242eea73409c64890dfe7c">REG_CP64</a></div><div class="ttdeci">#define REG_CP64(cpnum, opc1, crm)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00113">arm_cpu.cc:113</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a83398bdebbd539f26e980cad8cf0499a"><div class="ttname"><a href="classArmKvmCPU.html#a83398bdebbd539f26e980cad8cf0499a">ArmKvmCPU::updateKvmStateVFP</a></div><div class="ttdeci">void updateKvmStateVFP(uint64_t id, bool show_warnings)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00684">arm_cpu.cc:684</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">ArmISA::MISCREG_TTBR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00190">miscregs.hh:190</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_aed3720ff4109721aebd8d0d5f4979575"><div class="ttname"><a href="classArmKvmCPU.html#aed3720ff4109721aebd8d0d5f4979575">ArmKvmCPU::dumpKvmStateVFP</a></div><div class="ttdeci">void dumpKvmStateVFP(uint64_t id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00565">arm_cpu.cc:565</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmCoreMiscRegInfo_html"><div class="ttname"><a href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">ArmKvmCPU::KvmCoreMiscRegInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00081">arm_cpu.hh:81</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">AlphaISA::NUM_MISCREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00071">registers.hh:71</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">ArmISA::INTREG_R10_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00106">intregs.hh:106</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a1a9c26656a0140888f511d04430046ce"><div class="ttname"><a href="classArmKvmCPU.html#a1a9c26656a0140888f511d04430046ce">ArmKvmCPU::updateKvmStateCore</a></div><div class="ttdeci">void updateKvmStateCore()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00586">arm_cpu.cc:586</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classBaseCPU_html_ad632b5fdf96b18eb627ef842494d48a5"><div class="ttname"><a href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">BaseCPU::interrupts</a></div><div class="ttdeci">std::vector&lt; BaseInterrupts * &gt; interrupts</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00222">base.hh:222</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a76cee3dce21295def5b0ad86a25b3835"><div class="ttname"><a href="classBaseKvmCPU.html#a76cee3dce21295def5b0ad86a25b3835">BaseKvmCPU::kvmRun</a></div><div class="ttdeci">virtual Tick kvmRun(Tick ticks)</div><div class="ttdoc">Request KVM to run the guest for a given number of ticks. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00728">base.cc:728</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a37b0833de5c513bb273b2ef526ae4327"><div class="ttname"><a href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">BaseKvmCPU::tc</a></div><div class="ttdeci">ThreadContext * tc</div><div class="ttdoc">ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00151">base.hh:151</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">ArmISA::INTREG_R12_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00108">intregs.hh:108</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a261f4efb903938abc6a49de07f365c8f"><div class="ttname"><a href="classArmKvmCPU.html#a261f4efb903938abc6a49de07f365c8f">ArmKvmCPU::updateKvmState</a></div><div class="ttdeci">void updateKvmState()</div><div class="ttdoc">Update the KVM state from the current thread context. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00298">arm_cpu.cc:298</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a46d32c284cc85217eadebd0e4764d6a3"><div class="ttname"><a href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a></div><div class="ttdeci">#define REG_CP32(cpnum, crn, opc1, crm, opc2)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00105">arm_cpu.cc:105</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a73fe3e5f7e110589efffb7719d0755d8"><div class="ttname"><a href="classArmKvmCPU.html#a73fe3e5f7e110589efffb7719d0755d8">ArmKvmCPU::irqAsserted</a></div><div class="ttdeci">bool irqAsserted</div><div class="ttdoc">Cached state of the IRQ line. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00152">arm_cpu.hh:152</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a4acf47805b45442b26e8b6e79d605c15"><div class="ttname"><a href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a></div><div class="ttdeci">#define EXTRACT_FIELD(val, mask, shift)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00057">arm_cpu.cc:57</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">ArmISA::INTREG_R2</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00058">intregs.hh:58</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_aecdc8a0dd59d63d8ad1522d43651840a"><div class="ttname"><a href="arm__cpu_8cc.html#aecdc8a0dd59d63d8ad1522d43651840a">COUNT_OF</a></div><div class="ttdeci">#define COUNT_OF(l)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00188">arm_cpu.cc:188</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a86b05be1092b70a38660616b2b7e6793"><div class="ttname"><a href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">ArmISA::miscRegName</a></div><div class="ttdeci">const char *const miscRegName[]</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l01003">miscregs.hh:1003</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_ab7db84b63493d5c92fcc91122d06c34c"><div class="ttname"><a href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a></div><div class="ttdeci">#define REG_CP(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00090">arm_cpu.cc:90</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html"><div class="ttname"><a href="classBaseKvmCPU.html">BaseKvmCPU</a></div><div class="ttdoc">Base class for KVM based CPU models. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00079">base.hh:79</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa8d2068cf3eada6761e4dc303546615b8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8d2068cf3eada6761e4dc303546615b8">ArmISA::INTREG_SP_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00095">intregs.hh:95</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a5e090e7553dbbed57305e19980696115"><div class="ttname"><a href="classArmKvmCPU.html#a5e090e7553dbbed57305e19980696115">ArmKvmCPU::dumpKvmStateCoProc</a></div><div class="ttdeci">void dumpKvmStateCoProc(uint64_t id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00523">arm_cpu.cc:523</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a56489743068141876c271989e6e6ccea"><div class="ttname"><a href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">ArmKvmCPU::kvmCoreMiscRegs</a></div><div class="ttdeci">static KvmCoreMiscRegInfo kvmCoreMiscRegs[]</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00123">arm_cpu.hh:123</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a1097c18e780d75ac054db8c1e53a2657"><div class="ttname"><a href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a></div><div class="ttdeci">#define REG_IS_64BIT(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00066">arm_cpu.cc:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">ArmISA::MISCREG_SPSR_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00060">miscregs.hh:60</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a54e4d4e1c98cdbf5af111a878e3dff12"><div class="ttname"><a href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">ArmKvmCPU::kvmIntRegs</a></div><div class="ttdeci">static KvmIntRegInfo kvmIntRegs[]</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00122">arm_cpu.hh:122</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a9fd22d60856f797b08483828ec71f1e2"><div class="ttname"><a href="classBaseKvmCPU.html#a9fd22d60856f797b08483828ec71f1e2">BaseKvmCPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00109">base.cc:109</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab6fff5b334286774f1e5b917de6875b1"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab6fff5b334286774f1e5b917de6875b1">ArmISA::INTREG_SP_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00077">intregs.hh:77</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmCoreMiscRegInfo_html_aadab06b645bde3f4b7d84d7cded176b9"><div class="ttname"><a href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#aadab06b645bde3f4b7d84d7cded176b9">ArmKvmCPU::KvmCoreMiscRegInfo::idx</a></div><div class="ttdeci">const MiscRegIndex idx</div><div class="ttdoc">gem5 index </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00085">arm_cpu.hh:85</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_ad051e025a8bffa78ab27e6b465abeaac"><div class="ttname"><a href="arm__cpu_8cc.html#ad051e025a8bffa78ab27e6b465abeaac">REG_IS_VFP_REG</a></div><div class="ttdeci">#define REG_IS_VFP_REG(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00078">arm_cpu.cc:78</a></div></div>
<div class="ttc" id="group__KvmInterrupts_html_ga24f25100642b68c4a9a119e172954cf2"><div class="ttname"><a href="group__KvmInterrupts.html#ga24f25100642b68c4a9a119e172954cf2">KvmVM::setIRQLine</a></div><div class="ttdeci">void setIRQLine(uint32_t irq, bool high)</div><div class="ttdoc">Set the status of an IRQ line using KVM_IRQ_LINE. </div><div class="ttdef"><b>Definition:</b> <a href="vm_8cc_source.html#l00502">vm.cc:502</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a2052ce54091f66f08c0f0dee6904710f"><div class="ttname"><a href="classBaseKvmCPU.html#a2052ce54091f66f08c0f0dee6904710f">BaseKvmCPU::vcpuID</a></div><div class="ttdeci">const long vcpuID</div><div class="ttdoc">KVM internal ID of the vCPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00638">base.hh:638</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; uint64_t &gt;</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af1b20ffd3b20f7f14d6d2883da24af10"><div class="ttname"><a href="namespaceArmISA.html#af1b20ffd3b20f7f14d6d2883da24af10">ArmISA::id</a></div><div class="ttdeci">Bitfield&lt; 33 &gt; id</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00237">miscregs_types.hh:237</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">ArmISA::INTREG_R1</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00057">intregs.hh:57</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">ArmISA::INT_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00108">isa_traits.hh:108</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_add9a7764c265a8eb64db9707d7fe52e3"><div class="ttname"><a href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a></div><div class="ttdeci">static const uint64_t KVM_REG64_TTBR0(REG_CP64(15, 0, 2))</div></div>
<div class="ttc" id="arm__cpu_8cc_html_a1a94ba00c7e4f2bd1298fccd66681d9e"><div class="ttname"><a href="arm__cpu_8cc.html#a1a94ba00c7e4f2bd1298fccd66681d9e">REG_VFP32</a></div><div class="ttdeci">#define REG_VFP32(regno)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00124">arm_cpu.cc:124</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">ArmISA::INTREG_R8</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00064">intregs.hh:64</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">ArmISA::INTREG_R4</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00060">intregs.hh:60</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">ArmISA::INTREG_R5</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00061">intregs.hh:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa24efc441c7104a3ec9a627299518b727"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa24efc441c7104a3ec9a627299518b727">ArmISA::INTREG_LR_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00097">intregs.hh:97</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">ArmISA::NUM_MISCREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00938">miscregs.hh:938</a></div></div>
<div class="ttc" id="logging_8hh_html_ae7d790080fa18103d7582effff570b9e"><div class="ttname"><a href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a></div><div class="ttdeci">#define inform(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00213">logging.hh:213</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fae29b8fbe835bbaba4f463fb19676f966"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae29b8fbe835bbaba4f463fb19676f966">ArmISA::INTREG_LR_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00102">intregs.hh:102</a></div></div>
<div class="ttc" id="logging_8hh_html_a3ac67e8755a9cc9c3bf9e84e0f221458"><div class="ttname"><a href="logging_8hh.html#a3ac67e8755a9cc9c3bf9e84e0f221458">hack</a></div><div class="ttdeci">#define hack(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00214">logging.hh:214</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_aca634800fd8c8189f4cb5577c3f59f6e"><div class="ttname"><a href="arm__cpu_8cc.html#aca634800fd8c8189f4cb5577c3f59f6e">KVM_REG64_TTBR1</a></div><div class="ttdeci">static const uint64_t KVM_REG64_TTBR1(REG_CP64(15, 1, 2))</div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_af76c9f7776aade1bf9d7dfa8a0c6b341"><div class="ttname"><a href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a></div><div class="ttdeci">#define DTRACE(x)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00213">trace.hh:213</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_ad490fb85e238f89a54598782cd4bf50b"><div class="ttname"><a href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a></div><div class="ttdeci">#define REG_IS_VFP(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00074">arm_cpu.cc:74</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmIntRegInfo_html_abe1fed5c93b2c11eebd4e6cda943218c"><div class="ttname"><a href="structArmKvmCPU_1_1KvmIntRegInfo.html#abe1fed5c93b2c11eebd4e6cda943218c">ArmKvmCPU::KvmIntRegInfo::idx</a></div><div class="ttdeci">const IntRegIndex idx</div><div class="ttdoc">gem5 index </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00076">arm_cpu.hh:76</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_adeeeb00ef99797a5acd84121aa9d48ce"><div class="ttname"><a href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">BaseKvmCPU::vm</a></div><div class="ttdeci">KvmVM &amp; vm</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00153">base.hh:153</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">ArmISA::INTREG_R11_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00107">intregs.hh:107</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">ArmISA::INTREG_R6</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00062">intregs.hh:62</a></div></div>
<div class="ttc" id="logging_8hh_html_ae2881bab26c1d2bf4a411f8b1fb7e574"><div class="ttname"><a href="logging_8hh.html#ae2881bab26c1d2bf4a411f8b1fb7e574">hack_once</a></div><div class="ttdeci">#define hack_once(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00218">logging.hh:218</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_af117640d0de93ca12bbfd584391fbae6"><div class="ttname"><a href="classBaseKvmCPU.html#af117640d0de93ca12bbfd584391fbae6">BaseKvmCPU::getContext</a></div><div class="ttdeci">ThreadContext * getContext(int tn) override</div><div class="ttdoc">Given a thread num get tho thread context for it. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00589">base.cc:589</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_aa0f53751a234ae4107a2ad89236e4ce7"><div class="ttname"><a href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">BaseKvmCPU::setOneReg</a></div><div class="ttdeci">void setOneReg(uint64_t id, const void *addr)</div><div class="ttdoc">Get/Set single register using the KVM_(SET|GET)_ONE_REG API. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00885">base.cc:885</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">ArmISA::INTREG_R8_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00104">intregs.hh:104</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a7f0b3be4f8060fafc492f79e0d9bbbb7"><div class="ttname"><a href="classBaseKvmCPU.html#a7f0b3be4f8060fafc492f79e0d9bbbb7">BaseKvmCPU::getOneRegU32</a></div><div class="ttdeci">uint32_t getOneRegU32(uint64_t id) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00378">base.hh:378</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a8879ad1c2b9e3f83c8eb1ef882d79e60"><div class="ttname"><a href="classArmKvmCPU.html#a8879ad1c2b9e3f83c8eb1ef882d79e60">ArmKvmCPU::dump</a></div><div class="ttdeci">void dump()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00291">arm_cpu.cc:291</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_af5f72dcc35a2f950b9c1634f18ed2352"><div class="ttname"><a href="classArmKvmCPU.html#af5f72dcc35a2f950b9c1634f18ed2352">ArmKvmCPU::kvmRun</a></div><div class="ttdeci">Tick kvmRun(Tick ticks)</div><div class="ttdoc">Request KVM to run the guest for a given number of ticks. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00271">arm_cpu.cc:271</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_ad61243d3dfa7acf7831577931ab2f651"><div class="ttname"><a href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">BaseKvmCPU::getAndFormatOneReg</a></div><div class="ttdeci">std::string getAndFormatOneReg(uint64_t id) const</div><div class="ttdoc">Get and format one register for printout. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00919">base.cc:919</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">ArmISA::INTREG_R13_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00109">intregs.hh:109</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a6f3141c5d3bd5102d152524db35d1ff1"><div class="ttname"><a href="arm__cpu_8cc.html#a6f3141c5d3bd5102d152524db35d1ff1">INTERRUPT_VCPU_FIQ</a></div><div class="ttdeci">#define INTERRUPT_VCPU_FIQ(vcpu)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00184">arm_cpu.cc:184</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a7a9547441a9a9d2db73e02c9b3dd0fce"><div class="ttname"><a href="classArmKvmCPU.html#a7a9547441a9a9d2db73e02c9b3dd0fce">ArmKvmCPU::updateThreadContext</a></div><div class="ttdeci">void updateThreadContext()</div><div class="ttdoc">Update the current thread context with the KVM state. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00307">arm_cpu.cc:307</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a0cb461cf3122b7b86a77e75158efd03b"><div class="ttname"><a href="classArmKvmCPU.html#a0cb461cf3122b7b86a77e75158efd03b">ArmKvmCPU::invariant_regs</a></div><div class="ttdeci">static const std::set&lt; uint64_t &gt; invariant_regs</div><div class="ttdoc">List of co-processor registers that KVM requires to be identical on both the host and the guest...</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00167">arm_cpu.hh:167</a></div></div>
<div class="ttc" id="classThreadContext_html_abc720169d0e3f5f99a4414822d386eac"><div class="ttname"><a href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">ThreadContext::setFloatRegFlat</a></div><div class="ttdeci">virtual void setFloatRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">ArmISA::INTREG_R3</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00059">intregs.hh:59</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a74240ea5e71d0baae49a313bb87fc0a3"><div class="ttname"><a href="classArmKvmCPU.html#a74240ea5e71d0baae49a313bb87fc0a3">ArmKvmCPU::updateTCStateVFP</a></div><div class="ttdeci">void updateTCStateVFP(uint64_t id, bool show_warnings)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00825">arm_cpu.cc:825</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_abc604d045dddce058bcb0db78aee9166"><div class="ttname"><a href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">ArmKvmCPU::dumpKvmStateCore</a></div><div class="ttdeci">void dumpKvmStateCore()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00462">arm_cpu.cc:462</a></div></div>
<div class="ttc" id="classThreadContext_html_a8a9143613e6da73fea16e097c879df82"><div class="ttname"><a href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">ThreadContext::instAddr</a></div><div class="ttdeci">virtual Addr instAddr() const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13">ArmISA::MISCREG_MVFR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00071">miscregs.hh:71</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">ArmISA::INTREG_R9_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00105">intregs.hh:105</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a08258a20944d79f2fb268bf6f7beeb95"><div class="ttname"><a href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a></div><div class="ttdeci">#define REG_IS_ARM(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00060">arm_cpu.cc:60</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">ArmISA::INT_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00109">isa_traits.hh:109</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a51e2f30ffb23dfb4aec9ce1d2797a989"><div class="ttname"><a href="namespacePseudoInst.html#a51e2f30ffb23dfb4aec9ce1d2797a989">PseudoInst::pseudoInst</a></div><div class="ttdeci">uint64_t pseudoInst(ThreadContext *tc, uint8_t func, uint8_t subfunc)</div><div class="ttdoc">Execute a decoded M5 pseudo instruction. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00097">pseudo_inst.cc:97</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a985363dcfda2de623e376ec054774b1e"><div class="ttname"><a href="classArmKvmCPU.html#a985363dcfda2de623e376ec054774b1e">ArmKvmCPU::~ArmKvmCPU</a></div><div class="ttdeci">virtual ~ArmKvmCPU()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00251">arm_cpu.cc:251</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a07910a0f3679f9e154d70b803e9c2abf"><div class="ttname"><a href="classArmKvmCPU.html#a07910a0f3679f9e154d70b803e9c2abf">ArmKvmCPU::updateKvmStateCoProc</a></div><div class="ttdeci">void updateKvmStateCoProc(uint64_t id, bool show_warnings)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00650">arm_cpu.cc:650</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_aec8c4ed7ddab02f63296ee3431d1583c"><div class="ttname"><a href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">invariant_reg_vector</a></div><div class="ttdeci">static uint64_t invariant_reg_vector[]</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00139">arm_cpu.cc:139</a></div></div>
<div class="ttc" id="logging_8hh_html_abb243c15dfbeedf4ae64aa213f4f18c7"><div class="ttname"><a href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a></div><div class="ttdeci">#define warn_once(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00216">logging.hh:216</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a4ba9838d143c2908d0df30aee7538146"><div class="ttname"><a href="arm__cpu_8cc.html#a4ba9838d143c2908d0df30aee7538146">INTERRUPT_VCPU_IRQ</a></div><div class="ttdeci">#define INTERRUPT_VCPU_IRQ(vcpu)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00181">arm_cpu.cc:181</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a94e28b8642719ced12b9cb601b802115"><div class="ttname"><a href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">ArmKvmCPU::getRegList</a></div><div class="ttdeci">const RegIndexVector &amp; getRegList() const</div><div class="ttdoc">Get a list of registers supported by getOneReg() and setOneReg(). </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00336">arm_cpu.cc:336</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a99640ed19db5d6085479a4e89d3080f9"><div class="ttname"><a href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a></div><div class="ttdeci">#define REG_CRM(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00099">arm_cpu.cc:99</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmIntRegInfo_html"><div class="ttname"><a href="structArmKvmCPU_1_1KvmIntRegInfo.html">ArmKvmCPU::KvmIntRegInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00072">arm_cpu.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3">ArmISA::INTREG_R14</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00071">intregs.hh:71</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">ArmISA::INTREG_R14_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00111">intregs.hh:111</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a8282a39ad86cc69038c3962b8ddbeaf1"><div class="ttname"><a href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a></div><div class="ttdeci">#define REG_CORE32(kname)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00119">arm_cpu.cc:119</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a4654455fe011712cb44821b4daab5829"><div class="ttname"><a href="classArmKvmCPU.html#a4654455fe011712cb44821b4daab5829">ArmKvmCPU::decodeVFPCtrlReg</a></div><div class="ttdeci">ArmISA::MiscRegIndex decodeVFPCtrlReg(uint64_t id) const</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00411">arm_cpu.cc:411</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">ArmISA::INTREG_R10</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00066">intregs.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa5afa525410446c2a4e6d6f8a22f59362"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5afa525410446c2a4e6d6f8a22f59362">ArmISA::INTREG_LR_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00079">intregs.hh:79</a></div></div>
<div class="ttc" id="cpu_2kvm_2base_8hh_html"><div class="ttname"><a href="cpu_2kvm_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="classArmKvmCPU_html_ad6941dd41d172011adb71aeadd1e4dd8"><div class="ttname"><a href="classArmKvmCPU.html#ad6941dd41d172011adb71aeadd1e4dd8">ArmKvmCPU::decodeCoProcReg</a></div><div class="ttdeci">ArmISA::MiscRegIndex decodeCoProcReg(uint64_t id) const</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00376">arm_cpu.cc:376</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">ArmISA::MISCREG_FPSCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00069">miscregs.hh:69</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a4a13df2e0225e7674127dea91de828be"><div class="ttname"><a href="classArmKvmCPU.html#a4a13df2e0225e7674127dea91de828be">ArmKvmCPU::startup</a></div><div class="ttdeci">void startup()</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00256">arm_cpu.cc:256</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">ArmISA::MISCREG_TTBCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00196">miscregs.hh:196</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_ade126f32c8fb662a0d3e2c7bdac569af"><div class="ttname"><a href="arm__cpu_8cc.html#ade126f32c8fb662a0d3e2c7bdac569af">REG_VFP_REG</a></div><div class="ttdeci">#define REG_VFP_REG(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00075">arm_cpu.cc:75</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a22e520b9dc551177ebb8e775c09973f7"><div class="ttname"><a href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a></div><div class="ttdeci">#define REG_CRN(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00093">arm_cpu.cc:93</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">ArmISA::MISCREG_SPSR_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00066">miscregs.hh:66</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_ad9dfae0671d5544dac546f5d020391e5"><div class="ttname"><a href="classArmKvmCPU.html#ad9dfae0671d5544dac546f5d020391e5">ArmKvmCPU::ArmKvmCPU</a></div><div class="ttdeci">ArmKvmCPU(ArmKvmCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00245">arm_cpu.cc:245</a></div></div>
<div class="ttc" id="classThreadContext_html_a5020bb8a7861e0f9a06c49248b5f397c"><div class="ttname"><a href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">ThreadContext::readIntRegFlat</a></div><div class="ttdeci">virtual RegVal readIntRegFlat(RegIndex idx) const =0</div><div class="ttdoc">Flat register interfaces. </div></div>
<div class="ttc" id="sim_2pseudo__inst_8hh_html"><div class="ttname"><a href="sim_2pseudo__inst_8hh.html">pseudo_inst.hh</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a60dbf5e8078b795423a2435367d661b1"><div class="ttname"><a href="classArmKvmCPU.html#a60dbf5e8078b795423a2435367d661b1">ArmKvmCPU::fiqAsserted</a></div><div class="ttdeci">bool fiqAsserted</div><div class="ttdoc">Cached state of the FIQ line. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00154">arm_cpu.hh:154</a></div></div>
<div class="ttc" id="group__KvmIoctl_html_gaea3beb8166f5849f6c733e1376454e5c"><div class="ttname"><a href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">BaseKvmCPU::ioctl</a></div><div class="ttdeci">int ioctl(int request, long p1) const</div><div class="ttdoc">vCPU ioctl interface. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l01178">base.cc:1178</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab3a6b3d101b6013c030bff3a498df5ea"><div class="ttname"><a href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">ArmISA::opc2</a></div><div class="ttdeci">Bitfield&lt; 7, 5 &gt; opc2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00116">types.hh:116</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a">ArmISA::MISCREG_SPSR_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00062">miscregs.hh:62</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa261e29325c8e9e8156483452c4702346"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa261e29325c8e9e8156483452c4702346">ArmISA::INTREG_SP_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00090">intregs.hh:90</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa100ee5f4a4b15bc243eb15fef969b0e8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa100ee5f4a4b15bc243eb15fef969b0e8">ArmISA::INTREG_LR_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00092">intregs.hh:92</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a8967f57e959879138a46e6bafcd33df7"><div class="ttname"><a href="classArmKvmCPU.html#a8967f57e959879138a46e6bafcd33df7">ArmKvmCPU::updateKvmStateMisc</a></div><div class="ttdeci">void updateKvmStateMisc()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00612">arm_cpu.cc:612</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9">ArmISA::MISCREG_FPEXC</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00072">miscregs.hh:72</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a5200a5d735b056f13b7ee17c1dc696e8"><div class="ttname"><a href="classBaseKvmCPU.html#a5200a5d735b056f13b7ee17c1dc696e8">BaseKvmCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00124">base.cc:124</a></div></div>
<div class="ttc" id="logging_8hh_html_a8224a361dddd2ad59b411982e5ea746f"><div class="ttname"><a href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a></div><div class="ttdeci">#define warn(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00212">logging.hh:212</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">ArmISA::MISCREG_SPSR_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00064">miscregs.hh:64</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">ArmISA::INTREG_R12</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00068">intregs.hh:68</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a7cda932ae135eadc13a1c81c511b0822"><div class="ttname"><a href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">REG_IS_VFP_CTRL</a></div><div class="ttdeci">#define REG_IS_VFP_CTRL(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00079">arm_cpu.cc:79</a></div></div>
<div class="ttc" id="classThreadContext_html_a40439a17173175ef883a9cd6faf37aef"><div class="ttname"><a href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">ThreadContext::readFloatRegFlat</a></div><div class="ttdeci">virtual RegVal readFloatRegFlat(RegIndex idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">ArmISA::MISCREG_TTBR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00193">miscregs.hh:193</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a20e00a65ad1a7642efc77a242085090d"><div class="ttname"><a href="arm__cpu_8cc.html#a20e00a65ad1a7642efc77a242085090d">REG_DEMUX32</a></div><div class="ttdeci">#define REG_DEMUX32(dmxid, val)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00132">arm_cpu.cc:132</a></div></div>
<div class="ttc" id="classThreadContext_html_af5ba61c412683b28c0650337eb09d57c"><div class="ttname"><a href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">ThreadContext::setIntRegFlat</a></div><div class="ttdeci">virtual void setIntRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27">ArmISA::MISCREG_FPSID</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00068">miscregs.hh:68</a></div></div>
<div class="ttc" id="classKvm_html"><div class="ttname"><a href="classKvm.html">Kvm</a></div><div class="ttdoc">KVM parent interface. </div><div class="ttdef"><b>Definition:</b> <a href="vm_8hh_source.html#l00074">vm.hh:74</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_ac69ffa337babc7925c6a81a51f55bab8"><div class="ttname"><a href="classArmKvmCPU.html#ac69ffa337babc7925c6a81a51f55bab8">ArmKvmCPU::_regIndexList</a></div><div class="ttdeci">RegIndexVector _regIndexList</div><div class="ttdoc">Cached copy of the list of co-processor registers supported by KVM. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00160">arm_cpu.hh:160</a></div></div>
<div class="ttc" id="classArmKvmCPU_html"><div class="ttname"><a href="classArmKvmCPU.html">ArmKvmCPU</a></div><div class="ttdoc">ARM implementation of a KVM-based hardware virtualized CPU. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00061">arm_cpu.hh:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">ArmISA::NUM_INTREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00125">intregs.hh:125</a></div></div>
<div class="ttc" id="arm__cpu_8hh_html"><div class="ttname"><a href="arm__cpu_8hh.html">arm_cpu.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e6d4f525dbe24bd1bc07c6861b9eb5f"><div class="ttname"><a href="namespaceArmISA.html#a5e6d4f525dbe24bd1bc07c6861b9eb5f">ArmISA::decodeCP15Reg</a></div><div class="ttdeci">MiscRegIndex decodeCP15Reg(unsigned crn, unsigned opc1, unsigned crm, unsigned opc2)</div><div class="ttdef"><b>Definition:</b> <a href="miscregs_8cc_source.html#l00132">miscregs.cc:132</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">ArmISA::INTREG_R11</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00067">intregs.hh:67</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a7a239826ec4c8da295489b6c287eb5c7"><div class="ttname"><a href="namespaceArmISA.html#a7a239826ec4c8da295489b6c287eb5c7">ArmISA::decodeCP14Reg</a></div><div class="ttdeci">MiscRegIndex decodeCP14Reg(unsigned crn, unsigned opc1, unsigned crm, unsigned opc2)</div><div class="ttdef"><b>Definition:</b> <a href="miscregs_8cc_source.html#l00055">miscregs.cc:55</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">ArmISA::MISCREG_SPSR_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00061">miscregs.hh:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a806e10c93e3da3ea128e9c426647b9d0"><div class="ttname"><a href="classArmKvmCPU.html#a806e10c93e3da3ea128e9c426647b9d0">ArmKvmCPU::updateTCStateMisc</a></div><div class="ttdeci">void updateTCStateMisc()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00756">arm_cpu.cc:756</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">ArmISA::INTREG_R7</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00063">intregs.hh:63</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a23f7ff7d857bb396f74d292542605d74"><div class="ttname"><a href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">ArmKvmCPU::dumpKvmStateMisc</a></div><div class="ttdeci">void dumpKvmStateMisc()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00484">arm_cpu.cc:484</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_ac319f1648e13f9b47c00be0fb3f7d530"><div class="ttname"><a href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">BaseKvmCPU::getOneRegU64</a></div><div class="ttdeci">uint64_t getOneRegU64(uint64_t id) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00373">base.hh:373</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a3e0331d7bf1a744b32d3191075254941"><div class="ttname"><a href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">REG_IS_32BIT</a></div><div class="ttdeci">#define REG_IS_32BIT(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00063">arm_cpu.cc:63</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a3ba8f909c30c5b7adce4661102a5f338"><div class="ttname"><a href="classArmKvmCPU.html#a3ba8f909c30c5b7adce4661102a5f338">ArmKvmCPU::updateTCStateCoProc</a></div><div class="ttdeci">void updateTCStateCoProc(uint64_t id, bool show_warnings)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00789">arm_cpu.cc:789</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a7e86f0389e3f4d6f4bd368453c99504e"><div class="ttname"><a href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a></div><div class="ttdeci">#define REG_OPC1(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00096">arm_cpu.cc:96</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_ac63b8c82da269e61b080beab8c60add1"><div class="ttname"><a href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1">ArmKvmCPU::isInvariantReg</a></div><div class="ttdeci">bool isInvariantReg(uint64_t id)</div><div class="ttdoc">Determine if a register is invariant. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00435">arm_cpu.cc:435</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_add2f600d92539677b81e95eb878799c2"><div class="ttname"><a href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a></div><div class="ttdeci">#define REG_OPC2(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00102">arm_cpu.cc:102</a></div></div>
<div class="ttc" id="arm__cpu_8cc_html_a0b799263d3f1d2edd5f83db512267cfe"><div class="ttname"><a href="arm__cpu_8cc.html#a0b799263d3f1d2edd5f83db512267cfe">REG_IS_DEMUX</a></div><div class="ttdeci">#define REG_IS_DEMUX(id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00081">arm_cpu.cc:81</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee">ArmISA::MISCREG_MVFR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00070">miscregs.hh:70</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
