Determining the location of the ModelSim executable...

Using: C:/intelFPGA_lite/22.1std/questa_fse/win64

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ALU16 -c ALU16 --vector_source="//Mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/Waveform.vwf" --testbench_file="//mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/simulation/qsim/Waveform.vwf.vht"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function free

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Apr 20 14:54:30 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ALU16 -c ALU16 --vector_source=//Mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/Waveform.vwf --testbench_file=//mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/simulation/qsim/Waveform.vwf.vht
Info (119006): Selected device EP4CE115F29C7 for design "ALU16"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="//mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/simulation/qsim/" ALU16 -c ALU16

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function free

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Apr 20 14:54:32 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=//mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/simulation/qsim/ ALU16 -c ALU16
Info (119006): Selected device EP4CE115F29C7 for design "ALU16"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file ALU16.vho in folder "//mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 13089 megabytes
    Info: Processing ended: Thu Apr 20 14:54:33 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

//mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/simulation/qsim/ALU16.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/22.1std/questa_fse/win64/vsim -c -do ALU16.do

Reading pref.tcl


# 2021.2


# do ALU16.do

# ** Warning: (vlib-34) Library already exists at "work".

# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 14:54:34 on Apr 20,2023
# vcom -work work ALU16.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components

# -- Compiling entity ALU16

# -- Compiling architecture structure of ALU16

# End time: 14:54:34 on Apr 20,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 14:54:34 on Apr 20,2023
# vcom -work work Waveform.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity ALU16_vhd_vec_tst

# -- Compiling architecture ALU16_arch of ALU16_vhd_vec_tst

# End time: 14:54:34 on Apr 20,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -voptargs=""+acc"" -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.ALU16_vhd_vec_tst 
# Start time: 14:54:34 on Apr 20,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt

# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu16_vhd_vec_tst(alu16_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.alu16(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)#1
# Loading cycloneive.cycloneive_io_ibuf(arch)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#2
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#3
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#4
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#5
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#6
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#7
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#8
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#9
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#10
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#11
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#12
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#13
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#14
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#15
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#16
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#17
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#18
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#19
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#20
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#21
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#22
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#23
# Loading ieee.std_logic_unsigned(body)
# Loading cycloneive.cycloneive_mac_mult(vital_cycloneive_mac_mult)#1
# Loading cycloneive.cycloneive_mac_data_reg(vital_cycloneive_mac_data_reg)#1
# Loading cycloneive.cycloneive_mac_sign_reg(cycloneive_mac_sign_reg)#1
# Loading cycloneive.cycloneive_mac_mult_internal(vital_cycloneive_mac_mult_internal)#1
# Loading cycloneive.cycloneive_mac_out(vital_cycloneive_mac_out)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#24
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#25
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#26
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#27
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#28
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#29
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#30
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#31
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#32
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#33
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#34
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#35
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#36
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#37
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#38
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#39
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#40

# after#32

# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu16_vhd_vec_tst/i1/\Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu16_vhd_vec_tst/i1/\Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /alu16_vhd_vec_tst/i1/\Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /alu16_vhd_vec_tst/i1/\Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /alu16_vhd_vec_tst/i1/\Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /alu16_vhd_vec_tst/i1/\Mult0|auto_generated|mac_mult1\/mac_multiply

# End time: 14:54:36 on Apr 20,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 6

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading //Mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/Waveform.vwf...

Reading //mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/simulation/qsim/ALU16.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to //mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula07/Parte3/simulation/qsim/ALU16_20230420145436.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.