// Seed: 3617648450
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    output wire id_3,
    output wand id_4,
    output tri1 id_5
    , id_16,
    output uwire id_6,
    output tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10,
    input supply1 id_11
    , id_17,
    output uwire id_12,
    output wand id_13,
    output supply0 id_14
);
  assign id_7 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1
);
  reg id_3;
  module_0(
      id_0, id_0, id_0, id_1, id_1, id_1, id_1, id_1, id_0, id_0, id_0, id_0, id_1, id_1, id_1
  );
  always @(posedge 1) begin
    if (id_3) if (1'b0) id_3 <= 1'b0;
  end
endmodule
