<!-- Professional GitHub Profile for VLSI/ASIC & Embedded Engineering -->

<p align="center">
  <img src="assets/banner.png" alt="Suyash Ghadage — VLSI | ASIC | Verification | Embedded" width="100%">
</p>

<h1 align="center">Suyash Ghadage</h1>
<p align="center">
  Digital & Mixed-Signal • ASIC Design & Verification • Low-Power & Timing • Embedded Systems Integration
</p>

<p align="center">
  <a href="mailto:<YOUR_EMAIL>">Email</a> •
  <a href="https://www.linkedin.com/in/suyash-ghadage77/">LinkedIn</a> •
  <a href="https://github.com/<GITHUB_USERNAME>">GitHub</a> •
  Pune, Maharashtra, India
</p>

---

## Spotlight: ASIC-Based Smart Digital Lock (SKY130, RTL→GDSII)
Secure FSM-based digital lock (keypad) implemented end-to-end using open-source flow (Yosys, OpenROAD, Magic, KLayout, Netgen) with SKY130 PDK, plus FPGA/CPLD prototyping and custom PCB.  
- RTL/Verification → Synthesis/STA → Floorplan/P&R → DRC/LVS → GDSII  
- Features: 4-digit keypad, lock/unlock FSM, alarm/lockout, hooks for RFID/IoT/biometrics  
- Evidence: coverage reports, STA summaries, DRC/LVS logs, GDS handoff artifacts

<p align="center">
  <img src="assets/flow_diagram.png" alt="RTL → Synth → P&R → DRC/LVS → GDS" width="85%">
</p>

Recruiter flags: Fabrication-ready GDSII • Clean DRC/LVS • Coverage
