\hypertarget{group___library__configuration__section}{}\section{Library\+\_\+configuration\+\_\+section}
\label{group___library__configuration__section}\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___library__configuration__section_ga84d985cb5667176091597f71ffdb9307}{S\+T\+M32\+F4}
\begin{DoxyCompactList}\small\item\em S\+T\+M32 Family. \end{DoxyCompactList}\item 
\#define \hyperlink{group___library__configuration__section_gaf867da11218022a14245b854f6be6a40}{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}~(0x02\+U)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \hyperlink{group___library__configuration__section_ga4841e20bc5159a594936808c113ae3bc}{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}~(0x04\+U)
\item 
\#define \hyperlink{group___library__configuration__section_ga6ccbf6336bfb67bf4daeb05eba18a5e3}{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}~(0x03\+U)
\item 
\#define \hyperlink{group___library__configuration__section_gafbd304f122892833ce0d4daa3dc4ff13}{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}~(0x00\+U)
\item 
\#define \hyperlink{group___library__configuration__section_ga9e8a65cc42b85335938665a12c37cacf}{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}{__STM32F4xx_CMSIS_VERSION}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}\hypertarget{group___library__configuration__section_ga9e8a65cc42b85335938665a12c37cacf}{}\label{group___library__configuration__section_ga9e8a65cc42b85335938665a12c37cacf}
{\bfseries Value\+:}
\begin{DoxyCode}
((\hyperlink{group___library__configuration__section_gaf867da11218022a14245b854f6be6a40}{\_\_STM32F4xx\_CMSIS\_VERSION\_MAIN} << 24)\(\backslash\)
                                         |(\hyperlink{group___library__configuration__section_ga4841e20bc5159a594936808c113ae3bc}{\_\_STM32F4xx\_CMSIS\_VERSION\_SUB1} << 
      16)\(\backslash\)
                                         |(\hyperlink{group___library__configuration__section_ga6ccbf6336bfb67bf4daeb05eba18a5e3}{\_\_STM32F4xx\_CMSIS\_VERSION\_SUB2} << 
      8 )\(\backslash\)
                                         |(\hyperlink{group___library__configuration__section_ga9e8a65cc42b85335938665a12c37cacf}{\_\_STM32F4xx\_CMSIS\_VERSION}))
\end{DoxyCode}


Definition at line 125 of file stm32f4xx.\+h.

\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}{__STM32F4xx_CMSIS_VERSION_MAIN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN~(0x02\+U)}\hypertarget{group___library__configuration__section_gaf867da11218022a14245b854f6be6a40}{}\label{group___library__configuration__section_gaf867da11218022a14245b854f6be6a40}


Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. 

$<$ S\+T\+M32\+F405\+RG, S\+T\+M32\+F405\+VG and S\+T\+M32\+F405\+ZG Devices

$<$ S\+T\+M32\+F415\+RG, S\+T\+M32\+F415\+VG and S\+T\+M32\+F415\+ZG Devices

$<$ S\+T\+M32\+F407\+VG, S\+T\+M32\+F407\+VE, S\+T\+M32\+F407\+ZG, S\+T\+M32\+F407\+ZE, S\+T\+M32\+F407\+IG and S\+T\+M32\+F407\+IE Devices

$<$ S\+T\+M32\+F417\+VG, S\+T\+M32\+F417\+VE, S\+T\+M32\+F417\+ZG, S\+T\+M32\+F417\+ZE, S\+T\+M32\+F417\+IG and S\+T\+M32\+F417\+IE Devices

$<$ S\+T\+M32\+F427\+VG, S\+T\+M32\+F427\+VI, S\+T\+M32\+F427\+ZG, S\+T\+M32\+F427\+ZI, S\+T\+M32\+F427\+IG and S\+T\+M32\+F427\+II Devices

$<$ S\+T\+M32\+F437\+VG, S\+T\+M32\+F437\+VI, S\+T\+M32\+F437\+ZG, S\+T\+M32\+F437\+ZI, S\+T\+M32\+F437\+IG and S\+T\+M32\+F437\+II Devices

$<$ S\+T\+M32\+F429\+VG, S\+T\+M32\+F429\+VI, S\+T\+M32\+F429\+ZG, S\+T\+M32\+F429\+ZI, S\+T\+M32\+F429\+BG, S\+T\+M32\+F429\+BI, S\+T\+M32\+F429\+NG, S\+T\+M32\+F439\+NI, S\+T\+M32\+F429\+IG and S\+T\+M32\+F429\+II Devices

$<$ S\+T\+M32\+F439\+VG, S\+T\+M32\+F439\+VI, S\+T\+M32\+F439\+ZG, S\+T\+M32\+F439\+ZI, S\+T\+M32\+F439\+BG, S\+T\+M32\+F439\+BI, S\+T\+M32\+F439\+NG, S\+T\+M32\+F439\+NI, S\+T\+M32\+F439\+IG and S\+T\+M32\+F439\+II Devices

$<$ S\+T\+M32\+F401\+CB, S\+T\+M32\+F401\+CC, S\+T\+M32\+F401\+RB, S\+T\+M32\+F401\+RC, S\+T\+M32\+F401\+VB and S\+T\+M32\+F401\+VC Devices

$<$ S\+T\+M32\+F401\+CD, S\+T\+M32\+F401\+RD, S\+T\+M32\+F401\+VD, S\+T\+M32\+F401\+CE, S\+T\+M32\+F401\+RE and S\+T\+M32\+F401\+VE Devices

$<$ S\+T\+M32\+F410\+T8 and S\+T\+M32\+F410\+TB Devices

$<$ S\+T\+M32\+F410\+C8 and S\+T\+M32\+F410\+CB Devices

$<$ S\+T\+M32\+F410\+R8 and S\+T\+M32\+F410\+RB Devices

$<$ S\+T\+M32\+F411\+CC, S\+T\+M32\+F411\+RC, S\+T\+M32\+F411\+VC, S\+T\+M32\+F411\+CE, S\+T\+M32\+F411\+RE and S\+T\+M32\+F411\+VE Devices

$<$ S\+T\+M32\+F446\+MC, S\+T\+M32\+F446\+ME, S\+T\+M32\+F446\+RC, S\+T\+M32\+F446\+RE, S\+T\+M32\+F446\+VC, S\+T\+M32\+F446\+VE, S\+T\+M32\+F446\+ZC, and S\+T\+M32\+F446\+ZE Devices

$<$ S\+T\+M32\+F469\+AI, S\+T\+M32\+F469\+II, S\+T\+M32\+F469\+BI, S\+T\+M32\+F469\+NI, S\+T\+M32\+F469\+AG, S\+T\+M32\+F469\+IG, S\+T\+M32\+F469\+BG, S\+T\+M32\+F469\+NG, S\+T\+M32\+F469\+AE, S\+T\+M32\+F469\+IE, S\+T\+M32\+F469\+BE and S\+T\+M32\+F469\+NE Devices

$<$ S\+T\+M32\+F479\+AI, S\+T\+M32\+F479\+II, S\+T\+M32\+F479\+BI, S\+T\+M32\+F479\+NI, S\+T\+M32\+F479\+AG, S\+T\+M32\+F479\+IG, S\+T\+M32\+F479\+BG and S\+T\+M32\+F479\+NG Devices C\+M\+S\+IS version number V2.\+4.\+3\mbox{[}31\+:24\mbox{]} main version 

Definition at line 121 of file stm32f4xx.\+h.

\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}{__STM32F4xx_CMSIS_VERSION_RC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC~(0x00\+U)}\hypertarget{group___library__configuration__section_gafbd304f122892833ce0d4daa3dc4ff13}{}\label{group___library__configuration__section_gafbd304f122892833ce0d4daa3dc4ff13}
\mbox{[}7\+:0\mbox{]} release candidate 

Definition at line 124 of file stm32f4xx.\+h.

\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}{__STM32F4xx_CMSIS_VERSION_SUB1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1~(0x04\+U)}\hypertarget{group___library__configuration__section_ga4841e20bc5159a594936808c113ae3bc}{}\label{group___library__configuration__section_ga4841e20bc5159a594936808c113ae3bc}
\mbox{[}23\+:16\mbox{]} sub1 version 

Definition at line 122 of file stm32f4xx.\+h.

\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2@{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}{__STM32F4xx_CMSIS_VERSION_SUB2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+T\+M32\+F4xx\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2~(0x03\+U)}\hypertarget{group___library__configuration__section_ga6ccbf6336bfb67bf4daeb05eba18a5e3}{}\label{group___library__configuration__section_ga6ccbf6336bfb67bf4daeb05eba18a5e3}
\mbox{[}15\+:8\mbox{]} sub2 version 

Definition at line 123 of file stm32f4xx.\+h.

\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!S\+T\+M32\+F4@{S\+T\+M32\+F4}}
\index{S\+T\+M32\+F4@{S\+T\+M32\+F4}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection[{\texorpdfstring{S\+T\+M32\+F4}{STM32F4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+T\+M32\+F4}\hypertarget{group___library__configuration__section_ga84d985cb5667176091597f71ffdb9307}{}\label{group___library__configuration__section_ga84d985cb5667176091597f71ffdb9307}


S\+T\+M32 Family. 



Definition at line 71 of file stm32f4xx.\+h.

