

================================================================
== Vivado HLS Report for 'forward'
================================================================
* Date:           Wed Oct 26 23:36:19 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_Conv2d1_fu_855  |Conv2d1  |    ?|    ?|    ?|    ?|   none  |
        |grp_Conv2d2_fu_865  |Conv2d2  |    ?|    ?|    ?|    ?|   none  |
        |grp_Conv2d3_fu_875  |Conv2d3  |    ?|    ?|    ?|    ?|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                      |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |               Loop Name              |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy.mnist_data.gep.input_matrix  |     901|     901|         3|          1|          1|     900|    yes   |
        |- memcpy.conv_kernel1.gep.conv1       |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv_kernel2.gep.conv2       |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv_kernel3.gep.conv3       |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.fc_hidden_layer1.gep.fc1     |  103681|  103681|         3|          1|          1|  103680|    yes   |
        |- memcpy.fc_hidden_layer2.gep.fc2     |    8101|    8101|         3|          1|          1|    8100|    yes   |
        |- memcpy.fc_hidden_layer3.gep.fc3     |     451|     451|         3|          1|          1|     450|    yes   |
        |- Loop 8                              |    1200|    1200|        50|          -|          -|      24|    no    |
        | + Loop 8.1                           |      48|      48|         2|          -|          -|      24|    no    |
        |- Loop 9                              |  933480|  933480|      5186|          -|          -|     180|    no    |
        | + Loop 9.1                           |    5184|    5184|         9|          -|          -|     576|    no    |
        |- Relu1_label0                        |    1980|    1980|        11|          -|          -|     180|    no    |
        |- Loop 11                             |   72990|   72990|      1622|          -|          -|      45|    no    |
        | + Loop 11.1                          |    1620|    1620|         9|          -|          -|     180|    no    |
        |- Relu2_label1                        |     495|     495|        11|          -|          -|      45|    no    |
        |- Loop 13                             |    4070|    4070|       407|          -|          -|      10|    no    |
        | + Loop 13.1                          |     405|     405|         9|          -|          -|      45|    no    |
        +--------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    873|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     46|    5121|   7230|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1414|    -|
|Register         |        -|      -|    1563|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     46|    6684|   9517|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     12|       4|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |grp_Conv2d1_fu_855        |Conv2d1               |        0|      9|  1391|  2176|    0|
    |grp_Conv2d2_fu_865        |Conv2d2               |        0|     10|  1391|  2111|    0|
    |grp_Conv2d3_fu_875        |Conv2d3               |        0|     11|  1391|  2086|    0|
    |forw_back_dmul_64hbi_U25  |forw_back_dmul_64hbi  |        0|     11|   299|   203|    0|
    |forw_back_fadd_32bkb_U20  |forw_back_fadd_32bkb  |        0|      2|   227|   214|    0|
    |forw_back_fcmp_32g8j_U24  |forw_back_fcmp_32g8j  |        0|      0|    66|    66|    0|
    |forw_back_fmul_32cud_U21  |forw_back_fmul_32cud  |        0|      3|   128|   138|    0|
    |forw_back_fpext_3fYi_U23  |forw_back_fpext_3fYi  |        0|      0|   100|   139|    0|
    |forw_back_fptrunceOg_U22  |forw_back_fptrunceOg  |        0|      0|   128|    97|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|     46|  5121|  7230|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |third_conv1_U  |forward_third_conv1  |        2|  0|   0|    0|   576|   32|     1|        18432|
    +---------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                     |        2|  0|   0|    0|   576|   32|     1|        18432|
    +---------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln309_fu_1018_p2               |     +    |      0|  0|  17|          10|           1|
    |add_ln310_fu_1035_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln311_fu_1052_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln312_fu_1069_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln319_fu_1086_p2               |     +    |      0|  0|  24|          17|           1|
    |add_ln320_fu_1103_p2               |     +    |      0|  0|  20|          13|           1|
    |add_ln321_fu_1120_p2               |     +    |      0|  0|  16|           9|           1|
    |add_ln74_fu_1189_p2                |     +    |      0|  0|  18|          11|          11|
    |add_ln82_1_fu_1241_p2              |     +    |      0|  0|  24|          17|           8|
    |add_ln82_fu_1247_p2                |     +    |      0|  0|  24|          17|          17|
    |add_ln90_1_fu_1403_p2              |     +    |      0|  0|  20|          13|           6|
    |add_ln90_fu_1409_p2                |     +    |      0|  0|  20|          13|          13|
    |add_ln98_1_fu_1590_p2              |     +    |      0|  0|  16|           9|           9|
    |add_ln98_fu_1581_p2                |     +    |      0|  0|  15|           7|           7|
    |i_fu_1137_p2                       |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_1213_p2                     |     +    |      0|  0|  15|           8|           1|
    |j_6_fu_1263_p2                     |     +    |      0|  0|  15|           8|           1|
    |j_7_fu_1375_p2                     |     +    |      0|  0|  15|           6|           1|
    |j_8_fu_1425_p2                     |     +    |      0|  0|  15|           6|           1|
    |j_9_fu_1537_p2                     |     +    |      0|  0|  12|           4|           1|
    |j_fu_1183_p2                       |     +    |      0|  0|  15|           5|           1|
    |k_1_fu_1392_p2                     |     +    |      0|  0|  15|           8|           1|
    |k_2_fu_1554_p2                     |     +    |      0|  0|  15|           6|           1|
    |k_fu_1230_p2                       |     +    |      0|  0|  17|          10|           1|
    |sub_ln74_fu_1167_p2                |     -    |      0|  0|  18|          11|          11|
    |and_ln28_1_fu_1351_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_1507_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_1513_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_1345_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state39_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state49_pp4_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state59_pp5_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state69_pp6_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln28_1_fu_1315_p2             |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln28_2_fu_1327_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_1333_p2             |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln28_4_fu_1471_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_1477_p2             |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln28_6_fu_1489_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_1495_p2             |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln28_fu_1309_p2               |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln309_fu_1012_p2              |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln310_fu_1029_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln311_fu_1046_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln312_fu_1063_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln319_fu_1080_p2              |   icmp   |      0|  0|  20|          17|          16|
    |icmp_ln320_fu_1097_p2              |   icmp   |      0|  0|  13|          13|           8|
    |icmp_ln321_fu_1114_p2              |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln62_fu_1257_p2               |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln67_fu_1419_p2               |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln72_fu_1131_p2               |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln73_fu_1177_p2               |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln79_fu_1207_p2               |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln81_fu_1224_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln87_fu_1369_p2               |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln89_fu_1386_p2               |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln95_fu_1531_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln97_fu_1548_p2               |   icmp   |      0|  0|  11|           6|           6|
    |or_ln28_1_fu_1339_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_1483_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_1501_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_1321_p2                 |    or    |      0|  0|   2|           1|           1|
    |first_relu_0_d0                    |  select  |      0|  0|  32|           1|          32|
    |second_relu_0_d0                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 873|         521|         335|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  500|        113|    1|        113|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2             |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln309_phi_fu_604_p4  |    9|          2|   10|         20|
    |ap_phi_mux_phi_ln310_phi_fu_616_p4  |    9|          2|    4|          8|
    |ap_phi_mux_phi_ln311_phi_fu_628_p4  |    9|          2|    4|          8|
    |ap_phi_mux_phi_ln312_phi_fu_640_p4  |    9|          2|    4|          8|
    |ap_phi_mux_phi_ln319_phi_fu_652_p4  |    9|          2|   17|         34|
    |ap_phi_mux_phi_ln320_phi_fu_664_p4  |    9|          2|   13|         26|
    |ap_phi_mux_phi_ln321_phi_fu_676_p4  |    9|          2|    9|         18|
    |conv_kernel1_address0               |   15|          3|    4|         12|
    |conv_kernel1_ce0                    |   15|          3|    1|          3|
    |conv_kernel2_address0               |   15|          3|    4|         12|
    |conv_kernel2_ce0                    |   15|          3|    1|          3|
    |conv_kernel3_address0               |   15|          3|    4|         12|
    |conv_kernel3_ce0                    |   15|          3|    1|          3|
    |fc_hidden_layer1_address0           |   15|          3|   17|         51|
    |fc_hidden_layer3_address0           |   15|          3|    9|         27|
    |first_conv1_address0                |   15|          3|   10|         30|
    |first_conv1_ce0                     |   15|          3|    1|          3|
    |first_conv1_we0                     |    9|          2|    1|          2|
    |first_fc_0_address0                 |   15|          3|    8|         24|
    |first_relu_0_address0               |   15|          3|    8|         24|
    |flatten_conv_0_address0             |   15|          3|   10|         30|
    |grp_fu_885_p0                       |   21|          4|   32|        128|
    |grp_fu_892_p0                       |   21|          4|   32|        128|
    |grp_fu_892_p1                       |   21|          4|   32|        128|
    |grp_fu_899_p0                       |   15|          3|   32|         96|
    |grp_fu_904_p0                       |   15|          3|   32|         96|
    |i_0_i_reg_684                       |    9|          2|    5|         10|
    |input_matrix_blk_n_AR               |    9|          2|    1|          2|
    |input_matrix_blk_n_R                |    9|          2|    1|          2|
    |j_0_i110_reg_809                    |    9|          2|    6|         12|
    |j_0_i119_reg_820                    |    9|          2|    4|          8|
    |j_0_i89_reg_706                     |    9|          2|    8|         16|
    |j_0_i92_reg_752                     |    9|          2|    8|         16|
    |j_0_i99_reg_763                     |    9|          2|    6|         12|
    |j_0_i_reg_695                       |    9|          2|    5|         10|
    |k_0_i101_reg_787                    |    9|          2|    8|         16|
    |k_0_i121_reg_844                    |    9|          2|    6|         12|
    |k_0_i_reg_730                       |    9|          2|   10|         20|
    |m_axi_input_matrix_ARADDR           |   41|          8|   32|        256|
    |m_axi_input_matrix_ARLEN            |   33|          6|   32|        192|
    |mnist_data_address0                 |   15|          3|   10|         30|
    |mnist_data_ce0                      |   15|          3|    1|          3|
    |phi_ln309_reg_600                   |    9|          2|   10|         20|
    |phi_ln310_reg_612                   |    9|          2|    4|          8|
    |phi_ln311_reg_624                   |    9|          2|    4|          8|
    |phi_ln312_reg_636                   |    9|          2|    4|          8|
    |phi_ln319_reg_648                   |    9|          2|   17|         34|
    |phi_ln320_reg_660                   |    9|          2|   13|         26|
    |phi_ln321_reg_672                   |    9|          2|    9|         18|
    |phi_mul196_reg_798                  |    9|          2|   13|         26|
    |phi_mul_reg_741                     |    9|          2|   17|         34|
    |second_fc_0_address0                |   15|          3|    6|         18|
    |second_relu_0_address0              |   15|          3|    6|         18|
    |sencond_conv1_address0              |   15|          3|   10|         30|
    |sencond_conv1_ce0                   |   15|          3|    1|          3|
    |sencond_conv1_we0                   |    9|          2|    1|          2|
    |storemerge198_reg_774               |    9|          2|   32|         64|
    |storemerge199_reg_831               |    9|          2|   32|         64|
    |storemerge_reg_717                  |    9|          2|   32|         64|
    |third_conv1_address0                |   15|          3|   10|         30|
    |third_conv1_ce0                     |   15|          3|    1|          3|
    |third_conv1_we0                     |    9|          2|    1|          2|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 1414|        304|  681|       2172|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln309_reg_1647                 |   10|   0|   10|          0|
    |add_ln310_reg_1661                 |    4|   0|    4|          0|
    |add_ln311_reg_1675                 |    4|   0|    4|          0|
    |add_ln312_reg_1689                 |    4|   0|    4|          0|
    |add_ln319_reg_1703                 |   17|   0|   17|          0|
    |add_ln320_reg_1717                 |   13|   0|   13|          0|
    |add_ln321_reg_1731                 |    9|   0|    9|          0|
    |add_ln82_1_reg_1803                |   17|   0|   17|          0|
    |add_ln90_1_reg_1880                |   13|   0|   13|          0|
    |ap_CS_fsm                          |  112|   0|  112|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2            |    1|   0|    1|          0|
    |fc_hidden_layer1_loa_reg_1818      |   32|   0|   32|          0|
    |fc_hidden_layer2_loa_reg_1895      |   32|   0|   32|          0|
    |fc_hidden_layer3_loa_reg_1967      |   32|   0|   32|          0|
    |first_fc_0_addr_reg_1785           |    8|   0|    8|          0|
    |first_fc_0_load_reg_1841           |   32|   0|   32|          0|
    |first_relu_0_load_reg_1890         |   32|   0|   32|          0|
    |flatten_conv_0_load_reg_1813       |   32|   0|   32|          0|
    |grp_Conv2d1_fu_855_ap_start_reg    |    1|   0|    1|          0|
    |grp_Conv2d2_fu_865_ap_start_reg    |    1|   0|    1|          0|
    |grp_Conv2d3_fu_875_ap_start_reg    |    1|   0|    1|          0|
    |i_0_i_reg_684                      |    5|   0|    5|          0|
    |i_reg_1744                         |    5|   0|    5|          0|
    |icmp_ln309_reg_1643                |    1|   0|    1|          0|
    |icmp_ln309_reg_1643_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln310_reg_1657                |    1|   0|    1|          0|
    |icmp_ln310_reg_1657_pp1_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln311_reg_1671                |    1|   0|    1|          0|
    |icmp_ln311_reg_1671_pp2_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln312_reg_1685                |    1|   0|    1|          0|
    |icmp_ln312_reg_1685_pp3_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln319_reg_1699                |    1|   0|    1|          0|
    |icmp_ln319_reg_1699_pp4_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln320_reg_1713                |    1|   0|    1|          0|
    |icmp_ln320_reg_1713_pp5_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln321_reg_1727                |    1|   0|    1|          0|
    |icmp_ln321_reg_1727_pp6_iter1_reg  |    1|   0|    1|          0|
    |input_matrix_addr_1_1_reg_1722     |   32|   0|   32|          0|
    |input_matrix_addr_1_reg_1613       |   30|   0|   32|          2|
    |input_matrix_addr_2_1_reg_1708     |   32|   0|   32|          0|
    |input_matrix_addr_2_reg_1619       |   30|   0|   32|          2|
    |input_matrix_addr_3_1_reg_1694     |   32|   0|   32|          0|
    |input_matrix_addr_3_reg_1625       |   30|   0|   32|          2|
    |input_matrix_addr_4_1_reg_1680     |   32|   0|   32|          0|
    |input_matrix_addr_4_reg_1631       |   30|   0|   32|          2|
    |input_matrix_addr_5_1_reg_1666     |   32|   0|   32|          0|
    |input_matrix_addr_5_reg_1637       |   30|   0|   32|          2|
    |input_matrix_addr_6_1_reg_1652     |   32|   0|   32|          0|
    |input_matrix_addr_re_reg_1736      |   32|   0|   32|          0|
    |input_matrix_addr_reg_1607         |   30|   0|   32|          2|
    |j_0_i110_reg_809                   |    6|   0|    6|          0|
    |j_0_i119_reg_820                   |    4|   0|    4|          0|
    |j_0_i89_reg_706                    |    8|   0|    8|          0|
    |j_0_i92_reg_752                    |    8|   0|    8|          0|
    |j_0_i99_reg_763                    |    6|   0|    6|          0|
    |j_0_i_reg_695                      |    5|   0|    5|          0|
    |j_2_reg_1780                       |    8|   0|    8|          0|
    |j_6_reg_1826                       |    8|   0|    8|          0|
    |j_7_reg_1857                       |    6|   0|    6|          0|
    |j_8_reg_1903                       |    6|   0|    6|          0|
    |j_9_reg_1934                       |    4|   0|    4|          0|
    |j_reg_1757                         |    5|   0|    5|          0|
    |k_0_i101_reg_787                   |    8|   0|    8|          0|
    |k_0_i121_reg_844                   |    6|   0|    6|          0|
    |k_0_i_reg_730                      |   10|   0|   10|          0|
    |k_1_reg_1870                       |    8|   0|    8|          0|
    |k_2_reg_1947                       |    6|   0|    6|          0|
    |k_reg_1793                         |   10|   0|   10|          0|
    |outmlp_0_addr_reg_1939             |    4|   0|    4|          0|
    |phi_ln309_reg_600                  |   10|   0|   10|          0|
    |phi_ln309_reg_600_pp0_iter1_reg    |   10|   0|   10|          0|
    |phi_ln310_reg_612                  |    4|   0|    4|          0|
    |phi_ln310_reg_612_pp1_iter1_reg    |    4|   0|    4|          0|
    |phi_ln311_reg_624                  |    4|   0|    4|          0|
    |phi_ln311_reg_624_pp2_iter1_reg    |    4|   0|    4|          0|
    |phi_ln312_reg_636                  |    4|   0|    4|          0|
    |phi_ln312_reg_636_pp3_iter1_reg    |    4|   0|    4|          0|
    |phi_ln319_reg_648                  |   17|   0|   17|          0|
    |phi_ln319_reg_648_pp4_iter1_reg    |   17|   0|   17|          0|
    |phi_ln320_reg_660                  |   13|   0|   13|          0|
    |phi_ln320_reg_660_pp5_iter1_reg    |   13|   0|   13|          0|
    |phi_ln321_reg_672                  |    9|   0|    9|          0|
    |phi_ln321_reg_672_pp6_iter1_reg    |    9|   0|    9|          0|
    |phi_mul196_reg_798                 |   13|   0|   13|          0|
    |phi_mul_reg_741                    |   17|   0|   17|          0|
    |reg_914                            |   32|   0|   32|          0|
    |reg_926                            |   64|   0|   64|          0|
    |reg_931                            |   64|   0|   64|          0|
    |reg_936                            |   32|   0|   32|          0|
    |second_fc_0_addr_reg_1862          |    6|   0|    6|          0|
    |second_fc_0_load_reg_1918          |   32|   0|   32|          0|
    |second_relu_0_load_reg_1962        |   32|   0|   32|          0|
    |storemerge198_reg_774              |   32|   0|   32|          0|
    |storemerge199_reg_831              |   32|   0|   32|          0|
    |storemerge_reg_717                 |   32|   0|   32|          0|
    |sub_ln74_reg_1749                  |    8|   0|   11|          3|
    |zext_ln63_reg_1831                 |    8|   0|   64|         56|
    |zext_ln68_reg_1908                 |    6|   0|   64|         58|
    |zext_ln74_reg_1762                 |   32|   0|   64|         32|
    |zext_ln79_reg_1772                 |    8|   0|   17|          9|
    |zext_ln87_reg_1849                 |    6|   0|   13|          7|
    |zext_ln95_reg_1926                 |    4|   0|    7|          3|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1563|   0| 1743|        180|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       forward       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       forward       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       forward       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       forward       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       forward       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       forward       | return value |
|m_axi_input_matrix_AWVALID   | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWREADY   |  in |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWADDR    | out |   32|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWID      | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWLEN     | out |   32|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWSIZE    | out |    3|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWBURST   | out |    2|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWLOCK    | out |    2|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWCACHE   | out |    4|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWPROT    | out |    3|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWQOS     | out |    4|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWREGION  | out |    4|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_AWUSER    | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_WVALID    | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_WREADY    |  in |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_WDATA     | out |   32|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_WSTRB     | out |    4|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_WLAST     | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_WID       | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_WUSER     | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARVALID   | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARREADY   |  in |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARADDR    | out |   32|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARID      | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARLEN     | out |   32|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARSIZE    | out |    3|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARBURST   | out |    2|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARLOCK    | out |    2|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARCACHE   | out |    4|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARPROT    | out |    3|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARQOS     | out |    4|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARREGION  | out |    4|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_ARUSER    | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_RVALID    |  in |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_RREADY    | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_RDATA     |  in |   32|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_RLAST     |  in |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_RID       |  in |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_RUSER     |  in |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_RRESP     |  in |    2|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_BVALID    |  in |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_BREADY    | out |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_BRESP     |  in |    2|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_BID       |  in |    1|    m_axi   |     input_matrix    |    pointer   |
|m_axi_input_matrix_BUSER     |  in |    1|    m_axi   |     input_matrix    |    pointer   |
|input_matrix_offset          |  in |   30|   ap_none  | input_matrix_offset |    scalar    |
|conv1_offset                 |  in |   30|   ap_none  |     conv1_offset    |    scalar    |
|conv2_offset                 |  in |   30|   ap_none  |     conv2_offset    |    scalar    |
|conv3_offset                 |  in |   30|   ap_none  |     conv3_offset    |    scalar    |
|fc1_offset                   |  in |   30|   ap_none  |      fc1_offset     |    scalar    |
|fc2_offset                   |  in |   30|   ap_none  |      fc2_offset     |    scalar    |
|fc3_offset                   |  in |   30|   ap_none  |      fc3_offset     |    scalar    |
|mnist_data_address0          | out |   10|  ap_memory |      mnist_data     |     array    |
|mnist_data_ce0               | out |    1|  ap_memory |      mnist_data     |     array    |
|mnist_data_we0               | out |    1|  ap_memory |      mnist_data     |     array    |
|mnist_data_d0                | out |   32|  ap_memory |      mnist_data     |     array    |
|mnist_data_q0                |  in |   32|  ap_memory |      mnist_data     |     array    |
|conv_kernel1_address0        | out |    4|  ap_memory |     conv_kernel1    |     array    |
|conv_kernel1_ce0             | out |    1|  ap_memory |     conv_kernel1    |     array    |
|conv_kernel1_we0             | out |    1|  ap_memory |     conv_kernel1    |     array    |
|conv_kernel1_d0              | out |   32|  ap_memory |     conv_kernel1    |     array    |
|conv_kernel1_q0              |  in |   32|  ap_memory |     conv_kernel1    |     array    |
|conv_kernel2_address0        | out |    4|  ap_memory |     conv_kernel2    |     array    |
|conv_kernel2_ce0             | out |    1|  ap_memory |     conv_kernel2    |     array    |
|conv_kernel2_we0             | out |    1|  ap_memory |     conv_kernel2    |     array    |
|conv_kernel2_d0              | out |   32|  ap_memory |     conv_kernel2    |     array    |
|conv_kernel2_q0              |  in |   32|  ap_memory |     conv_kernel2    |     array    |
|conv_kernel3_address0        | out |    4|  ap_memory |     conv_kernel3    |     array    |
|conv_kernel3_ce0             | out |    1|  ap_memory |     conv_kernel3    |     array    |
|conv_kernel3_we0             | out |    1|  ap_memory |     conv_kernel3    |     array    |
|conv_kernel3_d0              | out |   32|  ap_memory |     conv_kernel3    |     array    |
|conv_kernel3_q0              |  in |   32|  ap_memory |     conv_kernel3    |     array    |
|first_conv1_address0         | out |   10|  ap_memory |     first_conv1     |     array    |
|first_conv1_ce0              | out |    1|  ap_memory |     first_conv1     |     array    |
|first_conv1_we0              | out |    1|  ap_memory |     first_conv1     |     array    |
|first_conv1_d0               | out |   32|  ap_memory |     first_conv1     |     array    |
|first_conv1_q0               |  in |   32|  ap_memory |     first_conv1     |     array    |
|sencond_conv1_address0       | out |   10|  ap_memory |    sencond_conv1    |     array    |
|sencond_conv1_ce0            | out |    1|  ap_memory |    sencond_conv1    |     array    |
|sencond_conv1_we0            | out |    1|  ap_memory |    sencond_conv1    |     array    |
|sencond_conv1_d0             | out |   32|  ap_memory |    sencond_conv1    |     array    |
|sencond_conv1_q0             |  in |   32|  ap_memory |    sencond_conv1    |     array    |
|fc_hidden_layer1_address0    | out |   17|  ap_memory |   fc_hidden_layer1  |     array    |
|fc_hidden_layer1_ce0         | out |    1|  ap_memory |   fc_hidden_layer1  |     array    |
|fc_hidden_layer1_we0         | out |    1|  ap_memory |   fc_hidden_layer1  |     array    |
|fc_hidden_layer1_d0          | out |   32|  ap_memory |   fc_hidden_layer1  |     array    |
|fc_hidden_layer1_q0          |  in |   32|  ap_memory |   fc_hidden_layer1  |     array    |
|fc_hidden_layer2_address0    | out |   13|  ap_memory |   fc_hidden_layer2  |     array    |
|fc_hidden_layer2_ce0         | out |    1|  ap_memory |   fc_hidden_layer2  |     array    |
|fc_hidden_layer2_q0          |  in |   32|  ap_memory |   fc_hidden_layer2  |     array    |
|fc_hidden_layer2_address1    | out |   13|  ap_memory |   fc_hidden_layer2  |     array    |
|fc_hidden_layer2_ce1         | out |    1|  ap_memory |   fc_hidden_layer2  |     array    |
|fc_hidden_layer2_we1         | out |    1|  ap_memory |   fc_hidden_layer2  |     array    |
|fc_hidden_layer2_d1          | out |   32|  ap_memory |   fc_hidden_layer2  |     array    |
|fc_hidden_layer3_address0    | out |    9|  ap_memory |   fc_hidden_layer3  |     array    |
|fc_hidden_layer3_ce0         | out |    1|  ap_memory |   fc_hidden_layer3  |     array    |
|fc_hidden_layer3_we0         | out |    1|  ap_memory |   fc_hidden_layer3  |     array    |
|fc_hidden_layer3_d0          | out |   32|  ap_memory |   fc_hidden_layer3  |     array    |
|fc_hidden_layer3_q0          |  in |   32|  ap_memory |   fc_hidden_layer3  |     array    |
|flatten_conv_0_address0      | out |   10|  ap_memory |    flatten_conv_0   |     array    |
|flatten_conv_0_ce0           | out |    1|  ap_memory |    flatten_conv_0   |     array    |
|flatten_conv_0_we0           | out |    1|  ap_memory |    flatten_conv_0   |     array    |
|flatten_conv_0_d0            | out |   32|  ap_memory |    flatten_conv_0   |     array    |
|flatten_conv_0_q0            |  in |   32|  ap_memory |    flatten_conv_0   |     array    |
|first_fc_0_address0          | out |    8|  ap_memory |      first_fc_0     |     array    |
|first_fc_0_ce0               | out |    1|  ap_memory |      first_fc_0     |     array    |
|first_fc_0_we0               | out |    1|  ap_memory |      first_fc_0     |     array    |
|first_fc_0_d0                | out |   32|  ap_memory |      first_fc_0     |     array    |
|first_fc_0_q0                |  in |   32|  ap_memory |      first_fc_0     |     array    |
|first_relu_0_address0        | out |    8|  ap_memory |     first_relu_0    |     array    |
|first_relu_0_ce0             | out |    1|  ap_memory |     first_relu_0    |     array    |
|first_relu_0_we0             | out |    1|  ap_memory |     first_relu_0    |     array    |
|first_relu_0_d0              | out |   32|  ap_memory |     first_relu_0    |     array    |
|first_relu_0_q0              |  in |   32|  ap_memory |     first_relu_0    |     array    |
|second_fc_0_address0         | out |    6|  ap_memory |     second_fc_0     |     array    |
|second_fc_0_ce0              | out |    1|  ap_memory |     second_fc_0     |     array    |
|second_fc_0_we0              | out |    1|  ap_memory |     second_fc_0     |     array    |
|second_fc_0_d0               | out |   32|  ap_memory |     second_fc_0     |     array    |
|second_fc_0_q0               |  in |   32|  ap_memory |     second_fc_0     |     array    |
|second_relu_0_address0       | out |    6|  ap_memory |    second_relu_0    |     array    |
|second_relu_0_ce0            | out |    1|  ap_memory |    second_relu_0    |     array    |
|second_relu_0_we0            | out |    1|  ap_memory |    second_relu_0    |     array    |
|second_relu_0_d0             | out |   32|  ap_memory |    second_relu_0    |     array    |
|second_relu_0_q0             |  in |   32|  ap_memory |    second_relu_0    |     array    |
|outmlp_0_address0            | out |    4|  ap_memory |       outmlp_0      |     array    |
|outmlp_0_ce0                 | out |    1|  ap_memory |       outmlp_0      |     array    |
|outmlp_0_we0                 | out |    1|  ap_memory |       outmlp_0      |     array    |
|outmlp_0_d0                  | out |   32|  ap_memory |       outmlp_0      |     array    |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 126
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 18 19 20 }
  Pipeline-2 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-3 : II = 1, D = 3, States = { 38 39 40 }
  Pipeline-4 : II = 1, D = 3, States = { 48 49 50 }
  Pipeline-5 : II = 1, D = 3, States = { 58 59 60 }
  Pipeline-6 : II = 1, D = 3, States = { 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 21 19 
19 --> 20 
20 --> 18 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 41 39 
39 --> 40 
40 --> 38 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 51 49 
49 --> 50 
50 --> 48 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 61 59 
59 --> 60 
60 --> 58 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 71 69 
69 --> 70 
70 --> 68 
71 --> 72 
72 --> 73 75 
73 --> 74 72 
74 --> 73 
75 --> 76 85 
76 --> 77 75 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 76 
85 --> 86 96 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 85 
96 --> 97 106 
97 --> 98 96 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 97 
106 --> 107 117 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 106 
117 --> 118 
118 --> 119 117 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 118 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%input_matrix_offset_s = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input_matrix_offset)" [f_b_0/forw_back.c:308]   --->   Operation 127 'read' 'input_matrix_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln308_6 = zext i30 %input_matrix_offset_s to i64" [f_b_0/forw_back.c:308]   --->   Operation 128 'zext' 'zext_ln308_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%input_matrix_addr_6 = getelementptr float* %input_matrix, i64 %zext_ln308_6" [f_b_0/forw_back.c:308]   --->   Operation 129 'getelementptr' 'input_matrix_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [7/7] (8.75ns)   --->   "%input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)" [f_b_0/forw_back.c:309]   --->   Operation 130 'readreq' 'input_matrix_addr_6_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 131 [6/7] (8.75ns)   --->   "%input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)" [f_b_0/forw_back.c:309]   --->   Operation 131 'readreq' 'input_matrix_addr_6_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 132 [5/7] (8.75ns)   --->   "%input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)" [f_b_0/forw_back.c:309]   --->   Operation 132 'readreq' 'input_matrix_addr_6_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 133 [4/7] (8.75ns)   --->   "%input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)" [f_b_0/forw_back.c:309]   --->   Operation 133 'readreq' 'input_matrix_addr_6_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 134 [3/7] (8.75ns)   --->   "%input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)" [f_b_0/forw_back.c:309]   --->   Operation 134 'readreq' 'input_matrix_addr_6_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 135 [2/7] (8.75ns)   --->   "%input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)" [f_b_0/forw_back.c:309]   --->   Operation 135 'readreq' 'input_matrix_addr_6_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%fc3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc3_offset)" [f_b_0/forw_back.c:308]   --->   Operation 136 'read' 'fc3_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%fc2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc2_offset)" [f_b_0/forw_back.c:308]   --->   Operation 137 'read' 'fc2_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%fc1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc1_offset)" [f_b_0/forw_back.c:308]   --->   Operation 138 'read' 'fc1_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%conv3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv3_offset)" [f_b_0/forw_back.c:308]   --->   Operation 139 'read' 'conv3_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%conv2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv2_offset)" [f_b_0/forw_back.c:308]   --->   Operation 140 'read' 'conv2_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%conv1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv1_offset)" [f_b_0/forw_back.c:308]   --->   Operation 141 'read' 'conv1_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i30 %fc3_offset_read to i64" [f_b_0/forw_back.c:308]   --->   Operation 142 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr float* %input_matrix, i64 %zext_ln308" [f_b_0/forw_back.c:308]   --->   Operation 143 'getelementptr' 'input_matrix_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln308_1 = zext i30 %fc2_offset_read to i64" [f_b_0/forw_back.c:308]   --->   Operation 144 'zext' 'zext_ln308_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%input_matrix_addr_1 = getelementptr float* %input_matrix, i64 %zext_ln308_1" [f_b_0/forw_back.c:308]   --->   Operation 145 'getelementptr' 'input_matrix_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln308_2 = zext i30 %fc1_offset_read to i64" [f_b_0/forw_back.c:308]   --->   Operation 146 'zext' 'zext_ln308_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%input_matrix_addr_2 = getelementptr float* %input_matrix, i64 %zext_ln308_2" [f_b_0/forw_back.c:308]   --->   Operation 147 'getelementptr' 'input_matrix_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln308_3 = zext i30 %conv3_offset_read to i64" [f_b_0/forw_back.c:308]   --->   Operation 148 'zext' 'zext_ln308_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%input_matrix_addr_3 = getelementptr float* %input_matrix, i64 %zext_ln308_3" [f_b_0/forw_back.c:308]   --->   Operation 149 'getelementptr' 'input_matrix_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln308_4 = zext i30 %conv2_offset_read to i64" [f_b_0/forw_back.c:308]   --->   Operation 150 'zext' 'zext_ln308_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%input_matrix_addr_4 = getelementptr float* %input_matrix, i64 %zext_ln308_4" [f_b_0/forw_back.c:308]   --->   Operation 151 'getelementptr' 'input_matrix_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln308_5 = zext i30 %conv1_offset_read to i64" [f_b_0/forw_back.c:308]   --->   Operation 152 'zext' 'zext_ln308_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%input_matrix_addr_5 = getelementptr float* %input_matrix, i64 %zext_ln308_5" [f_b_0/forw_back.c:308]   --->   Operation 153 'getelementptr' 'input_matrix_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:309]   --->   Operation 161 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/7] (8.75ns)   --->   "%input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)" [f_b_0/forw_back.c:309]   --->   Operation 162 'readreq' 'input_matrix_addr_6_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 163 [1/1] (0.75ns)   --->   "br label %burst.rd.header" [f_b_0/forw_back.c:309]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.75>

State 8 <SV = 7> <Delay = 0.93>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%phi_ln309 = phi i10 [ 0, %0 ], [ %add_ln309, %burstread.region ]" [f_b_0/forw_back.c:309]   --->   Operation 164 'phi' 'phi_ln309' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.85ns)   --->   "%icmp_ln309 = icmp eq i10 %phi_ln309, -124" [f_b_0/forw_back.c:309]   --->   Operation 165 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900) nounwind"   --->   Operation 166 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.93ns)   --->   "%add_ln309 = add i10 %phi_ln309, 1" [f_b_0/forw_back.c:309]   --->   Operation 167 'add' 'add_ln309' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln309, label %burst.rd.header7.preheader, label %burstread.region" [f_b_0/forw_back.c:309]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 169 [1/1] (8.75ns)   --->   "%input_matrix_addr_6_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_6)" [f_b_0/forw_back.c:309]   --->   Operation 169 'read' 'input_matrix_addr_6_1' <Predicate = (!icmp_ln309)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.35>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_0/forw_back.c:309]   --->   Operation 170 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:309]   --->   Operation 171 'specpipeline' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @memcpy_OC_mnist_data)" [f_b_0/forw_back.c:309]   --->   Operation 172 'specloopname' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i10 %phi_ln309 to i64" [f_b_0/forw_back.c:309]   --->   Operation 173 'zext' 'zext_ln309' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%mnist_data_addr = getelementptr [900 x float]* @mnist_data, i64 0, i64 %zext_ln309" [f_b_0/forw_back.c:309]   --->   Operation 174 'getelementptr' 'mnist_data_addr' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (1.35ns)   --->   "store float %input_matrix_addr_6_1, float* %mnist_data_addr, align 4" [f_b_0/forw_back.c:309]   --->   Operation 175 'store' <Predicate = (!icmp_ln309)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [f_b_0/forw_back.c:309]   --->   Operation 176 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [f_b_0/forw_back.c:309]   --->   Operation 177 'br' <Predicate = (!icmp_ln309)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 8.75>
ST_11 : Operation 178 [7/7] (8.75ns)   --->   "%input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)" [f_b_0/forw_back.c:310]   --->   Operation 178 'readreq' 'input_matrix_addr_5_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 179 [6/7] (8.75ns)   --->   "%input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)" [f_b_0/forw_back.c:310]   --->   Operation 179 'readreq' 'input_matrix_addr_5_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 180 [5/7] (8.75ns)   --->   "%input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)" [f_b_0/forw_back.c:310]   --->   Operation 180 'readreq' 'input_matrix_addr_5_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 181 [4/7] (8.75ns)   --->   "%input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)" [f_b_0/forw_back.c:310]   --->   Operation 181 'readreq' 'input_matrix_addr_5_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 182 [3/7] (8.75ns)   --->   "%input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)" [f_b_0/forw_back.c:310]   --->   Operation 182 'readreq' 'input_matrix_addr_5_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 183 [2/7] (8.75ns)   --->   "%input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)" [f_b_0/forw_back.c:310]   --->   Operation 183 'readreq' 'input_matrix_addr_5_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 184 [1/7] (8.75ns)   --->   "%input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)" [f_b_0/forw_back.c:310]   --->   Operation 184 'readreq' 'input_matrix_addr_5_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 185 [1/1] (0.75ns)   --->   "br label %burst.rd.header7" [f_b_0/forw_back.c:310]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.75>

State 18 <SV = 15> <Delay = 0.88>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%phi_ln310 = phi i4 [ %add_ln310, %burstread.region1 ], [ 0, %burst.rd.header7.preheader ]" [f_b_0/forw_back.c:310]   --->   Operation 186 'phi' 'phi_ln310' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.88ns)   --->   "%icmp_ln310 = icmp eq i4 %phi_ln310, -7" [f_b_0/forw_back.c:310]   --->   Operation 187 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 188 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.86ns)   --->   "%add_ln310 = add i4 %phi_ln310, 1" [f_b_0/forw_back.c:310]   --->   Operation 189 'add' 'add_ln310' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln310, label %burst.rd.header20.preheader, label %burstread.region1" [f_b_0/forw_back.c:310]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 16> <Delay = 8.75>
ST_19 : Operation 191 [1/1] (8.75ns)   --->   "%input_matrix_addr_5_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_5)" [f_b_0/forw_back.c:310]   --->   Operation 191 'read' 'input_matrix_addr_5_1' <Predicate = (!icmp_ln310)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 0.79>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_0/forw_back.c:310]   --->   Operation 192 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:310]   --->   Operation 193 'specpipeline' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv_kerne_2)" [f_b_0/forw_back.c:310]   --->   Operation 194 'specloopname' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i4 %phi_ln310 to i64" [f_b_0/forw_back.c:310]   --->   Operation 195 'zext' 'zext_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%conv_kernel1_addr = getelementptr [9 x float]* @conv_kernel1, i64 0, i64 %zext_ln310" [f_b_0/forw_back.c:310]   --->   Operation 196 'getelementptr' 'conv_kernel1_addr' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.79ns)   --->   "store float %input_matrix_addr_5_1, float* %conv_kernel1_addr, align 4" [f_b_0/forw_back.c:310]   --->   Operation 197 'store' <Predicate = (!icmp_ln310)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [f_b_0/forw_back.c:310]   --->   Operation 198 'specregionend' 'burstread_rend17' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "br label %burst.rd.header7" [f_b_0/forw_back.c:310]   --->   Operation 199 'br' <Predicate = (!icmp_ln310)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 200 [7/7] (8.75ns)   --->   "%input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)" [f_b_0/forw_back.c:311]   --->   Operation 200 'readreq' 'input_matrix_addr_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 201 [6/7] (8.75ns)   --->   "%input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)" [f_b_0/forw_back.c:311]   --->   Operation 201 'readreq' 'input_matrix_addr_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 8.75>
ST_23 : Operation 202 [5/7] (8.75ns)   --->   "%input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)" [f_b_0/forw_back.c:311]   --->   Operation 202 'readreq' 'input_matrix_addr_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 8.75>
ST_24 : Operation 203 [4/7] (8.75ns)   --->   "%input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)" [f_b_0/forw_back.c:311]   --->   Operation 203 'readreq' 'input_matrix_addr_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 8.75>
ST_25 : Operation 204 [3/7] (8.75ns)   --->   "%input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)" [f_b_0/forw_back.c:311]   --->   Operation 204 'readreq' 'input_matrix_addr_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 8.75>
ST_26 : Operation 205 [2/7] (8.75ns)   --->   "%input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)" [f_b_0/forw_back.c:311]   --->   Operation 205 'readreq' 'input_matrix_addr_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 8.75>
ST_27 : Operation 206 [1/7] (8.75ns)   --->   "%input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)" [f_b_0/forw_back.c:311]   --->   Operation 206 'readreq' 'input_matrix_addr_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 207 [1/1] (0.75ns)   --->   "br label %burst.rd.header20" [f_b_0/forw_back.c:311]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.75>

State 28 <SV = 23> <Delay = 0.88>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%phi_ln311 = phi i4 [ %add_ln311, %burstread.region2 ], [ 0, %burst.rd.header20.preheader ]" [f_b_0/forw_back.c:311]   --->   Operation 208 'phi' 'phi_ln311' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (0.88ns)   --->   "%icmp_ln311 = icmp eq i4 %phi_ln311, -7" [f_b_0/forw_back.c:311]   --->   Operation 209 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 210 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.86ns)   --->   "%add_ln311 = add i4 %phi_ln311, 1" [f_b_0/forw_back.c:311]   --->   Operation 211 'add' 'add_ln311' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %icmp_ln311, label %burst.rd.header33.preheader, label %burstread.region2" [f_b_0/forw_back.c:311]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 24> <Delay = 8.75>
ST_29 : Operation 213 [1/1] (8.75ns)   --->   "%input_matrix_addr_4_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_4)" [f_b_0/forw_back.c:311]   --->   Operation 213 'read' 'input_matrix_addr_4_1' <Predicate = (!icmp_ln311)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 0.79>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_0/forw_back.c:311]   --->   Operation 214 'specregionbegin' 'burstread_rbegin2' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:311]   --->   Operation 215 'specpipeline' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_30 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv_kerne_1)" [f_b_0/forw_back.c:311]   --->   Operation 216 'specloopname' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i4 %phi_ln311 to i64" [f_b_0/forw_back.c:311]   --->   Operation 217 'zext' 'zext_ln311' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_30 : Operation 218 [1/1] (0.00ns)   --->   "%conv_kernel2_addr = getelementptr [9 x float]* @conv_kernel2, i64 0, i64 %zext_ln311" [f_b_0/forw_back.c:311]   --->   Operation 218 'getelementptr' 'conv_kernel2_addr' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_30 : Operation 219 [1/1] (0.79ns)   --->   "store float %input_matrix_addr_4_1, float* %conv_kernel2_addr, align 4" [f_b_0/forw_back.c:311]   --->   Operation 219 'store' <Predicate = (!icmp_ln311)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_30 : Operation 220 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [f_b_0/forw_back.c:311]   --->   Operation 220 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_30 : Operation 221 [1/1] (0.00ns)   --->   "br label %burst.rd.header20" [f_b_0/forw_back.c:311]   --->   Operation 221 'br' <Predicate = (!icmp_ln311)> <Delay = 0.00>

State 31 <SV = 24> <Delay = 8.75>
ST_31 : Operation 222 [7/7] (8.75ns)   --->   "%input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)" [f_b_0/forw_back.c:312]   --->   Operation 222 'readreq' 'input_matrix_addr_3_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 25> <Delay = 8.75>
ST_32 : Operation 223 [6/7] (8.75ns)   --->   "%input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)" [f_b_0/forw_back.c:312]   --->   Operation 223 'readreq' 'input_matrix_addr_3_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 26> <Delay = 8.75>
ST_33 : Operation 224 [5/7] (8.75ns)   --->   "%input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)" [f_b_0/forw_back.c:312]   --->   Operation 224 'readreq' 'input_matrix_addr_3_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 27> <Delay = 8.75>
ST_34 : Operation 225 [4/7] (8.75ns)   --->   "%input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)" [f_b_0/forw_back.c:312]   --->   Operation 225 'readreq' 'input_matrix_addr_3_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 28> <Delay = 8.75>
ST_35 : Operation 226 [3/7] (8.75ns)   --->   "%input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)" [f_b_0/forw_back.c:312]   --->   Operation 226 'readreq' 'input_matrix_addr_3_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 29> <Delay = 8.75>
ST_36 : Operation 227 [2/7] (8.75ns)   --->   "%input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)" [f_b_0/forw_back.c:312]   --->   Operation 227 'readreq' 'input_matrix_addr_3_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 30> <Delay = 8.75>
ST_37 : Operation 228 [1/7] (8.75ns)   --->   "%input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)" [f_b_0/forw_back.c:312]   --->   Operation 228 'readreq' 'input_matrix_addr_3_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 229 [1/1] (0.75ns)   --->   "br label %burst.rd.header33" [f_b_0/forw_back.c:312]   --->   Operation 229 'br' <Predicate = true> <Delay = 0.75>

State 38 <SV = 31> <Delay = 0.88>
ST_38 : Operation 230 [1/1] (0.00ns)   --->   "%phi_ln312 = phi i4 [ %add_ln312, %burstread.region3 ], [ 0, %burst.rd.header33.preheader ]" [f_b_0/forw_back.c:312]   --->   Operation 230 'phi' 'phi_ln312' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 231 [1/1] (0.88ns)   --->   "%icmp_ln312 = icmp eq i4 %phi_ln312, -7" [f_b_0/forw_back.c:312]   --->   Operation 231 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 232 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 232 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 233 [1/1] (0.86ns)   --->   "%add_ln312 = add i4 %phi_ln312, 1" [f_b_0/forw_back.c:312]   --->   Operation 233 'add' 'add_ln312' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln312, label %burst.rd.end32, label %burstread.region3" [f_b_0/forw_back.c:312]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 32> <Delay = 8.75>
ST_39 : Operation 235 [1/1] (8.75ns)   --->   "%input_matrix_addr_3_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_3)" [f_b_0/forw_back.c:312]   --->   Operation 235 'read' 'input_matrix_addr_3_1' <Predicate = (!icmp_ln312)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 33> <Delay = 0.79>
ST_40 : Operation 236 [1/1] (0.00ns)   --->   "%burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_0/forw_back.c:312]   --->   Operation 236 'specregionbegin' 'burstread_rbegin3' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_40 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:312]   --->   Operation 237 'specpipeline' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_40 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv_kerne)" [f_b_0/forw_back.c:312]   --->   Operation 238 'specloopname' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_40 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln312 = zext i4 %phi_ln312 to i64" [f_b_0/forw_back.c:312]   --->   Operation 239 'zext' 'zext_ln312' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_40 : Operation 240 [1/1] (0.00ns)   --->   "%conv_kernel3_addr = getelementptr [9 x float]* @conv_kernel3, i64 0, i64 %zext_ln312" [f_b_0/forw_back.c:312]   --->   Operation 240 'getelementptr' 'conv_kernel3_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_40 : Operation 241 [1/1] (0.79ns)   --->   "store float %input_matrix_addr_3_1, float* %conv_kernel3_addr, align 4" [f_b_0/forw_back.c:312]   --->   Operation 241 'store' <Predicate = (!icmp_ln312)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "%burstread_rend43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind" [f_b_0/forw_back.c:312]   --->   Operation 242 'specregionend' 'burstread_rend43' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_40 : Operation 243 [1/1] (0.00ns)   --->   "br label %burst.rd.header33" [f_b_0/forw_back.c:312]   --->   Operation 243 'br' <Predicate = (!icmp_ln312)> <Delay = 0.00>

State 41 <SV = 32> <Delay = 8.75>
ST_41 : Operation 244 [7/7] (8.75ns)   --->   "%input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)" [f_b_0/forw_back.c:319]   --->   Operation 244 'readreq' 'input_matrix_addr_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 33> <Delay = 8.75>
ST_42 : Operation 245 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d1([900 x float]* @mnist_data, [9 x float]* @conv_kernel1, [784 x float]* @first_conv1) nounwind" [f_b_0/forw_back.c:314]   --->   Operation 245 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 246 [6/7] (8.75ns)   --->   "%input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)" [f_b_0/forw_back.c:319]   --->   Operation 246 'readreq' 'input_matrix_addr_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 34> <Delay = 8.75>
ST_43 : Operation 247 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d1([900 x float]* @mnist_data, [9 x float]* @conv_kernel1, [784 x float]* @first_conv1) nounwind" [f_b_0/forw_back.c:314]   --->   Operation 247 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 248 [5/7] (8.75ns)   --->   "%input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)" [f_b_0/forw_back.c:319]   --->   Operation 248 'readreq' 'input_matrix_addr_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 35> <Delay = 8.75>
ST_44 : Operation 249 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d2([784 x float]* @first_conv1, [9 x float]* @conv_kernel2, [676 x float]* @sencond_conv1) nounwind" [f_b_0/forw_back.c:315]   --->   Operation 249 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 250 [4/7] (8.75ns)   --->   "%input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)" [f_b_0/forw_back.c:319]   --->   Operation 250 'readreq' 'input_matrix_addr_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 36> <Delay = 8.75>
ST_45 : Operation 251 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d2([784 x float]* @first_conv1, [9 x float]* @conv_kernel2, [676 x float]* @sencond_conv1) nounwind" [f_b_0/forw_back.c:315]   --->   Operation 251 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 252 [3/7] (8.75ns)   --->   "%input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)" [f_b_0/forw_back.c:319]   --->   Operation 252 'readreq' 'input_matrix_addr_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 37> <Delay = 8.75>
ST_46 : Operation 253 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d3([676 x float]* @sencond_conv1, [9 x float]* @conv_kernel3, [576 x float]* @third_conv1) nounwind" [f_b_0/forw_back.c:316]   --->   Operation 253 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 254 [2/7] (8.75ns)   --->   "%input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)" [f_b_0/forw_back.c:319]   --->   Operation 254 'readreq' 'input_matrix_addr_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 38> <Delay = 8.75>
ST_47 : Operation 255 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d3([676 x float]* @sencond_conv1, [9 x float]* @conv_kernel3, [576 x float]* @third_conv1) nounwind" [f_b_0/forw_back.c:316]   --->   Operation 255 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 256 [1/7] (8.75ns)   --->   "%input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)" [f_b_0/forw_back.c:319]   --->   Operation 256 'readreq' 'input_matrix_addr_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 257 [1/1] (0.75ns)   --->   "br label %burst.rd.header46" [f_b_0/forw_back.c:319]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.75>

State 48 <SV = 39> <Delay = 1.02>
ST_48 : Operation 258 [1/1] (0.00ns)   --->   "%phi_ln319 = phi i17 [ 0, %burst.rd.end32 ], [ %add_ln319, %burstread.region4 ]" [f_b_0/forw_back.c:319]   --->   Operation 258 'phi' 'phi_ln319' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 259 [1/1] (0.88ns)   --->   "%icmp_ln319 = icmp eq i17 %phi_ln319, -27392" [f_b_0/forw_back.c:319]   --->   Operation 259 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 260 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind"   --->   Operation 260 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 261 [1/1] (1.02ns)   --->   "%add_ln319 = add i17 %phi_ln319, 1" [f_b_0/forw_back.c:319]   --->   Operation 261 'add' 'add_ln319' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %icmp_ln319, label %burst.rd.header59.preheader, label %burstread.region4" [f_b_0/forw_back.c:319]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 40> <Delay = 8.75>
ST_49 : Operation 263 [1/1] (8.75ns)   --->   "%input_matrix_addr_2_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_2)" [f_b_0/forw_back.c:319]   --->   Operation 263 'read' 'input_matrix_addr_2_1' <Predicate = (!icmp_ln319)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 41> <Delay = 1.35>
ST_50 : Operation 264 [1/1] (0.00ns)   --->   "%burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_0/forw_back.c:319]   --->   Operation 264 'specregionbegin' 'burstread_rbegin4' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_50 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:319]   --->   Operation 265 'specpipeline' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_50 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc_hidden_2)" [f_b_0/forw_back.c:319]   --->   Operation 266 'specloopname' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_50 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i17 %phi_ln319 to i64" [f_b_0/forw_back.c:319]   --->   Operation 267 'zext' 'zext_ln319' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_50 : Operation 268 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln319" [f_b_0/forw_back.c:319]   --->   Operation 268 'getelementptr' 'fc_hidden_layer1_add' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_50 : Operation 269 [1/1] (1.35ns)   --->   "store float %input_matrix_addr_2_1, float* %fc_hidden_layer1_add, align 4" [f_b_0/forw_back.c:319]   --->   Operation 269 'store' <Predicate = (!icmp_ln319)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_50 : Operation 270 [1/1] (0.00ns)   --->   "%burstread_rend56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind" [f_b_0/forw_back.c:319]   --->   Operation 270 'specregionend' 'burstread_rend56' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_50 : Operation 271 [1/1] (0.00ns)   --->   "br label %burst.rd.header46" [f_b_0/forw_back.c:319]   --->   Operation 271 'br' <Predicate = (!icmp_ln319)> <Delay = 0.00>

State 51 <SV = 40> <Delay = 8.75>
ST_51 : Operation 272 [7/7] (8.75ns)   --->   "%input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)" [f_b_0/forw_back.c:320]   --->   Operation 272 'readreq' 'input_matrix_addr_1_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 41> <Delay = 8.75>
ST_52 : Operation 273 [6/7] (8.75ns)   --->   "%input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)" [f_b_0/forw_back.c:320]   --->   Operation 273 'readreq' 'input_matrix_addr_1_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 42> <Delay = 8.75>
ST_53 : Operation 274 [5/7] (8.75ns)   --->   "%input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)" [f_b_0/forw_back.c:320]   --->   Operation 274 'readreq' 'input_matrix_addr_1_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 43> <Delay = 8.75>
ST_54 : Operation 275 [4/7] (8.75ns)   --->   "%input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)" [f_b_0/forw_back.c:320]   --->   Operation 275 'readreq' 'input_matrix_addr_1_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 44> <Delay = 8.75>
ST_55 : Operation 276 [3/7] (8.75ns)   --->   "%input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)" [f_b_0/forw_back.c:320]   --->   Operation 276 'readreq' 'input_matrix_addr_1_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 45> <Delay = 8.75>
ST_56 : Operation 277 [2/7] (8.75ns)   --->   "%input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)" [f_b_0/forw_back.c:320]   --->   Operation 277 'readreq' 'input_matrix_addr_1_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 46> <Delay = 8.75>
ST_57 : Operation 278 [1/7] (8.75ns)   --->   "%input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)" [f_b_0/forw_back.c:320]   --->   Operation 278 'readreq' 'input_matrix_addr_1_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 279 [1/1] (0.75ns)   --->   "br label %burst.rd.header59" [f_b_0/forw_back.c:320]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.75>

State 58 <SV = 47> <Delay = 0.97>
ST_58 : Operation 280 [1/1] (0.00ns)   --->   "%phi_ln320 = phi i13 [ %add_ln320, %burstread.region5 ], [ 0, %burst.rd.header59.preheader ]" [f_b_0/forw_back.c:320]   --->   Operation 280 'phi' 'phi_ln320' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 281 [1/1] (0.86ns)   --->   "%icmp_ln320 = icmp eq i13 %phi_ln320, -92" [f_b_0/forw_back.c:320]   --->   Operation 281 'icmp' 'icmp_ln320' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 282 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8100, i64 8100, i64 8100) nounwind"   --->   Operation 282 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 283 [1/1] (0.97ns)   --->   "%add_ln320 = add i13 %phi_ln320, 1" [f_b_0/forw_back.c:320]   --->   Operation 283 'add' 'add_ln320' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 284 [1/1] (0.00ns)   --->   "br i1 %icmp_ln320, label %burst.rd.header72.preheader, label %burstread.region5" [f_b_0/forw_back.c:320]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 48> <Delay = 8.75>
ST_59 : Operation 285 [1/1] (8.75ns)   --->   "%input_matrix_addr_1_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_1)" [f_b_0/forw_back.c:320]   --->   Operation 285 'read' 'input_matrix_addr_1_1' <Predicate = (!icmp_ln320)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 49> <Delay = 0.99>
ST_60 : Operation 286 [1/1] (0.00ns)   --->   "%burstread_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_0/forw_back.c:320]   --->   Operation 286 'specregionbegin' 'burstread_rbegin5' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_60 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:320]   --->   Operation 287 'specpipeline' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_60 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc_hidden_1)" [f_b_0/forw_back.c:320]   --->   Operation 288 'specloopname' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_60 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i13 %phi_ln320 to i64" [f_b_0/forw_back.c:320]   --->   Operation 289 'zext' 'zext_ln320' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_60 : Operation 290 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln320" [f_b_0/forw_back.c:320]   --->   Operation 290 'getelementptr' 'fc_hidden_layer2_add' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_60 : Operation 291 [1/1] (0.99ns)   --->   "store float %input_matrix_addr_1_1, float* %fc_hidden_layer2_add, align 4" [f_b_0/forw_back.c:320]   --->   Operation 291 'store' <Predicate = (!icmp_ln320)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_60 : Operation 292 [1/1] (0.00ns)   --->   "%burstread_rend69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin5) nounwind" [f_b_0/forw_back.c:320]   --->   Operation 292 'specregionend' 'burstread_rend69' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_60 : Operation 293 [1/1] (0.00ns)   --->   "br label %burst.rd.header59" [f_b_0/forw_back.c:320]   --->   Operation 293 'br' <Predicate = (!icmp_ln320)> <Delay = 0.00>

State 61 <SV = 48> <Delay = 8.75>
ST_61 : Operation 294 [7/7] (8.75ns)   --->   "%input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)" [f_b_0/forw_back.c:321]   --->   Operation 294 'readreq' 'input_matrix_addr_rd' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 49> <Delay = 8.75>
ST_62 : Operation 295 [6/7] (8.75ns)   --->   "%input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)" [f_b_0/forw_back.c:321]   --->   Operation 295 'readreq' 'input_matrix_addr_rd' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 50> <Delay = 8.75>
ST_63 : Operation 296 [5/7] (8.75ns)   --->   "%input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)" [f_b_0/forw_back.c:321]   --->   Operation 296 'readreq' 'input_matrix_addr_rd' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 51> <Delay = 8.75>
ST_64 : Operation 297 [4/7] (8.75ns)   --->   "%input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)" [f_b_0/forw_back.c:321]   --->   Operation 297 'readreq' 'input_matrix_addr_rd' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 52> <Delay = 8.75>
ST_65 : Operation 298 [3/7] (8.75ns)   --->   "%input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)" [f_b_0/forw_back.c:321]   --->   Operation 298 'readreq' 'input_matrix_addr_rd' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 53> <Delay = 8.75>
ST_66 : Operation 299 [2/7] (8.75ns)   --->   "%input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)" [f_b_0/forw_back.c:321]   --->   Operation 299 'readreq' 'input_matrix_addr_rd' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 54> <Delay = 8.75>
ST_67 : Operation 300 [1/7] (8.75ns)   --->   "%input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)" [f_b_0/forw_back.c:321]   --->   Operation 300 'readreq' 'input_matrix_addr_rd' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 301 [1/1] (0.75ns)   --->   "br label %burst.rd.header72" [f_b_0/forw_back.c:321]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.75>

State 68 <SV = 55> <Delay = 0.92>
ST_68 : Operation 302 [1/1] (0.00ns)   --->   "%phi_ln321 = phi i9 [ %add_ln321, %burstread.region6 ], [ 0, %burst.rd.header72.preheader ]" [f_b_0/forw_back.c:321]   --->   Operation 302 'phi' 'phi_ln321' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 303 [1/1] (0.85ns)   --->   "%icmp_ln321 = icmp eq i9 %phi_ln321, -62" [f_b_0/forw_back.c:321]   --->   Operation 303 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 304 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450) nounwind"   --->   Operation 304 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 305 [1/1] (0.92ns)   --->   "%add_ln321 = add i9 %phi_ln321, 1" [f_b_0/forw_back.c:321]   --->   Operation 305 'add' 'add_ln321' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 306 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321, label %burst.rd.end71, label %burstread.region6" [f_b_0/forw_back.c:321]   --->   Operation 306 'br' <Predicate = true> <Delay = 0.00>

State 69 <SV = 56> <Delay = 8.75>
ST_69 : Operation 307 [1/1] (8.75ns)   --->   "%input_matrix_addr_re = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr)" [f_b_0/forw_back.c:321]   --->   Operation 307 'read' 'input_matrix_addr_re' <Predicate = (!icmp_ln321)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 57> <Delay = 1.35>
ST_70 : Operation 308 [1/1] (0.00ns)   --->   "%burstread_rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_0/forw_back.c:321]   --->   Operation 308 'specregionbegin' 'burstread_rbegin6' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_70 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:321]   --->   Operation 309 'specpipeline' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_70 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc_hidden_s)" [f_b_0/forw_back.c:321]   --->   Operation 310 'specloopname' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_70 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i9 %phi_ln321 to i64" [f_b_0/forw_back.c:321]   --->   Operation 311 'zext' 'zext_ln321' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_70 : Operation 312 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln321" [f_b_0/forw_back.c:321]   --->   Operation 312 'getelementptr' 'fc_hidden_layer3_add' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_70 : Operation 313 [1/1] (1.35ns)   --->   "store float %input_matrix_addr_re, float* %fc_hidden_layer3_add, align 4" [f_b_0/forw_back.c:321]   --->   Operation 313 'store' <Predicate = (!icmp_ln321)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_70 : Operation 314 [1/1] (0.00ns)   --->   "%burstread_rend82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin6) nounwind" [f_b_0/forw_back.c:321]   --->   Operation 314 'specregionend' 'burstread_rend82' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_70 : Operation 315 [1/1] (0.00ns)   --->   "br label %burst.rd.header72" [f_b_0/forw_back.c:321]   --->   Operation 315 'br' <Predicate = (!icmp_ln321)> <Delay = 0.00>

State 71 <SV = 56> <Delay = 0.75>
ST_71 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:72->f_b_0/forw_back.c:322]   --->   Operation 316 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 317 [1/1] (0.75ns)   --->   "br label %.loopexit10" [f_b_0/forw_back.c:72->f_b_0/forw_back.c:322]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.75>

State 72 <SV = 57> <Delay = 1.20>
ST_72 : Operation 318 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %burst.rd.end71 ], [ %i, %.loopexit10.loopexit ]"   --->   Operation 318 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 319 [1/1] (0.87ns)   --->   "%icmp_ln72 = icmp eq i5 %i_0_i, -8" [f_b_0/forw_back.c:72->f_b_0/forw_back.c:322]   --->   Operation 319 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 320 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind"   --->   Operation 320 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 321 [1/1] (0.87ns)   --->   "%i = add i5 %i_0_i, 1" [f_b_0/forw_back.c:72->f_b_0/forw_back.c:322]   --->   Operation 321 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %MatrixExtensionImproved.exit, label %.preheader.preheader.i" [f_b_0/forw_back.c:72->f_b_0/forw_back.c:322]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i, i5 0)" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 323 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_72 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i10 %shl_ln to i11" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 324 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_72 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln74_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i, i3 0)" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 325 'bitconcatenate' 'shl_ln74_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_72 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i8 %shl_ln74_1 to i11" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 326 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_72 : Operation 327 [1/1] (0.93ns)   --->   "%sub_ln74 = sub i11 %zext_ln74_1, %zext_ln74_2" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 327 'sub' 'sub_ln74' <Predicate = (!icmp_ln72)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 328 [1/1] (0.75ns)   --->   "br label %.preheader.i" [f_b_0/forw_back.c:73->f_b_0/forw_back.c:322]   --->   Operation 328 'br' <Predicate = (!icmp_ln72)> <Delay = 0.75>
ST_72 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:79->f_b_0/forw_back.c:324]   --->   Operation 329 'specmemcore' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_72 : Operation 330 [1/1] (0.75ns)   --->   "br label %.loopexit9" [f_b_0/forw_back.c:79->f_b_0/forw_back.c:324]   --->   Operation 330 'br' <Predicate = (icmp_ln72)> <Delay = 0.75>

State 73 <SV = 58> <Delay = 2.29>
ST_73 : Operation 331 [1/1] (0.00ns)   --->   "%j_0_i = phi i5 [ %j, %1 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 331 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %j_0_i to i11" [f_b_0/forw_back.c:73->f_b_0/forw_back.c:322]   --->   Operation 332 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 333 [1/1] (0.87ns)   --->   "%icmp_ln73 = icmp eq i5 %j_0_i, -8" [f_b_0/forw_back.c:73->f_b_0/forw_back.c:322]   --->   Operation 333 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 334 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind"   --->   Operation 334 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 335 [1/1] (0.87ns)   --->   "%j = add i5 %j_0_i, 1" [f_b_0/forw_back.c:73->f_b_0/forw_back.c:322]   --->   Operation 335 'add' 'j' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 336 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %.loopexit10.loopexit, label %1" [f_b_0/forw_back.c:73->f_b_0/forw_back.c:322]   --->   Operation 336 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 337 [1/1] (0.94ns)   --->   "%add_ln74 = add i11 %sub_ln74, %zext_ln73" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 337 'add' 'add_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i11 %add_ln74 to i32" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 338 'sext' 'sext_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_73 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i32 %sext_ln74 to i64" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 339 'zext' 'zext_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_73 : Operation 340 [1/1] (0.00ns)   --->   "%third_conv1_addr = getelementptr [576 x float]* @third_conv1, i64 0, i64 %zext_ln74" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 340 'getelementptr' 'third_conv1_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_73 : Operation 341 [2/2] (1.35ns)   --->   "%third_conv1_load = load float* %third_conv1_addr, align 4" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 341 'load' 'third_conv1_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_73 : Operation 342 [1/1] (0.00ns)   --->   "br label %.loopexit10"   --->   Operation 342 'br' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 74 <SV = 59> <Delay = 2.70>
ST_74 : Operation 343 [1/2] (1.35ns)   --->   "%third_conv1_load = load float* %third_conv1_addr, align 4" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 343 'load' 'third_conv1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_74 : Operation 344 [1/1] (0.00ns)   --->   "%flatten_conv_0_addr = getelementptr [576 x float]* @flatten_conv_0, i64 0, i64 %zext_ln74" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 344 'getelementptr' 'flatten_conv_0_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 345 [1/1] (1.35ns)   --->   "store float %third_conv1_load, float* %flatten_conv_0_addr, align 4" [f_b_0/forw_back.c:74->f_b_0/forw_back.c:322]   --->   Operation 345 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_74 : Operation 346 [1/1] (0.00ns)   --->   "br label %.preheader.i" [f_b_0/forw_back.c:73->f_b_0/forw_back.c:322]   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 58> <Delay = 1.18>
ST_75 : Operation 347 [1/1] (0.00ns)   --->   "%j_0_i89 = phi i8 [ 0, %MatrixExtensionImproved.exit ], [ %j_2, %.loopexit9.loopexit ]"   --->   Operation 347 'phi' 'j_0_i89' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %j_0_i89 to i17" [f_b_0/forw_back.c:79->f_b_0/forw_back.c:324]   --->   Operation 348 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 349 [1/1] (0.85ns)   --->   "%icmp_ln79 = icmp eq i8 %j_0_i89, -76" [f_b_0/forw_back.c:79->f_b_0/forw_back.c:324]   --->   Operation 349 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 350 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 350 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 351 [1/1] (0.90ns)   --->   "%j_2 = add i8 %j_0_i89, 1" [f_b_0/forw_back.c:79->f_b_0/forw_back.c:324]   --->   Operation 351 'add' 'j_2' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %MatrixMultiply1.exit, label %2" [f_b_0/forw_back.c:79->f_b_0/forw_back.c:324]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i8 %j_0_i89 to i64" [f_b_0/forw_back.c:80->f_b_0/forw_back.c:324]   --->   Operation 353 'zext' 'zext_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_75 : Operation 354 [1/1] (0.00ns)   --->   "%first_fc_0_addr = getelementptr [180 x float]* @first_fc_0, i64 0, i64 %zext_ln80" [f_b_0/forw_back.c:80->f_b_0/forw_back.c:324]   --->   Operation 354 'getelementptr' 'first_fc_0_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_75 : Operation 355 [1/1] (0.75ns)   --->   "br label %3" [f_b_0/forw_back.c:81->f_b_0/forw_back.c:324]   --->   Operation 355 'br' <Predicate = (!icmp_ln79)> <Delay = 0.75>
ST_75 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:62->f_b_0/forw_back.c:325]   --->   Operation 356 'specmemcore' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_75 : Operation 357 [1/1] (0.75ns)   --->   "br label %5" [f_b_0/forw_back.c:62->f_b_0/forw_back.c:325]   --->   Operation 357 'br' <Predicate = (icmp_ln79)> <Delay = 0.75>

State 76 <SV = 59> <Delay = 2.37>
ST_76 : Operation 358 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %2 ], [ %tmp_i_17, %4 ]" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 358 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 359 [1/1] (0.00ns)   --->   "%k_0_i = phi i10 [ 0, %2 ], [ %k, %4 ]"   --->   Operation 359 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 360 [1/1] (0.00ns)   --->   "%phi_mul = phi i17 [ 0, %2 ], [ %add_ln82_1, %4 ]" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 360 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 361 [1/1] (1.35ns)   --->   "store float %storemerge, float* %first_fc_0_addr, align 4" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 361 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_76 : Operation 362 [1/1] (0.85ns)   --->   "%icmp_ln81 = icmp eq i10 %k_0_i, -448" [f_b_0/forw_back.c:81->f_b_0/forw_back.c:324]   --->   Operation 362 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 363 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind"   --->   Operation 363 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 364 [1/1] (0.93ns)   --->   "%k = add i10 %k_0_i, 1" [f_b_0/forw_back.c:81->f_b_0/forw_back.c:324]   --->   Operation 364 'add' 'k' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %.loopexit9.loopexit, label %4" [f_b_0/forw_back.c:81->f_b_0/forw_back.c:324]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i10 %k_0_i to i64" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 366 'zext' 'zext_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_76 : Operation 367 [1/1] (0.00ns)   --->   "%flatten_conv_0_addr_1 = getelementptr [576 x float]* @flatten_conv_0, i64 0, i64 %zext_ln82" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 367 'getelementptr' 'flatten_conv_0_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_76 : Operation 368 [2/2] (1.35ns)   --->   "%flatten_conv_0_load = load float* %flatten_conv_0_addr_1, align 4" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 368 'load' 'flatten_conv_0_load' <Predicate = (!icmp_ln81)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_76 : Operation 369 [1/1] (1.02ns)   --->   "%add_ln82_1 = add i17 %phi_mul, 180" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 369 'add' 'add_ln82_1' <Predicate = (!icmp_ln81)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 370 [1/1] (1.02ns)   --->   "%add_ln82 = add i17 %zext_ln79, %phi_mul" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 370 'add' 'add_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i17 %add_ln82 to i64" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 371 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_76 : Operation 372 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add_1 = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln82_1" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 372 'getelementptr' 'fc_hidden_layer1_add_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_76 : Operation 373 [2/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 373 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln81)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_76 : Operation 374 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 374 'br' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 77 <SV = 60> <Delay = 1.35>
ST_77 : Operation 375 [1/2] (1.35ns)   --->   "%flatten_conv_0_load = load float* %flatten_conv_0_addr_1, align 4" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 375 'load' 'flatten_conv_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_77 : Operation 376 [1/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 376 'load' 'fc_hidden_layer1_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>

State 78 <SV = 61> <Delay = 8.28>
ST_78 : Operation 377 [3/3] (8.28ns)   --->   "%tmp_i = fmul float %flatten_conv_0_load, %fc_hidden_layer1_loa" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 377 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 62> <Delay = 8.28>
ST_79 : Operation 378 [2/3] (8.28ns)   --->   "%tmp_i = fmul float %flatten_conv_0_load, %fc_hidden_layer1_loa" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 378 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 63> <Delay = 8.28>
ST_80 : Operation 379 [1/3] (8.28ns)   --->   "%tmp_i = fmul float %flatten_conv_0_load, %fc_hidden_layer1_loa" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 379 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 64> <Delay = 7.71>
ST_81 : Operation 380 [4/4] (7.71ns)   --->   "%tmp_i_17 = fadd float %storemerge, %tmp_i" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 380 'fadd' 'tmp_i_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 65> <Delay = 7.71>
ST_82 : Operation 381 [3/4] (7.71ns)   --->   "%tmp_i_17 = fadd float %storemerge, %tmp_i" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 381 'fadd' 'tmp_i_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 66> <Delay = 7.71>
ST_83 : Operation 382 [2/4] (7.71ns)   --->   "%tmp_i_17 = fadd float %storemerge, %tmp_i" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 382 'fadd' 'tmp_i_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 67> <Delay = 7.71>
ST_84 : Operation 383 [1/4] (7.71ns)   --->   "%tmp_i_17 = fadd float %storemerge, %tmp_i" [f_b_0/forw_back.c:82->f_b_0/forw_back.c:324]   --->   Operation 383 'fadd' 'tmp_i_17' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 384 [1/1] (0.00ns)   --->   "br label %3" [f_b_0/forw_back.c:81->f_b_0/forw_back.c:324]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.00>

State 85 <SV = 59> <Delay = 1.35>
ST_85 : Operation 385 [1/1] (0.00ns)   --->   "%j_0_i92 = phi i8 [ 0, %MatrixMultiply1.exit ], [ %j_6, %6 ]"   --->   Operation 385 'phi' 'j_0_i92' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 386 [1/1] (0.85ns)   --->   "%icmp_ln62 = icmp eq i8 %j_0_i92, -76" [f_b_0/forw_back.c:62->f_b_0/forw_back.c:325]   --->   Operation 386 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 387 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 387 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 388 [1/1] (0.90ns)   --->   "%j_6 = add i8 %j_0_i92, 1" [f_b_0/forw_back.c:62->f_b_0/forw_back.c:325]   --->   Operation 388 'add' 'j_6' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 389 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %Relu1.exit, label %6" [f_b_0/forw_back.c:62->f_b_0/forw_back.c:325]   --->   Operation 389 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i8 %j_0_i92 to i64" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 390 'zext' 'zext_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_85 : Operation 391 [1/1] (0.00ns)   --->   "%first_fc_0_addr_1 = getelementptr [180 x float]* @first_fc_0, i64 0, i64 %zext_ln63" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 391 'getelementptr' 'first_fc_0_addr_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_85 : Operation 392 [2/2] (1.35ns)   --->   "%first_fc_0_load = load float* %first_fc_0_addr_1, align 4" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 392 'load' 'first_fc_0_load' <Predicate = (!icmp_ln62)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_85 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:87->f_b_0/forw_back.c:326]   --->   Operation 393 'specmemcore' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_85 : Operation 394 [1/1] (0.75ns)   --->   "br label %.loopexit8" [f_b_0/forw_back.c:87->f_b_0/forw_back.c:326]   --->   Operation 394 'br' <Predicate = (icmp_ln62)> <Delay = 0.75>

State 86 <SV = 60> <Delay = 4.14>
ST_86 : Operation 395 [1/2] (1.35ns)   --->   "%first_fc_0_load = load float* %first_fc_0_addr_1, align 4" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 395 'load' 'first_fc_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_86 : Operation 396 [2/2] (2.78ns)   --->   "%tmp_i1 = fpext float %first_fc_0_load to double" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 396 'fpext' 'tmp_i1' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 61> <Delay = 2.78>
ST_87 : Operation 397 [1/2] (2.78ns)   --->   "%tmp_i1 = fpext float %first_fc_0_load to double" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 397 'fpext' 'tmp_i1' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 62> <Delay = 8.33>
ST_88 : Operation 398 [5/5] (8.33ns)   --->   "%tmp_i1_19 = fmul double %tmp_i1, 5.000000e-02" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 398 'dmul' 'tmp_i1_19' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 63> <Delay = 8.33>
ST_89 : Operation 399 [4/5] (8.33ns)   --->   "%tmp_i1_19 = fmul double %tmp_i1, 5.000000e-02" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 399 'dmul' 'tmp_i1_19' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 64> <Delay = 8.33>
ST_90 : Operation 400 [3/5] (8.33ns)   --->   "%tmp_i1_19 = fmul double %tmp_i1, 5.000000e-02" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 400 'dmul' 'tmp_i1_19' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 65> <Delay = 8.33>
ST_91 : Operation 401 [2/5] (8.33ns)   --->   "%tmp_i1_19 = fmul double %tmp_i1, 5.000000e-02" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 401 'dmul' 'tmp_i1_19' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 66> <Delay = 8.33>
ST_92 : Operation 402 [1/5] (8.33ns)   --->   "%tmp_i1_19 = fmul double %tmp_i1, 5.000000e-02" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 402 'dmul' 'tmp_i1_19' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 67> <Delay = 3.32>
ST_93 : Operation 403 [2/2] (3.32ns)   --->   "%b_assign = fptrunc double %tmp_i1_19 to float" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 403 'fptrunc' 'b_assign' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 68> <Delay = 6.67>
ST_94 : Operation 404 [1/2] (3.32ns)   --->   "%b_assign = fptrunc double %tmp_i1_19 to float" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 404 'fptrunc' 'b_assign' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 405 [2/2] (3.34ns)   --->   "%tmp_3 = fcmp ogt float %first_fc_0_load, %b_assign" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 405 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 69> <Delay = 5.55>
ST_95 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 406 'specloopname' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 407 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 408 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %first_fc_0_load to i32" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 408 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 409 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 410 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 411 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %b_assign to i32" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 411 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 412 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 413 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 414 [1/1] (0.85ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 414 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 415 [1/1] (0.97ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 415 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 416 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 417 [1/1] (0.85ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_2, -1" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 417 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 418 [1/1] (0.97ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 418 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 419 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 420 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 421 [1/2] (3.34ns)   --->   "%tmp_3 = fcmp ogt float %first_fc_0_load, %b_assign" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 421 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 422 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_3" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 422 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 423 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %first_fc_0_load, float %b_assign" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 423 'select' 'select_ln28' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 424 [1/1] (0.00ns)   --->   "%first_relu_0_addr = getelementptr [180 x float]* @first_relu_0, i64 0, i64 %zext_ln63" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 424 'getelementptr' 'first_relu_0_addr' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 425 [1/1] (1.35ns)   --->   "store float %select_ln28, float* %first_relu_0_addr, align 4" [f_b_0/forw_back.c:63->f_b_0/forw_back.c:325]   --->   Operation 425 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_95 : Operation 426 [1/1] (0.00ns)   --->   "br label %5" [f_b_0/forw_back.c:62->f_b_0/forw_back.c:325]   --->   Operation 426 'br' <Predicate = true> <Delay = 0.00>

State 96 <SV = 60> <Delay = 1.20>
ST_96 : Operation 427 [1/1] (0.00ns)   --->   "%j_0_i99 = phi i6 [ 0, %Relu1.exit ], [ %j_7, %.loopexit8.loopexit ]"   --->   Operation 427 'phi' 'j_0_i99' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i6 %j_0_i99 to i13" [f_b_0/forw_back.c:87->f_b_0/forw_back.c:326]   --->   Operation 428 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 429 [1/1] (0.87ns)   --->   "%icmp_ln87 = icmp eq i6 %j_0_i99, -19" [f_b_0/forw_back.c:87->f_b_0/forw_back.c:326]   --->   Operation 429 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 430 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 430 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 431 [1/1] (0.88ns)   --->   "%j_7 = add i6 %j_0_i99, 1" [f_b_0/forw_back.c:87->f_b_0/forw_back.c:326]   --->   Operation 431 'add' 'j_7' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 432 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %MatrixMultiply2.exit, label %7" [f_b_0/forw_back.c:87->f_b_0/forw_back.c:326]   --->   Operation 432 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %j_0_i99 to i64" [f_b_0/forw_back.c:88->f_b_0/forw_back.c:326]   --->   Operation 433 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_96 : Operation 434 [1/1] (0.00ns)   --->   "%second_fc_0_addr = getelementptr [45 x float]* @second_fc_0, i64 0, i64 %zext_ln88" [f_b_0/forw_back.c:88->f_b_0/forw_back.c:326]   --->   Operation 434 'getelementptr' 'second_fc_0_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_96 : Operation 435 [1/1] (0.75ns)   --->   "br label %8" [f_b_0/forw_back.c:89->f_b_0/forw_back.c:326]   --->   Operation 435 'br' <Predicate = (!icmp_ln87)> <Delay = 0.75>
ST_96 : Operation 436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:67->f_b_0/forw_back.c:327]   --->   Operation 436 'specmemcore' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_96 : Operation 437 [1/1] (0.75ns)   --->   "br label %10" [f_b_0/forw_back.c:67->f_b_0/forw_back.c:327]   --->   Operation 437 'br' <Predicate = (icmp_ln87)> <Delay = 0.75>

State 97 <SV = 61> <Delay = 1.96>
ST_97 : Operation 438 [1/1] (0.00ns)   --->   "%storemerge198 = phi float [ 0.000000e+00, %7 ], [ %tmp_i3_22, %9 ]" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 438 'phi' 'storemerge198' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 439 [1/1] (0.00ns)   --->   "%k_0_i101 = phi i8 [ 0, %7 ], [ %k_1, %9 ]"   --->   Operation 439 'phi' 'k_0_i101' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 440 [1/1] (0.00ns)   --->   "%phi_mul196 = phi i13 [ 0, %7 ], [ %add_ln90_1, %9 ]" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 440 'phi' 'phi_mul196' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 441 [1/1] (1.35ns)   --->   "store float %storemerge198, float* %second_fc_0_addr, align 4" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 441 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_97 : Operation 442 [1/1] (0.85ns)   --->   "%icmp_ln89 = icmp eq i8 %k_0_i101, -76" [f_b_0/forw_back.c:89->f_b_0/forw_back.c:326]   --->   Operation 442 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 443 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 443 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 444 [1/1] (0.90ns)   --->   "%k_1 = add i8 %k_0_i101, 1" [f_b_0/forw_back.c:89->f_b_0/forw_back.c:326]   --->   Operation 444 'add' 'k_1' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 445 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %.loopexit8.loopexit, label %9" [f_b_0/forw_back.c:89->f_b_0/forw_back.c:326]   --->   Operation 445 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %k_0_i101 to i64" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 446 'zext' 'zext_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_97 : Operation 447 [1/1] (0.00ns)   --->   "%first_relu_0_addr_1 = getelementptr [180 x float]* @first_relu_0, i64 0, i64 %zext_ln90" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 447 'getelementptr' 'first_relu_0_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_97 : Operation 448 [2/2] (1.35ns)   --->   "%first_relu_0_load = load float* %first_relu_0_addr_1, align 4" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 448 'load' 'first_relu_0_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_97 : Operation 449 [1/1] (0.97ns)   --->   "%add_ln90_1 = add i13 %phi_mul196, 45" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 449 'add' 'add_ln90_1' <Predicate = (!icmp_ln89)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 450 [1/1] (0.97ns)   --->   "%add_ln90 = add i13 %zext_ln87, %phi_mul196" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 450 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i13 %add_ln90 to i64" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 451 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_97 : Operation 452 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add_1 = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln90_1" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 452 'getelementptr' 'fc_hidden_layer2_add_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_97 : Operation 453 [2/2] (0.99ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 453 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln89)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_97 : Operation 454 [1/1] (0.00ns)   --->   "br label %.loopexit8"   --->   Operation 454 'br' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 98 <SV = 62> <Delay = 1.35>
ST_98 : Operation 455 [1/2] (1.35ns)   --->   "%first_relu_0_load = load float* %first_relu_0_addr_1, align 4" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 455 'load' 'first_relu_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_98 : Operation 456 [1/2] (0.99ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 456 'load' 'fc_hidden_layer2_loa' <Predicate = true> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>

State 99 <SV = 63> <Delay = 8.28>
ST_99 : Operation 457 [3/3] (8.28ns)   --->   "%tmp_i3 = fmul float %first_relu_0_load, %fc_hidden_layer2_loa" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 457 'fmul' 'tmp_i3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 64> <Delay = 8.28>
ST_100 : Operation 458 [2/3] (8.28ns)   --->   "%tmp_i3 = fmul float %first_relu_0_load, %fc_hidden_layer2_loa" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 458 'fmul' 'tmp_i3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 65> <Delay = 8.28>
ST_101 : Operation 459 [1/3] (8.28ns)   --->   "%tmp_i3 = fmul float %first_relu_0_load, %fc_hidden_layer2_loa" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 459 'fmul' 'tmp_i3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 66> <Delay = 7.71>
ST_102 : Operation 460 [4/4] (7.71ns)   --->   "%tmp_i3_22 = fadd float %storemerge198, %tmp_i3" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 460 'fadd' 'tmp_i3_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 67> <Delay = 7.71>
ST_103 : Operation 461 [3/4] (7.71ns)   --->   "%tmp_i3_22 = fadd float %storemerge198, %tmp_i3" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 461 'fadd' 'tmp_i3_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 68> <Delay = 7.71>
ST_104 : Operation 462 [2/4] (7.71ns)   --->   "%tmp_i3_22 = fadd float %storemerge198, %tmp_i3" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 462 'fadd' 'tmp_i3_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 69> <Delay = 7.71>
ST_105 : Operation 463 [1/4] (7.71ns)   --->   "%tmp_i3_22 = fadd float %storemerge198, %tmp_i3" [f_b_0/forw_back.c:90->f_b_0/forw_back.c:326]   --->   Operation 463 'fadd' 'tmp_i3_22' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 464 [1/1] (0.00ns)   --->   "br label %8" [f_b_0/forw_back.c:89->f_b_0/forw_back.c:326]   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>

State 106 <SV = 61> <Delay = 1.35>
ST_106 : Operation 465 [1/1] (0.00ns)   --->   "%j_0_i110 = phi i6 [ 0, %MatrixMultiply2.exit ], [ %j_8, %11 ]"   --->   Operation 465 'phi' 'j_0_i110' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 466 [1/1] (0.87ns)   --->   "%icmp_ln67 = icmp eq i6 %j_0_i110, -19" [f_b_0/forw_back.c:67->f_b_0/forw_back.c:327]   --->   Operation 466 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 467 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 467 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 468 [1/1] (0.88ns)   --->   "%j_8 = add i6 %j_0_i110, 1" [f_b_0/forw_back.c:67->f_b_0/forw_back.c:327]   --->   Operation 468 'add' 'j_8' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 469 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %Relu2.exit, label %11" [f_b_0/forw_back.c:67->f_b_0/forw_back.c:327]   --->   Operation 469 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %j_0_i110 to i64" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 470 'zext' 'zext_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_106 : Operation 471 [1/1] (0.00ns)   --->   "%second_fc_0_addr_1 = getelementptr [45 x float]* @second_fc_0, i64 0, i64 %zext_ln68" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 471 'getelementptr' 'second_fc_0_addr_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_106 : Operation 472 [2/2] (1.35ns)   --->   "%second_fc_0_load = load float* %second_fc_0_addr_1, align 4" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 472 'load' 'second_fc_0_load' <Predicate = (!icmp_ln67)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_106 : Operation 473 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:95->f_b_0/forw_back.c:328]   --->   Operation 473 'specmemcore' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_106 : Operation 474 [1/1] (0.75ns)   --->   "br label %.loopexit" [f_b_0/forw_back.c:95->f_b_0/forw_back.c:328]   --->   Operation 474 'br' <Predicate = (icmp_ln67)> <Delay = 0.75>

State 107 <SV = 62> <Delay = 4.14>
ST_107 : Operation 475 [1/2] (1.35ns)   --->   "%second_fc_0_load = load float* %second_fc_0_addr_1, align 4" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 475 'load' 'second_fc_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_107 : Operation 476 [2/2] (2.78ns)   --->   "%tmp_i2 = fpext float %second_fc_0_load to double" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 476 'fpext' 'tmp_i2' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 63> <Delay = 2.78>
ST_108 : Operation 477 [1/2] (2.78ns)   --->   "%tmp_i2 = fpext float %second_fc_0_load to double" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 477 'fpext' 'tmp_i2' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 64> <Delay = 8.33>
ST_109 : Operation 478 [5/5] (8.33ns)   --->   "%tmp_i2_24 = fmul double %tmp_i2, 5.000000e-02" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 478 'dmul' 'tmp_i2_24' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 65> <Delay = 8.33>
ST_110 : Operation 479 [4/5] (8.33ns)   --->   "%tmp_i2_24 = fmul double %tmp_i2, 5.000000e-02" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 479 'dmul' 'tmp_i2_24' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 66> <Delay = 8.33>
ST_111 : Operation 480 [3/5] (8.33ns)   --->   "%tmp_i2_24 = fmul double %tmp_i2, 5.000000e-02" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 480 'dmul' 'tmp_i2_24' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 67> <Delay = 8.33>
ST_112 : Operation 481 [2/5] (8.33ns)   --->   "%tmp_i2_24 = fmul double %tmp_i2, 5.000000e-02" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 481 'dmul' 'tmp_i2_24' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 68> <Delay = 8.33>
ST_113 : Operation 482 [1/5] (8.33ns)   --->   "%tmp_i2_24 = fmul double %tmp_i2, 5.000000e-02" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 482 'dmul' 'tmp_i2_24' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 69> <Delay = 3.32>
ST_114 : Operation 483 [2/2] (3.32ns)   --->   "%b_assign_1 = fptrunc double %tmp_i2_24 to float" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 483 'fptrunc' 'b_assign_1' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 70> <Delay = 6.67>
ST_115 : Operation 484 [1/2] (3.32ns)   --->   "%b_assign_1 = fptrunc double %tmp_i2_24 to float" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 484 'fptrunc' 'b_assign_1' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 485 [2/2] (3.34ns)   --->   "%tmp_6 = fcmp ogt float %second_fc_0_load, %b_assign_1" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 485 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 71> <Delay = 5.55>
ST_116 : Operation 486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 486 'specloopname' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 487 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %second_fc_0_load to i32" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 488 'bitcast' 'bitcast_ln28_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 489 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 490 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %b_assign_1 to i32" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 491 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 492 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 493 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 494 [1/1] (0.85ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_4, -1" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 494 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 495 [1/1] (0.97ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 495 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 496 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 497 [1/1] (0.85ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_5, -1" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 497 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 498 [1/1] (0.97ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 498 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 499 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 500 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 501 [1/2] (3.34ns)   --->   "%tmp_6 = fcmp ogt float %second_fc_0_load, %b_assign_1" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 501 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 502 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_6" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 502 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 503 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %second_fc_0_load, float %b_assign_1" [f_b_0/forw_back.c:28->f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 503 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 504 [1/1] (0.00ns)   --->   "%second_relu_0_addr = getelementptr [45 x float]* @second_relu_0, i64 0, i64 %zext_ln68" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 504 'getelementptr' 'second_relu_0_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 505 [1/1] (1.35ns)   --->   "store float %select_ln28_1, float* %second_relu_0_addr, align 4" [f_b_0/forw_back.c:68->f_b_0/forw_back.c:327]   --->   Operation 505 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_116 : Operation 506 [1/1] (0.00ns)   --->   "br label %10" [f_b_0/forw_back.c:67->f_b_0/forw_back.c:327]   --->   Operation 506 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 62> <Delay = 1.21>
ST_117 : Operation 507 [1/1] (0.00ns)   --->   "%j_0_i119 = phi i4 [ 0, %Relu2.exit ], [ %j_9, %.loopexit.loopexit ]"   --->   Operation 507 'phi' 'j_0_i119' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %j_0_i119 to i7" [f_b_0/forw_back.c:95->f_b_0/forw_back.c:328]   --->   Operation 508 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 509 [1/1] (0.88ns)   --->   "%icmp_ln95 = icmp eq i4 %j_0_i119, -6" [f_b_0/forw_back.c:95->f_b_0/forw_back.c:328]   --->   Operation 509 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 510 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 510 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 511 [1/1] (0.86ns)   --->   "%j_9 = add i4 %j_0_i119, 1" [f_b_0/forw_back.c:95->f_b_0/forw_back.c:328]   --->   Operation 511 'add' 'j_9' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 512 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %MatrixMultiply3.exit, label %12" [f_b_0/forw_back.c:95->f_b_0/forw_back.c:328]   --->   Operation 512 'br' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i4 %j_0_i119 to i64" [f_b_0/forw_back.c:96->f_b_0/forw_back.c:328]   --->   Operation 513 'zext' 'zext_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_117 : Operation 514 [1/1] (0.00ns)   --->   "%outmlp_0_addr = getelementptr [10 x float]* @outmlp_0, i64 0, i64 %zext_ln96" [f_b_0/forw_back.c:96->f_b_0/forw_back.c:328]   --->   Operation 514 'getelementptr' 'outmlp_0_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_117 : Operation 515 [1/1] (0.75ns)   --->   "br label %13" [f_b_0/forw_back.c:97->f_b_0/forw_back.c:328]   --->   Operation 515 'br' <Predicate = (!icmp_ln95)> <Delay = 0.75>
ST_117 : Operation 516 [1/1] (0.00ns)   --->   "ret void" [f_b_0/forw_back.c:330]   --->   Operation 516 'ret' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 118 <SV = 63> <Delay = 3.16>
ST_118 : Operation 517 [1/1] (0.00ns)   --->   "%storemerge199 = phi float [ 0.000000e+00, %12 ], [ %tmp_i4_27, %14 ]" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 517 'phi' 'storemerge199' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 518 [1/1] (0.00ns)   --->   "%k_0_i121 = phi i6 [ 0, %12 ], [ %k_2, %14 ]"   --->   Operation 518 'phi' 'k_0_i121' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 519 [1/1] (0.79ns)   --->   "store float %storemerge199, float* %outmlp_0_addr, align 4" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 519 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_118 : Operation 520 [1/1] (0.87ns)   --->   "%icmp_ln97 = icmp eq i6 %k_0_i121, -19" [f_b_0/forw_back.c:97->f_b_0/forw_back.c:328]   --->   Operation 520 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 521 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 521 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 522 [1/1] (0.88ns)   --->   "%k_2 = add i6 %k_0_i121, 1" [f_b_0/forw_back.c:97->f_b_0/forw_back.c:328]   --->   Operation 522 'add' 'k_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %.loopexit.loopexit, label %14" [f_b_0/forw_back.c:97->f_b_0/forw_back.c:328]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i6 %k_0_i121 to i64" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 524 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_118 : Operation 525 [1/1] (0.00ns)   --->   "%second_relu_0_addr_1 = getelementptr [45 x float]* @second_relu_0, i64 0, i64 %zext_ln98" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 525 'getelementptr' 'second_relu_0_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_118 : Operation 526 [2/2] (1.35ns)   --->   "%second_relu_0_load = load float* %second_relu_0_addr_1, align 4" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 526 'load' 'second_relu_0_load' <Predicate = (!icmp_ln97)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_118 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %k_0_i121, i3 0)" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 527 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_118 : Operation 528 [1/1] (0.00ns)   --->   "%shl_ln98_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %k_0_i121, i1 false)" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 528 'bitconcatenate' 'shl_ln98_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_118 : Operation 529 [1/1] (0.89ns)   --->   "%add_ln98 = add i7 %zext_ln95, %shl_ln98_1" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 529 'add' 'add_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i7 %add_ln98 to i9" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 530 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_118 : Operation 531 [1/1] (0.92ns)   --->   "%add_ln98_1 = add i9 %shl_ln1, %zext_ln98_2" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 531 'add' 'add_ln98_1' <Predicate = (!icmp_ln97)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i9 %add_ln98_1 to i64" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 532 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_118 : Operation 533 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add_1 = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln98_1" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 533 'getelementptr' 'fc_hidden_layer3_add_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_118 : Operation 534 [2/2] (1.35ns)   --->   "%fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add_1, align 4" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 534 'load' 'fc_hidden_layer3_loa' <Predicate = (!icmp_ln97)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_118 : Operation 535 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 535 'br' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 119 <SV = 64> <Delay = 1.35>
ST_119 : Operation 536 [1/2] (1.35ns)   --->   "%second_relu_0_load = load float* %second_relu_0_addr_1, align 4" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 536 'load' 'second_relu_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_119 : Operation 537 [1/2] (1.35ns)   --->   "%fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add_1, align 4" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 537 'load' 'fc_hidden_layer3_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>

State 120 <SV = 65> <Delay = 8.28>
ST_120 : Operation 538 [3/3] (8.28ns)   --->   "%tmp_i4 = fmul float %second_relu_0_load, %fc_hidden_layer3_loa" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 538 'fmul' 'tmp_i4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 66> <Delay = 8.28>
ST_121 : Operation 539 [2/3] (8.28ns)   --->   "%tmp_i4 = fmul float %second_relu_0_load, %fc_hidden_layer3_loa" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 539 'fmul' 'tmp_i4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 67> <Delay = 8.28>
ST_122 : Operation 540 [1/3] (8.28ns)   --->   "%tmp_i4 = fmul float %second_relu_0_load, %fc_hidden_layer3_loa" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 540 'fmul' 'tmp_i4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 68> <Delay = 7.71>
ST_123 : Operation 541 [4/4] (7.71ns)   --->   "%tmp_i4_27 = fadd float %storemerge199, %tmp_i4" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 541 'fadd' 'tmp_i4_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 69> <Delay = 7.71>
ST_124 : Operation 542 [3/4] (7.71ns)   --->   "%tmp_i4_27 = fadd float %storemerge199, %tmp_i4" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 542 'fadd' 'tmp_i4_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 70> <Delay = 7.71>
ST_125 : Operation 543 [2/4] (7.71ns)   --->   "%tmp_i4_27 = fadd float %storemerge199, %tmp_i4" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 543 'fadd' 'tmp_i4_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 71> <Delay = 7.71>
ST_126 : Operation 544 [1/4] (7.71ns)   --->   "%tmp_i4_27 = fadd float %storemerge199, %tmp_i4" [f_b_0/forw_back.c:98->f_b_0/forw_back.c:328]   --->   Operation 544 'fadd' 'tmp_i4_27' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 545 [1/1] (0.00ns)   --->   "br label %13" [f_b_0/forw_back.c:97->f_b_0/forw_back.c:328]   --->   Operation 545 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc3_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mnist_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_kernel1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_kernel2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_kernel3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ first_conv1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sencond_conv1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ third_conv1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_hidden_layer1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_hidden_layer2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ fc_hidden_layer3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flatten_conv_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ first_fc_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ first_relu_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ second_fc_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ second_relu_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outmlp_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_matrix_offset_s  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln308_6           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_6    (getelementptr    ) [ 0011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc3_offset_read        (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc2_offset_read        (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc1_offset_read        (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv3_offset_read      (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_offset_read      (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_offset_read      (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln308             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr      (getelementptr    ) [ 0000000011111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000]
zext_ln308_1           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_1    (getelementptr    ) [ 0000000011111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
zext_ln308_2           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_2    (getelementptr    ) [ 0000000011111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln308_3           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_3    (getelementptr    ) [ 0000000011111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln308_4           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_4    (getelementptr    ) [ 0000000011111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln308_5           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_5    (getelementptr    ) [ 0000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln309      (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_6_s  (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln309               (br               ) [ 0000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln309              (phi              ) [ 0000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln309             (icmp             ) [ 0000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln309              (add              ) [ 0000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln309               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_6_1  (read             ) [ 0000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin       (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln309     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln309     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln309             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mnist_data_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln309            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend         (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln309               (br               ) [ 0000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_5_s  (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln310               (br               ) [ 0000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln310              (phi              ) [ 0000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln310             (icmp             ) [ 0000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_7                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln310              (add              ) [ 0000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln310               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_5_1  (read             ) [ 0000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin1      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln310     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln310     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln310             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_kernel1_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln310            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend17       (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln310               (br               ) [ 0000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_4_s  (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln311               (br               ) [ 0000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln311              (phi              ) [ 0000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln311             (icmp             ) [ 0000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_8                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln311              (add              ) [ 0000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln311               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_4_1  (read             ) [ 0000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin2      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln311     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln311     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln311             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_kernel2_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln311            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend30       (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln311               (br               ) [ 0000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_3_s  (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln312               (br               ) [ 0000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln312              (phi              ) [ 0000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln312             (icmp             ) [ 0000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_9                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln312              (add              ) [ 0000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln312               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_3_1  (read             ) [ 0000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin3      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln312     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln312     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln312             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_kernel3_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln312            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend43       (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln312               (br               ) [ 0000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln314             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln315             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln316             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_2_s  (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln319               (br               ) [ 0000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln319              (phi              ) [ 0000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln319             (icmp             ) [ 0000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_10               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln319              (add              ) [ 0000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln319               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_2_1  (read             ) [ 0000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin4      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln319     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln319     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln319             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer1_add   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln319            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend56       (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln319               (br               ) [ 0000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_1_s  (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln320               (br               ) [ 0000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000]
phi_ln320              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln320             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000]
empty_11               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln320              (add              ) [ 0000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000]
br_ln320               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_1_1  (read             ) [ 0000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin5      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln320     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln320     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln320             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer2_add   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln320            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend69       (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln320               (br               ) [ 0000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_rd   (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln321               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
phi_ln321              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000]
icmp_ln321             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000]
empty_12               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln321              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
br_ln321               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_matrix_addr_re   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000]
burstread_rbegin6      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln321     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln321     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln321             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer3_add   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln321            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend82       (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln321               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
specmemcore_ln72       (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln72                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000]
i_0_i                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
icmp_ln72              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000]
empty_13               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000]
br_ln72                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln74_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln74_1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln74_2            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln74               (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000]
br_ln73                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000]
specmemcore_ln79       (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln79                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000]
j_0_i                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
zext_ln73              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln73              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000]
empty_14               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                      (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000]
br_ln73                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln74               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln74              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln74              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
third_conv1_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000]
third_conv1_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
flatten_conv_0_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln74             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln73                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000]
j_0_i89                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
zext_ln79              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000]
icmp_ln79              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000]
empty_15               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_2                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001001111111111000000000000000000000000000000000000000000]
br_ln79                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln80              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
first_fc_0_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000]
br_ln81                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000]
specmemcore_ln62       (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111110000000000000000000000000000000]
storemerge             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000]
k_0_i                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
phi_mul                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
store_ln82             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln81              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000]
empty_16               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k                      (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000]
br_ln81                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
flatten_conv_0_addr_1  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
add_ln82_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000]
add_ln82               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer1_add_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001001111111111000000000000000000000000000000000000000000]
flatten_conv_0_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000]
fc_hidden_layer1_loa   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000]
tmp_i                  (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000]
tmp_i_17               (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000]
br_ln81                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000]
j_0_i92                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
icmp_ln62              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000]
empty_18               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_6                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000111111111110000000000000000000000000000000]
br_ln62                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000000000]
first_fc_0_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
specmemcore_ln87       (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln87                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000000000]
first_fc_0_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000]
tmp_i1                 (fpext            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
tmp_i1_19              (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000]
b_assign               (fptrunc          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
specloopname_ln63      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln28       (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln28           (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln28             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln28_1         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln28_1           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28_1            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln28                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28_2            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28_3            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln28_1              (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln28               (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                  (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln28_1             (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln28            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
first_relu_0_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln63             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000111111111110000000000000000000000000000000]
j_0_i99                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln87              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000]
icmp_ln87              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000]
empty_20               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_7                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000001111111111000000000000000000000]
br_ln87                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
second_fc_0_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000]
br_ln89                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000]
specmemcore_ln67       (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111110000000000]
storemerge198          (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000]
k_0_i101               (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
phi_mul196             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
store_ln90             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln89              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000]
empty_21               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000]
br_ln89                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln90              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
first_relu_0_addr_1    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
add_ln90_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000]
add_ln90               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln90_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer2_add_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000001111111111000000000000000000000]
first_relu_0_load      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
fc_hidden_layer2_loa   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
tmp_i3                 (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000]
tmp_i3_22              (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000]
br_ln89                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000]
j_0_i110               (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
icmp_ln67              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110000000000]
empty_23               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_8                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000111111111110000000000]
br_ln67                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln68              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000]
second_fc_0_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
specmemcore_ln95       (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln95                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111]
second_fc_0_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000]
tmp_i2                 (fpext            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000]
tmp_i2_24              (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000]
b_assign_1             (fptrunc          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
specloopname_ln68      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln28       (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln28_2         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln28_2           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln28_3         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln28_3           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28_4            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28_5            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln28_2              (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28_6            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28_7            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln28_3              (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln28_2             (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                  (fcmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln28_3             (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln28_1          (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
second_relu_0_addr     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln68             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000111111111110000000000]
j_0_i119               (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
zext_ln95              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
icmp_ln95              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
empty_25               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_9                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000001111111111]
br_ln95                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln96              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
outmlp_0_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
br_ln97                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
ret_ln330              (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge199          (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
k_0_i121               (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
store_ln98             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln97              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
empty_26               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_2                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
br_ln97                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln98              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
second_relu_0_addr_1   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
shl_ln1                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln98_1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln98               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln98_2            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln98_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln98_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer3_add_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000001111111111]
second_relu_0_load     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000]
fc_hidden_layer3_loa   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000]
tmp_i4                 (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
tmp_i4_27              (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
br_ln97                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_matrix_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fc1_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fc2_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc3_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mnist_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mnist_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_kernel1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_kernel2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_kernel3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="first_conv1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_conv1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sencond_conv1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sencond_conv1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="third_conv1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="third_conv1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fc_hidden_layer1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fc_hidden_layer2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fc_hidden_layer3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="flatten_conv_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_conv_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="first_fc_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_fc_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="first_relu_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_relu_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="second_fc_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_fc_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="second_relu_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_relu_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="outmlp_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outmlp_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_mnist_data"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_conv_kerne_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_conv_kerne_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_conv_kerne"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2d1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2d2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2d3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_fc_hidden_2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_fc_hidden_1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_fc_hidden_s"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1004" name="input_matrix_offset_s_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="30" slack="0"/>
<pin id="228" dir="0" index="1" bw="30" slack="0"/>
<pin id="229" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_matrix_offset_s/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_readreq_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_matrix_addr_6_s/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="fc3_offset_read_read_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="30" slack="0"/>
<pin id="241" dir="0" index="1" bw="30" slack="0"/>
<pin id="242" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc3_offset_read/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="fc2_offset_read_read_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="30" slack="0"/>
<pin id="247" dir="0" index="1" bw="30" slack="0"/>
<pin id="248" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_offset_read/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="fc1_offset_read_read_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="30" slack="0"/>
<pin id="253" dir="0" index="1" bw="30" slack="0"/>
<pin id="254" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_offset_read/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="conv3_offset_read_read_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="30" slack="0"/>
<pin id="259" dir="0" index="1" bw="30" slack="0"/>
<pin id="260" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_offset_read/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="conv2_offset_read_read_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="30" slack="0"/>
<pin id="265" dir="0" index="1" bw="30" slack="0"/>
<pin id="266" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_offset_read/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="conv1_offset_read_read_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="30" slack="0"/>
<pin id="271" dir="0" index="1" bw="30" slack="0"/>
<pin id="272" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_offset_read/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="input_matrix_addr_6_1_read_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="8"/>
<pin id="278" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_matrix_addr_6_1/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_readreq_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_matrix_addr_5_s/11 "/>
</bind>
</comp>

<comp id="287" class="1004" name="input_matrix_addr_5_1_read_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="10"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_matrix_addr_5_1/19 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_readreq_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="10"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_matrix_addr_4_s/21 "/>
</bind>
</comp>

<comp id="299" class="1004" name="input_matrix_addr_4_1_read_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="18"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_matrix_addr_4_1/29 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_readreq_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="18"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_matrix_addr_3_s/31 "/>
</bind>
</comp>

<comp id="311" class="1004" name="input_matrix_addr_3_1_read_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="26"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_matrix_addr_3_1/39 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_readreq_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="26"/>
<pin id="319" dir="0" index="2" bw="18" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_matrix_addr_2_s/41 "/>
</bind>
</comp>

<comp id="323" class="1004" name="input_matrix_addr_2_1_read_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="34"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_matrix_addr_2_1/49 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_readreq_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="34"/>
<pin id="331" dir="0" index="2" bw="14" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_matrix_addr_1_s/51 "/>
</bind>
</comp>

<comp id="335" class="1004" name="input_matrix_addr_1_1_read_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="42"/>
<pin id="338" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_matrix_addr_1_1/59 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_readreq_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="42"/>
<pin id="343" dir="0" index="2" bw="10" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_matrix_addr_rd/61 "/>
</bind>
</comp>

<comp id="347" class="1004" name="input_matrix_addr_re_read_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="50"/>
<pin id="350" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_matrix_addr_re/69 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mnist_data_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mnist_data_addr/10 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln309_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="1"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="conv_kernel1_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="4" slack="0"/>
<pin id="369" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_kernel1_addr/20 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln310_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln310/20 "/>
</bind>
</comp>

<comp id="378" class="1004" name="conv_kernel2_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="4" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_kernel2_addr/30 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln311_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="1"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/30 "/>
</bind>
</comp>

<comp id="391" class="1004" name="conv_kernel3_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_kernel3_addr/40 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln312_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/40 "/>
</bind>
</comp>

<comp id="404" class="1004" name="fc_hidden_layer1_add_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="17" slack="0"/>
<pin id="408" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_hidden_layer1_add/50 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="17" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln319/50 fc_hidden_layer1_loa/76 "/>
</bind>
</comp>

<comp id="417" class="1004" name="fc_hidden_layer2_add_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="13" slack="0"/>
<pin id="421" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_hidden_layer2_add/60 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="0" slack="0"/>
<pin id="429" dir="0" index="4" bw="13" slack="1"/>
<pin id="430" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="32" slack="1"/>
<pin id="432" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln320/60 fc_hidden_layer2_loa/97 "/>
</bind>
</comp>

<comp id="434" class="1004" name="fc_hidden_layer3_add_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="9" slack="0"/>
<pin id="438" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_hidden_layer3_add/70 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_access_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln321/70 fc_hidden_layer3_loa/118 "/>
</bind>
</comp>

<comp id="447" class="1004" name="third_conv1_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="0"/>
<pin id="451" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="third_conv1_addr/73 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="third_conv1_load/73 "/>
</bind>
</comp>

<comp id="460" class="1004" name="flatten_conv_0_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="32" slack="1"/>
<pin id="464" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flatten_conv_0_addr/74 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_access_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln74/74 flatten_conv_0_load/76 "/>
</bind>
</comp>

<comp id="474" class="1004" name="first_fc_0_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="8" slack="0"/>
<pin id="478" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_fc_0_addr/75 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln82/76 first_fc_0_load/85 "/>
</bind>
</comp>

<comp id="486" class="1004" name="flatten_conv_0_addr_1_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="10" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flatten_conv_0_addr_1/76 "/>
</bind>
</comp>

<comp id="494" class="1004" name="fc_hidden_layer1_add_1_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="17" slack="0"/>
<pin id="498" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_hidden_layer1_add_1/76 "/>
</bind>
</comp>

<comp id="502" class="1004" name="first_fc_0_addr_1_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="8" slack="0"/>
<pin id="506" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_fc_0_addr_1/85 "/>
</bind>
</comp>

<comp id="510" class="1004" name="first_relu_0_addr_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="8" slack="10"/>
<pin id="514" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_relu_0_addr/95 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_access_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln63/95 first_relu_0_load/97 "/>
</bind>
</comp>

<comp id="523" class="1004" name="second_fc_0_addr_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_fc_0_addr/96 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln90/97 second_fc_0_load/106 "/>
</bind>
</comp>

<comp id="535" class="1004" name="first_relu_0_addr_1_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="8" slack="0"/>
<pin id="539" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="first_relu_0_addr_1/97 "/>
</bind>
</comp>

<comp id="543" class="1004" name="fc_hidden_layer2_add_1_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="13" slack="0"/>
<pin id="547" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_hidden_layer2_add_1/97 "/>
</bind>
</comp>

<comp id="551" class="1004" name="second_fc_0_addr_1_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="6" slack="0"/>
<pin id="555" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_fc_0_addr_1/106 "/>
</bind>
</comp>

<comp id="559" class="1004" name="second_relu_0_addr_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="10"/>
<pin id="563" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_relu_0_addr/116 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln68/116 second_relu_0_load/118 "/>
</bind>
</comp>

<comp id="572" class="1004" name="outmlp_0_addr_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="4" slack="0"/>
<pin id="576" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outmlp_0_addr/117 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln98_access_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/118 "/>
</bind>
</comp>

<comp id="584" class="1004" name="second_relu_0_addr_1_gep_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="6" slack="0"/>
<pin id="588" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_relu_0_addr_1/118 "/>
</bind>
</comp>

<comp id="592" class="1004" name="fc_hidden_layer3_add_1_gep_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="0" index="2" bw="9" slack="0"/>
<pin id="596" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_hidden_layer3_add_1/118 "/>
</bind>
</comp>

<comp id="600" class="1005" name="phi_ln309_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="1"/>
<pin id="602" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln309 (phireg) "/>
</bind>
</comp>

<comp id="604" class="1004" name="phi_ln309_phi_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="10" slack="0"/>
<pin id="608" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln309/8 "/>
</bind>
</comp>

<comp id="612" class="1005" name="phi_ln310_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="1"/>
<pin id="614" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln310 (phireg) "/>
</bind>
</comp>

<comp id="616" class="1004" name="phi_ln310_phi_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="1" slack="1"/>
<pin id="620" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln310/18 "/>
</bind>
</comp>

<comp id="624" class="1005" name="phi_ln311_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="1"/>
<pin id="626" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln311 (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="phi_ln311_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="0"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="1" slack="1"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln311/28 "/>
</bind>
</comp>

<comp id="636" class="1005" name="phi_ln312_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="1"/>
<pin id="638" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln312 (phireg) "/>
</bind>
</comp>

<comp id="640" class="1004" name="phi_ln312_phi_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="0"/>
<pin id="642" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="643" dir="0" index="2" bw="1" slack="1"/>
<pin id="644" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="645" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln312/38 "/>
</bind>
</comp>

<comp id="648" class="1005" name="phi_ln319_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="17" slack="1"/>
<pin id="650" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln319 (phireg) "/>
</bind>
</comp>

<comp id="652" class="1004" name="phi_ln319_phi_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="655" dir="0" index="2" bw="17" slack="0"/>
<pin id="656" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="657" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln319/48 "/>
</bind>
</comp>

<comp id="660" class="1005" name="phi_ln320_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="13" slack="1"/>
<pin id="662" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln320 (phireg) "/>
</bind>
</comp>

<comp id="664" class="1004" name="phi_ln320_phi_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="13" slack="0"/>
<pin id="666" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="667" dir="0" index="2" bw="1" slack="1"/>
<pin id="668" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="669" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln320/58 "/>
</bind>
</comp>

<comp id="672" class="1005" name="phi_ln321_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="1"/>
<pin id="674" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln321 (phireg) "/>
</bind>
</comp>

<comp id="676" class="1004" name="phi_ln321_phi_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="679" dir="0" index="2" bw="1" slack="1"/>
<pin id="680" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="681" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln321/68 "/>
</bind>
</comp>

<comp id="684" class="1005" name="i_0_i_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="1"/>
<pin id="686" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="688" class="1004" name="i_0_i_phi_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="691" dir="0" index="2" bw="5" slack="0"/>
<pin id="692" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="693" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/72 "/>
</bind>
</comp>

<comp id="695" class="1005" name="j_0_i_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="1"/>
<pin id="697" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="699" class="1004" name="j_0_i_phi_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="0"/>
<pin id="701" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="702" dir="0" index="2" bw="1" slack="1"/>
<pin id="703" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="704" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/73 "/>
</bind>
</comp>

<comp id="706" class="1005" name="j_0_i89_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="1"/>
<pin id="708" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i89 (phireg) "/>
</bind>
</comp>

<comp id="710" class="1004" name="j_0_i89_phi_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="713" dir="0" index="2" bw="8" slack="0"/>
<pin id="714" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="715" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i89/75 "/>
</bind>
</comp>

<comp id="717" class="1005" name="storemerge_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="721" class="1004" name="storemerge_phi_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="724" dir="0" index="2" bw="32" slack="1"/>
<pin id="725" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="726" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/76 "/>
</bind>
</comp>

<comp id="730" class="1005" name="k_0_i_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="1"/>
<pin id="732" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i (phireg) "/>
</bind>
</comp>

<comp id="734" class="1004" name="k_0_i_phi_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="737" dir="0" index="2" bw="10" slack="0"/>
<pin id="738" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="739" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i/76 "/>
</bind>
</comp>

<comp id="741" class="1005" name="phi_mul_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="17" slack="1"/>
<pin id="743" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="745" class="1004" name="phi_mul_phi_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="748" dir="0" index="2" bw="17" slack="0"/>
<pin id="749" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="750" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/76 "/>
</bind>
</comp>

<comp id="752" class="1005" name="j_0_i92_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i92 (phireg) "/>
</bind>
</comp>

<comp id="756" class="1004" name="j_0_i92_phi_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="759" dir="0" index="2" bw="8" slack="0"/>
<pin id="760" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="761" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i92/85 "/>
</bind>
</comp>

<comp id="763" class="1005" name="j_0_i99_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="6" slack="1"/>
<pin id="765" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i99 (phireg) "/>
</bind>
</comp>

<comp id="767" class="1004" name="j_0_i99_phi_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="770" dir="0" index="2" bw="6" slack="0"/>
<pin id="771" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="772" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i99/96 "/>
</bind>
</comp>

<comp id="774" class="1005" name="storemerge198_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge198 (phireg) "/>
</bind>
</comp>

<comp id="778" class="1004" name="storemerge198_phi_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="781" dir="0" index="2" bw="32" slack="1"/>
<pin id="782" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="783" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge198/97 "/>
</bind>
</comp>

<comp id="787" class="1005" name="k_0_i101_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="1"/>
<pin id="789" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i101 (phireg) "/>
</bind>
</comp>

<comp id="791" class="1004" name="k_0_i101_phi_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="794" dir="0" index="2" bw="8" slack="0"/>
<pin id="795" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="796" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i101/97 "/>
</bind>
</comp>

<comp id="798" class="1005" name="phi_mul196_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="13" slack="1"/>
<pin id="800" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul196 (phireg) "/>
</bind>
</comp>

<comp id="802" class="1004" name="phi_mul196_phi_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="805" dir="0" index="2" bw="13" slack="0"/>
<pin id="806" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="807" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul196/97 "/>
</bind>
</comp>

<comp id="809" class="1005" name="j_0_i110_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="6" slack="1"/>
<pin id="811" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i110 (phireg) "/>
</bind>
</comp>

<comp id="813" class="1004" name="j_0_i110_phi_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="816" dir="0" index="2" bw="6" slack="0"/>
<pin id="817" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="818" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i110/106 "/>
</bind>
</comp>

<comp id="820" class="1005" name="j_0_i119_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="1"/>
<pin id="822" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i119 (phireg) "/>
</bind>
</comp>

<comp id="824" class="1004" name="j_0_i119_phi_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="827" dir="0" index="2" bw="4" slack="0"/>
<pin id="828" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="829" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i119/117 "/>
</bind>
</comp>

<comp id="831" class="1005" name="storemerge199_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge199 (phireg) "/>
</bind>
</comp>

<comp id="835" class="1004" name="storemerge199_phi_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="838" dir="0" index="2" bw="32" slack="1"/>
<pin id="839" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="840" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge199/118 "/>
</bind>
</comp>

<comp id="844" class="1005" name="k_0_i121_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="6" slack="1"/>
<pin id="846" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i121 (phireg) "/>
</bind>
</comp>

<comp id="848" class="1004" name="k_0_i121_phi_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="1"/>
<pin id="850" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="851" dir="0" index="2" bw="6" slack="0"/>
<pin id="852" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="853" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i121/118 "/>
</bind>
</comp>

<comp id="855" class="1004" name="grp_Conv2d1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="0" slack="0"/>
<pin id="857" dir="0" index="1" bw="32" slack="0"/>
<pin id="858" dir="0" index="2" bw="32" slack="0"/>
<pin id="859" dir="0" index="3" bw="32" slack="0"/>
<pin id="860" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln314/42 "/>
</bind>
</comp>

<comp id="865" class="1004" name="grp_Conv2d2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="0" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="0" index="2" bw="32" slack="0"/>
<pin id="869" dir="0" index="3" bw="32" slack="0"/>
<pin id="870" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln315/44 "/>
</bind>
</comp>

<comp id="875" class="1004" name="grp_Conv2d3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="0" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="0" index="2" bw="32" slack="0"/>
<pin id="879" dir="0" index="3" bw="32" slack="0"/>
<pin id="880" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln316/46 "/>
</bind>
</comp>

<comp id="885" class="1004" name="grp_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="5"/>
<pin id="887" dir="0" index="1" bw="32" slack="1"/>
<pin id="888" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_i_17/81 tmp_i3_22/102 tmp_i4_27/123 "/>
</bind>
</comp>

<comp id="892" class="1004" name="grp_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="0" index="1" bw="32" slack="1"/>
<pin id="895" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/78 tmp_i3/99 tmp_i4/120 "/>
</bind>
</comp>

<comp id="896" class="1004" name="grp_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="1"/>
<pin id="898" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="b_assign/93 b_assign_1/114 "/>
</bind>
</comp>

<comp id="899" class="1004" name="grp_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="0"/>
<pin id="901" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_i1/86 tmp_i2/107 "/>
</bind>
</comp>

<comp id="904" class="1004" name="grp_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="8"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/94 tmp_6/115 "/>
</bind>
</comp>

<comp id="909" class="1004" name="grp_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="64" slack="1"/>
<pin id="911" dir="0" index="1" bw="64" slack="0"/>
<pin id="912" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_i1_19/88 tmp_i2_24/109 "/>
</bind>
</comp>

<comp id="914" class="1005" name="reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_i3 tmp_i4 "/>
</bind>
</comp>

<comp id="919" class="1005" name="reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_17 tmp_i3_22 tmp_i4_27 "/>
</bind>
</comp>

<comp id="926" class="1005" name="reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="1"/>
<pin id="928" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 tmp_i2 "/>
</bind>
</comp>

<comp id="931" class="1005" name="reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="1"/>
<pin id="933" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_19 tmp_i2_24 "/>
</bind>
</comp>

<comp id="936" class="1005" name="reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_assign b_assign_1 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln308_6_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="30" slack="0"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308_6/1 "/>
</bind>
</comp>

<comp id="945" class="1004" name="input_matrix_addr_6_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr_6/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln308_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="30" slack="0"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308/7 "/>
</bind>
</comp>

<comp id="956" class="1004" name="input_matrix_addr_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="32" slack="42"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/7 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln308_1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="30" slack="0"/>
<pin id="964" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308_1/7 "/>
</bind>
</comp>

<comp id="966" class="1004" name="input_matrix_addr_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="1" index="2" bw="32" slack="34"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr_1/7 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln308_2_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="30" slack="0"/>
<pin id="974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308_2/7 "/>
</bind>
</comp>

<comp id="976" class="1004" name="input_matrix_addr_2_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="1" index="2" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr_2/7 "/>
</bind>
</comp>

<comp id="982" class="1004" name="zext_ln308_3_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="30" slack="0"/>
<pin id="984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308_3/7 "/>
</bind>
</comp>

<comp id="986" class="1004" name="input_matrix_addr_3_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="0" index="1" bw="32" slack="0"/>
<pin id="989" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr_3/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="zext_ln308_4_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="30" slack="0"/>
<pin id="994" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308_4/7 "/>
</bind>
</comp>

<comp id="996" class="1004" name="input_matrix_addr_4_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr_4/7 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="zext_ln308_5_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="30" slack="0"/>
<pin id="1004" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308_5/7 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="input_matrix_addr_5_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr_5/7 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="icmp_ln309_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="10" slack="0"/>
<pin id="1014" dir="0" index="1" bw="10" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309/8 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="add_ln309_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="10" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln309/8 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln309_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="2"/>
<pin id="1026" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln309/10 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="icmp_ln310_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="0"/>
<pin id="1031" dir="0" index="1" bw="4" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln310/18 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="add_ln310_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="4" slack="0"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln310/18 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="zext_ln310_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="4" slack="2"/>
<pin id="1043" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln310/20 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="icmp_ln311_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="4" slack="0"/>
<pin id="1048" dir="0" index="1" bw="4" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln311/28 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="add_ln311_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="4" slack="0"/>
<pin id="1054" dir="0" index="1" bw="1" slack="0"/>
<pin id="1055" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311/28 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln311_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="4" slack="2"/>
<pin id="1060" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311/30 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="icmp_ln312_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="4" slack="0"/>
<pin id="1065" dir="0" index="1" bw="4" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln312/38 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="add_ln312_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="4" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln312/38 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="zext_ln312_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="4" slack="2"/>
<pin id="1077" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln312/40 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="icmp_ln319_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="17" slack="0"/>
<pin id="1082" dir="0" index="1" bw="17" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln319/48 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln319_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="17" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln319/48 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="zext_ln319_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="17" slack="2"/>
<pin id="1094" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln319/50 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="icmp_ln320_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="13" slack="0"/>
<pin id="1099" dir="0" index="1" bw="13" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln320/58 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="add_ln320_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="13" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln320/58 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="zext_ln320_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="13" slack="2"/>
<pin id="1111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln320/60 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="icmp_ln321_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="9" slack="0"/>
<pin id="1116" dir="0" index="1" bw="9" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln321/68 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="add_ln321_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="9" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/68 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="zext_ln321_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="9" slack="2"/>
<pin id="1128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/70 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="icmp_ln72_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="5" slack="0"/>
<pin id="1133" dir="0" index="1" bw="5" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/72 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="i_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="5" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/72 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="shl_ln_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="10" slack="0"/>
<pin id="1145" dir="0" index="1" bw="5" slack="0"/>
<pin id="1146" dir="0" index="2" bw="1" slack="0"/>
<pin id="1147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/72 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="zext_ln74_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="10" slack="0"/>
<pin id="1153" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/72 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="shl_ln74_1_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="0"/>
<pin id="1157" dir="0" index="1" bw="5" slack="0"/>
<pin id="1158" dir="0" index="2" bw="1" slack="0"/>
<pin id="1159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln74_1/72 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="zext_ln74_2_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="0"/>
<pin id="1165" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/72 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="sub_ln74_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="10" slack="0"/>
<pin id="1169" dir="0" index="1" bw="8" slack="0"/>
<pin id="1170" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln74/72 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="zext_ln73_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="5" slack="0"/>
<pin id="1175" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/73 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="icmp_ln73_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="5" slack="0"/>
<pin id="1179" dir="0" index="1" bw="5" slack="0"/>
<pin id="1180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/73 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="j_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="5" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/73 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="add_ln74_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="11" slack="1"/>
<pin id="1191" dir="0" index="1" bw="5" slack="0"/>
<pin id="1192" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/73 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sext_ln74_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="11" slack="0"/>
<pin id="1196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/73 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="zext_ln74_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="11" slack="0"/>
<pin id="1200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/73 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="zext_ln79_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/75 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="icmp_ln79_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="0"/>
<pin id="1209" dir="0" index="1" bw="8" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/75 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="j_2_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/75 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="zext_ln80_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="0"/>
<pin id="1221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/75 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="icmp_ln81_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="10" slack="0"/>
<pin id="1226" dir="0" index="1" bw="10" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/76 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="k_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="10" slack="0"/>
<pin id="1232" dir="0" index="1" bw="1" slack="0"/>
<pin id="1233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/76 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="zext_ln82_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="10" slack="0"/>
<pin id="1238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/76 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="add_ln82_1_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="17" slack="0"/>
<pin id="1243" dir="0" index="1" bw="9" slack="0"/>
<pin id="1244" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/76 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="add_ln82_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="1"/>
<pin id="1249" dir="0" index="1" bw="17" slack="0"/>
<pin id="1250" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/76 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="zext_ln82_1_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="17" slack="0"/>
<pin id="1254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/76 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="icmp_ln62_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="0"/>
<pin id="1259" dir="0" index="1" bw="8" slack="0"/>
<pin id="1260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/85 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="j_6_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="0"/>
<pin id="1265" dir="0" index="1" bw="1" slack="0"/>
<pin id="1266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/85 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="zext_ln63_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="8" slack="0"/>
<pin id="1271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/85 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="bitcast_ln28_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="9"/>
<pin id="1276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/95 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="tmp_1_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="0"/>
<pin id="1279" dir="0" index="1" bw="32" slack="0"/>
<pin id="1280" dir="0" index="2" bw="6" slack="0"/>
<pin id="1281" dir="0" index="3" bw="6" slack="0"/>
<pin id="1282" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/95 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="trunc_ln28_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="0"/>
<pin id="1289" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/95 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="bitcast_ln28_1_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="1"/>
<pin id="1293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/95 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="tmp_2_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="8" slack="0"/>
<pin id="1297" dir="0" index="1" bw="32" slack="0"/>
<pin id="1298" dir="0" index="2" bw="6" slack="0"/>
<pin id="1299" dir="0" index="3" bw="6" slack="0"/>
<pin id="1300" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/95 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="trunc_ln28_1_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="0"/>
<pin id="1307" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/95 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="icmp_ln28_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="8" slack="0"/>
<pin id="1311" dir="0" index="1" bw="8" slack="0"/>
<pin id="1312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/95 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="icmp_ln28_1_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="23" slack="0"/>
<pin id="1317" dir="0" index="1" bw="23" slack="0"/>
<pin id="1318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/95 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="or_ln28_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="0"/>
<pin id="1323" dir="0" index="1" bw="1" slack="0"/>
<pin id="1324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/95 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="icmp_ln28_2_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="0"/>
<pin id="1329" dir="0" index="1" bw="8" slack="0"/>
<pin id="1330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/95 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="icmp_ln28_3_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="23" slack="0"/>
<pin id="1335" dir="0" index="1" bw="23" slack="0"/>
<pin id="1336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/95 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="or_ln28_1_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="0"/>
<pin id="1341" dir="0" index="1" bw="1" slack="0"/>
<pin id="1342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/95 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="and_ln28_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="0"/>
<pin id="1347" dir="0" index="1" bw="1" slack="0"/>
<pin id="1348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/95 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="and_ln28_1_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="0"/>
<pin id="1353" dir="0" index="1" bw="1" slack="0"/>
<pin id="1354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/95 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="select_ln28_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="0"/>
<pin id="1359" dir="0" index="1" bw="32" slack="9"/>
<pin id="1360" dir="0" index="2" bw="32" slack="1"/>
<pin id="1361" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/95 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="zext_ln87_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="6" slack="0"/>
<pin id="1367" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/96 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="icmp_ln87_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="6" slack="0"/>
<pin id="1371" dir="0" index="1" bw="6" slack="0"/>
<pin id="1372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/96 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="j_7_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="6" slack="0"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/96 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="zext_ln88_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="6" slack="0"/>
<pin id="1383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/96 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="icmp_ln89_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="8" slack="0"/>
<pin id="1388" dir="0" index="1" bw="8" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/97 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="k_1_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="8" slack="0"/>
<pin id="1394" dir="0" index="1" bw="1" slack="0"/>
<pin id="1395" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/97 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="zext_ln90_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="8" slack="0"/>
<pin id="1400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/97 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="add_ln90_1_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="13" slack="0"/>
<pin id="1405" dir="0" index="1" bw="7" slack="0"/>
<pin id="1406" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/97 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="add_ln90_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="6" slack="1"/>
<pin id="1411" dir="0" index="1" bw="13" slack="0"/>
<pin id="1412" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/97 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="zext_ln90_1_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="13" slack="0"/>
<pin id="1416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/97 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="icmp_ln67_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="6" slack="0"/>
<pin id="1421" dir="0" index="1" bw="6" slack="0"/>
<pin id="1422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/106 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="j_8_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="6" slack="0"/>
<pin id="1427" dir="0" index="1" bw="1" slack="0"/>
<pin id="1428" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/106 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="zext_ln68_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="6" slack="0"/>
<pin id="1433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/106 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="bitcast_ln28_2_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="9"/>
<pin id="1438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/116 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="tmp_4_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="0"/>
<pin id="1441" dir="0" index="1" bw="32" slack="0"/>
<pin id="1442" dir="0" index="2" bw="6" slack="0"/>
<pin id="1443" dir="0" index="3" bw="6" slack="0"/>
<pin id="1444" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/116 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="trunc_ln28_2_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="0"/>
<pin id="1451" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/116 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="bitcast_ln28_3_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="1"/>
<pin id="1455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/116 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tmp_5_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="8" slack="0"/>
<pin id="1459" dir="0" index="1" bw="32" slack="0"/>
<pin id="1460" dir="0" index="2" bw="6" slack="0"/>
<pin id="1461" dir="0" index="3" bw="6" slack="0"/>
<pin id="1462" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/116 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="trunc_ln28_3_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="0"/>
<pin id="1469" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/116 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="icmp_ln28_4_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="8" slack="0"/>
<pin id="1473" dir="0" index="1" bw="8" slack="0"/>
<pin id="1474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/116 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="icmp_ln28_5_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="23" slack="0"/>
<pin id="1479" dir="0" index="1" bw="23" slack="0"/>
<pin id="1480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/116 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="or_ln28_2_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="0"/>
<pin id="1485" dir="0" index="1" bw="1" slack="0"/>
<pin id="1486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/116 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="icmp_ln28_6_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="8" slack="0"/>
<pin id="1491" dir="0" index="1" bw="8" slack="0"/>
<pin id="1492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/116 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="icmp_ln28_7_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="23" slack="0"/>
<pin id="1497" dir="0" index="1" bw="23" slack="0"/>
<pin id="1498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/116 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="or_ln28_3_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="0"/>
<pin id="1503" dir="0" index="1" bw="1" slack="0"/>
<pin id="1504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/116 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="and_ln28_2_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="0"/>
<pin id="1509" dir="0" index="1" bw="1" slack="0"/>
<pin id="1510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/116 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="and_ln28_3_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="0"/>
<pin id="1515" dir="0" index="1" bw="1" slack="0"/>
<pin id="1516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/116 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="select_ln28_1_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="1" slack="0"/>
<pin id="1521" dir="0" index="1" bw="32" slack="9"/>
<pin id="1522" dir="0" index="2" bw="32" slack="1"/>
<pin id="1523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/116 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="zext_ln95_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="4" slack="0"/>
<pin id="1529" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/117 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="icmp_ln95_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="4" slack="0"/>
<pin id="1533" dir="0" index="1" bw="4" slack="0"/>
<pin id="1534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/117 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="j_9_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="4" slack="0"/>
<pin id="1539" dir="0" index="1" bw="1" slack="0"/>
<pin id="1540" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/117 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="zext_ln96_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="4" slack="0"/>
<pin id="1545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/117 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="icmp_ln97_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="6" slack="0"/>
<pin id="1550" dir="0" index="1" bw="6" slack="0"/>
<pin id="1551" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/118 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="k_2_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="6" slack="0"/>
<pin id="1556" dir="0" index="1" bw="1" slack="0"/>
<pin id="1557" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/118 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="zext_ln98_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="6" slack="0"/>
<pin id="1562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/118 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="shl_ln1_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="9" slack="0"/>
<pin id="1567" dir="0" index="1" bw="6" slack="0"/>
<pin id="1568" dir="0" index="2" bw="1" slack="0"/>
<pin id="1569" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/118 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="shl_ln98_1_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="7" slack="0"/>
<pin id="1575" dir="0" index="1" bw="6" slack="0"/>
<pin id="1576" dir="0" index="2" bw="1" slack="0"/>
<pin id="1577" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln98_1/118 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="add_ln98_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="4" slack="1"/>
<pin id="1583" dir="0" index="1" bw="7" slack="0"/>
<pin id="1584" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/118 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="zext_ln98_2_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="7" slack="0"/>
<pin id="1588" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_2/118 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="add_ln98_1_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="9" slack="0"/>
<pin id="1592" dir="0" index="1" bw="7" slack="0"/>
<pin id="1593" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/118 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="zext_ln98_1_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="9" slack="0"/>
<pin id="1598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/118 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="input_matrix_addr_6_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr_6 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="input_matrix_addr_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="32" slack="42"/>
<pin id="1609" dir="1" index="1" bw="32" slack="42"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="1613" class="1005" name="input_matrix_addr_1_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="34"/>
<pin id="1615" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opset="input_matrix_addr_1 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="input_matrix_addr_2_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="32" slack="26"/>
<pin id="1621" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="input_matrix_addr_2 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="input_matrix_addr_3_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="18"/>
<pin id="1627" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="input_matrix_addr_3 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="input_matrix_addr_4_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="10"/>
<pin id="1633" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="input_matrix_addr_4 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="input_matrix_addr_5_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="2"/>
<pin id="1639" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_matrix_addr_5 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="icmp_ln309_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="1" slack="1"/>
<pin id="1645" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln309 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="add_ln309_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="10" slack="0"/>
<pin id="1649" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln309 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="input_matrix_addr_6_1_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="32" slack="1"/>
<pin id="1654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr_6_1 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="icmp_ln310_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="1"/>
<pin id="1659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln310 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="add_ln310_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="4" slack="0"/>
<pin id="1663" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln310 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="input_matrix_addr_5_1_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="32" slack="1"/>
<pin id="1668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr_5_1 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="icmp_ln311_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="1" slack="1"/>
<pin id="1673" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln311 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="add_ln311_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="4" slack="0"/>
<pin id="1677" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln311 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="input_matrix_addr_4_1_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="1"/>
<pin id="1682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr_4_1 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="icmp_ln312_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="1" slack="1"/>
<pin id="1687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln312 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="add_ln312_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="4" slack="0"/>
<pin id="1691" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln312 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="input_matrix_addr_3_1_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="32" slack="1"/>
<pin id="1696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr_3_1 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="icmp_ln319_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="1" slack="1"/>
<pin id="1701" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln319 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="add_ln319_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="17" slack="0"/>
<pin id="1705" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln319 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="input_matrix_addr_2_1_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="32" slack="1"/>
<pin id="1710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr_2_1 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="icmp_ln320_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="1" slack="1"/>
<pin id="1715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln320 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="add_ln320_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="13" slack="0"/>
<pin id="1719" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln320 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="input_matrix_addr_1_1_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="32" slack="1"/>
<pin id="1724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr_1_1 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="icmp_ln321_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="1"/>
<pin id="1729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln321 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="add_ln321_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="9" slack="0"/>
<pin id="1733" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="input_matrix_addr_re_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="32" slack="1"/>
<pin id="1738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr_re "/>
</bind>
</comp>

<comp id="1744" class="1005" name="i_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="5" slack="0"/>
<pin id="1746" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1749" class="1005" name="sub_ln74_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="11" slack="1"/>
<pin id="1751" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln74 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="j_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="5" slack="0"/>
<pin id="1759" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1762" class="1005" name="zext_ln74_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="64" slack="1"/>
<pin id="1764" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln74 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="third_conv1_addr_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="10" slack="1"/>
<pin id="1769" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="third_conv1_addr "/>
</bind>
</comp>

<comp id="1772" class="1005" name="zext_ln79_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="17" slack="1"/>
<pin id="1774" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="j_2_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="8" slack="0"/>
<pin id="1782" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="first_fc_0_addr_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="8" slack="1"/>
<pin id="1787" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="first_fc_0_addr "/>
</bind>
</comp>

<comp id="1793" class="1005" name="k_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="10" slack="0"/>
<pin id="1795" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1798" class="1005" name="flatten_conv_0_addr_1_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="10" slack="1"/>
<pin id="1800" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="flatten_conv_0_addr_1 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="add_ln82_1_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="17" slack="0"/>
<pin id="1805" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln82_1 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="fc_hidden_layer1_add_1_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="17" slack="1"/>
<pin id="1810" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="fc_hidden_layer1_add_1 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="flatten_conv_0_load_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="32" slack="1"/>
<pin id="1815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flatten_conv_0_load "/>
</bind>
</comp>

<comp id="1818" class="1005" name="fc_hidden_layer1_loa_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="32" slack="1"/>
<pin id="1820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc_hidden_layer1_loa "/>
</bind>
</comp>

<comp id="1826" class="1005" name="j_6_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="8" slack="0"/>
<pin id="1828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="zext_ln63_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="64" slack="10"/>
<pin id="1833" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln63 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="first_fc_0_addr_1_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="8" slack="1"/>
<pin id="1838" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="first_fc_0_addr_1 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="first_fc_0_load_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="32" slack="1"/>
<pin id="1843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_fc_0_load "/>
</bind>
</comp>

<comp id="1849" class="1005" name="zext_ln87_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="13" slack="1"/>
<pin id="1851" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="j_7_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="6" slack="0"/>
<pin id="1859" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="second_fc_0_addr_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="6" slack="1"/>
<pin id="1864" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="second_fc_0_addr "/>
</bind>
</comp>

<comp id="1870" class="1005" name="k_1_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="8" slack="0"/>
<pin id="1872" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="first_relu_0_addr_1_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="8" slack="1"/>
<pin id="1877" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="first_relu_0_addr_1 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="add_ln90_1_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="13" slack="0"/>
<pin id="1882" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90_1 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="fc_hidden_layer2_add_1_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="13" slack="1"/>
<pin id="1887" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="fc_hidden_layer2_add_1 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="first_relu_0_load_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="32" slack="1"/>
<pin id="1892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_relu_0_load "/>
</bind>
</comp>

<comp id="1895" class="1005" name="fc_hidden_layer2_loa_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="32" slack="1"/>
<pin id="1897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc_hidden_layer2_loa "/>
</bind>
</comp>

<comp id="1903" class="1005" name="j_8_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="6" slack="0"/>
<pin id="1905" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="zext_ln68_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="64" slack="10"/>
<pin id="1910" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln68 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="second_fc_0_addr_1_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="6" slack="1"/>
<pin id="1915" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="second_fc_0_addr_1 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="second_fc_0_load_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="32" slack="1"/>
<pin id="1920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="second_fc_0_load "/>
</bind>
</comp>

<comp id="1926" class="1005" name="zext_ln95_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="7" slack="1"/>
<pin id="1928" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln95 "/>
</bind>
</comp>

<comp id="1934" class="1005" name="j_9_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="4" slack="0"/>
<pin id="1936" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="1939" class="1005" name="outmlp_0_addr_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="4" slack="1"/>
<pin id="1941" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outmlp_0_addr "/>
</bind>
</comp>

<comp id="1947" class="1005" name="k_2_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="6" slack="0"/>
<pin id="1949" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="second_relu_0_addr_1_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="6" slack="1"/>
<pin id="1954" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="second_relu_0_addr_1 "/>
</bind>
</comp>

<comp id="1957" class="1005" name="fc_hidden_layer3_add_1_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="9" slack="1"/>
<pin id="1959" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="fc_hidden_layer3_add_1 "/>
</bind>
</comp>

<comp id="1962" class="1005" name="second_relu_0_load_reg_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="32" slack="1"/>
<pin id="1964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="second_relu_0_load "/>
</bind>
</comp>

<comp id="1967" class="1005" name="fc_hidden_layer3_loa_reg_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="32" slack="1"/>
<pin id="1969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc_hidden_layer3_loa "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="230"><net_src comp="48" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="84" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="102" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="84" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="102" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="84" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="102" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="84" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="118" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="136" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="84" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="148" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="84" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="16" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="98" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="352" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="18" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="98" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="20" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="98" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="98" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="391" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="30" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="98" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="32" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="98" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="433"><net_src comp="417" pin="3"/><net_sink comp="424" pin=2"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="98" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="28" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="98" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="36" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="98" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="454" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="460" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="479"><net_src comp="38" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="98" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="98" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="486" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="499"><net_src comp="30" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="98" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="494" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="98" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="502" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="515"><net_src comp="40" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="98" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="510" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="42" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="98" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="540"><net_src comp="40" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="98" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="535" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="548"><net_src comp="32" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="98" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="543" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="556"><net_src comp="42" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="98" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="551" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="564"><net_src comp="44" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="98" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="559" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="46" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="98" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="589"><net_src comp="44" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="98" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="584" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="597"><net_src comp="34" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="98" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="592" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="603"><net_src comp="74" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="604" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="615"><net_src comp="104" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="612" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="623"><net_src comp="616" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="627"><net_src comp="104" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="624" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="635"><net_src comp="628" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="639"><net_src comp="104" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="646"><net_src comp="636" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="647"><net_src comp="640" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="651"><net_src comp="126" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="658"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="652" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="663"><net_src comp="138" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="670"><net_src comp="660" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="671"><net_src comp="664" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="675"><net_src comp="150" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="682"><net_src comp="672" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="683"><net_src comp="676" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="687"><net_src comp="160" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="698"><net_src comp="160" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="705"><net_src comp="695" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="709"><net_src comp="174" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="716"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="720"><net_src comp="182" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="727"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="721" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="729"><net_src comp="721" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="733"><net_src comp="74" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="740"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="126" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="751"><net_src comp="741" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="755"><net_src comp="174" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="762"><net_src comp="752" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="766"><net_src comp="204" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="773"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="777"><net_src comp="182" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="784"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="778" pin="4"/><net_sink comp="530" pin=1"/></net>

<net id="786"><net_src comp="778" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="790"><net_src comp="174" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="797"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="801"><net_src comp="138" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="808"><net_src comp="798" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="812"><net_src comp="204" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="819"><net_src comp="809" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="823"><net_src comp="104" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="830"><net_src comp="820" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="834"><net_src comp="182" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="841"><net_src comp="831" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="835" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="843"><net_src comp="835" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="847"><net_src comp="204" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="854"><net_src comp="844" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="861"><net_src comp="120" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="16" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="863"><net_src comp="18" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="864"><net_src comp="24" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="871"><net_src comp="122" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="24" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="20" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="26" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="881"><net_src comp="124" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="26" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="883"><net_src comp="22" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="884"><net_src comp="28" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="889"><net_src comp="717" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="774" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="831" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="902"><net_src comp="481" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="530" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="896" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="190" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="892" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="922"><net_src comp="885" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="835" pin=2"/></net>

<net id="929"><net_src comp="899" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="934"><net_src comp="909" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="939"><net_src comp="896" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="944"><net_src comp="226" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="0" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="941" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="951"><net_src comp="945" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="955"><net_src comp="239" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="960"><net_src comp="0" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="952" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="965"><net_src comp="245" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="0" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="962" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="251" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="980"><net_src comp="0" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="972" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="257" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="0" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="982" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="995"><net_src comp="263" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="0" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="992" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="269" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="0" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="604" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="76" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="604" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="82" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1027"><net_src comp="600" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1033"><net_src comp="616" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="106" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="616" pin="4"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="110" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1044"><net_src comp="612" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1050"><net_src comp="628" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="106" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="628" pin="4"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="110" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1061"><net_src comp="624" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1067"><net_src comp="640" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="106" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="640" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="110" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1078"><net_src comp="636" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1084"><net_src comp="652" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="128" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="652" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="132" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="648" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1101"><net_src comp="664" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="140" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="664" pin="4"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="144" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1112"><net_src comp="660" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1118"><net_src comp="676" pin="4"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="152" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="676" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="156" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1129"><net_src comp="672" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1135"><net_src comp="688" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="162" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="688" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="166" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1148"><net_src comp="168" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="688" pin="4"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="160" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1154"><net_src comp="1143" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1160"><net_src comp="170" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="688" pin="4"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="172" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1166"><net_src comp="1155" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1171"><net_src comp="1151" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="1163" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1176"><net_src comp="699" pin="4"/><net_sink comp="1173" pin=0"/></net>

<net id="1181"><net_src comp="699" pin="4"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="162" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1187"><net_src comp="699" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="166" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="1173" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1197"><net_src comp="1189" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="1194" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1206"><net_src comp="710" pin="4"/><net_sink comp="1203" pin=0"/></net>

<net id="1211"><net_src comp="710" pin="4"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="176" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="710" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="180" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1222"><net_src comp="710" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1228"><net_src comp="734" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="184" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="734" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="82" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1239"><net_src comp="734" pin="4"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1245"><net_src comp="745" pin="4"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="188" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="745" pin="4"/><net_sink comp="1247" pin=1"/></net>

<net id="1255"><net_src comp="1247" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1261"><net_src comp="756" pin="4"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="176" pin="0"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="756" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="180" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1272"><net_src comp="756" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1283"><net_src comp="194" pin="0"/><net_sink comp="1277" pin=0"/></net>

<net id="1284"><net_src comp="1274" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1285"><net_src comp="196" pin="0"/><net_sink comp="1277" pin=2"/></net>

<net id="1286"><net_src comp="198" pin="0"/><net_sink comp="1277" pin=3"/></net>

<net id="1290"><net_src comp="1274" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1294"><net_src comp="936" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1301"><net_src comp="194" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="1291" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1303"><net_src comp="196" pin="0"/><net_sink comp="1295" pin=2"/></net>

<net id="1304"><net_src comp="198" pin="0"/><net_sink comp="1295" pin=3"/></net>

<net id="1308"><net_src comp="1291" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1313"><net_src comp="1277" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="200" pin="0"/><net_sink comp="1309" pin=1"/></net>

<net id="1319"><net_src comp="1287" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="202" pin="0"/><net_sink comp="1315" pin=1"/></net>

<net id="1325"><net_src comp="1315" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="1309" pin="2"/><net_sink comp="1321" pin=1"/></net>

<net id="1331"><net_src comp="1295" pin="4"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="200" pin="0"/><net_sink comp="1327" pin=1"/></net>

<net id="1337"><net_src comp="1305" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="202" pin="0"/><net_sink comp="1333" pin=1"/></net>

<net id="1343"><net_src comp="1333" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="1327" pin="2"/><net_sink comp="1339" pin=1"/></net>

<net id="1349"><net_src comp="1321" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="1339" pin="2"/><net_sink comp="1345" pin=1"/></net>

<net id="1355"><net_src comp="1345" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1356"><net_src comp="904" pin="2"/><net_sink comp="1351" pin=1"/></net>

<net id="1362"><net_src comp="1351" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="936" pin="1"/><net_sink comp="1357" pin=2"/></net>

<net id="1364"><net_src comp="1357" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="1368"><net_src comp="767" pin="4"/><net_sink comp="1365" pin=0"/></net>

<net id="1373"><net_src comp="767" pin="4"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="206" pin="0"/><net_sink comp="1369" pin=1"/></net>

<net id="1379"><net_src comp="767" pin="4"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="210" pin="0"/><net_sink comp="1375" pin=1"/></net>

<net id="1384"><net_src comp="767" pin="4"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1390"><net_src comp="791" pin="4"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="176" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="791" pin="4"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="180" pin="0"/><net_sink comp="1392" pin=1"/></net>

<net id="1401"><net_src comp="791" pin="4"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1407"><net_src comp="802" pin="4"/><net_sink comp="1403" pin=0"/></net>

<net id="1408"><net_src comp="212" pin="0"/><net_sink comp="1403" pin=1"/></net>

<net id="1413"><net_src comp="802" pin="4"/><net_sink comp="1409" pin=1"/></net>

<net id="1417"><net_src comp="1409" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1423"><net_src comp="813" pin="4"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="206" pin="0"/><net_sink comp="1419" pin=1"/></net>

<net id="1429"><net_src comp="813" pin="4"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="210" pin="0"/><net_sink comp="1425" pin=1"/></net>

<net id="1434"><net_src comp="813" pin="4"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1445"><net_src comp="194" pin="0"/><net_sink comp="1439" pin=0"/></net>

<net id="1446"><net_src comp="1436" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1447"><net_src comp="196" pin="0"/><net_sink comp="1439" pin=2"/></net>

<net id="1448"><net_src comp="198" pin="0"/><net_sink comp="1439" pin=3"/></net>

<net id="1452"><net_src comp="1436" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1456"><net_src comp="936" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1463"><net_src comp="194" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1464"><net_src comp="1453" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1465"><net_src comp="196" pin="0"/><net_sink comp="1457" pin=2"/></net>

<net id="1466"><net_src comp="198" pin="0"/><net_sink comp="1457" pin=3"/></net>

<net id="1470"><net_src comp="1453" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1475"><net_src comp="1439" pin="4"/><net_sink comp="1471" pin=0"/></net>

<net id="1476"><net_src comp="200" pin="0"/><net_sink comp="1471" pin=1"/></net>

<net id="1481"><net_src comp="1449" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1482"><net_src comp="202" pin="0"/><net_sink comp="1477" pin=1"/></net>

<net id="1487"><net_src comp="1477" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1488"><net_src comp="1471" pin="2"/><net_sink comp="1483" pin=1"/></net>

<net id="1493"><net_src comp="1457" pin="4"/><net_sink comp="1489" pin=0"/></net>

<net id="1494"><net_src comp="200" pin="0"/><net_sink comp="1489" pin=1"/></net>

<net id="1499"><net_src comp="1467" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1500"><net_src comp="202" pin="0"/><net_sink comp="1495" pin=1"/></net>

<net id="1505"><net_src comp="1495" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1506"><net_src comp="1489" pin="2"/><net_sink comp="1501" pin=1"/></net>

<net id="1511"><net_src comp="1483" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1512"><net_src comp="1501" pin="2"/><net_sink comp="1507" pin=1"/></net>

<net id="1517"><net_src comp="1507" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1518"><net_src comp="904" pin="2"/><net_sink comp="1513" pin=1"/></net>

<net id="1524"><net_src comp="1513" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1525"><net_src comp="936" pin="1"/><net_sink comp="1519" pin=2"/></net>

<net id="1526"><net_src comp="1519" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="1530"><net_src comp="824" pin="4"/><net_sink comp="1527" pin=0"/></net>

<net id="1535"><net_src comp="824" pin="4"/><net_sink comp="1531" pin=0"/></net>

<net id="1536"><net_src comp="216" pin="0"/><net_sink comp="1531" pin=1"/></net>

<net id="1541"><net_src comp="824" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1542"><net_src comp="110" pin="0"/><net_sink comp="1537" pin=1"/></net>

<net id="1546"><net_src comp="824" pin="4"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1552"><net_src comp="848" pin="4"/><net_sink comp="1548" pin=0"/></net>

<net id="1553"><net_src comp="206" pin="0"/><net_sink comp="1548" pin=1"/></net>

<net id="1558"><net_src comp="848" pin="4"/><net_sink comp="1554" pin=0"/></net>

<net id="1559"><net_src comp="210" pin="0"/><net_sink comp="1554" pin=1"/></net>

<net id="1563"><net_src comp="848" pin="4"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="1570"><net_src comp="220" pin="0"/><net_sink comp="1565" pin=0"/></net>

<net id="1571"><net_src comp="848" pin="4"/><net_sink comp="1565" pin=1"/></net>

<net id="1572"><net_src comp="172" pin="0"/><net_sink comp="1565" pin=2"/></net>

<net id="1578"><net_src comp="222" pin="0"/><net_sink comp="1573" pin=0"/></net>

<net id="1579"><net_src comp="848" pin="4"/><net_sink comp="1573" pin=1"/></net>

<net id="1580"><net_src comp="224" pin="0"/><net_sink comp="1573" pin=2"/></net>

<net id="1585"><net_src comp="1573" pin="3"/><net_sink comp="1581" pin=1"/></net>

<net id="1589"><net_src comp="1581" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1594"><net_src comp="1565" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1595"><net_src comp="1586" pin="1"/><net_sink comp="1590" pin=1"/></net>

<net id="1599"><net_src comp="1590" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="1604"><net_src comp="945" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1610"><net_src comp="956" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="1612"><net_src comp="1607" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="1616"><net_src comp="966" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="1618"><net_src comp="1613" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1622"><net_src comp="976" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1624"><net_src comp="1619" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="1628"><net_src comp="986" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1630"><net_src comp="1625" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1634"><net_src comp="996" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1636"><net_src comp="1631" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="1640"><net_src comp="1006" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1642"><net_src comp="1637" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1646"><net_src comp="1012" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1650"><net_src comp="1018" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1655"><net_src comp="275" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="1660"><net_src comp="1029" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1664"><net_src comp="1035" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1669"><net_src comp="287" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1674"><net_src comp="1046" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1678"><net_src comp="1052" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1683"><net_src comp="299" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="1688"><net_src comp="1063" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1692"><net_src comp="1069" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1697"><net_src comp="311" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="1702"><net_src comp="1080" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1706"><net_src comp="1086" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="1711"><net_src comp="323" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1716"><net_src comp="1097" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1720"><net_src comp="1103" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1725"><net_src comp="335" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="1730"><net_src comp="1114" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1734"><net_src comp="1120" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1739"><net_src comp="347" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1747"><net_src comp="1137" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="1752"><net_src comp="1167" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1760"><net_src comp="1183" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1765"><net_src comp="1198" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1770"><net_src comp="447" pin="3"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1775"><net_src comp="1203" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1783"><net_src comp="1213" pin="2"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="1788"><net_src comp="474" pin="3"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1796"><net_src comp="1230" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="1801"><net_src comp="486" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1806"><net_src comp="1241" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="1811"><net_src comp="494" pin="3"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1816"><net_src comp="467" pin="3"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1821"><net_src comp="411" pin="3"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1829"><net_src comp="1263" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="1834"><net_src comp="1269" pin="1"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1839"><net_src comp="502" pin="3"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1844"><net_src comp="481" pin="3"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1846"><net_src comp="1841" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1847"><net_src comp="1841" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1848"><net_src comp="1841" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1852"><net_src comp="1365" pin="1"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1860"><net_src comp="1375" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="1865"><net_src comp="523" pin="3"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1873"><net_src comp="1392" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="791" pin=2"/></net>

<net id="1878"><net_src comp="535" pin="3"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1883"><net_src comp="1403" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="1888"><net_src comp="543" pin="3"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1893"><net_src comp="517" pin="3"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1898"><net_src comp="424" pin="3"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1906"><net_src comp="1425" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="1911"><net_src comp="1431" pin="1"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1916"><net_src comp="551" pin="3"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1921"><net_src comp="530" pin="3"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1923"><net_src comp="1918" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1924"><net_src comp="1918" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1925"><net_src comp="1918" pin="1"/><net_sink comp="1519" pin=1"/></net>

<net id="1929"><net_src comp="1527" pin="1"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1937"><net_src comp="1537" pin="2"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="1942"><net_src comp="572" pin="3"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1950"><net_src comp="1554" pin="2"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="848" pin=2"/></net>

<net id="1955"><net_src comp="584" pin="3"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1960"><net_src comp="592" pin="3"/><net_sink comp="1957" pin=0"/></net>

<net id="1961"><net_src comp="1957" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1965"><net_src comp="566" pin="3"/><net_sink comp="1962" pin=0"/></net>

<net id="1966"><net_src comp="1962" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1970"><net_src comp="441" pin="3"/><net_sink comp="1967" pin=0"/></net>

<net id="1971"><net_src comp="1967" pin="1"/><net_sink comp="892" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_matrix | {}
	Port: mnist_data | {10 }
	Port: conv_kernel1 | {20 }
	Port: conv_kernel2 | {30 }
	Port: conv_kernel3 | {40 }
	Port: first_conv1 | {42 43 }
	Port: sencond_conv1 | {44 45 }
	Port: third_conv1 | {46 47 }
	Port: fc_hidden_layer1 | {50 }
	Port: fc_hidden_layer2 | {60 }
	Port: fc_hidden_layer3 | {70 }
	Port: flatten_conv_0 | {74 }
	Port: first_fc_0 | {76 }
	Port: first_relu_0 | {95 }
	Port: second_fc_0 | {97 }
	Port: second_relu_0 | {116 }
	Port: outmlp_0 | {118 }
 - Input state : 
	Port: forward : input_matrix | {1 2 3 4 5 6 7 9 11 12 13 14 15 16 17 19 21 22 23 24 25 26 27 29 31 32 33 34 35 36 37 39 41 42 43 44 45 46 47 49 51 52 53 54 55 56 57 59 61 62 63 64 65 66 67 69 }
	Port: forward : input_matrix_offset | {1 }
	Port: forward : conv1_offset | {7 }
	Port: forward : conv2_offset | {7 }
	Port: forward : conv3_offset | {7 }
	Port: forward : fc1_offset | {7 }
	Port: forward : fc2_offset | {7 }
	Port: forward : fc3_offset | {7 }
	Port: forward : mnist_data | {42 43 }
	Port: forward : conv_kernel1 | {42 43 }
	Port: forward : conv_kernel2 | {44 45 }
	Port: forward : conv_kernel3 | {46 47 }
	Port: forward : first_conv1 | {44 45 }
	Port: forward : sencond_conv1 | {46 47 }
	Port: forward : third_conv1 | {73 74 }
	Port: forward : fc_hidden_layer1 | {76 77 }
	Port: forward : fc_hidden_layer2 | {97 98 }
	Port: forward : fc_hidden_layer3 | {118 119 }
	Port: forward : flatten_conv_0 | {76 77 }
	Port: forward : first_fc_0 | {85 86 }
	Port: forward : first_relu_0 | {97 98 }
	Port: forward : second_fc_0 | {106 107 }
	Port: forward : second_relu_0 | {118 119 }
	Port: forward : outmlp_0 | {}
  - Chain level:
	State 1
		input_matrix_addr_6 : 1
		input_matrix_addr_6_s : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		input_matrix_addr : 1
		input_matrix_addr_1 : 1
		input_matrix_addr_2 : 1
		input_matrix_addr_3 : 1
		input_matrix_addr_4 : 1
		input_matrix_addr_5 : 1
	State 8
		icmp_ln309 : 1
		add_ln309 : 1
		br_ln309 : 2
	State 9
	State 10
		mnist_data_addr : 1
		store_ln309 : 2
		burstread_rend : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		icmp_ln310 : 1
		add_ln310 : 1
		br_ln310 : 2
	State 19
	State 20
		conv_kernel1_addr : 1
		store_ln310 : 2
		burstread_rend17 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		icmp_ln311 : 1
		add_ln311 : 1
		br_ln311 : 2
	State 29
	State 30
		conv_kernel2_addr : 1
		store_ln311 : 2
		burstread_rend30 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		icmp_ln312 : 1
		add_ln312 : 1
		br_ln312 : 2
	State 39
	State 40
		conv_kernel3_addr : 1
		store_ln312 : 2
		burstread_rend43 : 1
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		icmp_ln319 : 1
		add_ln319 : 1
		br_ln319 : 2
	State 49
	State 50
		fc_hidden_layer1_add : 1
		store_ln319 : 2
		burstread_rend56 : 1
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		icmp_ln320 : 1
		add_ln320 : 1
		br_ln320 : 2
	State 59
	State 60
		fc_hidden_layer2_add : 1
		store_ln320 : 2
		burstread_rend69 : 1
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
		icmp_ln321 : 1
		add_ln321 : 1
		br_ln321 : 2
	State 69
	State 70
		fc_hidden_layer3_add : 1
		store_ln321 : 2
		burstread_rend82 : 1
	State 71
	State 72
		icmp_ln72 : 1
		i : 1
		br_ln72 : 2
		shl_ln : 1
		zext_ln74_1 : 2
		shl_ln74_1 : 1
		zext_ln74_2 : 2
		sub_ln74 : 3
	State 73
		zext_ln73 : 1
		icmp_ln73 : 1
		j : 1
		br_ln73 : 2
		add_ln74 : 2
		sext_ln74 : 3
		zext_ln74 : 4
		third_conv1_addr : 5
		third_conv1_load : 6
	State 74
		store_ln74 : 1
	State 75
		zext_ln79 : 1
		icmp_ln79 : 1
		j_2 : 1
		br_ln79 : 2
		zext_ln80 : 1
		first_fc_0_addr : 2
	State 76
		store_ln82 : 1
		icmp_ln81 : 1
		k : 1
		br_ln81 : 2
		zext_ln82 : 1
		flatten_conv_0_addr_1 : 2
		flatten_conv_0_load : 3
		add_ln82_1 : 1
		add_ln82 : 1
		zext_ln82_1 : 2
		fc_hidden_layer1_add_1 : 3
		fc_hidden_layer1_loa : 4
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		icmp_ln62 : 1
		j_6 : 1
		br_ln62 : 2
		zext_ln63 : 1
		first_fc_0_addr_1 : 2
		first_fc_0_load : 3
	State 86
		tmp_i1 : 1
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
		tmp_3 : 1
	State 95
		tmp_1 : 1
		trunc_ln28 : 1
		tmp_2 : 1
		trunc_ln28_1 : 1
		icmp_ln28 : 2
		icmp_ln28_1 : 2
		or_ln28 : 3
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 3
		and_ln28_1 : 3
		select_ln28 : 3
		store_ln63 : 4
	State 96
		zext_ln87 : 1
		icmp_ln87 : 1
		j_7 : 1
		br_ln87 : 2
		zext_ln88 : 1
		second_fc_0_addr : 2
	State 97
		store_ln90 : 1
		icmp_ln89 : 1
		k_1 : 1
		br_ln89 : 2
		zext_ln90 : 1
		first_relu_0_addr_1 : 2
		first_relu_0_load : 3
		add_ln90_1 : 1
		add_ln90 : 1
		zext_ln90_1 : 2
		fc_hidden_layer2_add_1 : 3
		fc_hidden_layer2_loa : 4
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
		icmp_ln67 : 1
		j_8 : 1
		br_ln67 : 2
		zext_ln68 : 1
		second_fc_0_addr_1 : 2
		second_fc_0_load : 3
	State 107
		tmp_i2 : 1
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
		tmp_6 : 1
	State 116
		tmp_4 : 1
		trunc_ln28_2 : 1
		tmp_5 : 1
		trunc_ln28_3 : 1
		icmp_ln28_4 : 2
		icmp_ln28_5 : 2
		or_ln28_2 : 3
		icmp_ln28_6 : 2
		icmp_ln28_7 : 2
		or_ln28_3 : 3
		and_ln28_2 : 3
		and_ln28_3 : 3
		select_ln28_1 : 3
		store_ln68 : 4
	State 117
		zext_ln95 : 1
		icmp_ln95 : 1
		j_9 : 1
		br_ln95 : 2
		zext_ln96 : 1
		outmlp_0_addr : 2
	State 118
		store_ln98 : 1
		icmp_ln97 : 1
		k_2 : 1
		br_ln97 : 2
		zext_ln98 : 1
		second_relu_0_addr_1 : 2
		second_relu_0_load : 3
		shl_ln1 : 1
		shl_ln98_1 : 1
		add_ln98 : 2
		zext_ln98_2 : 3
		add_ln98_1 : 4
		zext_ln98_1 : 5
		fc_hidden_layer3_add_1 : 6
		fc_hidden_layer3_loa : 7
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         grp_Conv2d1_fu_855        |    9    |  3.775  |   1514  |   1952  |
|   call   |         grp_Conv2d2_fu_865        |    10   |  3.775  |   1514  |   1889  |
|          |         grp_Conv2d3_fu_875        |    11   |  3.775  |   1514  |   1862  |
|----------|-----------------------------------|---------|---------|---------|---------|
|   dmul   |             grp_fu_909            |    11   |    0    |   299   |   203   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   fadd   |             grp_fu_885            |    2    |    0    |   227   |   214   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         add_ln309_fu_1018         |    0    |    0    |    0    |    17   |
|          |         add_ln310_fu_1035         |    0    |    0    |    0    |    12   |
|          |         add_ln311_fu_1052         |    0    |    0    |    0    |    12   |
|          |         add_ln312_fu_1069         |    0    |    0    |    0    |    12   |
|          |         add_ln319_fu_1086         |    0    |    0    |    0    |    24   |
|          |         add_ln320_fu_1103         |    0    |    0    |    0    |    20   |
|          |         add_ln321_fu_1120         |    0    |    0    |    0    |    16   |
|          |             i_fu_1137             |    0    |    0    |    0    |    15   |
|          |             j_fu_1183             |    0    |    0    |    0    |    15   |
|          |          add_ln74_fu_1189         |    0    |    0    |    0    |    18   |
|          |            j_2_fu_1213            |    0    |    0    |    0    |    15   |
|    add   |             k_fu_1230             |    0    |    0    |    0    |    17   |
|          |         add_ln82_1_fu_1241        |    0    |    0    |    0    |    24   |
|          |          add_ln82_fu_1247         |    0    |    0    |    0    |    24   |
|          |            j_6_fu_1263            |    0    |    0    |    0    |    15   |
|          |            j_7_fu_1375            |    0    |    0    |    0    |    15   |
|          |            k_1_fu_1392            |    0    |    0    |    0    |    15   |
|          |         add_ln90_1_fu_1403        |    0    |    0    |    0    |    20   |
|          |          add_ln90_fu_1409         |    0    |    0    |    0    |    20   |
|          |            j_8_fu_1425            |    0    |    0    |    0    |    15   |
|          |            j_9_fu_1537            |    0    |    0    |    0    |    12   |
|          |            k_2_fu_1554            |    0    |    0    |    0    |    15   |
|          |          add_ln98_fu_1581         |    0    |    0    |    0    |    15   |
|          |         add_ln98_1_fu_1590        |    0    |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln309_fu_1012        |    0    |    0    |    0    |    13   |
|          |         icmp_ln310_fu_1029        |    0    |    0    |    0    |    9    |
|          |         icmp_ln311_fu_1046        |    0    |    0    |    0    |    9    |
|          |         icmp_ln312_fu_1063        |    0    |    0    |    0    |    9    |
|          |         icmp_ln319_fu_1080        |    0    |    0    |    0    |    20   |
|          |         icmp_ln320_fu_1097        |    0    |    0    |    0    |    13   |
|          |         icmp_ln321_fu_1114        |    0    |    0    |    0    |    13   |
|          |         icmp_ln72_fu_1131         |    0    |    0    |    0    |    11   |
|          |         icmp_ln73_fu_1177         |    0    |    0    |    0    |    11   |
|          |         icmp_ln79_fu_1207         |    0    |    0    |    0    |    11   |
|          |         icmp_ln81_fu_1224         |    0    |    0    |    0    |    13   |
|          |         icmp_ln62_fu_1257         |    0    |    0    |    0    |    11   |
|   icmp   |         icmp_ln28_fu_1309         |    0    |    0    |    0    |    11   |
|          |        icmp_ln28_1_fu_1315        |    0    |    0    |    0    |    20   |
|          |        icmp_ln28_2_fu_1327        |    0    |    0    |    0    |    11   |
|          |        icmp_ln28_3_fu_1333        |    0    |    0    |    0    |    20   |
|          |         icmp_ln87_fu_1369         |    0    |    0    |    0    |    11   |
|          |         icmp_ln89_fu_1386         |    0    |    0    |    0    |    11   |
|          |         icmp_ln67_fu_1419         |    0    |    0    |    0    |    11   |
|          |        icmp_ln28_4_fu_1471        |    0    |    0    |    0    |    11   |
|          |        icmp_ln28_5_fu_1477        |    0    |    0    |    0    |    20   |
|          |        icmp_ln28_6_fu_1489        |    0    |    0    |    0    |    11   |
|          |        icmp_ln28_7_fu_1495        |    0    |    0    |    0    |    20   |
|          |         icmp_ln95_fu_1531         |    0    |    0    |    0    |    9    |
|          |         icmp_ln97_fu_1548         |    0    |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   fmul   |             grp_fu_892            |    3    |    0    |   128   |   138   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   fpext  |             grp_fu_899            |    0    |    0    |   100   |   139   |
|----------|-----------------------------------|---------|---------|---------|---------|
|  fptrunc |             grp_fu_896            |    0    |    0    |   128   |    97   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   fcmp   |             grp_fu_904            |    0    |    0    |    66   |    66   |
|----------|-----------------------------------|---------|---------|---------|---------|
|  select  |        select_ln28_fu_1357        |    0    |    0    |    0    |    32   |
|          |       select_ln28_1_fu_1519       |    0    |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|---------|
|    sub   |          sub_ln74_fu_1167         |    0    |    0    |    0    |    17   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          or_ln28_fu_1321          |    0    |    0    |    0    |    2    |
|    or    |         or_ln28_1_fu_1339         |    0    |    0    |    0    |    2    |
|          |         or_ln28_2_fu_1483         |    0    |    0    |    0    |    2    |
|          |         or_ln28_3_fu_1501         |    0    |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          and_ln28_fu_1345         |    0    |    0    |    0    |    2    |
|    and   |         and_ln28_1_fu_1351        |    0    |    0    |    0    |    2    |
|          |         and_ln28_2_fu_1507        |    0    |    0    |    0    |    2    |
|          |         and_ln28_3_fu_1513        |    0    |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          | input_matrix_offset_s_read_fu_226 |    0    |    0    |    0    |    0    |
|          |    fc3_offset_read_read_fu_239    |    0    |    0    |    0    |    0    |
|          |    fc2_offset_read_read_fu_245    |    0    |    0    |    0    |    0    |
|          |    fc1_offset_read_read_fu_251    |    0    |    0    |    0    |    0    |
|          |   conv3_offset_read_read_fu_257   |    0    |    0    |    0    |    0    |
|          |   conv2_offset_read_read_fu_263   |    0    |    0    |    0    |    0    |
|   read   |   conv1_offset_read_read_fu_269   |    0    |    0    |    0    |    0    |
|          | input_matrix_addr_6_1_read_fu_275 |    0    |    0    |    0    |    0    |
|          | input_matrix_addr_5_1_read_fu_287 |    0    |    0    |    0    |    0    |
|          | input_matrix_addr_4_1_read_fu_299 |    0    |    0    |    0    |    0    |
|          | input_matrix_addr_3_1_read_fu_311 |    0    |    0    |    0    |    0    |
|          | input_matrix_addr_2_1_read_fu_323 |    0    |    0    |    0    |    0    |
|          | input_matrix_addr_1_1_read_fu_335 |    0    |    0    |    0    |    0    |
|          |  input_matrix_addr_re_read_fu_347 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         grp_readreq_fu_232        |    0    |    0    |    0    |    0    |
|          |         grp_readreq_fu_280        |    0    |    0    |    0    |    0    |
|          |         grp_readreq_fu_292        |    0    |    0    |    0    |    0    |
|  readreq |         grp_readreq_fu_304        |    0    |    0    |    0    |    0    |
|          |         grp_readreq_fu_316        |    0    |    0    |    0    |    0    |
|          |         grp_readreq_fu_328        |    0    |    0    |    0    |    0    |
|          |         grp_readreq_fu_340        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |        zext_ln308_6_fu_941        |    0    |    0    |    0    |    0    |
|          |         zext_ln308_fu_952         |    0    |    0    |    0    |    0    |
|          |        zext_ln308_1_fu_962        |    0    |    0    |    0    |    0    |
|          |        zext_ln308_2_fu_972        |    0    |    0    |    0    |    0    |
|          |        zext_ln308_3_fu_982        |    0    |    0    |    0    |    0    |
|          |        zext_ln308_4_fu_992        |    0    |    0    |    0    |    0    |
|          |        zext_ln308_5_fu_1002       |    0    |    0    |    0    |    0    |
|          |         zext_ln309_fu_1024        |    0    |    0    |    0    |    0    |
|          |         zext_ln310_fu_1041        |    0    |    0    |    0    |    0    |
|          |         zext_ln311_fu_1058        |    0    |    0    |    0    |    0    |
|          |         zext_ln312_fu_1075        |    0    |    0    |    0    |    0    |
|          |         zext_ln319_fu_1092        |    0    |    0    |    0    |    0    |
|          |         zext_ln320_fu_1109        |    0    |    0    |    0    |    0    |
|          |         zext_ln321_fu_1126        |    0    |    0    |    0    |    0    |
|          |        zext_ln74_1_fu_1151        |    0    |    0    |    0    |    0    |
|          |        zext_ln74_2_fu_1163        |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln73_fu_1173         |    0    |    0    |    0    |    0    |
|          |         zext_ln74_fu_1198         |    0    |    0    |    0    |    0    |
|          |         zext_ln79_fu_1203         |    0    |    0    |    0    |    0    |
|          |         zext_ln80_fu_1219         |    0    |    0    |    0    |    0    |
|          |         zext_ln82_fu_1236         |    0    |    0    |    0    |    0    |
|          |        zext_ln82_1_fu_1252        |    0    |    0    |    0    |    0    |
|          |         zext_ln63_fu_1269         |    0    |    0    |    0    |    0    |
|          |         zext_ln87_fu_1365         |    0    |    0    |    0    |    0    |
|          |         zext_ln88_fu_1381         |    0    |    0    |    0    |    0    |
|          |         zext_ln90_fu_1398         |    0    |    0    |    0    |    0    |
|          |        zext_ln90_1_fu_1414        |    0    |    0    |    0    |    0    |
|          |         zext_ln68_fu_1431         |    0    |    0    |    0    |    0    |
|          |         zext_ln95_fu_1527         |    0    |    0    |    0    |    0    |
|          |         zext_ln96_fu_1543         |    0    |    0    |    0    |    0    |
|          |         zext_ln98_fu_1560         |    0    |    0    |    0    |    0    |
|          |        zext_ln98_2_fu_1586        |    0    |    0    |    0    |    0    |
|          |        zext_ln98_1_fu_1596        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           shl_ln_fu_1143          |    0    |    0    |    0    |    0    |
|bitconcatenate|         shl_ln74_1_fu_1155        |    0    |    0    |    0    |    0    |
|          |          shl_ln1_fu_1565          |    0    |    0    |    0    |    0    |
|          |         shl_ln98_1_fu_1573        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   sext   |         sext_ln74_fu_1194         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_1_fu_1277           |    0    |    0    |    0    |    0    |
|partselect|           tmp_2_fu_1295           |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_1439           |    0    |    0    |    0    |    0    |
|          |           tmp_5_fu_1457           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         trunc_ln28_fu_1287        |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln28_1_fu_1305       |    0    |    0    |    0    |    0    |
|          |        trunc_ln28_2_fu_1449       |    0    |    0    |    0    |    0    |
|          |        trunc_ln28_3_fu_1467       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    46   |  11.325 |   5490  |   7376  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln309_reg_1647      |   10   |
|       add_ln310_reg_1661      |    4   |
|       add_ln311_reg_1675      |    4   |
|       add_ln312_reg_1689      |    4   |
|       add_ln319_reg_1703      |   17   |
|       add_ln320_reg_1717      |   13   |
|       add_ln321_reg_1731      |    9   |
|      add_ln82_1_reg_1803      |   17   |
|      add_ln90_1_reg_1880      |   13   |
|fc_hidden_layer1_add_1_reg_1808|   17   |
| fc_hidden_layer1_loa_reg_1818 |   32   |
|fc_hidden_layer2_add_1_reg_1885|   13   |
| fc_hidden_layer2_loa_reg_1895 |   32   |
|fc_hidden_layer3_add_1_reg_1957|    9   |
| fc_hidden_layer3_loa_reg_1967 |   32   |
|   first_fc_0_addr_1_reg_1836  |    8   |
|    first_fc_0_addr_reg_1785   |    8   |
|    first_fc_0_load_reg_1841   |   32   |
|  first_relu_0_addr_1_reg_1875 |    8   |
|   first_relu_0_load_reg_1890  |   32   |
| flatten_conv_0_addr_1_reg_1798|   10   |
|  flatten_conv_0_load_reg_1813 |   32   |
|         i_0_i_reg_684         |    5   |
|           i_reg_1744          |    5   |
|      icmp_ln309_reg_1643      |    1   |
|      icmp_ln310_reg_1657      |    1   |
|      icmp_ln311_reg_1671      |    1   |
|      icmp_ln312_reg_1685      |    1   |
|      icmp_ln319_reg_1699      |    1   |
|      icmp_ln320_reg_1713      |    1   |
|      icmp_ln321_reg_1727      |    1   |
| input_matrix_addr_1_1_reg_1722|   32   |
|  input_matrix_addr_1_reg_1613 |   32   |
| input_matrix_addr_2_1_reg_1708|   32   |
|  input_matrix_addr_2_reg_1619 |   32   |
| input_matrix_addr_3_1_reg_1694|   32   |
|  input_matrix_addr_3_reg_1625 |   32   |
| input_matrix_addr_4_1_reg_1680|   32   |
|  input_matrix_addr_4_reg_1631 |   32   |
| input_matrix_addr_5_1_reg_1666|   32   |
|  input_matrix_addr_5_reg_1637 |   32   |
| input_matrix_addr_6_1_reg_1652|   32   |
|  input_matrix_addr_6_reg_1601 |   32   |
| input_matrix_addr_re_reg_1736 |   32   |
|   input_matrix_addr_reg_1607  |   32   |
|        j_0_i110_reg_809       |    6   |
|        j_0_i119_reg_820       |    4   |
|        j_0_i89_reg_706        |    8   |
|        j_0_i92_reg_752        |    8   |
|        j_0_i99_reg_763        |    6   |
|         j_0_i_reg_695         |    5   |
|          j_2_reg_1780         |    8   |
|          j_6_reg_1826         |    8   |
|          j_7_reg_1857         |    6   |
|          j_8_reg_1903         |    6   |
|          j_9_reg_1934         |    4   |
|           j_reg_1757          |    5   |
|        k_0_i101_reg_787       |    8   |
|        k_0_i121_reg_844       |    6   |
|         k_0_i_reg_730         |   10   |
|          k_1_reg_1870         |    8   |
|          k_2_reg_1947         |    6   |
|           k_reg_1793          |   10   |
|     outmlp_0_addr_reg_1939    |    4   |
|       phi_ln309_reg_600       |   10   |
|       phi_ln310_reg_612       |    4   |
|       phi_ln311_reg_624       |    4   |
|       phi_ln312_reg_636       |    4   |
|       phi_ln319_reg_648       |   17   |
|       phi_ln320_reg_660       |   13   |
|       phi_ln321_reg_672       |    9   |
|       phi_mul196_reg_798      |   13   |
|        phi_mul_reg_741        |   17   |
|            reg_914            |   32   |
|            reg_919            |   32   |
|            reg_926            |   64   |
|            reg_931            |   64   |
|            reg_936            |   32   |
|  second_fc_0_addr_1_reg_1913  |    6   |
|   second_fc_0_addr_reg_1862   |    6   |
|   second_fc_0_load_reg_1918   |   32   |
| second_relu_0_addr_1_reg_1952 |    6   |
|  second_relu_0_load_reg_1962  |   32   |
|     storemerge198_reg_774     |   32   |
|     storemerge199_reg_831     |   32   |
|       storemerge_reg_717      |   32   |
|       sub_ln74_reg_1749       |   11   |
|   third_conv1_addr_reg_1767   |   10   |
|       zext_ln63_reg_1831      |   64   |
|       zext_ln68_reg_1908      |   64   |
|       zext_ln74_reg_1762      |   64   |
|       zext_ln79_reg_1772      |   17   |
|       zext_ln87_reg_1849      |   13   |
|       zext_ln95_reg_1926      |    7   |
+-------------------------------+--------+
|             Total             |  1690  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_232  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_411   |  p0  |   3  |  17  |   51   ||    15   |
|   grp_access_fu_424   |  p0  |   2  |  13  |   26   ||    9    |
|   grp_access_fu_441   |  p0  |   3  |   9  |   27   ||    15   |
|   grp_access_fu_454   |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_467   |  p0  |   3  |  10  |   30   ||    15   |
|   grp_access_fu_481   |  p0  |   3  |   8  |   24   ||    15   |
|   grp_access_fu_517   |  p0  |   3  |   8  |   24   ||    15   |
|   grp_access_fu_530   |  p0  |   3  |   6  |   18   ||    15   |
|   grp_access_fu_566   |  p0  |   3  |   6  |   18   ||    15   |
|   phi_ln309_reg_600   |  p0  |   2  |  10  |   20   ||    9    |
|   phi_ln310_reg_612   |  p0  |   2  |   4  |    8   ||    9    |
|   phi_ln311_reg_624   |  p0  |   2  |   4  |    8   ||    9    |
|   phi_ln312_reg_636   |  p0  |   2  |   4  |    8   ||    9    |
|   phi_ln319_reg_648   |  p0  |   2  |  17  |   34   ||    9    |
|   phi_ln320_reg_660   |  p0  |   2  |  13  |   26   ||    9    |
|   phi_ln321_reg_672   |  p0  |   2  |   9  |   18   ||    9    |
|   storemerge_reg_717  |  p0  |   2  |  32  |   64   ||    9    |
| storemerge198_reg_774 |  p0  |   2  |  32  |   64   ||    9    |
| storemerge199_reg_831 |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_885      |  p0  |   3  |  32  |   96   ||    15   |
|       grp_fu_892      |  p0  |   3  |  32  |   96   ||    15   |
|       grp_fu_892      |  p1  |   3  |  32  |   96   ||    15   |
|       grp_fu_899      |  p0  |   4  |  32  |   128  ||    21   |
|       grp_fu_904      |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_904      |  p1  |   2  |  32  |   64   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  1160  ||  24.787 ||   306   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   46   |   11   |  5490  |  7376  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   306  |
|  Register |    -   |    -   |  1690  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   46   |   36   |  7180  |  7682  |
+-----------+--------+--------+--------+--------+
