{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694680103535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694680103539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 11:28:23 2023 " "Processing started: Thu Sep 14 11:28:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694680103539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694680103539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_2 -c Lab2_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_2 -c Lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694680103539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694680103768 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type lab2_1.v(1) " "Verilog HDL Declaration warning at lab2_1.v(1): \"type\" is SystemVerilog-2005 keyword" {  } { { "../Lab2_1/lab2_1.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_1/lab2_1.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1694680109024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/legion/quartus/works_verilog/third year/5th semester/lab2/lab2_1/lab2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/legion/quartus/works_verilog/third year/5th semester/lab2/lab2_1/lab2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_1 " "Found entity 1: lab2_1" {  } { { "../Lab2_1/lab2_1.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_1/lab2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694680109024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694680109024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_2 " "Found entity 1: Lab2_2" {  } { { "Lab2_2.v" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694680109024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694680109024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_2 " "Elaborating entity \"Lab2_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694680109036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_1 lab2_1:minNumbers " "Elaborating entity \"lab2_1\" for hierarchy \"lab2_1:minNumbers\"" {  } { { "Lab2_2.v" "minNumbers" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694680109036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_1 lab2_1:maxNumbers " "Elaborating entity \"lab2_1\" for hierarchy \"lab2_1:maxNumbers\"" {  } { { "Lab2_2.v" "maxNumbers" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab2/Lab2_2/Lab2_2.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694680109036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694680109276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694680109512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694680109512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694680109524 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694680109524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694680109524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694680109524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694680109532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 11:28:29 2023 " "Processing ended: Thu Sep 14 11:28:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694680109532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694680109532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694680109532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694680109532 ""}
