#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-863-ged7734c7)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x557e162b4e00 .scope module, "UART_TX_tb" "UART_TX_tb" 2 16;
 .timescale 0 0;
P_0x557e162b58d0 .param/l "BITS" 1 2 17, +C4<00000000000000000000000000001000>;
v0x557e1630ce90_0 .var "clk", 0 0;
v0x557e1630cf50_0 .var "data", 7 0;
v0x557e1630d020_0 .var "data_ready", 0 0;
v0x557e1630d120_0 .net "data_sent", 0 0, v0x557e1630cab0_0;  1 drivers
v0x557e1630d1f0_0 .var "rst", 0 0;
v0x557e1630d290_0 .net "rx", 0 0, v0x557e1630cd10_0;  1 drivers
S_0x557e162b4fe0 .scope module, "DUT" "UART_TX" 2 29, 3 16 0, S_0x557e162b4e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "data_ready";
    .port_info 4 /OUTPUT 1 "data_sent";
    .port_info 5 /OUTPUT 1 "tx";
P_0x557e162b7170 .param/l "BITLEN" 1 3 19, +C4<00000000000000000000000000010000>;
P_0x557e162b71b0 .param/l "BITS" 0 3 17, +C4<00000000000000000000000000001000>;
P_0x557e162b71f0 .param/l "NUM_STATES" 1 3 20, +C4<00000000000000000000000000000100>;
P_0x557e162b7230 .param/l "STATE_SEND" 1 3 23, +C4<00000000000000000000000000000100>;
P_0x557e162b7270 .param/l "STATE_START" 1 3 22, +C4<00000000000000000000000000000010>;
P_0x557e162b72b0 .param/l "STATE_STOP" 1 3 24, +C4<00000000000000000000000000001000>;
P_0x557e162b72f0 .param/l "STATE_WAIT" 1 3 21, +C4<00000000000000000000000000000001>;
v0x557e162dffb0_0 .var "STATE", 31 0;
v0x557e1630c630_0 .var "bits_sent", 31 0;
v0x557e1630c710_0 .net "clk", 0 0, v0x557e1630ce90_0;  1 drivers
v0x557e1630c7e0_0 .var "counter", 5 0;
v0x557e1630c8c0_0 .net "data", 7 0, v0x557e1630cf50_0;  1 drivers
v0x557e1630c9f0_0 .net "data_ready", 0 0, v0x557e1630d020_0;  1 drivers
v0x557e1630cab0_0 .var "data_sent", 0 0;
v0x557e1630cb70_0 .net "rst", 0 0, v0x557e1630d1f0_0;  1 drivers
v0x557e1630cc30_0 .var "send_data", 7 0;
v0x557e1630cd10_0 .var "tx", 0 0;
E_0x557e162efd90 .event posedge, v0x557e1630c710_0;
    .scope S_0x557e162b4fe0;
T_0 ;
    %wait E_0x557e162efd90;
    %load/vec4 v0x557e1630cb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x557e162dffb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557e1630c630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557e1630cc30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x557e1630c7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e1630cab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557e162dffb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e1630cab0_0, 0;
    %load/vec4 v0x557e1630c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x557e162dffb0_0, 0;
    %load/vec4 v0x557e1630c8c0_0;
    %assign/vec4 v0x557e1630cc30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x557e1630c7e0_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557e1630cd10_0, 0;
    %load/vec4 v0x557e1630c7e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x557e1630c7e0_0, 0;
    %load/vec4 v0x557e1630c7e0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x557e1630c7e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x557e162dffb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557e1630c630_0, 0;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x557e1630c7e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x557e1630c7e0_0, 0;
    %load/vec4 v0x557e1630cc30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x557e1630cd10_0, 0;
    %load/vec4 v0x557e1630c7e0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x557e1630c7e0_0, 0;
    %load/vec4 v0x557e1630c630_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x557e1630c630_0, 0;
    %load/vec4 v0x557e1630c630_0;
    %subi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557e1630c630_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x557e162dffb0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x557e1630cc30_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557e1630cc30_0, 4, 5;
T_0.14 ;
T_0.11 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x557e1630c7e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x557e1630c7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e1630cd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557e1630cab0_0, 0;
    %load/vec4 v0x557e1630c7e0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x557e162dffb0_0, 0;
T_0.15 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557e162b4e00;
T_1 ;
    %pushi/vec4 92, 0, 8;
    %store/vec4 v0x557e1630cf50_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x557e162b4e00;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x557e1630ce90_0;
    %nor/r;
    %store/vec4 v0x557e1630ce90_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557e162b4e00;
T_3 ;
    %vpi_call 2 41 "$dumpfile", "UART_TX.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557e162b4fe0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557e1630ce90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557e1630d1f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557e1630d1f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557e1630d020_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "UART_TX_tb.v";
    "UART_TX.v";
