// Seed: 3739921711
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_3 = id_0;
  always @(negedge id_1) begin
    force id_3 = id_1;
    #1;
    id_3 <= 1;
    $display;
    id_3 <= 1;
    assume (id_3);
    id_3 = 1;
  end
  always @(posedge id_1) id_3 = id_3 == 1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input logic id_4,
    input supply1 id_5,
    input tri1 id_6,
    output logic id_7,
    input wor id_8,
    output tri id_9,
    output tri1 id_10,
    output supply0 id_11,
    input wand id_12,
    output uwire id_13,
    input tri1 id_14,
    input tri id_15,
    input supply0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    input tri1 id_19,
    input supply0 id_20,
    input wor id_21
);
  id_23(
      .id_0(1'b0),
      .id_1(id_6),
      .id_2(id_8 == id_20),
      .id_3(~id_6 < id_11),
      .id_4("" >= 1),
      .id_5(1),
      .id_6(id_21)
  ); module_0(
      id_4, id_4
  );
  function id_24;
    input id_25;
    input id_26;
    begin
      disable id_27;
      id_7 <= id_4;
    end
  endfunction
  wire id_28;
  wire id_29;
  assign id_11 = id_15;
  wor id_30 = 1 == id_3;
endmodule
