

================================================================
== Vivado HLS Report for 'fillWeights_576u_s'
================================================================
* Date:           Mon Sep 11 21:15:44 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.100 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      585|      585| 2.925 us | 2.925 us |  585|  585|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      577|      577|         3|          1|          1|   576|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|    1826|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     128|    -|
|Register             |        -|      -|       95|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       95|    1954|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln203_fu_172_p2               |     +    |      0|  0|   21|          21|          11|
    |add_ln44_fu_188_p2                |     +    |      0|  0|   10|          10|           1|
    |i0_fu_166_p2                      |     +    |      0|  0|   10|          10|           1|
    |and_ln203_fu_327_p2               |    and   |      0|  0|  128|         128|         128|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |w2_V_d0                           |    and   |      0|  0|  128|         128|         128|
    |icmp_ln203_fu_226_p2              |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln43_fu_160_p2               |   icmp   |      0|  0|   13|          10|          10|
    |icmp_ln44_fu_194_p2               |   icmp   |      0|  0|   13|          10|           7|
    |lshr_ln203_fu_321_p2              |   lshr   |      0|  0|  423|           2|         128|
    |empty_27_fu_220_p2                |    or    |      0|  0|    7|           7|           4|
    |select_ln203_1_fu_257_p3          |  select  |      0|  0|    8|           1|           8|
    |select_ln203_2_fu_265_p3          |  select  |      0|  0|    8|           1|           8|
    |select_ln203_3_fu_307_p3          |  select  |      0|  0|  123|           1|         128|
    |select_ln203_fu_249_p3            |  select  |      0|  0|    8|           1|           8|
    |select_ln44_fu_200_p3             |  select  |      0|  0|   10|           1|          10|
    |shl_ln203_1_fu_315_p2             |    shl   |      0|  0|  423|           2|         128|
    |shl_ln203_2_fu_351_p2             |    shl   |      0|  0|   35|           2|          16|
    |shl_ln203_fu_291_p2               |    shl   |      0|  0|  423|         128|         128|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    2|           2|           1|
    |xor_ln203_1_fu_273_p2             |    xor   |      0|  0|    8|           8|           7|
    |xor_ln203_fu_243_p2               |    xor   |      0|  0|    8|           8|           7|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 1826|         491|         878|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_phi_mul_phi_fu_129_p4  |   9|          2|   21|         42|
    |i0_0_reg_114                      |   9|          2|   10|         20|
    |iWeightsIn_V_blk_n_AR             |   9|          2|    1|          2|
    |iWeightsIn_V_blk_n_R              |   9|          2|    1|          2|
    |phi_mul_reg_125                   |   9|          2|   21|         42|
    |phi_urem_reg_137                  |   9|          2|   10|         20|
    |w2_V_we0                          |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 128|         28|   83|        174|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln203_reg_378                |  21|   0|   21|          0|
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i0_0_reg_114                     |  10|   0|   10|          0|
    |iWeightsIn_V_addr_read_reg_373   |  16|   0|   16|          0|
    |icmp_ln43_reg_364                |   1|   0|    1|          0|
    |icmp_ln43_reg_364_pp0_iter1_reg  |   1|   0|    1|          0|
    |phi_mul_reg_125                  |  21|   0|   21|          0|
    |phi_urem_reg_137                 |  10|   0|   10|          0|
    |tmp_1_reg_383                    |   3|   0|    3|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  95|   0|   95|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  fillWeights<576u>  | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  fillWeights<576u>  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  fillWeights<576u>  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  fillWeights<576u>  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  fillWeights<576u>  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  fillWeights<576u>  | return value |
|m_axi_iWeightsIn_V_AWVALID   | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWREADY   |  in |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWADDR    | out |   64|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWID      | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWLEN     | out |   32|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWSIZE    | out |    3|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWBURST   | out |    2|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWLOCK    | out |    2|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWCACHE   | out |    4|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWPROT    | out |    3|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWQOS     | out |    4|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWREGION  | out |    4|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_AWUSER    | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_WVALID    | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_WREADY    |  in |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_WDATA     | out |   16|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_WSTRB     | out |    2|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_WLAST     | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_WID       | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_WUSER     | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARVALID   | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARREADY   |  in |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARADDR    | out |   64|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARID      | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARLEN     | out |   32|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARSIZE    | out |    3|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARBURST   | out |    2|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARLOCK    | out |    2|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARCACHE   | out |    4|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARPROT    | out |    3|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARQOS     | out |    4|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARREGION  | out |    4|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_ARUSER    | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_RVALID    |  in |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_RREADY    | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_RDATA     |  in |   16|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_RLAST     |  in |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_RID       |  in |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_RUSER     |  in |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_RRESP     |  in |    2|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_BVALID    |  in |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_BREADY    | out |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_BRESP     |  in |    2|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_BID       |  in |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|m_axi_iWeightsIn_V_BUSER     |  in |    1|    m_axi   |     iWeightsIn_V    |    pointer   |
|iWeightsIn_V_offset          |  in |   63|   ap_none  | iWeightsIn_V_offset |    scalar    |
|w2_V_address0                | out |    7|  ap_memory |         w2_V        |     array    |
|w2_V_ce0                     | out |    1|  ap_memory |         w2_V        |     array    |
|w2_V_we0                     | out |   16|  ap_memory |         w2_V        |     array    |
|w2_V_d0                      | out |  128|  ap_memory |         w2_V        |     array    |
+-----------------------------+-----+-----+------------+---------------------+--------------+

