Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 27 16:09:38 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ddr3_decay_test_top_timing_summary_routed.rpt -pb ddr3_decay_test_top_timing_summary_routed.pb -rpx ddr3_decay_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ddr3_decay_test_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                        Violations  
---------  ----------------  ---------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell        32          
LUTAR-1    Warning           LUT drives async reset alert       2           
TIMING-18  Warning           Missing input or output delay      3           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (18)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p_io[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p_io[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.519       -6.301                     34                  574        0.164        0.000                      0                  574        0.264        0.000                       0                   273  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk_idelay_ref_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clk_phy_ddr90_clk_wiz_0   {0.625 1.875}        2.500           400.000         
  clk_phy_ddr_clk_wiz_0     {0.000 1.250}        2.500           400.000         
  clk_phy_sys_clk_wiz_0     {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                       6.193        0.000                      0                   71        0.164        0.000                      0                   71        3.000        0.000                       0                    40  
  clk_idelay_ref_clk_wiz_0                                                                                                                                                    0.264        0.000                       0                     3  
  clk_phy_ddr90_clk_wiz_0                                                                                                                                                     0.345        0.000                       0                     4  
  clk_phy_ddr_clk_wiz_0                                                                                                                                                       0.345        0.000                       0                    20  
  clk_phy_sys_clk_wiz_0          -0.519       -6.301                     34                  394        0.185        0.000                      0                  394        2.000        0.000                       0                   203  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_phy_sys_clk_wiz_0  sys_clk_pin                  2.342        0.000                      0                    8        0.173        0.000                      0                    8  
sys_clk_pin            clk_phy_sys_clk_wiz_0        1.855        0.000                      0                    2        0.357        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_phy_sys_clk_wiz_0  clk_phy_sys_clk_wiz_0        0.780        0.000                      0                   87        0.775        0.000                      0                   87  
**async_default**      sys_clk_pin            sys_clk_pin                  6.533        0.000                      0                   12        0.768        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk_idelay_ref_clk_wiz_0                            
(none)                    clk_phy_ddr90_clk_wiz_0                             
(none)                    clk_phy_ddr_clk_wiz_0                               
(none)                    clk_phy_sys_clk_wiz_0                               
(none)                    clkfbout_clk_wiz_0                                  
(none)                    sys_clk_pin                                         
(none)                                              clk_phy_sys_clk_wiz_0     
(none)                                              sys_clk_pin               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.148ns (30.396%)  route 2.629ns (69.604%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     5.320    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u_uart_tx_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.991     6.767    u_uart_tx_inst/clk_count_reg_n_0_[0]
    SLICE_X83Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.891 f  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.665     7.556    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.680 f  u_uart_tx_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          0.486     8.166    u_uart_tx_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y71         LUT4 (Prop_lut4_I0_O)        0.118     8.284 r  u_uart_tx_inst/bit_index[2]_i_2/O
                         net (fo=3, routed)           0.487     8.771    u_uart_tx_inst/bit_index[2]_i_2_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I4_O)        0.326     9.097 r  u_uart_tx_inst/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     9.097    u_uart_tx_inst/bit_index[2]_i_1_n_0
    SLICE_X82Y72         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.596    15.019    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y72         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X82Y72         FDRE (Setup_fdre_C_D)        0.031    15.289    u_uart_tx_inst/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.148ns (30.655%)  route 2.597ns (69.345%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     5.320    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u_uart_tx_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.991     6.767    u_uart_tx_inst/clk_count_reg_n_0_[0]
    SLICE_X83Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.891 f  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.665     7.556    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.680 f  u_uart_tx_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          0.486     8.166    u_uart_tx_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y71         LUT4 (Prop_lut4_I0_O)        0.118     8.284 r  u_uart_tx_inst/bit_index[2]_i_2/O
                         net (fo=3, routed)           0.455     8.739    u_uart_tx_inst/bit_index[2]_i_2_n_0
    SLICE_X82Y71         LUT4 (Prop_lut4_I2_O)        0.326     9.065 r  u_uart_tx_inst/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     9.065    u_uart_tx_inst/bit_index[0]_i_1_n_0
    SLICE_X82Y71         FDRE                                         r  u_uart_tx_inst/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.598    15.021    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  u_uart_tx_inst/bit_index_reg[0]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)        0.031    15.291    u_uart_tx_inst/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.177ns (31.188%)  route 2.597ns (68.812%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     5.320    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u_uart_tx_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.991     6.767    u_uart_tx_inst/clk_count_reg_n_0_[0]
    SLICE_X83Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.891 f  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.665     7.556    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.680 f  u_uart_tx_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          0.486     8.166    u_uart_tx_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y71         LUT4 (Prop_lut4_I0_O)        0.118     8.284 r  u_uart_tx_inst/bit_index[2]_i_2/O
                         net (fo=3, routed)           0.455     8.739    u_uart_tx_inst/bit_index[2]_i_2_n_0
    SLICE_X82Y71         LUT5 (Prop_lut5_I3_O)        0.355     9.094 r  u_uart_tx_inst/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     9.094    u_uart_tx_inst/bit_index[1]_i_1_n_0
    SLICE_X82Y71         FDRE                                         r  u_uart_tx_inst/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.598    15.021    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  u_uart_tx_inst/bit_index_reg[1]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)        0.075    15.335    u_uart_tx_inst/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.828ns (23.241%)  route 2.735ns (76.759%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     5.320    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.456     5.776 f  u_uart_tx_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.991     6.767    u_uart_tx_inst/clk_count_reg_n_0_[0]
    SLICE_X83Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.891 r  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.665     7.556    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.680 r  u_uart_tx_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          1.078     8.758    u_uart_tx_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X83Y70         LUT5 (Prop_lut5_I2_O)        0.124     8.882 r  u_uart_tx_inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.882    u_uart_tx_inst/clk_count[5]
    SLICE_X83Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[5]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X83Y70         FDRE (Setup_fdre_C_D)        0.029    15.291    u_uart_tx_inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.828ns (23.822%)  route 2.648ns (76.178%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     5.320    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u_uart_tx_inst/clk_count_reg[3]/Q
                         net (fo=5, routed)           1.012     6.787    u_uart_tx_inst/clk_count_reg_n_0_[3]
    SLICE_X83Y71         LUT6 (Prop_lut6_I1_O)        0.124     6.911 r  u_uart_tx_inst/clk_count[7]_i_2/O
                         net (fo=3, routed)           0.817     7.728    u_uart_tx_inst/clk_count[7]_i_2_n_0
    SLICE_X83Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.852 r  u_uart_tx_inst/clk_count[9]_i_2/O
                         net (fo=2, routed)           0.819     8.671    u_uart_tx_inst/clk_count[9]_i_2_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.795 r  u_uart_tx_inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.795    u_uart_tx_inst/clk_count[9]
    SLICE_X83Y71         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.598    15.021    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y71         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X83Y71         FDRE (Setup_fdre_C_D)        0.031    15.291    u_uart_tx_inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.828ns (24.581%)  route 2.540ns (75.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     5.320    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.456     5.776 f  u_uart_tx_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.991     6.767    u_uart_tx_inst/clk_count_reg_n_0_[0]
    SLICE_X83Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.891 r  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.665     7.556    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.680 r  u_uart_tx_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          0.884     8.564    u_uart_tx_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.688 r  u_uart_tx_inst/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.688    u_uart_tx_inst/clk_count[0]
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
                         clock pessimism              0.298    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X82Y70         FDRE (Setup_fdre_C_D)        0.029    15.313    u_uart_tx_inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.625    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.856ns (25.203%)  route 2.540ns (74.797%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     5.320    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.456     5.776 f  u_uart_tx_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.991     6.767    u_uart_tx_inst/clk_count_reg_n_0_[0]
    SLICE_X83Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.891 r  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.665     7.556    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.680 r  u_uart_tx_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          0.884     8.564    u_uart_tx_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y70         LUT5 (Prop_lut5_I2_O)        0.152     8.716 r  u_uart_tx_inst/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.716    u_uart_tx_inst/clk_count[1]
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
                         clock pessimism              0.298    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X82Y70         FDRE (Setup_fdre_C_D)        0.075    15.359    u_uart_tx_inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.828ns (24.794%)  route 2.512ns (75.206%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     5.320    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.456     5.776 f  u_uart_tx_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.991     6.767    u_uart_tx_inst/clk_count_reg_n_0_[0]
    SLICE_X83Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.891 r  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.665     7.556    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.680 r  u_uart_tx_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          0.855     8.535    u_uart_tx_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I2_O)        0.124     8.659 r  u_uart_tx_inst/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.659    u_uart_tx_inst/clk_count[3]
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[3]/C
                         clock pessimism              0.298    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X82Y70         FDRE (Setup_fdre_C_D)        0.031    15.315    u_uart_tx_inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.828ns (25.024%)  route 2.481ns (74.976%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     5.320    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.456     5.776 f  u_uart_tx_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.991     6.767    u_uart_tx_inst/clk_count_reg_n_0_[0]
    SLICE_X83Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.891 r  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.665     7.556    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.680 r  u_uart_tx_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          0.825     8.504    u_uart_tx_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  u_uart_tx_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.628    u_uart_tx_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X82Y72         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.596    15.019    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y72         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X82Y72         FDRE (Setup_fdre_C_D)        0.029    15.287    u_uart_tx_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.828ns (25.922%)  route 2.366ns (74.078%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     5.320    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.456     5.776 f  u_uart_tx_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.991     6.767    u_uart_tx_inst/clk_count_reg_n_0_[0]
    SLICE_X83Y71         LUT5 (Prop_lut5_I0_O)        0.124     6.891 r  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.665     7.556    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.680 r  u_uart_tx_inst/FSM_sequential_state[1]_i_3/O
                         net (fo=14, routed)          0.710     8.390    u_uart_tx_inst/FSM_sequential_state[1]_i_3_n_0
    SLICE_X83Y70         LUT5 (Prop_lut5_I2_O)        0.124     8.514 r  u_uart_tx_inst/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.514    u_uart_tx_inst/clk_count[4]
    SLICE_X83Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[4]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X83Y70         FDRE (Setup_fdre_C_D)        0.031    15.293    u_uart_tx_inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_tx_data_to_uart_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.517    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  uart_tx_data_to_uart_reg[6]/Q
                         net (fo=1, routed)           0.100     1.759    u_uart_tx_inst/Q[6]
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[6]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X84Y70         FDRE (Hold_fdre_C_D)         0.064     1.594    u_uart_tx_inst/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_tx_data_to_uart_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.517    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  uart_tx_data_to_uart_reg[4]/Q
                         net (fo=1, routed)           0.110     1.768    u_uart_tx_inst/Q[4]
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X84Y70         FDRE (Hold_fdre_C_D)         0.060     1.590    u_uart_tx_inst/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.516    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_uart_tx_inst/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.110     1.767    u_uart_tx_inst/clk_count_reg_n_0_[0]
    SLICE_X83Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  u_uart_tx_inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    u_uart_tx_inst/clk_count[2]
    SLICE_X83Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[2]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X83Y70         FDRE (Hold_fdre_C_D)         0.092     1.621    u_uart_tx_inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.111     1.767    u_uart_tx_inst/state__0[1]
    SLICE_X83Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  u_uart_tx_inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.812    u_uart_tx_inst/clk_count[9]
    SLICE_X83Y71         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.031    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y71         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X83Y71         FDRE (Hold_fdre_C_D)         0.092     1.620    u_uart_tx_inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_tx_data_to_uart_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.659%)  route 0.175ns (55.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.517    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  uart_tx_data_to_uart_reg[1]/Q
                         net (fo=1, routed)           0.175     1.833    u_uart_tx_inst/Q[1]
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[1]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X84Y70         FDRE (Hold_fdre_C_D)         0.076     1.606    u_uart_tx_inst/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y72         FDRE                                         r  u_uart_tx_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_uart_tx_inst/clk_count_reg[7]/Q
                         net (fo=3, routed)           0.134     1.790    u_uart_tx_inst/clk_count_reg_n_0_[7]
    SLICE_X83Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  u_uart_tx_inst/clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.835    u_uart_tx_inst/clk_count[7]
    SLICE_X83Y72         FDRE                                         r  u_uart_tx_inst/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     2.030    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y72         FDRE                                         r  u_uart_tx_inst/clk_count_reg[7]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X83Y72         FDRE (Hold_fdre_C_D)         0.092     1.607    u_uart_tx_inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.494%)  route 0.138ns (42.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y72         FDRE                                         r  u_uart_tx_inst/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_uart_tx_inst/clk_count_reg[6]/Q
                         net (fo=4, routed)           0.138     1.794    u_uart_tx_inst/clk_count_reg_n_0_[6]
    SLICE_X83Y72         LUT5 (Prop_lut5_I3_O)        0.045     1.839 r  u_uart_tx_inst/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    u_uart_tx_inst/clk_count[6]
    SLICE_X83Y72         FDRE                                         r  u_uart_tx_inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     2.030    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y72         FDRE                                         r  u_uart_tx_inst/clk_count_reg[6]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X83Y72         FDRE (Hold_fdre_C_D)         0.091     1.606    u_uart_tx_inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.500%)  route 0.143ns (43.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y72         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_uart_tx_inst/bit_index_reg[2]/Q
                         net (fo=3, routed)           0.143     1.800    u_uart_tx_inst/bit_index_reg_n_0_[2]
    SLICE_X82Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  u_uart_tx_inst/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    u_uart_tx_inst/bit_index[2]_i_1_n_0
    SLICE_X82Y72         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     2.030    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y72         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X82Y72         FDRE (Hold_fdre_C_D)         0.092     1.607    u_uart_tx_inst/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_tx_data_to_uart_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.517    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  uart_tx_data_to_uart_reg[3]/Q
                         net (fo=1, routed)           0.183     1.842    u_uart_tx_inst/Q[3]
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X84Y70         FDRE (Hold_fdre_C_D)         0.063     1.593    u_uart_tx_inst/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_cmd_req_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_cmd_req_sync2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.319%)  route 0.192ns (57.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.516    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  uart_cmd_req_sync1_reg/Q
                         net (fo=3, routed)           0.192     1.850    uart_cmd_req_sync1
    SLICE_X84Y69         FDCE                                         r  uart_cmd_req_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y69         FDCE                                         r  uart_cmd_req_sync2_reg/C
                         clock pessimism             -0.501     1.531    
    SLICE_X84Y69         FDCE (Hold_fdce_C_D)         0.059     1.590    uart_cmd_req_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100mhz_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X84Y71     reset_btn_uart_sync_0_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X84Y71     reset_btn_uart_sync_1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X86Y69     uart_cmd_ack_100mhz_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X85Y70     uart_cmd_req_sync0_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X85Y70     uart_cmd_req_sync1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X84Y69     uart_cmd_req_sync2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X83Y69     uart_tx_data_to_uart_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X85Y69     uart_tx_data_to_uart_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y71     reset_btn_uart_sync_0_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y71     reset_btn_uart_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y71     reset_btn_uart_sync_1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y71     reset_btn_uart_sync_1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X86Y69     uart_cmd_ack_100mhz_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X86Y69     uart_cmd_ack_100mhz_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X85Y70     uart_cmd_req_sync0_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X85Y70     uart_cmd_req_sync0_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y71     reset_btn_uart_sync_0_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y71     reset_btn_uart_sync_0_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y71     reset_btn_uart_sync_1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y71     reset_btn_uart_sync_1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X86Y69     uart_cmd_ack_100mhz_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X86Y69     uart_cmd_ack_100mhz_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X85Y70     uart_cmd_req_sync0_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X85Y70     uart_cmd_req_sync0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_idelay_ref_clk_wiz_0
  To Clock:  clk_idelay_ref_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_idelay_ref_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  u_ddr3_phy_inst/u_dly_ref/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    u_clk_wiz/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  u_ddr3_phy_inst/u_dly_ref/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_ddr90_clk_wiz_0
  To Clock:  clk_phy_ddr90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_phy_ddr90_clk_wiz_0
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    u_clk_wiz/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y94     u_ddr3_phy_inst/u_serdes_dqs0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y82     u_ddr3_phy_inst/u_serdes_dqs1/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_ddr_clk_wiz_0
  To Clock:  clk_phy_ddr_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_phy_ddr_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    u_clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y98     u_ddr3_phy_inst/u_serdes_dm0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y86     u_ddr3_phy_inst/u_serdes_dm1/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y90     u_ddr3_phy_inst/u_serdes_dq0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y95     u_ddr3_phy_inst/u_serdes_dq1/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y84     u_ddr3_phy_inst/u_serdes_dq10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y80     u_ddr3_phy_inst/u_serdes_dq11/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y85     u_ddr3_phy_inst/u_serdes_dq12/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y77     u_ddr3_phy_inst/u_serdes_dq13/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y83     u_ddr3_phy_inst/u_serdes_dq14/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  clk_phy_sys_clk_wiz_0

Setup :           34  Failing Endpoints,  Worst Slack       -0.519ns,  Total Violation       -6.301ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.519ns  (required time - arrival time)
  Source:                 timer_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/ras_n_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.214ns (26.695%)  route 3.334ns (73.305%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 10.001 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X89Y67         FDCE                                         r  timer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 r  timer_q_reg[13]/Q
                         net (fo=5, routed)           0.829     6.574    u_ddr3_phy_inst/timer_q_reg[23]_0[13]
    SLICE_X86Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.873 r  u_ddr3_phy_inst/we_n_q_i_10/O
                         net (fo=2, routed)           0.431     7.304    u_ddr3_phy_inst/we_n_q_i_10_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.428 f  u_ddr3_phy_inst/we_n_q_i_6/O
                         net (fo=24, routed)          0.345     7.773    u_ddr3_phy_inst/we_n_q_i_6_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I3_O)        0.124     7.897 r  u_ddr3_phy_inst/we_n_q_i_3/O
                         net (fo=26, routed)          0.595     8.492    u_ddr3_phy_inst/we_n_q_i_3_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.616 f  u_ddr3_phy_inst/ras_n_q_i_2/O
                         net (fo=1, routed)           0.627     9.244    u_ddr3_phy_inst/ras_n_q_i_2_n_0
    SLICE_X89Y70         LUT6 (Prop_lut6_I2_O)        0.124     9.368 r  u_ddr3_phy_inst/ras_n_q_i_1_comp/O
                         net (fo=1, routed)           0.506     9.873    u_ddr3_phy_inst/dfi_ras_n_s
    OLOGIC_X1Y71         FDRE                                         r  u_ddr3_phy_inst/ras_n_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.576    10.001    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y71         FDRE                                         r  u_ddr3_phy_inst/ras_n_q_reg/C
                         clock pessimism              0.259    10.260    
                         clock uncertainty           -0.072    10.188    
    OLOGIC_X1Y71         FDRE (Setup_fdre_C_D)       -0.834     9.354    u_ddr3_phy_inst/ras_n_q_reg
  -------------------------------------------------------------------
                         required time                          9.354    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 timer_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/cs_n_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.214ns (26.972%)  route 3.287ns (73.028%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X89Y67         FDCE                                         r  timer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  timer_q_reg[13]/Q
                         net (fo=5, routed)           0.829     6.574    u_ddr3_phy_inst/timer_q_reg[23]_0[13]
    SLICE_X86Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.873 f  u_ddr3_phy_inst/we_n_q_i_10/O
                         net (fo=2, routed)           0.431     7.304    u_ddr3_phy_inst/we_n_q_i_10_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.428 r  u_ddr3_phy_inst/we_n_q_i_6/O
                         net (fo=24, routed)          0.345     7.773    u_ddr3_phy_inst/we_n_q_i_6_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I3_O)        0.124     7.897 f  u_ddr3_phy_inst/we_n_q_i_3/O
                         net (fo=26, routed)          0.755     8.652    u_ddr3_phy_inst/we_n_q_i_3_n_0
    SLICE_X88Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.776 r  u_ddr3_phy_inst/cs_n_q_i_3/O
                         net (fo=1, routed)           0.162     8.938    u_ddr3_phy_inst/cs_n_q_i_3_n_0
    SLICE_X88Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.062 r  u_ddr3_phy_inst/cs_n_q_i_1_comp_1/O
                         net (fo=1, routed)           0.765     9.827    u_ddr3_phy_inst/dfi_cs_n_s
    OLOGIC_X1Y50         FDRE                                         r  u_ddr3_phy_inst/cs_n_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.589    10.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y50         FDRE                                         r  u_ddr3_phy_inst/cs_n_q_reg/C
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.072    10.201    
    OLOGIC_X1Y50         FDRE (Setup_fdre_C_D)       -0.834     9.367    u_ddr3_phy_inst/cs_n_q_reg
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 timer_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/cas_n_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.214ns (27.547%)  route 3.193ns (72.453%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 10.006 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X89Y67         FDCE                                         r  timer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  timer_q_reg[13]/Q
                         net (fo=5, routed)           0.829     6.574    u_ddr3_phy_inst/timer_q_reg[23]_0[13]
    SLICE_X86Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.873 f  u_ddr3_phy_inst/we_n_q_i_10/O
                         net (fo=2, routed)           0.431     7.304    u_ddr3_phy_inst/we_n_q_i_10_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.428 r  u_ddr3_phy_inst/we_n_q_i_6/O
                         net (fo=24, routed)          0.345     7.773    u_ddr3_phy_inst/we_n_q_i_6_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I3_O)        0.124     7.897 f  u_ddr3_phy_inst/we_n_q_i_3/O
                         net (fo=26, routed)          0.646     8.543    u_ddr3_phy_inst/we_n_q_i_3_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.124     8.667 r  u_ddr3_phy_inst/rd_en_q[4]_i_2_replica/O
                         net (fo=1, routed)           0.573     9.240    u_ddr3_phy_inst/rd_en_q[4]_i_2_n_0_repN_1
    SLICE_X89Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.364 r  u_ddr3_phy_inst/cas_n_q_i_1/O
                         net (fo=1, routed)           0.368     9.733    u_ddr3_phy_inst/dfi_cas_n_s
    OLOGIC_X1Y68         FDRE                                         r  u_ddr3_phy_inst/cas_n_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.581    10.006    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y68         FDRE                                         r  u_ddr3_phy_inst/cas_n_q_reg/C
                         clock pessimism              0.259    10.265    
                         clock uncertainty           -0.072    10.193    
    OLOGIC_X1Y68         FDRE (Setup_fdre_C_D)       -0.834     9.359    u_ddr3_phy_inst/cas_n_q_reg
  -------------------------------------------------------------------
                         required time                          9.359    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 timer_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/we_n_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.214ns (27.705%)  route 3.168ns (72.295%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 9.999 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X89Y67         FDCE                                         r  timer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  timer_q_reg[13]/Q
                         net (fo=5, routed)           0.829     6.574    u_ddr3_phy_inst/timer_q_reg[23]_0[13]
    SLICE_X86Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.873 f  u_ddr3_phy_inst/we_n_q_i_10/O
                         net (fo=2, routed)           0.431     7.304    u_ddr3_phy_inst/we_n_q_i_10_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.428 r  u_ddr3_phy_inst/we_n_q_i_6/O
                         net (fo=24, routed)          0.345     7.773    u_ddr3_phy_inst/we_n_q_i_6_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I3_O)        0.124     7.897 f  u_ddr3_phy_inst/we_n_q_i_3/O
                         net (fo=26, routed)          0.748     8.645    u_ddr3_phy_inst/we_n_q_i_3_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.769 f  u_ddr3_phy_inst/we_n_q_i_4/O
                         net (fo=1, routed)           0.162     8.931    u_ddr3_phy_inst/we_n_q_i_4_n_0
    SLICE_X88Y69         LUT6 (Prop_lut6_I3_O)        0.124     9.055 r  u_ddr3_phy_inst/we_n_q_i_1/O
                         net (fo=1, routed)           0.653     9.708    u_ddr3_phy_inst/dfi_we_n_s
    OLOGIC_X1Y73         FDRE                                         r  u_ddr3_phy_inst/we_n_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.574     9.999    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y73         FDRE                                         r  u_ddr3_phy_inst/we_n_q_reg/C
                         clock pessimism              0.259    10.258    
                         clock uncertainty           -0.072    10.186    
    OLOGIC_X1Y73         FDRE (Setup_fdre_C_D)       -0.834     9.352    u_ddr3_phy_inst/we_n_q_reg
  -------------------------------------------------------------------
                         required time                          9.352    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                 -0.355    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 timer_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/addr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.090ns (25.306%)  route 3.217ns (74.694%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X89Y67         FDCE                                         r  timer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 r  timer_q_reg[13]/Q
                         net (fo=5, routed)           0.829     6.574    u_ddr3_phy_inst/timer_q_reg[23]_0[13]
    SLICE_X86Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.873 r  u_ddr3_phy_inst/we_n_q_i_10/O
                         net (fo=2, routed)           0.431     7.304    u_ddr3_phy_inst/we_n_q_i_10_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.428 f  u_ddr3_phy_inst/we_n_q_i_6/O
                         net (fo=24, routed)          0.345     7.773    u_ddr3_phy_inst/we_n_q_i_6_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I3_O)        0.124     7.897 r  u_ddr3_phy_inst/we_n_q_i_3/O
                         net (fo=26, routed)          0.908     8.806    u_ddr3_phy_inst/we_n_q_i_3_n_0
    SLICE_X88Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  u_ddr3_phy_inst/addr_q[8]_i_1/O
                         net (fo=1, routed)           0.703     9.633    u_ddr3_phy_inst/dfi_address_s[8]
    OLOGIC_X1Y52         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.589    10.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y52         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[8]/C
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.072    10.201    
    OLOGIC_X1Y52         FDRE (Setup_fdre_C_D)       -0.834     9.367    u_ddr3_phy_inst/addr_q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.265ns  (required time - arrival time)
  Source:                 timer_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/addr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.090ns (25.313%)  route 3.216ns (74.687%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 10.013 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X89Y67         FDCE                                         r  timer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 r  timer_q_reg[13]/Q
                         net (fo=5, routed)           0.829     6.574    u_ddr3_phy_inst/timer_q_reg[23]_0[13]
    SLICE_X86Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.873 r  u_ddr3_phy_inst/we_n_q_i_10/O
                         net (fo=2, routed)           0.431     7.304    u_ddr3_phy_inst/we_n_q_i_10_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.428 f  u_ddr3_phy_inst/we_n_q_i_6/O
                         net (fo=24, routed)          0.345     7.773    u_ddr3_phy_inst/we_n_q_i_6_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I3_O)        0.124     7.897 r  u_ddr3_phy_inst/we_n_q_i_3/O
                         net (fo=26, routed)          0.911     8.809    u_ddr3_phy_inst/we_n_q_i_3_n_0
    SLICE_X88Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.933 r  u_ddr3_phy_inst/addr_q[5]_i_1/O
                         net (fo=1, routed)           0.699     9.632    u_ddr3_phy_inst/dfi_address_s[5]
    OLOGIC_X1Y54         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.588    10.013    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y54         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[5]/C
                         clock pessimism              0.259    10.272    
                         clock uncertainty           -0.072    10.200    
    OLOGIC_X1Y54         FDRE (Setup_fdre_C_D)       -0.834     9.366    u_ddr3_phy_inst/addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 -0.265    

Slack (VIOLATED) :        -0.263ns  (required time - arrival time)
  Source:                 timer_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.214ns (24.462%)  route 3.749ns (75.538%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X89Y67         FDCE                                         r  timer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  timer_q_reg[13]/Q
                         net (fo=5, routed)           0.829     6.574    u_ddr3_phy_inst/timer_q_reg[23]_0[13]
    SLICE_X86Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.873 f  u_ddr3_phy_inst/we_n_q_i_10/O
                         net (fo=2, routed)           0.431     7.304    u_ddr3_phy_inst/we_n_q_i_10_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.428 r  u_ddr3_phy_inst/we_n_q_i_6/O
                         net (fo=24, routed)          0.523     7.951    u_ddr3_phy_inst/we_n_q_i_6_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.075 f  u_ddr3_phy_inst/data_read_q[31]_i_10/O
                         net (fo=1, routed)           0.932     9.007    u_ddr3_phy_inst/data_read_q[31]_i_10_n_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.131 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=1, routed)           0.502     9.632    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.756 r  u_ddr3_phy_inst/data_read_q[31]_i_1/O
                         net (fo=32, routed)          0.532    10.288    data_read_q0
    SLICE_X86Y67         FDCE                                         r  data_read_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.601    10.027    clk_phy_sys
    SLICE_X86Y67         FDCE                                         r  data_read_q_reg[1]/C
                         clock pessimism              0.275    10.302    
                         clock uncertainty           -0.072    10.230    
    SLICE_X86Y67         FDCE (Setup_fdce_C_CE)      -0.205    10.025    data_read_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                 -0.263    

Slack (VIOLATED) :        -0.263ns  (required time - arrival time)
  Source:                 timer_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.214ns (24.462%)  route 3.749ns (75.538%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X89Y67         FDCE                                         r  timer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  timer_q_reg[13]/Q
                         net (fo=5, routed)           0.829     6.574    u_ddr3_phy_inst/timer_q_reg[23]_0[13]
    SLICE_X86Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.873 f  u_ddr3_phy_inst/we_n_q_i_10/O
                         net (fo=2, routed)           0.431     7.304    u_ddr3_phy_inst/we_n_q_i_10_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.428 r  u_ddr3_phy_inst/we_n_q_i_6/O
                         net (fo=24, routed)          0.523     7.951    u_ddr3_phy_inst/we_n_q_i_6_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.075 f  u_ddr3_phy_inst/data_read_q[31]_i_10/O
                         net (fo=1, routed)           0.932     9.007    u_ddr3_phy_inst/data_read_q[31]_i_10_n_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.131 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=1, routed)           0.502     9.632    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.756 r  u_ddr3_phy_inst/data_read_q[31]_i_1/O
                         net (fo=32, routed)          0.532    10.288    data_read_q0
    SLICE_X86Y67         FDCE                                         r  data_read_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.601    10.027    clk_phy_sys
    SLICE_X86Y67         FDCE                                         r  data_read_q_reg[21]/C
                         clock pessimism              0.275    10.302    
                         clock uncertainty           -0.072    10.230    
    SLICE_X86Y67         FDCE (Setup_fdce_C_CE)      -0.205    10.025    data_read_q_reg[21]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                 -0.263    

Slack (VIOLATED) :        -0.263ns  (required time - arrival time)
  Source:                 timer_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.214ns (24.462%)  route 3.749ns (75.538%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X89Y67         FDCE                                         r  timer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  timer_q_reg[13]/Q
                         net (fo=5, routed)           0.829     6.574    u_ddr3_phy_inst/timer_q_reg[23]_0[13]
    SLICE_X86Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.873 f  u_ddr3_phy_inst/we_n_q_i_10/O
                         net (fo=2, routed)           0.431     7.304    u_ddr3_phy_inst/we_n_q_i_10_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.428 r  u_ddr3_phy_inst/we_n_q_i_6/O
                         net (fo=24, routed)          0.523     7.951    u_ddr3_phy_inst/we_n_q_i_6_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.075 f  u_ddr3_phy_inst/data_read_q[31]_i_10/O
                         net (fo=1, routed)           0.932     9.007    u_ddr3_phy_inst/data_read_q[31]_i_10_n_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.131 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=1, routed)           0.502     9.632    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.756 r  u_ddr3_phy_inst/data_read_q[31]_i_1/O
                         net (fo=32, routed)          0.532    10.288    data_read_q0
    SLICE_X86Y67         FDCE                                         r  data_read_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.601    10.027    clk_phy_sys
    SLICE_X86Y67         FDCE                                         r  data_read_q_reg[22]/C
                         clock pessimism              0.275    10.302    
                         clock uncertainty           -0.072    10.230    
    SLICE_X86Y67         FDCE (Setup_fdce_C_CE)      -0.205    10.025    data_read_q_reg[22]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                 -0.263    

Slack (VIOLATED) :        -0.263ns  (required time - arrival time)
  Source:                 timer_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.214ns (24.462%)  route 3.749ns (75.538%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X89Y67         FDCE                                         r  timer_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  timer_q_reg[13]/Q
                         net (fo=5, routed)           0.829     6.574    u_ddr3_phy_inst/timer_q_reg[23]_0[13]
    SLICE_X86Y67         LUT4 (Prop_lut4_I0_O)        0.299     6.873 f  u_ddr3_phy_inst/we_n_q_i_10/O
                         net (fo=2, routed)           0.431     7.304    u_ddr3_phy_inst/we_n_q_i_10_n_0
    SLICE_X88Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.428 r  u_ddr3_phy_inst/we_n_q_i_6/O
                         net (fo=24, routed)          0.523     7.951    u_ddr3_phy_inst/we_n_q_i_6_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.075 f  u_ddr3_phy_inst/data_read_q[31]_i_10/O
                         net (fo=1, routed)           0.932     9.007    u_ddr3_phy_inst/data_read_q[31]_i_10_n_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.131 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=1, routed)           0.502     9.632    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.756 r  u_ddr3_phy_inst/data_read_q[31]_i_1/O
                         net (fo=32, routed)          0.532    10.288    data_read_q0
    SLICE_X86Y67         FDCE                                         r  data_read_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.601    10.027    clk_phy_sys
    SLICE_X86Y67         FDCE                                         r  data_read_q_reg[7]/C
                         clock pessimism              0.275    10.302    
                         clock uncertainty           -0.072    10.230    
    SLICE_X86Y67         FDCE (Setup_fdce_C_CE)      -0.205    10.025    data_read_q_reg[7]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                 -0.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/wr_valid_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/dqs_out_en_n_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.601     1.522    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y85         FDRE                                         r  u_ddr3_phy_inst/wr_valid_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.148     1.670 f  u_ddr3_phy_inst/wr_valid_q1_reg/Q
                         net (fo=1, routed)           0.059     1.730    u_ddr3_phy_inst/wr_valid_q1
    SLICE_X88Y85         LUT1 (Prop_lut1_I0_O)        0.098     1.828 r  u_ddr3_phy_inst/dqs_out_en_n_q_i_1/O
                         net (fo=1, routed)           0.000     1.828    u_ddr3_phy_inst/dqs_out_en_n_q_i_1_n_0
    SLICE_X88Y85         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.872     2.039    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y85         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.120     1.642    u_ddr3_phy_inst/dqs_out_en_n_q_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_capture_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.344%)  route 0.157ns (52.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.595     1.516    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_ddr3_phy_inst/rd_capture_q_reg[25]/Q
                         net (fo=1, routed)           0.157     1.814    dfi_rddata_r[25]
    SLICE_X86Y70         FDCE                                         r  data_read_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866     2.033    clk_phy_sys
    SLICE_X86Y70         FDCE                                         r  data_read_q_reg[25]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X86Y70         FDCE (Hold_fdce_C_D)         0.072     1.603    data_read_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_en_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/rd_en_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.393%)  route 0.155ns (48.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.596     1.517    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y70         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  u_ddr3_phy_inst/rd_en_q_reg[4]/Q
                         net (fo=1, routed)           0.155     1.836    u_ddr3_phy_inst/rd_en_q[4]
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.865     2.032    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[3]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X86Y71         FDRE (Hold_fdre_C_D)         0.070     1.600    u_ddr3_phy_inst/rd_en_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_capture_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.895%)  route 0.231ns (62.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.592     1.513    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_ddr3_phy_inst/rd_capture_q_reg[9]/Q
                         net (fo=1, routed)           0.231     1.885    dfi_rddata_r[9]
    SLICE_X86Y68         FDCE                                         r  data_read_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.868     2.035    clk_phy_sys
    SLICE_X86Y68         FDCE                                         r  data_read_q_reg[9]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X86Y68         FDCE (Hold_fdce_C_D)         0.078     1.633    data_read_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_en_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/rd_en_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.595     1.516    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_ddr3_phy_inst/rd_en_q_reg[3]/Q
                         net (fo=1, routed)           0.179     1.837    u_ddr3_phy_inst/rd_en_q[3]
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.865     2.032    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[2]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X86Y71         FDRE (Hold_fdre_C_D)         0.066     1.582    u_ddr3_phy_inst/rd_en_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_capture_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.367%)  route 0.190ns (53.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y73         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  u_ddr3_phy_inst/rd_capture_q_reg[29]/Q
                         net (fo=1, routed)           0.190     1.868    dfi_rddata_r[29]
    SLICE_X84Y68         FDCE                                         r  data_read_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.867     2.034    clk_phy_sys
    SLICE_X84Y68         FDCE                                         r  data_read_q_reg[29]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X84Y68         FDCE (Hold_fdce_C_D)         0.059     1.613    data_read_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_en_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/rd_en_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.595     1.516    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_ddr3_phy_inst/rd_en_q_reg[2]/Q
                         net (fo=1, routed)           0.184     1.841    u_ddr3_phy_inst/rd_en_q[2]
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.865     2.032    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[1]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X86Y71         FDRE (Hold_fdre_C_D)         0.070     1.586    u_ddr3_phy_inst/rd_en_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_en_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/rd_en_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.206%)  route 0.210ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.595     1.516    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_ddr3_phy_inst/rd_en_q_reg[1]/Q
                         net (fo=1, routed)           0.210     1.867    u_ddr3_phy_inst/rd_en_q[1]
    SLICE_X85Y66         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.869     2.036    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X85Y66         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[0]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X85Y66         FDRE (Hold_fdre_C_D)         0.055     1.611    u_ddr3_phy_inst/rd_en_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_capture_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.988%)  route 0.230ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.592     1.513    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X87Y75         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_ddr3_phy_inst/rd_capture_q_reg[11]/Q
                         net (fo=1, routed)           0.230     1.884    dfi_rddata_r[11]
    SLICE_X86Y68         FDCE                                         r  data_read_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.868     2.035    clk_phy_sys
    SLICE_X86Y68         FDCE                                         r  data_read_q_reg[11]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X86Y68         FDCE (Hold_fdce_C_D)         0.070     1.625    data_read_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_cmd_ack_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_cmd_req_200mhz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.400%)  route 0.183ns (49.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.598     1.519    clk_phy_sys
    SLICE_X85Y67         FDCE                                         r  uart_cmd_ack_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.141     1.660 f  uart_cmd_ack_sync2_reg/Q
                         net (fo=1, routed)           0.183     1.843    uart_cmd_ack_sync2
    SLICE_X83Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.888 r  uart_cmd_req_200mhz_i_1/O
                         net (fo=1, routed)           0.000     1.888    uart_cmd_req_200mhz_i_1_n_0
    SLICE_X83Y66         FDCE                                         r  uart_cmd_req_200mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.869     2.036    clk_phy_sys
    SLICE_X83Y66         FDCE                                         r  uart_cmd_req_200mhz_reg/C
                         clock pessimism             -0.501     1.534    
    SLICE_X83Y66         FDCE (Hold_fdce_C_D)         0.092     1.626    uart_cmd_req_200mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_phy_sys_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y90     u_ddr3_phy_inst/u_dq_delay0/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y95     u_ddr3_phy_inst/u_dq_delay1/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y84     u_ddr3_phy_inst/u_dq_delay10/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y80     u_ddr3_phy_inst/u_dq_delay11/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y85     u_ddr3_phy_inst/u_dq_delay12/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y77     u_ddr3_phy_inst/u_dq_delay13/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y83     u_ddr3_phy_inst/u_dq_delay14/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y78     u_ddr3_phy_inst/u_dq_delay15/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y96     u_ddr3_phy_inst/u_dq_delay2/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y88     u_ddr3_phy_inst/u_dq_delay3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y64     FSM_sequential_current_state_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y64     FSM_sequential_current_state_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y64     FSM_sequential_current_state_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y64     FSM_sequential_current_state_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y65     FSM_sequential_current_state_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y65     FSM_sequential_current_state_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y66     FSM_sequential_current_state_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y66     FSM_sequential_current_state_q_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X83Y64     FSM_sequential_current_state_q_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X83Y64     FSM_sequential_current_state_q_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y64     FSM_sequential_current_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y64     FSM_sequential_current_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y64     FSM_sequential_current_state_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y64     FSM_sequential_current_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y65     FSM_sequential_current_state_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y65     FSM_sequential_current_state_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y66     FSM_sequential_current_state_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X82Y66     FSM_sequential_current_state_q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X83Y64     FSM_sequential_current_state_q_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X83Y64     FSM_sequential_current_state_q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 uart_cmd_req_200mhz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_cmd_req_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.282ns  (logic 0.456ns (19.983%)  route 1.826ns (80.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.720    10.325    clk_phy_sys
    SLICE_X83Y66         FDCE                                         r  uart_cmd_req_200mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDCE (Prop_fdce_C_Q)         0.456    10.781 r  uart_cmd_req_200mhz_reg/Q
                         net (fo=9, routed)           1.826    12.607    uart_cmd_req_200mhz
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync0_reg/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.186    15.016    
    SLICE_X85Y70         FDCE (Setup_fdce_C_D)       -0.067    14.949    uart_cmd_req_sync0_reg
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.607    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 uart_cmd_data_200mhz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.128ns  (logic 0.456ns (21.433%)  route 1.672ns (78.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 10.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.717    10.322    clk_phy_sys
    SLICE_X83Y68         FDCE                                         r  uart_cmd_data_200mhz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDCE (Prop_fdce_C_Q)         0.456    10.778 r  uart_cmd_data_200mhz_reg[5]/Q
                         net (fo=1, routed)           1.672    12.449    uart_cmd_data_200mhz[5]
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[5]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.186    15.016    
    SLICE_X83Y69         FDCE (Setup_fdce_C_D)       -0.061    14.955    uart_tx_data_to_uart_reg[5]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 uart_cmd_data_200mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.074ns  (logic 0.456ns (21.990%)  route 1.618ns (78.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 10.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.717    10.322    clk_phy_sys
    SLICE_X82Y68         FDCE                                         r  uart_cmd_data_200mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDCE (Prop_fdce_C_Q)         0.456    10.778 r  uart_cmd_data_200mhz_reg[0]/Q
                         net (fo=1, routed)           1.618    12.395    uart_cmd_data_200mhz[0]
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[0]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.186    15.016    
    SLICE_X83Y69         FDCE (Setup_fdce_C_D)       -0.067    14.949    uart_tx_data_to_uart_reg[0]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 uart_cmd_data_200mhz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.972ns  (logic 0.456ns (23.123%)  route 1.516ns (76.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 10.321 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.716    10.321    clk_phy_sys
    SLICE_X82Y69         FDCE                                         r  uart_cmd_data_200mhz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.456    10.777 r  uart_cmd_data_200mhz_reg[4]/Q
                         net (fo=1, routed)           1.516    12.293    uart_cmd_data_200mhz[4]
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[4]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.186    15.016    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)       -0.061    14.955    uart_tx_data_to_uart_reg[4]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 uart_cmd_data_200mhz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.875ns  (logic 0.456ns (24.326%)  route 1.419ns (75.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 10.321 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.716    10.321    clk_phy_sys
    SLICE_X82Y69         FDCE                                         r  uart_cmd_data_200mhz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.456    10.777 r  uart_cmd_data_200mhz_reg[2]/Q
                         net (fo=1, routed)           1.419    12.195    uart_cmd_data_200mhz[2]
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[2]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.186    15.016    
    SLICE_X83Y69         FDCE (Setup_fdce_C_D)       -0.081    14.935    uart_tx_data_to_uart_reg[2]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 uart_cmd_data_200mhz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.867ns  (logic 0.456ns (24.425%)  route 1.411ns (75.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 10.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.717    10.322    clk_phy_sys
    SLICE_X83Y68         FDCE                                         r  uart_cmd_data_200mhz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDCE (Prop_fdce_C_Q)         0.456    10.778 r  uart_cmd_data_200mhz_reg[1]/Q
                         net (fo=1, routed)           1.411    12.189    uart_cmd_data_200mhz[1]
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[1]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.186    15.016    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)       -0.067    14.949    uart_tx_data_to_uart_reg[1]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 uart_cmd_data_200mhz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.846ns  (logic 0.456ns (24.708%)  route 1.390ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 10.321 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.716    10.321    clk_phy_sys
    SLICE_X82Y69         FDCE                                         r  uart_cmd_data_200mhz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.456    10.777 r  uart_cmd_data_200mhz_reg[3]/Q
                         net (fo=1, routed)           1.390    12.166    uart_cmd_data_200mhz[3]
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[3]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.186    15.016    
    SLICE_X85Y69         FDCE (Setup_fdce_C_D)       -0.081    14.935    uart_tx_data_to_uart_reg[3]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 uart_cmd_data_200mhz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.623ns  (logic 0.456ns (28.090%)  route 1.167ns (71.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 10.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.717    10.322    clk_phy_sys
    SLICE_X83Y68         FDCE                                         r  uart_cmd_data_200mhz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDCE (Prop_fdce_C_Q)         0.456    10.778 r  uart_cmd_data_200mhz_reg[6]/Q
                         net (fo=1, routed)           1.167    11.945    uart_cmd_data_200mhz[6]
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[6]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.186    15.016    
    SLICE_X83Y69         FDCE (Setup_fdce_C_D)       -0.058    14.958    uart_tx_data_to_uart_reg[6]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  3.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_cmd_data_200mhz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.132%)  route 0.559ns (79.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.597     1.518    clk_phy_sys
    SLICE_X83Y68         FDCE                                         r  uart_cmd_data_200mhz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  uart_cmd_data_200mhz_reg[6]/Q
                         net (fo=1, routed)           0.559     2.219    uart_cmd_data_200mhz[6]
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[6]/C
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X83Y69         FDCE (Hold_fdce_C_D)         0.072     2.045    uart_tx_data_to_uart_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uart_cmd_data_200mhz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.418%)  route 0.625ns (81.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.596     1.517    clk_phy_sys
    SLICE_X82Y69         FDCE                                         r  uart_cmd_data_200mhz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  uart_cmd_data_200mhz_reg[3]/Q
                         net (fo=1, routed)           0.625     2.283    uart_cmd_data_200mhz[3]
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[3]/C
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X85Y69         FDCE (Hold_fdce_C_D)         0.066     2.039    uart_tx_data_to_uart_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 uart_cmd_data_200mhz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.204%)  route 0.634ns (81.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.596     1.517    clk_phy_sys
    SLICE_X82Y69         FDCE                                         r  uart_cmd_data_200mhz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  uart_cmd_data_200mhz_reg[2]/Q
                         net (fo=1, routed)           0.634     2.292    uart_cmd_data_200mhz[2]
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[2]/C
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X83Y69         FDCE (Hold_fdce_C_D)         0.066     2.039    uart_tx_data_to_uart_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 uart_cmd_data_200mhz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.626%)  route 0.659ns (82.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.597     1.518    clk_phy_sys
    SLICE_X83Y68         FDCE                                         r  uart_cmd_data_200mhz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  uart_cmd_data_200mhz_reg[1]/Q
                         net (fo=1, routed)           0.659     2.318    uart_cmd_data_200mhz[1]
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[1]/C
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X85Y69         FDCE (Hold_fdce_C_D)         0.070     2.043    uart_tx_data_to_uart_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 uart_cmd_data_200mhz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.449%)  route 0.667ns (82.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.596     1.517    clk_phy_sys
    SLICE_X82Y69         FDCE                                         r  uart_cmd_data_200mhz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  uart_cmd_data_200mhz_reg[4]/Q
                         net (fo=1, routed)           0.667     2.325    uart_cmd_data_200mhz[4]
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[4]/C
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X85Y69         FDCE (Hold_fdce_C_D)         0.070     2.043    uart_tx_data_to_uart_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 uart_cmd_data_200mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.594%)  route 0.709ns (83.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.597     1.518    clk_phy_sys
    SLICE_X82Y68         FDCE                                         r  uart_cmd_data_200mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  uart_cmd_data_200mhz_reg[0]/Q
                         net (fo=1, routed)           0.709     2.368    uart_cmd_data_200mhz[0]
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[0]/C
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X83Y69         FDCE (Hold_fdce_C_D)         0.070     2.043    uart_tx_data_to_uart_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 uart_cmd_data_200mhz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_data_to_uart_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.141ns (15.235%)  route 0.785ns (84.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.597     1.518    clk_phy_sys
    SLICE_X83Y68         FDCE                                         r  uart_cmd_data_200mhz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  uart_cmd_data_200mhz_reg[5]/Q
                         net (fo=1, routed)           0.785     2.444    uart_cmd_data_200mhz[5]
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[5]/C
                         clock pessimism             -0.245     1.787    
                         clock uncertainty            0.186     1.973    
    SLICE_X83Y69         FDCE (Hold_fdce_C_D)         0.070     2.043    uart_tx_data_to_uart_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 uart_cmd_req_200mhz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_cmd_req_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.228%)  route 0.850ns (85.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.599     1.520    clk_phy_sys
    SLICE_X83Y66         FDCE                                         r  uart_cmd_req_200mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  uart_cmd_req_200mhz_reg/Q
                         net (fo=9, routed)           0.850     2.511    uart_cmd_req_200mhz
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync0_reg/C
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.186     1.972    
    SLICE_X85Y70         FDCE (Hold_fdce_C_D)         0.070     2.042    uart_cmd_req_sync0_reg
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_phy_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_busy_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.608ns (23.550%)  route 1.974ns (76.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.065     6.839    u_uart_tx_inst/state__0[1]
    SLICE_X82Y71         LUT3 (Prop_lut3_I0_O)        0.152     6.991 r  u_uart_tx_inst/status_led3_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.909     7.900    status_led3_o_OBUF
    SLICE_X82Y63         FDCE                                         r  uart_tx_busy_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.602    10.028    clk_phy_sys
    SLICE_X82Y63         FDCE                                         r  uart_tx_busy_sync0_reg/C
                         clock pessimism              0.180    10.208    
                         clock uncertainty           -0.186    10.022    
    SLICE_X82Y63         FDCE (Setup_fdce_C_D)       -0.266     9.756    uart_tx_busy_sync0_reg
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 uart_cmd_ack_100mhz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_cmd_ack_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.456ns (22.415%)  route 1.578ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.720     5.323    clk100mhz_i_IBUF_BUFG
    SLICE_X86Y69         FDCE                                         r  uart_cmd_ack_100mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDCE (Prop_fdce_C_Q)         0.456     5.779 r  uart_cmd_ack_100mhz_reg/Q
                         net (fo=2, routed)           1.578     7.357    uart_cmd_ack_100mhz
    SLICE_X87Y69         FDCE                                         r  uart_cmd_ack_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.598    10.024    clk_phy_sys
    SLICE_X87Y69         FDCE                                         r  uart_cmd_ack_sync0_reg/C
                         clock pessimism              0.180    10.204    
                         clock uncertainty           -0.186    10.018    
    SLICE_X87Y69         FDCE (Setup_fdce_C_D)       -0.067     9.951    uart_cmd_ack_sync0_reg
  -------------------------------------------------------------------
                         required time                          9.951    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  2.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 uart_cmd_ack_100mhz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_cmd_ack_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.141ns (15.961%)  route 0.742ns (84.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk100mhz_i_IBUF_BUFG
    SLICE_X86Y69         FDCE                                         r  uart_cmd_ack_100mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  uart_cmd_ack_100mhz_reg/Q
                         net (fo=2, routed)           0.742     2.402    uart_cmd_ack_100mhz
    SLICE_X87Y69         FDCE                                         r  uart_cmd_ack_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.867     2.034    clk_phy_sys
    SLICE_X87Y69         FDCE                                         r  uart_cmd_ack_sync0_reg/C
                         clock pessimism             -0.245     1.788    
                         clock uncertainty            0.186     1.974    
    SLICE_X87Y69         FDCE (Hold_fdce_C_D)         0.070     2.044    uart_cmd_ack_sync0_reg
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_busy_sync0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.183%)  route 0.736ns (79.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y72         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_uart_tx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.287     1.943    u_uart_tx_inst/state__0[0]
    SLICE_X82Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.988 r  u_uart_tx_inst/status_led3_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.449     2.437    status_led3_o_OBUF
    SLICE_X82Y63         FDCE                                         r  uart_tx_busy_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.871     2.038    clk_phy_sys
    SLICE_X82Y63         FDCE                                         r  uart_tx_busy_sync0_reg/C
                         clock pessimism             -0.245     1.792    
                         clock uncertainty            0.186     1.978    
    SLICE_X82Y63         FDCE (Hold_fdce_C_D)         0.005     1.983    uart_tx_busy_sync0_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.454    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  clk_phy_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.615%)  route 3.134ns (84.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.712     5.317    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.656     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.478     9.031    u_ddr3_phy_inst_n_2
    SLICE_X85Y62         FDCE                                         f  timer_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.603    10.029    clk_phy_sys
    SLICE_X85Y62         FDCE                                         r  timer_q_reg[6]/C
                         clock pessimism              0.259    10.288    
                         clock uncertainty           -0.072    10.216    
    SLICE_X85Y62         FDCE (Recov_fdce_C_CLR)     -0.405     9.811    timer_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.811    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.580ns (15.615%)  route 3.134ns (84.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.712     5.317    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.656     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.478     9.031    u_ddr3_phy_inst_n_2
    SLICE_X85Y62         FDCE                                         f  timer_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.603    10.029    clk_phy_sys
    SLICE_X85Y62         FDCE                                         r  timer_q_reg[7]/C
                         clock pessimism              0.259    10.288    
                         clock uncertainty           -0.072    10.216    
    SLICE_X85Y62         FDCE (Recov_fdce_C_CLR)     -0.405     9.811    timer_q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.811    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.580ns (15.677%)  route 3.120ns (84.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 10.032 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.712     5.317    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.656     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.464     9.016    u_ddr3_phy_inst_n_2
    SLICE_X87Y61         FDCE                                         f  timer_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.606    10.032    clk_phy_sys
    SLICE_X87Y61         FDCE                                         r  timer_q_reg[0]/C
                         clock pessimism              0.275    10.307    
                         clock uncertainty           -0.072    10.235    
    SLICE_X87Y61         FDCE (Recov_fdce_C_CLR)     -0.405     9.830    timer_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.580ns (15.677%)  route 3.120ns (84.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 10.032 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.712     5.317    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.656     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.464     9.016    u_ddr3_phy_inst_n_2
    SLICE_X87Y61         FDCE                                         f  timer_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.606    10.032    clk_phy_sys
    SLICE_X87Y61         FDCE                                         r  timer_q_reg[1]/C
                         clock pessimism              0.275    10.307    
                         clock uncertainty           -0.072    10.235    
    SLICE_X87Y61         FDCE (Recov_fdce_C_CLR)     -0.405     9.830    timer_q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            start_btn_phy_prev_q_reg/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.580ns (15.881%)  route 3.072ns (84.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.712     5.317    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.656     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.416     8.969    u_ddr3_phy_inst_n_2
    SLICE_X82Y63         FDCE                                         f  start_btn_phy_prev_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.602    10.028    clk_phy_sys
    SLICE_X82Y63         FDCE                                         r  start_btn_phy_prev_q_reg/C
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.072    10.215    
    SLICE_X82Y63         FDCE (Recov_fdce_C_CLR)     -0.405     9.810    start_btn_phy_prev_q_reg
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            start_btn_phy_sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.580ns (15.881%)  route 3.072ns (84.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.712     5.317    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.656     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.416     8.969    u_ddr3_phy_inst_n_2
    SLICE_X82Y63         FDCE                                         f  start_btn_phy_sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.602    10.028    clk_phy_sys
    SLICE_X82Y63         FDCE                                         r  start_btn_phy_sync_0_reg/C
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.072    10.215    
    SLICE_X82Y63         FDCE (Recov_fdce_C_CLR)     -0.405     9.810    start_btn_phy_sync_0_reg
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            start_btn_phy_sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.580ns (15.881%)  route 3.072ns (84.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.712     5.317    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.656     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.416     8.969    u_ddr3_phy_inst_n_2
    SLICE_X82Y63         FDCE                                         f  start_btn_phy_sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.602    10.028    clk_phy_sys
    SLICE_X82Y63         FDCE                                         r  start_btn_phy_sync_1_reg/C
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.072    10.215    
    SLICE_X82Y63         FDCE (Recov_fdce_C_CLR)     -0.405     9.810    start_btn_phy_sync_1_reg
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_busy_sync0_reg/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.580ns (15.881%)  route 3.072ns (84.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.712     5.317    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.656     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.416     8.969    u_ddr3_phy_inst_n_2
    SLICE_X82Y63         FDCE                                         f  uart_tx_busy_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.602    10.028    clk_phy_sys
    SLICE_X82Y63         FDCE                                         r  uart_tx_busy_sync0_reg/C
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.072    10.215    
    SLICE_X82Y63         FDCE (Recov_fdce_C_CLR)     -0.405     9.810    uart_tx_busy_sync0_reg
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_busy_sync1_reg/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.580ns (15.881%)  route 3.072ns (84.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.712     5.317    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.656     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.416     8.969    u_ddr3_phy_inst_n_2
    SLICE_X82Y63         FDCE                                         f  uart_tx_busy_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.602    10.028    clk_phy_sys
    SLICE_X82Y63         FDCE                                         r  uart_tx_busy_sync1_reg/C
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.072    10.215    
    SLICE_X82Y63         FDCE (Recov_fdce_C_CLR)     -0.405     9.810    uart_tx_busy_sync1_reg
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led1_o_reg/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.580ns (15.900%)  route 3.068ns (84.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.712     5.317    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.456     5.773 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.656     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.412     8.965    u_ddr3_phy_inst_n_2
    SLICE_X83Y63         FDCE                                         f  status_led1_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.602    10.028    clk_phy_sys
    SLICE_X83Y63         FDCE                                         r  status_led1_o_reg/C
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.072    10.215    
    SLICE_X83Y63         FDCE (Recov_fdce_C_CLR)     -0.405     9.810    status_led1_o_reg
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[19]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.556%)  route 0.514ns (73.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.219     1.874    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.295     2.215    u_ddr3_phy_inst_n_2
    SLICE_X86Y70         FDCE                                         f  data_read_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866     2.033    clk_phy_sys
    SLICE_X86Y70         FDCE                                         r  data_read_q_reg[19]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X86Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    data_read_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[25]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.556%)  route 0.514ns (73.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.219     1.874    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.295     2.215    u_ddr3_phy_inst_n_2
    SLICE_X86Y70         FDCE                                         f  data_read_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866     2.033    clk_phy_sys
    SLICE_X86Y70         FDCE                                         r  data_read_q_reg[25]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X86Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    data_read_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.556%)  route 0.514ns (73.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.219     1.874    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.295     2.215    u_ddr3_phy_inst_n_2
    SLICE_X86Y70         FDCE                                         f  data_read_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866     2.033    clk_phy_sys
    SLICE_X86Y70         FDCE                                         r  data_read_q_reg[26]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X86Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    data_read_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[30]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.556%)  route 0.514ns (73.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.219     1.874    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.295     2.215    u_ddr3_phy_inst_n_2
    SLICE_X86Y70         FDCE                                         f  data_read_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866     2.033    clk_phy_sys
    SLICE_X86Y70         FDCE                                         r  data_read_q_reg[30]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X86Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    data_read_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.556%)  route 0.514ns (73.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.219     1.874    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.295     2.215    u_ddr3_phy_inst_n_2
    SLICE_X86Y70         FDCE                                         f  data_read_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.866     2.033    clk_phy_sys
    SLICE_X86Y70         FDCE                                         r  data_read_q_reg[6]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X86Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    data_read_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_cmd_ack_sync0_reg/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.860%)  route 0.594ns (76.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.219     1.874    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.374     2.294    u_ddr3_phy_inst_n_2
    SLICE_X87Y69         FDCE                                         f  uart_cmd_ack_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.867     2.034    clk_phy_sys
    SLICE_X87Y69         FDCE                                         r  uart_cmd_ack_sync0_reg/C
                         clock pessimism             -0.501     1.532    
    SLICE_X87Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    uart_cmd_ack_sync0_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_cmd_ack_sync1_reg/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.860%)  route 0.594ns (76.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.219     1.874    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.374     2.294    u_ddr3_phy_inst_n_2
    SLICE_X87Y69         FDCE                                         f  uart_cmd_ack_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.867     2.034    clk_phy_sys
    SLICE_X87Y69         FDCE                                         r  uart_cmd_ack_sync1_reg/C
                         clock pessimism             -0.501     1.532    
    SLICE_X87Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    uart_cmd_ack_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[14]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.085%)  route 0.656ns (77.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.219     1.874    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.437     2.357    u_ddr3_phy_inst_n_2
    SLICE_X88Y69         FDCE                                         f  data_read_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.867     2.034    clk_phy_sys
    SLICE_X88Y69         FDCE                                         r  data_read_q_reg[14]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.465    data_read_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[15]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.085%)  route 0.656ns (77.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.219     1.874    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.437     2.357    u_ddr3_phy_inst_n_2
    SLICE_X88Y69         FDCE                                         f  data_read_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.867     2.034    clk_phy_sys
    SLICE_X88Y69         FDCE                                         r  data_read_q_reg[15]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.465    data_read_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[17]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.085%)  route 0.656ns (77.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.219     1.874    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X87Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.919 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.437     2.357    u_ddr3_phy_inst_n_2
    SLICE_X88Y69         FDCE                                         f  data_read_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.867     2.034    clk_phy_sys
    SLICE_X88Y69         FDCE                                         r  data_read_q_reg[17]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.465    data_read_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.891    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.642ns (21.365%)  route 2.363ns (78.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.518     5.837 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.870     6.707    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.831 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.492     8.324    u_uart_tx_inst_n_1
    SLICE_X83Y69         FDCE                                         f  uart_tx_data_to_uart_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[0]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X83Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.856    uart_tx_data_to_uart_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.642ns (21.365%)  route 2.363ns (78.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.518     5.837 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.870     6.707    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.831 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.492     8.324    u_uart_tx_inst_n_1
    SLICE_X83Y69         FDCE                                         f  uart_tx_data_to_uart_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X83Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.856    uart_tx_data_to_uart_reg[2]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.642ns (21.365%)  route 2.363ns (78.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.518     5.837 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.870     6.707    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.831 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.492     8.324    u_uart_tx_inst_n_1
    SLICE_X83Y69         FDCE                                         f  uart_tx_data_to_uart_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[5]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X83Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.856    uart_tx_data_to_uart_reg[5]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.642ns (21.365%)  route 2.363ns (78.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.518     5.837 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.870     6.707    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.831 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.492     8.324    u_uart_tx_inst_n_1
    SLICE_X83Y69         FDCE                                         f  uart_tx_data_to_uart_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[6]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X83Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.856    uart_tx_data_to_uart_reg[6]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_cmd_ack_100mhz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.642ns (22.602%)  route 2.198ns (77.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.518     5.837 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.870     6.707    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.831 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.328     8.159    u_uart_tx_inst_n_1
    SLICE_X86Y69         FDCE                                         f  uart_cmd_ack_100mhz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.601    15.024    clk100mhz_i_IBUF_BUFG
    SLICE_X86Y69         FDCE                                         r  uart_cmd_ack_100mhz_reg/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X86Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    uart_cmd_ack_100mhz_reg
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_cmd_req_sync0_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.642ns (24.014%)  route 2.031ns (75.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.518     5.837 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.870     6.707    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.831 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.161     7.992    u_uart_tx_inst_n_1
    SLICE_X85Y70         FDCE                                         f  uart_cmd_req_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync0_reg/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X85Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.856    uart_cmd_req_sync0_reg
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_cmd_req_sync1_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.642ns (24.014%)  route 2.031ns (75.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.518     5.837 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.870     6.707    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.831 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.161     7.992    u_uart_tx_inst_n_1
    SLICE_X85Y70         FDCE                                         f  uart_cmd_req_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync1_reg/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X85Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.856    uart_cmd_req_sync1_reg
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_start_to_uart_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.642ns (24.014%)  route 2.031ns (75.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.518     5.837 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.870     6.707    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.831 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.161     7.992    u_uart_tx_inst_n_1
    SLICE_X85Y70         FDCE                                         f  uart_tx_start_to_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_tx_start_to_uart_reg/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X85Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.856    uart_tx_start_to_uart_reg
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.642ns (30.953%)  route 1.432ns (69.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.518     5.837 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.870     6.707    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.831 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.562     7.393    u_uart_tx_inst_n_1
    SLICE_X85Y69         FDCE                                         f  uart_tx_data_to_uart_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[1]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X85Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.856    uart_tx_data_to_uart_reg[1]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.642ns (30.953%)  route 1.432ns (69.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.518     5.837 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.870     6.707    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.831 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.562     7.393    u_uart_tx_inst_n_1
    SLICE_X85Y69         FDCE                                         f  uart_tx_data_to_uart_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599    15.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[3]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X85Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.856    uart_tx_data_to_uart_reg[3]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_cmd_req_sync2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.143%)  route 0.508ns (70.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.296     1.976    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.212     2.232    u_uart_tx_inst_n_1
    SLICE_X84Y69         FDCE                                         f  uart_cmd_req_sync2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y69         FDCE                                         r  uart_cmd_req_sync2_reg/C
                         clock pessimism             -0.501     1.531    
    SLICE_X84Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.464    uart_cmd_req_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.143%)  route 0.508ns (70.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.296     1.976    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.212     2.232    u_uart_tx_inst_n_1
    SLICE_X85Y69         FDCE                                         f  uart_tx_data_to_uart_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[1]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X85Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    uart_tx_data_to_uart_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.143%)  route 0.508ns (70.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.296     1.976    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.212     2.232    u_uart_tx_inst_n_1
    SLICE_X85Y69         FDCE                                         f  uart_tx_data_to_uart_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[3]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X85Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    uart_tx_data_to_uart_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.143%)  route 0.508ns (70.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.296     1.976    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.212     2.232    u_uart_tx_inst_n_1
    SLICE_X85Y69         FDCE                                         f  uart_tx_data_to_uart_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y69         FDCE                                         r  uart_tx_data_to_uart_reg[4]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X85Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    uart_tx_data_to_uart_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_cmd_req_sync0_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.209ns (19.653%)  route 0.854ns (80.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.296     1.976    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.558     2.579    u_uart_tx_inst_n_1
    SLICE_X85Y70         FDCE                                         f  uart_cmd_req_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync0_reg/C
                         clock pessimism             -0.501     1.530    
    SLICE_X85Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    uart_cmd_req_sync0_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_cmd_req_sync1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.209ns (19.653%)  route 0.854ns (80.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.296     1.976    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.558     2.579    u_uart_tx_inst_n_1
    SLICE_X85Y70         FDCE                                         f  uart_cmd_req_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync1_reg/C
                         clock pessimism             -0.501     1.530    
    SLICE_X85Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    uart_cmd_req_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_start_to_uart_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.209ns (19.653%)  route 0.854ns (80.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.296     1.976    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.558     2.579    u_uart_tx_inst_n_1
    SLICE_X85Y70         FDCE                                         f  uart_tx_start_to_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_tx_start_to_uart_reg/C
                         clock pessimism             -0.501     1.530    
    SLICE_X85Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    uart_tx_start_to_uart_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_cmd_ack_100mhz_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.209ns (18.570%)  route 0.916ns (81.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.296     1.976    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.620     2.641    u_uart_tx_inst_n_1
    SLICE_X86Y69         FDCE                                         f  uart_cmd_ack_100mhz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.869     2.034    clk100mhz_i_IBUF_BUFG
    SLICE_X86Y69         FDCE                                         r  uart_cmd_ack_100mhz_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X86Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.462    uart_cmd_ack_100mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.209ns (16.128%)  route 1.087ns (83.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.296     1.976    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.790     2.811    u_uart_tx_inst_n_1
    SLICE_X83Y69         FDCE                                         f  uart_tx_data_to_uart_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[0]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X83Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    uart_tx_data_to_uart_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 reset_btn_uart_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_data_to_uart_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.209ns (16.128%)  route 1.087ns (83.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  reset_btn_uart_sync_1_reg/Q
                         net (fo=2, routed)           0.296     1.976    u_uart_tx_inst/reset_btn_uart_sync_1
    SLICE_X84Y71         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.790     2.811    u_uart_tx_inst_n_1
    SLICE_X83Y69         FDCE                                         f  uart_tx_data_to_uart_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[2]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X83Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    uart_tx_data_to_uart_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  1.372    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq_io[8]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in8/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.835ns  (logic 1.835ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddr3_dq_io[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  u_ddr3_phy_inst/u_pad_dq8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    u_ddr3_phy_inst/dq_in_w_8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.835 r  u_ddr3_phy_inst/u_dq_delay8/DATAOUT
                         net (fo=1, routed)           0.000     1.835    u_ddr3_phy_inst/dq_delayed_w_8
    ILOGIC_X1Y79         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in8/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[10]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in10/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.833ns  (logic 1.833ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddr3_dq_io[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  u_ddr3_phy_inst/u_pad_dq10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    u_ddr3_phy_inst/dq_in_w_10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.833 r  u_ddr3_phy_inst/u_dq_delay10/DATAOUT
                         net (fo=1, routed)           0.000     1.833    u_ddr3_phy_inst/dq_delayed_w_10
    ILOGIC_X1Y84         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in10/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[14]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in14/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.829ns  (logic 1.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddr3_dq_io[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  u_ddr3_phy_inst/u_pad_dq14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    u_ddr3_phy_inst/dq_in_w_14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.829 r  u_ddr3_phy_inst/u_dq_delay14/DATAOUT
                         net (fo=1, routed)           0.000     1.829    u_ddr3_phy_inst/dq_delayed_w_14
    ILOGIC_X1Y83         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in14/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[12]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in12/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.826ns  (logic 1.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddr3_dq_io[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  u_ddr3_phy_inst/u_pad_dq12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    u_ddr3_phy_inst/dq_in_w_12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.826 r  u_ddr3_phy_inst/u_dq_delay12/DATAOUT
                         net (fo=1, routed)           0.000     1.826    u_ddr3_phy_inst/dq_delayed_w_12
    ILOGIC_X1Y85         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in12/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[11]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in11/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.823ns  (logic 1.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddr3_dq_io[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  u_ddr3_phy_inst/u_pad_dq11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    u_ddr3_phy_inst/dq_in_w_11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.823 r  u_ddr3_phy_inst/u_dq_delay11/DATAOUT
                         net (fo=1, routed)           0.000     1.823    u_ddr3_phy_inst/dq_delayed_w_11
    ILOGIC_X1Y80         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in11/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[9]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in9/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.814ns  (logic 1.814ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddr3_dq_io[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  u_ddr3_phy_inst/u_pad_dq9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    u_ddr3_phy_inst/dq_in_w_9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.814 r  u_ddr3_phy_inst/u_dq_delay9/DATAOUT
                         net (fo=1, routed)           0.000     1.814    u_ddr3_phy_inst/dq_delayed_w_9
    ILOGIC_X1Y76         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in9/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[13]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.809ns  (logic 1.809ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq_io[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  u_ddr3_phy_inst/u_pad_dq13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    u_ddr3_phy_inst/dq_in_w_13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.809 r  u_ddr3_phy_inst/u_dq_delay13/DATAOUT
                         net (fo=1, routed)           0.000     1.809    u_ddr3_phy_inst/dq_delayed_w_13
    ILOGIC_X1Y77         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[15]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.808ns  (logic 1.808ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq_io[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  u_ddr3_phy_inst/u_pad_dq15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    u_ddr3_phy_inst/dq_in_w_15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.808 r  u_ddr3_phy_inst/u_dq_delay15/DATAOUT
                         net (fo=1, routed)           0.000     1.808    u_ddr3_phy_inst/dq_delayed_w_15
    ILOGIC_X1Y78         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[5]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.790ns  (logic 1.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  u_ddr3_phy_inst/u_pad_dq5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    u_ddr3_phy_inst/dq_in_w_5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.790 r  u_ddr3_phy_inst/u_dq_delay5/DATAOUT
                         net (fo=1, routed)           0.000     1.790    u_ddr3_phy_inst/dq_delayed_w_5
    ILOGIC_X1Y97         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[7]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.789ns  (logic 1.789ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq_io[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  u_ddr3_phy_inst/u_pad_dq7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    u_ddr3_phy_inst/dq_in_w_7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.789 r  u_ddr3_phy_inst/u_dq_delay7/DATAOUT
                         net (fo=1, routed)           0.000     1.789    u_ddr3_phy_inst/dq_delayed_w_7
    ILOGIC_X1Y91         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq_io[0]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in0/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.640ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddr3_dq_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq0/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  u_ddr3_phy_inst/u_pad_dq0/IBUF/O
                         net (fo=1, routed)           0.000     0.329    u_ddr3_phy_inst/dq_in_w_0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.640 r  u_ddr3_phy_inst/u_dq_delay0/DATAOUT
                         net (fo=1, routed)           0.000     0.640    u_ddr3_phy_inst/dq_delayed_w_0
    ILOGIC_X1Y90         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in0/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[1]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in1/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.651ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddr3_dq_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  u_ddr3_phy_inst/u_pad_dq1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    u_ddr3_phy_inst/dq_in_w_1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.651 r  u_ddr3_phy_inst/u_dq_delay1/DATAOUT
                         net (fo=1, routed)           0.000     0.651    u_ddr3_phy_inst/dq_delayed_w_1
    ILOGIC_X1Y95         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in1/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[2]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in2/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.651ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddr3_dq_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  u_ddr3_phy_inst/u_pad_dq2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    u_ddr3_phy_inst/dq_in_w_2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.651 r  u_ddr3_phy_inst/u_dq_delay2/DATAOUT
                         net (fo=1, routed)           0.000     0.651    u_ddr3_phy_inst/dq_delayed_w_2
    ILOGIC_X1Y96         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in2/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[3]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in3/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.651ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddr3_dq_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  u_ddr3_phy_inst/u_pad_dq3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    u_ddr3_phy_inst/dq_in_w_3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.651 r  u_ddr3_phy_inst/u_dq_delay3/DATAOUT
                         net (fo=1, routed)           0.000     0.651    u_ddr3_phy_inst/dq_delayed_w_3
    ILOGIC_X1Y88         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in3/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[6]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in6/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.653ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddr3_dq_io[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  u_ddr3_phy_inst/u_pad_dq6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    u_ddr3_phy_inst/dq_in_w_6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.653 r  u_ddr3_phy_inst/u_dq_delay6/DATAOUT
                         net (fo=1, routed)           0.000     0.653    u_ddr3_phy_inst/dq_delayed_w_6
    ILOGIC_X1Y89         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in6/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[4]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in4/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.656ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddr3_dq_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  u_ddr3_phy_inst/u_pad_dq4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    u_ddr3_phy_inst/dq_in_w_4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.656 r  u_ddr3_phy_inst/u_dq_delay4/DATAOUT
                         net (fo=1, routed)           0.000     0.656    u_ddr3_phy_inst/dq_delayed_w_4
    ILOGIC_X1Y92         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in4/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[7]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.660ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq_io[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  u_ddr3_phy_inst/u_pad_dq7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    u_ddr3_phy_inst/dq_in_w_7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.660 r  u_ddr3_phy_inst/u_dq_delay7/DATAOUT
                         net (fo=1, routed)           0.000     0.660    u_ddr3_phy_inst/dq_delayed_w_7
    ILOGIC_X1Y91         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[5]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.661ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  u_ddr3_phy_inst/u_pad_dq5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    u_ddr3_phy_inst/dq_in_w_5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.661 r  u_ddr3_phy_inst/u_dq_delay5/DATAOUT
                         net (fo=1, routed)           0.000     0.661    u_ddr3_phy_inst/dq_delayed_w_5
    ILOGIC_X1Y97         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[15]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.679ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq_io[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  u_ddr3_phy_inst/u_pad_dq15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    u_ddr3_phy_inst/dq_in_w_15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.679 r  u_ddr3_phy_inst/u_dq_delay15/DATAOUT
                         net (fo=1, routed)           0.000     0.679    u_ddr3_phy_inst/dq_delayed_w_15
    ILOGIC_X1Y78         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[13]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.680ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq_io[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  u_ddr3_phy_inst/u_pad_dq13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    u_ddr3_phy_inst/dq_in_w_13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.680 r  u_ddr3_phy_inst/u_dq_delay13/DATAOUT
                         net (fo=1, routed)           0.000     0.680    u_ddr3_phy_inst/dq_delayed_w_13
    ILOGIC_X1Y77         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_idelay_ref_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_idelay_ref_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/u_dly_ref/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.523ns  (logic 0.096ns (2.725%)  route 3.427ns (97.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_idelay_ref_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     7.912    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     3.990 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     6.008    u_clk_wiz/inst/clk_idelay_ref_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.104 f  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=1, routed)           1.408     7.513    u_ddr3_phy_inst/clk_idelay_ref
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  u_ddr3_phy_inst/u_dly_ref/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_idelay_ref_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/u_dly_ref/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.178ns  (logic 0.026ns (2.206%)  route 1.152ns (97.794%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_idelay_ref_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_idelay_ref_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=1, routed)           0.505     1.426    u_ddr3_phy_inst/clk_idelay_ref
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  u_ddr3_phy_inst/u_dly_ref/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_ddr90_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.734     5.963    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.515 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     6.516    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     8.879 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.879    ddr3_dqs_p_io[0]
    N2                                                                r  ddr3_dqs_p_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.734     5.963    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.515 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     6.516    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     8.878 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     8.878    ddr3_dqs_n_io[0]
    N1                                                                r  ddr3_dqs_n_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.727     5.956    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.508 r  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     6.509    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     8.872 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.872    ddr3_dqs_p_io[1]
    U2                                                                r  ddr3_dqs_p_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.727     5.956    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.508 r  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     6.509    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     8.871 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     8.871    ddr3_dqs_n_io[1]
    V2                                                                r  ddr3_dqs_n_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.499ns (99.800%)  route 0.001ns (0.200%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.596     2.142    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.334 f  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     2.335    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.307     2.642 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     2.642    ddr3_dqs_n_io[0]
    N1                                                                r  ddr3_dqs_n_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.511ns (99.804%)  route 0.001ns (0.195%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.596     2.142    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.334 f  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     2.335    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.319     2.654 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.654    ddr3_dqs_p_io[0]
    N2                                                                r  ddr3_dqs_p_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.534ns (99.813%)  route 0.001ns (0.187%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.593     2.139    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.331 f  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     2.332    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.342     2.674 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     2.674    ddr3_dqs_n_io[1]
    V2                                                                r  ddr3_dqs_n_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.534ns (99.813%)  route 0.001ns (0.187%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.593     2.139    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.331 f  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     2.332    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.342     2.674 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.674    ddr3_dqs_p_io[1]
    U2                                                                r  ddr3_dqs_p_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_ddr_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq5/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736     5.340    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y97         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq5/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.892 r  u_ddr3_phy_inst/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     5.893    u_ddr3_phy_inst/u_pad_dq5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.256 r  u_ddr3_phy_inst/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     8.256    ddr3_dq_io[5]
    M1                                                                r  ddr3_dq_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.735     5.339    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y95         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.891 r  u_ddr3_phy_inst/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     5.892    u_ddr3_phy_inst/u_pad_dq1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.255 r  u_ddr3_phy_inst/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     8.255    ddr3_dq_io[1]
    L3                                                                r  ddr3_dq_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq2/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.735     5.339    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y96         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq2/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.891 r  u_ddr3_phy_inst/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     5.892    u_ddr3_phy_inst/u_pad_dq2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.255 r  u_ddr3_phy_inst/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     8.255    ddr3_dq_io[2]
    K3                                                                r  ddr3_dq_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq4/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.734     5.338    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y92         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq4/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.890 r  u_ddr3_phy_inst/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001     5.891    u_ddr3_phy_inst/u_pad_dq4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.254 r  u_ddr3_phy_inst/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     8.254    ddr3_dq_io[4]
    M3                                                                r  ddr3_dq_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq7/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.734     5.338    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y91         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq7/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.890 r  u_ddr3_phy_inst/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001     5.891    u_ddr3_phy_inst/u_pad_dq7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.254 r  u_ddr3_phy_inst/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     8.254    ddr3_dq_io[7]
    M2                                                                r  ddr3_dq_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.733     5.337    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y90         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.889 r  u_ddr3_phy_inst/u_serdes_dq0/TQ
                         net (fo=1, routed)           0.001     5.890    u_ddr3_phy_inst/u_pad_dq0/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.253 r  u_ddr3_phy_inst/u_pad_dq0/OBUFT/O
                         net (fo=1, unset)            0.000     8.253    ddr3_dq_io[0]
    K5                                                                r  ddr3_dq_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq3/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.733     5.337    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y88         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq3/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.889 r  u_ddr3_phy_inst/u_serdes_dq3/TQ
                         net (fo=1, routed)           0.001     5.890    u_ddr3_phy_inst/u_pad_dq3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.253 r  u_ddr3_phy_inst/u_pad_dq3/OBUFT/O
                         net (fo=1, unset)            0.000     8.253    ddr3_dq_io[3]
    L6                                                                r  ddr3_dq_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq6/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.733     5.337    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y89         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq6/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.889 r  u_ddr3_phy_inst/u_serdes_dq6/TQ
                         net (fo=1, routed)           0.001     5.890    u_ddr3_phy_inst/u_pad_dq6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.253 r  u_ddr3_phy_inst/u_pad_dq6/OBUFT/O
                         net (fo=1, unset)            0.000     8.253    ddr3_dq_io[6]
    L4                                                                r  ddr3_dq_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq12/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.730     5.334    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y85         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq12/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.886 r  u_ddr3_phy_inst/u_serdes_dq12/TQ
                         net (fo=1, routed)           0.001     5.887    u_ddr3_phy_inst/u_pad_dq12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.250 r  u_ddr3_phy_inst/u_pad_dq12/OBUFT/O
                         net (fo=1, unset)            0.000     8.250    ddr3_dq_io[12]
    V1                                                                r  ddr3_dq_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.729     5.333    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y84         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.885 r  u_ddr3_phy_inst/u_serdes_dq10/TQ
                         net (fo=1, routed)           0.001     5.886    u_ddr3_phy_inst/u_pad_dq10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.249 r  u_ddr3_phy_inst/u_pad_dq10/OBUFT/O
                         net (fo=1, unset)            0.000     8.249    ddr3_dq_io[10]
    U4                                                                r  ddr3_dq_io[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.471ns (99.788%)  route 0.001ns (0.212%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y90         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq0/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq0/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.279     1.990 r  u_ddr3_phy_inst/u_pad_dq0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    ddr3_dq_io[0]
    K5                                                                r  ddr3_dq_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq3/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.483ns (99.793%)  route 0.001ns (0.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y88         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq3/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq3/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.291     2.001 r  u_ddr3_phy_inst/u_pad_dq3/OBUFT/O
                         net (fo=1, unset)            0.000     2.001    ddr3_dq_io[3]
    L6                                                                r  ddr3_dq_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.482ns (99.793%)  route 0.001ns (0.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.597     1.518    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y95         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.710 f  u_ddr3_phy_inst/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     1.711    u_ddr3_phy_inst/u_pad_dq1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.290     2.001 r  u_ddr3_phy_inst/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     2.001    ddr3_dq_io[1]
    L3                                                                r  ddr3_dq_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq2/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.483ns (99.793%)  route 0.001ns (0.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.597     1.518    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y96         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq2/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.710 f  u_ddr3_phy_inst/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     1.711    u_ddr3_phy_inst/u_pad_dq2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.291     2.002 r  u_ddr3_phy_inst/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     2.002    ddr3_dq_io[2]
    K3                                                                r  ddr3_dq_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq6/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.484ns (99.794%)  route 0.001ns (0.206%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y89         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq6/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq6/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.292     2.002 r  u_ddr3_phy_inst/u_pad_dq6/OBUFT/O
                         net (fo=1, unset)            0.000     2.002    ddr3_dq_io[6]
    L4                                                                r  ddr3_dq_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq4/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.487ns (99.795%)  route 0.001ns (0.205%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y92         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq4/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.295     2.005 r  u_ddr3_phy_inst/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     2.005    ddr3_dq_io[4]
    M3                                                                r  ddr3_dq_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq7/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.491ns (99.797%)  route 0.001ns (0.203%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y91         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq7/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.299     2.010 r  u_ddr3_phy_inst/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     2.010    ddr3_dq_io[7]
    M2                                                                r  ddr3_dq_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq5/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.492ns (99.797%)  route 0.001ns (0.203%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.598     1.519    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y97         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq5/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.711 f  u_ddr3_phy_inst/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     1.712    u_ddr3_phy_inst/u_pad_dq5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.300     2.012 r  u_ddr3_phy_inst/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     2.012    ddr3_dq_io[5]
    M1                                                                r  ddr3_dq_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq15/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.510ns (99.804%)  route 0.001ns (0.196%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.590     1.511    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y78         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq15/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.703 f  u_ddr3_phy_inst/u_serdes_dq15/TQ
                         net (fo=1, routed)           0.001     1.704    u_ddr3_phy_inst/u_pad_dq15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.318     2.022 r  u_ddr3_phy_inst/u_pad_dq15/OBUFT/O
                         net (fo=1, unset)            0.000     2.022    ddr3_dq_io[15]
    R3                                                                r  ddr3_dq_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq13/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.511ns (99.805%)  route 0.001ns (0.195%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.590     1.511    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y77         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq13/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.703 f  u_ddr3_phy_inst/u_serdes_dq13/TQ
                         net (fo=1, routed)           0.001     1.704    u_ddr3_phy_inst/u_pad_dq13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.319     2.023 r  u_ddr3_phy_inst/u_pad_dq13/OBUFT/O
                         net (fo=1, unset)            0.000     2.023    ddr3_dq_io[13]
    T3                                                                r  ddr3_dq_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status_led2_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.691ns  (logic 4.168ns (47.964%)  route 4.522ns (52.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.723     5.328    clk_phy_sys
    SLICE_X83Y63         FDCE                                         r  status_led2_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.419     5.747 r  status_led2_o_reg/Q
                         net (fo=1, routed)           4.522    10.269    status_led2_o_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.749    14.018 r  status_led2_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.018    status_led2_o
    T9                                                                r  status_led2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led1_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 3.967ns (56.276%)  route 3.082ns (43.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.723     5.328    clk_phy_sys
    SLICE_X83Y63         FDCE                                         r  status_led1_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  status_led1_o_reg/Q
                         net (fo=1, routed)           3.082     8.866    status_led1_o_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    12.376 r  status_led1_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.376    status_led1_o
    J5                                                                r  status_led1_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led0_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led0_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 3.986ns (58.807%)  route 2.792ns (41.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.721     5.326    clk_phy_sys
    SLICE_X82Y65         FDCE                                         r  status_led0_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDCE (Prop_fdce_C_Q)         0.456     5.782 r  status_led0_o_reg/Q
                         net (fo=1, routed)           2.792     8.574    status_led0_o_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    12.103 r  status_led0_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.103    status_led0_o
    H5                                                                r  status_led0_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.618ns  (logic 3.983ns (60.184%)  route 2.635ns (39.816%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.725     5.330    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y85         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.634     8.482    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.584 r  u_ddr3_phy_inst/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     9.585    u_ddr3_phy_inst/u_pad_dq5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    11.948 r  u_ddr3_phy_inst/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000    11.948    ddr3_dq_io[5]
    M1                                                                r  ddr3_dq_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 3.983ns (61.495%)  route 2.494ns (38.505%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.725     5.330    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y85         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.493     8.341    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.443 r  u_ddr3_phy_inst/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     9.444    u_ddr3_phy_inst/u_pad_dq2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    11.807 r  u_ddr3_phy_inst/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000    11.807    ddr3_dq_io[2]
    K3                                                                r  ddr3_dq_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_phy_sys_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ck_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.808ns  (logic 1.898ns (24.311%)  route 5.910ns (75.689%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     7.912    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.990 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.008    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.104 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         2.219     8.323    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.447 r  u_ddr3_phy_inst/u_pad_ck_i_1/O
                         net (fo=2, routed)           1.672    10.120    u_ddr3_phy_inst/u_pad_ck/I
    U9                   OBUFDS (Prop_obufds_I_O)     1.678    11.798 r  u_ddr3_phy_inst/u_pad_ck/P/O
                         net (fo=0)                   0.000    11.798    ddr3_ck_p_o[0]
    U9                                                                r  ddr3_ck_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_phy_sys_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ck_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.807ns  (logic 1.896ns (24.290%)  route 5.911ns (75.710%))
  Logic Levels:           4  (BUFG=1 INV=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     7.912    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.990 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.008    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.104 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         2.219     8.323    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.447 r  u_ddr3_phy_inst/u_pad_ck_i_1/O
                         net (fo=2, routed)           1.673    10.121    u_ddr3_phy_inst/u_pad_ck/I
    V9                   INV (Prop_inv_I_O)           0.001    10.122 f  u_ddr3_phy_inst/u_pad_ck/INV/O
                         net (fo=1, routed)           0.000    10.122    u_ddr3_phy_inst/u_pad_ck/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     1.675    11.797 f  u_ddr3_phy_inst/u_pad_ck/N/O
                         net (fo=0)                   0.000    11.797    ddr3_ck_n_o[0]
    V9                                                                f  ddr3_ck_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 3.983ns (63.131%)  route 2.326ns (36.869%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.725     5.330    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y85         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.325     8.173    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.275 r  u_ddr3_phy_inst/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     9.276    u_ddr3_phy_inst/u_pad_dq1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    11.639 r  u_ddr3_phy_inst/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000    11.639    ddr3_dq_io[1]
    L3                                                                r  ddr3_dq_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dqs_p_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.140ns  (logic 3.983ns (64.867%)  route 2.157ns (35.133%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.725     5.330    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y85         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.156     8.004    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.106 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     9.107    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    11.470 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    11.470    ddr3_dqs_p_io[0]
    N2                                                                r  ddr3_dqs_p_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dqs_n_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.139ns  (logic 3.982ns (64.861%)  route 2.157ns (35.139%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.725     5.330    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y85         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.156     8.004    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.106 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     9.107    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    11.469 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    11.469    ddr3_dqs_n_io[0]
    N1                                                                r  ddr3_dqs_n_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/reset_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_reset_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.670ns (99.851%)  route 0.001ns (0.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.598     1.519    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y99         FDRE                                         r  u_ddr3_phy_inst/reset_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y99         FDRE (Prop_fdre_C_Q)         0.177     1.696 r  u_ddr3_phy_inst/reset_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.697    ddr3_reset_n_o_OBUF
    K6                   OBUF (Prop_obuf_I_O)         0.493     2.190 r  ddr3_reset_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.190    ddr3_reset_n_o
    K6                                                                r  ddr3_reset_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/cas_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_cas_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.688ns (99.855%)  route 0.001ns (0.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y68         FDRE                                         r  u_ddr3_phy_inst/cas_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         FDRE (Prop_fdre_C_Q)         0.177     1.691 r  u_ddr3_phy_inst/cas_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.692    ddr3_cas_n_o_OBUF
    M4                   OBUF (Prop_obuf_I_O)         0.511     2.203 r  ddr3_cas_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.203    ddr3_cas_n_o
    M4                                                                r  ddr3_cas_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/addr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_addr_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.699ns (99.857%)  route 0.001ns (0.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.593     1.514    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y67         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y67         FDRE (Prop_fdre_C_Q)         0.177     1.691 r  u_ddr3_phy_inst/addr_q_reg[2]/Q
                         net (fo=1, routed)           0.001     1.692    ddr3_addr_o_OBUF[2]
    N4                   OBUF (Prop_obuf_I_O)         0.522     2.214 r  ddr3_addr_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.214    ddr3_addr_o[2]
    N4                                                                r  ddr3_addr_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/ras_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ras_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.706ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.590     1.511    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y71         FDRE                                         r  u_ddr3_phy_inst/ras_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y71         FDRE (Prop_fdre_C_Q)         0.177     1.688 r  u_ddr3_phy_inst/ras_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.689    ddr3_ras_n_o_OBUF
    P3                   OBUF (Prop_obuf_I_O)         0.529     2.219 r  ddr3_ras_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.219    ddr3_ras_n_o
    P3                                                                r  ddr3_ras_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/ba_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ba_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.708ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.590     1.511    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y72         FDRE                                         r  u_ddr3_phy_inst/ba_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         FDRE (Prop_fdre_C_Q)         0.177     1.688 r  u_ddr3_phy_inst/ba_q_reg[1]/Q
                         net (fo=1, routed)           0.001     1.689    ddr3_ba_o_OBUF[1]
    P4                   OBUF (Prop_obuf_I_O)         0.531     2.221 r  ddr3_ba_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.221    ddr3_ba_o[1]
    P4                                                                r  ddr3_ba_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/cke_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_cke_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.711ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.589     1.510    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y74         FDRE                                         r  u_ddr3_phy_inst/cke_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         FDRE (Prop_fdre_C_Q)         0.177     1.687 r  u_ddr3_phy_inst/cke_q_reg/Q
                         net (fo=1, routed)           0.001     1.688    ddr3_cke_o_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         0.534     2.223 r  ddr3_cke_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.223    ddr3_cke_o[0]
    N5                                                                r  ddr3_cke_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/addr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_addr_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.706ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594     1.515    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y63         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y63         FDRE (Prop_fdre_C_Q)         0.177     1.692 r  u_ddr3_phy_inst/addr_q_reg[4]/Q
                         net (fo=1, routed)           0.001     1.693    ddr3_addr_o_OBUF[4]
    N6                   OBUF (Prop_obuf_I_O)         0.529     2.223 r  ddr3_addr_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.223    ddr3_addr_o[4]
    N6                                                                r  ddr3_addr_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_addr_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.710ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.591     1.512    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y69         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y69         FDRE (Prop_fdre_C_Q)         0.177     1.689 r  u_ddr3_phy_inst/addr_q_reg[0]/Q
                         net (fo=1, routed)           0.001     1.690    ddr3_addr_o_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         0.533     2.223 r  ddr3_addr_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.223    ddr3_addr_o[0]
    R2                                                                r  ddr3_addr_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/we_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_we_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.712ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.589     1.510    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y73         FDRE                                         r  u_ddr3_phy_inst/we_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y73         FDRE (Prop_fdre_C_Q)         0.177     1.687 r  u_ddr3_phy_inst/we_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.688    ddr3_we_n_o_OBUF
    P5                   OBUF (Prop_obuf_I_O)         0.535     2.224 r  ddr3_we_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.224    ddr3_we_n_o
    P5                                                                r  ddr3_we_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/ba_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ba_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.710ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.594     1.515    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y66         FDRE                                         r  u_ddr3_phy_inst/ba_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66         FDRE (Prop_fdre_C_Q)         0.177     1.692 r  u_ddr3_phy_inst/ba_q_reg[0]/Q
                         net (fo=1, routed)           0.001     1.693    ddr3_ba_o_OBUF[0]
    R1                   OBUF (Prop_obuf_I_O)         0.533     2.227 r  ddr3_ba_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.227    ddr3_ba_o[0]
    R1                                                                r  ddr3_ba_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.604 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx_inst/tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.184ns  (logic 4.041ns (39.673%)  route 6.144ns (60.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.713     5.316    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y72         FDSE                                         r  u_uart_tx_inst/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.518     5.834 r  u_uart_tx_inst/tx_serial_reg/Q
                         net (fo=1, routed)           6.144    11.978    uart_txd_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    15.500 r  uart_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.500    uart_txd_o
    D10                                                               r  uart_txd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led3_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.143ns  (logic 4.393ns (48.050%)  route 4.750ns (51.950%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.716     5.319    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.065     6.839    u_uart_tx_inst/state__0[1]
    SLICE_X82Y71         LUT3 (Prop_lut3_I0_O)        0.152     6.991 r  u_uart_tx_inst/status_led3_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.685    10.676    status_led3_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.461 r  status_led3_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.461    status_led3_o
    T10                                                               r  status_led3_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led3_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.104ns  (logic 1.530ns (49.307%)  route 1.573ns (50.693%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y72         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_uart_tx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.287     1.943    u_uart_tx_inst/state__0[0]
    SLICE_X82Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.988 r  u_uart_tx_inst/status_led3_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.287     3.275    status_led3_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.344     4.619 r  status_led3_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.619    status_led3_o
    T10                                                               r  status_led3_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx_inst/tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.759ns  (logic 1.387ns (36.907%)  route 2.372ns (63.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y72         FDSE                                         r  u_uart_tx_inst/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDSE (Prop_fdse_C_Q)         0.164     1.679 r  u_uart_tx_inst/tx_serial_reg/Q
                         net (fo=1, routed)           2.372     4.051    uart_txd_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     5.275 r  uart_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.275    uart_txd_o
    D10                                                               r  uart_txd_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_phy_sys_clk_wiz_0

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/reset_n_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.649ns  (logic 0.124ns (1.434%)  route 8.525ns (98.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.823     5.823    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.947 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.702     8.649    u_ddr3_phy_inst/AR[0]
    OLOGIC_X1Y99         FDRE                                         r  u_ddr3_phy_inst/reset_n_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.589     5.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y99         FDRE                                         r  u_ddr3_phy_inst/reset_n_q_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in7/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.619ns  (logic 0.124ns (1.439%)  route 8.495ns (98.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.823     5.823    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.947 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.672     8.619    u_ddr3_phy_inst/AR[0]
    ILOGIC_X1Y91         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in7/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.610     5.036    u_ddr3_phy_inst/clk_phy_sys
    ILOGIC_X1Y91         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in7/CLKDIV

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in4/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.607ns  (logic 0.124ns (1.441%)  route 8.483ns (98.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.823     5.823    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.947 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.659     8.607    u_ddr3_phy_inst/AR[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in4/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.610     5.036    u_ddr3_phy_inst/clk_phy_sys
    ILOGIC_X1Y92         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in4/CLKDIV

Slack:                    inf
  Source:                 start_btn_i
                            (input port)
  Destination:            start_btn_phy_sync_0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.487ns (17.315%)  route 7.102ns (82.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  start_btn_i (IN)
                         net (fo=0)                   0.000     0.000    start_btn_i
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  start_btn_i_IBUF_inst/O
                         net (fo=1, routed)           7.102     8.590    start_btn_i_IBUF
    SLICE_X82Y63         FDCE                                         r  start_btn_phy_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.602     5.028    clk_phy_sys
    SLICE_X82Y63         FDCE                                         r  start_btn_phy_sync_0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in10/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.554ns  (logic 0.124ns (1.450%)  route 8.430ns (98.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.823     5.823    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.947 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.607     8.554    u_ddr3_phy_inst/AR[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.605     5.031    u_ddr3_phy_inst/clk_phy_sys
    ILOGIC_X1Y84         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in10/CLKDIV

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in12/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.541ns  (logic 0.124ns (1.452%)  route 8.417ns (98.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.823     5.823    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.947 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.594     8.541    u_ddr3_phy_inst/AR[0]
    ILOGIC_X1Y85         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in12/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.606     5.032    u_ddr3_phy_inst/clk_phy_sys
    ILOGIC_X1Y85         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in12/CLKDIV

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/addr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.538ns  (logic 0.124ns (1.452%)  route 8.414ns (98.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.823     5.823    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.947 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.591     8.538    u_ddr3_phy_inst/AR[0]
    OLOGIC_X1Y52         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.589     5.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y52         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[8]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq5/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.124ns (1.455%)  route 8.397ns (98.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.823     5.823    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.947 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.574     8.521    u_ddr3_phy_inst/AR[0]
    OLOGIC_X1Y97         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq5/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.589     5.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y97         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq5/CLKDIV

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in5/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 0.124ns (1.455%)  route 8.397ns (98.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.823     5.823    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.947 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.574     8.521    u_ddr3_phy_inst/AR[0]
    ILOGIC_X1Y97         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in5/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.612     5.038    u_ddr3_phy_inst/clk_phy_sys
    ILOGIC_X1Y97         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in5/CLKDIV

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dm0/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 0.124ns (1.457%)  route 8.387ns (98.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.823     5.823    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.124     5.947 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         2.564     8.511    u_ddr3_phy_inst/AR[0]
    OLOGIC_X1Y98         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dm0/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         1.589     5.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y98         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dm0/CLKDIV





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn_i
                            (input port)
  Destination:            reset_btn_phy_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.409ns  (logic 0.286ns (11.865%)  route 2.123ns (88.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  reset_btn_i (IN)
                         net (fo=0)                   0.000     0.000    reset_btn_i
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_btn_i_IBUF_inst/O
                         net (fo=3, routed)           2.123     2.409    reset_btn_i_IBUF
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.862     2.029    clk_phy_sys
    SLICE_X87Y73         FDRE                                         r  reset_btn_phy_sync_0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/rd_capture_q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.860ns  (logic 0.045ns (1.574%)  route 2.815ns (98.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.614     2.614    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.045     2.659 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.200     2.860    u_ddr3_phy_inst/AR[0]
    SLICE_X88Y73         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.862     2.029    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y73         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[29]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/rd_en_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.891ns  (logic 0.045ns (1.557%)  route 2.846ns (98.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.614     2.614    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.045     2.659 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.232     2.891    u_ddr3_phy_inst/AR[0]
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.865     2.032    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/rd_en_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.891ns  (logic 0.045ns (1.557%)  route 2.846ns (98.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.614     2.614    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.045     2.659 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.232     2.891    u_ddr3_phy_inst/AR[0]
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.865     2.032    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/rd_en_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.891ns  (logic 0.045ns (1.557%)  route 2.846ns (98.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.614     2.614    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.045     2.659 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.232     2.891    u_ddr3_phy_inst/AR[0]
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.865     2.032    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X86Y71         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[3]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/rd_capture_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.893ns  (logic 0.045ns (1.556%)  route 2.848ns (98.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.614     2.614    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.045     2.659 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.233     2.893    u_ddr3_phy_inst/AR[0]
    SLICE_X88Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.864     2.031    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[10]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/rd_capture_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.893ns  (logic 0.045ns (1.556%)  route 2.848ns (98.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.614     2.614    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.045     2.659 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.233     2.893    u_ddr3_phy_inst/AR[0]
    SLICE_X88Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.864     2.031    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[13]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/rd_capture_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.893ns  (logic 0.045ns (1.556%)  route 2.848ns (98.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.614     2.614    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.045     2.659 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.233     2.893    u_ddr3_phy_inst/AR[0]
    SLICE_X88Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.864     2.031    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[15]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/rd_capture_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.893ns  (logic 0.045ns (1.556%)  route 2.848ns (98.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.614     2.614    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.045     2.659 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.233     2.893    u_ddr3_phy_inst/AR[0]
    SLICE_X89Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.864     2.031    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[25]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/rd_capture_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.893ns  (logic 0.045ns (1.556%)  route 2.848ns (98.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.614     2.614    u_ddr3_phy_inst/locked
    SLICE_X87Y73         LUT2 (Prop_lut2_I1_O)        0.045     2.659 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=182, routed)         0.233     2.893    u_ddr3_phy_inst/AR[0]
    SLICE_X88Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=202, routed)         0.864     2.031    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y72         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_data_to_uart_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.680     5.680    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.492     7.297    u_uart_tx_inst_n_1
    SLICE_X83Y69         FDCE                                         f  uart_tx_data_to_uart_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_data_to_uart_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.680     5.680    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.492     7.297    u_uart_tx_inst_n_1
    SLICE_X83Y69         FDCE                                         f  uart_tx_data_to_uart_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_data_to_uart_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.680     5.680    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.492     7.297    u_uart_tx_inst_n_1
    SLICE_X83Y69         FDCE                                         f  uart_tx_data_to_uart_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_data_to_uart_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.297ns  (logic 0.124ns (1.699%)  route 7.173ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.680     5.680    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.492     7.297    u_uart_tx_inst_n_1
    SLICE_X83Y69         FDCE                                         f  uart_tx_data_to_uart_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    clk100mhz_i_IBUF_BUFG
    SLICE_X83Y69         FDCE                                         r  uart_tx_data_to_uart_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_cmd_ack_100mhz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.132ns  (logic 0.124ns (1.739%)  route 7.008ns (98.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.680     5.680    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.328     7.132    u_uart_tx_inst_n_1
    SLICE_X86Y69         FDCE                                         f  uart_cmd_ack_100mhz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.601     5.024    clk100mhz_i_IBUF_BUFG
    SLICE_X86Y69         FDCE                                         r  uart_cmd_ack_100mhz_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_cmd_req_sync0_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.965ns  (logic 0.124ns (1.780%)  route 6.841ns (98.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.680     5.680    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.161     6.965    u_uart_tx_inst_n_1
    SLICE_X85Y70         FDCE                                         f  uart_cmd_req_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_cmd_req_sync1_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.965ns  (logic 0.124ns (1.780%)  route 6.841ns (98.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.680     5.680    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.161     6.965    u_uart_tx_inst_n_1
    SLICE_X85Y70         FDCE                                         f  uart_cmd_req_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_cmd_req_sync1_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uart_tx_start_to_uart_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.965ns  (logic 0.124ns (1.780%)  route 6.841ns (98.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.680     5.680    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.804 f  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          1.161     6.965    u_uart_tx_inst_n_1
    SLICE_X85Y70         FDCE                                         f  uart_tx_start_to_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    clk100mhz_i_IBUF_BUFG
    SLICE_X85Y70         FDCE                                         r  uart_tx_start_to_uart_reg/C

Slack:                    inf
  Source:                 reset_btn_i
                            (input port)
  Destination:            reset_btn_uart_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.538ns  (logic 1.518ns (23.223%)  route 5.020ns (76.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  reset_btn_i (IN)
                         net (fo=0)                   0.000     0.000    reset_btn_i
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_btn_i_IBUF_inst/O
                         net (fo=3, routed)           5.020     6.538    reset_btn_i_IBUF
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.598     5.021    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.494ns  (logic 0.124ns (1.909%)  route 6.370ns (98.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.680     5.680    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.124     5.804 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.690     6.494    u_uart_tx_inst/reset_btn_uart_sync_1_reg
    SLICE_X82Y71         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.598     5.021    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y71         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn_i
                            (input port)
  Destination:            reset_btn_uart_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.405ns  (logic 0.286ns (11.885%)  route 2.119ns (88.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  reset_btn_i (IN)
                         net (fo=0)                   0.000     0.000    reset_btn_i
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_btn_i_IBUF_inst/O
                         net (fo=3, routed)           2.119     2.405    reset_btn_i_IBUF
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.031    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y71         FDRE                                         r  reset_btn_uart_sync_0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.703ns  (logic 0.045ns (1.665%)  route 2.658ns (98.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.473     2.473    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.518 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.184     2.703    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.703ns  (logic 0.045ns (1.665%)  route 2.658ns (98.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.473     2.473    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.518 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.184     2.703    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.703ns  (logic 0.045ns (1.665%)  route 2.658ns (98.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.473     2.473    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.518 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.184     2.703    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.703ns  (logic 0.045ns (1.665%)  route 2.658ns (98.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.473     2.473    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.518 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.184     2.703    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.703ns  (logic 0.045ns (1.665%)  route 2.658ns (98.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.473     2.473    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.518 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.184     2.703    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.703ns  (logic 0.045ns (1.665%)  route 2.658ns (98.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.473     2.473    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.518 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.184     2.703    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.703ns  (logic 0.045ns (1.665%)  route 2.658ns (98.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.473     2.473    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.518 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.184     2.703    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.792ns  (logic 0.045ns (1.612%)  route 2.747ns (98.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.555     2.555    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.600 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.191     2.792    u_uart_tx_inst/reset_btn_uart_sync_1_reg
    SLICE_X83Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.792ns  (logic 0.045ns (1.612%)  route 2.747ns (98.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.555     2.555    u_uart_tx_inst/locked
    SLICE_X84Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.600 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=29, routed)          0.191     2.792    u_uart_tx_inst/reset_btn_uart_sync_1_reg
    SLICE_X83Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.032    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y70         FDRE                                         r  u_uart_tx_inst/clk_count_reg[4]/C





