INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/33381/CPU-Design-and-Practice/lab/lab2_3/lab2_3.srcs/sources_1/imports/debug_task/show_sw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_sw
INFO: [VRFC 10-311] analyzing module show_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/33381/CPU-Design-and-Practice/lab/lab2_3/lab2_3.srcs/sim_1/imports/debug_task/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
