<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ae350_cpu_subsystem_proc_1_addr_gen</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ae350_cpu_subsystem_proc_1_addr_gen'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ae350_cpu_subsystem_proc_1_addr_gen')">ae350_cpu_subsystem_proc_1_addr_gen</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.68</td>
<td class="s5 cl rt"><a href="mod2500.html#Line" > 58.06</a></td>
<td class="s4 cl rt"><a href="mod2500.html#Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod2500.html#Toggle" >  2.60</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2500.html#Branch" > 31.91</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_proc_1_stp.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_proc_1_stp.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2500.html#inst_tag_182722"  onclick="showContent('inst_tag_182722')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_addr_gen</a></td>
<td class="s3 cl rt"> 34.68</td>
<td class="s5 cl rt"><a href="mod2500.html#Line" > 58.06</a></td>
<td class="s4 cl rt"><a href="mod2500.html#Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod2500.html#Toggle" >  2.60</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2500.html#Branch" > 31.91</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ae350_cpu_subsystem_proc_1_addr_gen'>
<hr>
<a name="inst_tag_182722"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_182722" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_addr_gen</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.68</td>
<td class="s5 cl rt"><a href="mod2500.html#Line" > 58.06</a></td>
<td class="s4 cl rt"><a href="mod2500.html#Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod2500.html#Toggle" >  2.60</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2500.html#Branch" > 31.91</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.68</td>
<td class="s5 cl rt"> 58.06</td>
<td class="s4 cl rt"> 46.15</td>
<td class="s0 cl rt">  2.60</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1442.html#inst_tag_77880" >vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ae350_cpu_subsystem_proc_1_addr_gen'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2500.html" >ae350_cpu_subsystem_proc_1_addr_gen</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>36</td><td>58.06</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>3435</td><td>11</td><td>6</td><td>54.55</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>3452</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>3463</td><td>15</td><td>2</td><td>13.33</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>3530</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>3545</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3555</td><td>19</td><td>19</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
3434                        always_comb begin
3435       1/1                  if (addr_rst)
3436       <font color = "red">0/1     ==>              addr_cntr_nxt = 15'd0;</font>
3437       1/1                  else if (addr_clk &amp; h1_addr_done) begin
3438       <font color = "red">0/1     ==>              addr_cntr_nxt = addr_cntr_r + 15'd1;</font>
3439                            end
3440       1/1                  else if (addr_capt)
3441       <font color = "red">0/1     ==>              addr_cntr_nxt = t_addr;</font>
3442       1/1                  else if (diag_inf_se)
3443       <font color = "red">0/1     ==>              addr_cntr_nxt = {addr_cntr_r[13:0], diag_inf_si};</font>
3444       1/1                  else if (serin_se)
3445       <font color = "red">0/1     ==>              addr_cntr_nxt = {addr_cntr_r[13:0], serin_data_so};</font>
3446                            else
3447       1/1                      addr_cntr_nxt = addr_cntr_r;
3448                        end
3449                        // :: Test Address
3450                    
3451                        always_comb begin
3452       1/1                  if (serin_upd)
3453       <font color = "red">0/1     ==>              t_addr_nxt = ser_addr;</font>
3454       1/1                  else if (bist_enb_pip)
3455       <font color = "red">0/1     ==>                   t_addr_nxt = t_addr_bp;</font>
3456                            else
3457       1/1                      t_addr_nxt = t_addr;
3458                        end
3459                    
3460                        // :: Wrapper Select Signal
3461                    
3462                        always_comb begin
3463       1/1                  if (bist_enb_pip | serin_upd) begin
3464       <font color = "red">0/1     ==>              if (single_address) begin</font>
3465       <font color = "red">0/1     ==>                wr_sel_nxt = {</font>
3466                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 5'd7) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3]} == 10'd0), 
3467                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 8'd7) &amp; ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3]} == 7'd0), 
3468                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 4'd3) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} == 11'd0), 
3469                    ({t_addr_nxt[1], t_addr_nxt[0]} &lt;= 2'd3) &amp; ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} == 13'd0), 
3470                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[0]} &lt;= 8'd1) &amp; ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1]} == 7'd0)};
3471                                end                
3472                                else
3473       <font color = "red">0/1     ==>              if (fast_bist_mode) begin</font>
3474       <font color = "red">0/1     ==>                wr_sel_nxt = {</font>
3475                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 5'd0) &amp; ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 10'd1023), 
3476                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 8'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127), 
3477                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11]} &lt;= 4'd0) &amp; ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 11'd2047), 
3478                    ({t_addr_nxt[14], t_addr_nxt[13]} &lt;= 2'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 13'd8191), 
3479                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 8'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127)};
3480                                end                
3481                                else
3482       <font color = "red">0/1     ==>               if (addr_type == 3'b010) begin</font>
3483       <font color = "red">0/1     ==>                  if (addr_mode == 3'b011) </font>
3484       <font color = "red">0/1     ==>                    wr_sel_nxt = {</font>
3485                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8]} &lt;= 5'd7) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} == 2'd0) &amp; ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[12], t_addr_nxt[11]} &lt;= 10'd1023), 
3486                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5]} &lt;= 8'd7) &amp; ({t_addr_nxt[9], t_addr_nxt[8]} == 2'd0) &amp; ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8]} &lt;= 7'd127), 
3487                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 4'd3) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} == 2'd0) &amp; ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[12], t_addr_nxt[11]} &lt;= 11'd2047), 
3488                    ({t_addr_nxt[10], t_addr_nxt[9]} &lt;= 2'd3) &amp; ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11]} == 4'd0) &amp; ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11]} &lt;= 13'd8191), 
3489                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[5]} &lt;= 8'd1) &amp; ({t_addr_nxt[7], t_addr_nxt[6]} == 2'd0) &amp; ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[7], t_addr_nxt[6]} &lt;= 7'd127)};
3490                                    else 
3491       <font color = "red">0/1     ==>                    wr_sel_nxt = {</font>
3492                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} &lt;= 5'd7) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5]} == 8'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 10'd1023), 
3493                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} &lt;= 8'd7) &amp; ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5]} == 5'd0) &amp; ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127), 
3494                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[3], t_addr_nxt[2]} &lt;= 4'd3) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4]} == 9'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 11'd2047), 
3495                    ({t_addr_nxt[5], t_addr_nxt[4]} &lt;= 2'd3) &amp; ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6]} == 9'd0) &amp; ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 13'd8191), 
3496                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[2]} &lt;= 8'd1) &amp; ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3]} == 5'd0) &amp; ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127)};
3497                                   end
3498                                 else
3499       <font color = "red">0/1     ==>                if ((addr_mode == 3'b111) | (addr_mode == 3'b011) | (addr_mode == 3'b001)) begin</font>
3500       <font color = "red">0/1     ==>                  wr_sel_nxt = {</font>
3501                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 5'd7) &amp; ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8]} &lt;= 10'd1023), 
3502                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 8'd7) &amp; ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} &lt;= 7'd127), 
3503                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11]} &lt;= 4'd3) &amp; ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 11'd2047), 
3504                    ({t_addr_nxt[14], t_addr_nxt[13]} &lt;= 2'd3) &amp; ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 13'd8191), 
3505                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 8'd1) &amp; ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} &lt;= 7'd127)};
3506                                    end
3507                                  else 
3508       <font color = "red">0/1     ==>                if ((addr_mode == 3'b000) | (addr_mode == 3'b100) | (addr_mode == 3'b110)) begin</font>
3509       <font color = "red">0/1     ==>                  wr_sel_nxt = {</font>
3510                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 5'd7) &amp; ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 10'd1023), 
3511                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 8'd7) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127), 
3512                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11]} &lt;= 4'd3) &amp; ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 11'd2047), 
3513                    ({t_addr_nxt[14], t_addr_nxt[13]} &lt;= 2'd3) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 13'd8191), 
3514                    ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 8'd1) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127)};
3515                                    end
3516                                  else begin
3517       <font color = "red">0/1     ==>                  wr_sel_nxt = 5'd0;</font>
3518                                    end
3519                                end
3520                            else begin
3521       1/1                      wr_sel_nxt = 5'd0;
3522                            end
3523                        end
3524                    
3525                    // H1 ADDRESSING SUPPORT ===============================================
3526                    
3527                        // :: H1 Cycle Counter
3528                    
3529                        always_comb begin
3530       1/1                  if (h1_addr_rst)
3531       <font color = "red">0/1     ==>              h1_cntr_nxt = 2'd0;</font>
3532       1/1                  else if (h1_addr_detect &amp; addr_clk) begin
3533       <font color = "red">0/1     ==>              if (h1_cntr_r[1])</font>
3534       <font color = "red">0/1     ==>                  h1_cntr_nxt = 2'd1;</font>
3535                                else
3536       <font color = "red">0/1     ==>                  h1_cntr_nxt = h1_cntr_r + 2'd1;</font>
3537                            end
3538                            else
3539       1/1                      h1_cntr_nxt = h1_cntr_r;
3540                        end
3541                    
3542                        // :: H1 Bit Register
3543                    
3544                        always_comb begin
3545       1/1                  if (h1_addr_rst)
3546       <font color = "red">0/1     ==>              h1_bit_nxt = {14'd0, 1'b1};</font>
3547       1/1                  else if (h1_addr_detect &amp; addr_clk &amp; h1_cntr_r[1])
3548       <font color = "red">0/1     ==>                   h1_bit_nxt = {h1_bit_r[13:0], h1_bit_r[14]};</font>
3549                            else
3550       1/1                      h1_bit_nxt = h1_bit_r;
3551                        end
3552                    
3553                    
3554                        always_ff @(posedge tclk_sms or negedge rst_sms) begin
3555       1/1                  if (!rst_sms) begin
3556       1/1                      addr_cntr_r         &lt;=  15'd0;
3557       1/1                      t_addr              &lt;=  15'd0;             
3558       1/1                      t_addr_bp           &lt;=  15'd0;
3559       1/1                      bist_enb_pip        &lt;=  1'b0;
3560       1/1                      wr_sel              &lt;=  5'd0;
3561       1/1                      addr_type           &lt;=  3'b000;
3562       1/1                      addr_mode           &lt;=  3'b000;
3563       1/1                      h1_bit_r            &lt;=  {14'd0, 1'b1};
3564       1/1                      h1_cntr_r           &lt;=  2'd0;
3565                            end
3566                            else begin
3567       1/1                      addr_cntr_r         &lt;=  addr_cntr_nxt;
3568       1/1                      t_addr              &lt;=  t_addr_nxt;
3569       1/1                      t_addr_bp           &lt;=  sel_addr;
3570       1/1                      bist_enb_pip        &lt;=  bist_enb;
3571       1/1                      wr_sel              &lt;=  wr_sel_nxt;
3572       1/1                      addr_type           &lt;=  addr_type_nxt;
3573       1/1                      addr_mode           &lt;=  addr_mode_nxt;
3574       1/1                      h1_bit_r            &lt;=  h1_bit_nxt;
3575       1/1                      h1_cntr_r           &lt;=  h1_cntr_nxt;                 
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2500.html" >ae350_cpu_subsystem_proc_1_addr_gen</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3416
 EXPRESSION (h1_addr_detect ? ((h1_cntr_r[1] &amp; (h1_full_addr ? h1_bit_r[14] : ((addr_mode == 3'b011) ? h1_bit_r[10] : h1_bit_r[5])))) : 1'b1)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3419
 EXPRESSION (((read_previous &amp; (~|h1_cntr_r))) ? ((~h1_addr)) : h1_addr)
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3422
 EXPRESSION 
 Number  Term
      1  single_address ? (addr_cntr_r == 15'd7) : (fast_bist_mode ? ((&amp;addr_cntr_r[4:0])) : (h1_addr_detect ? (((h1_full_addr ? (&amp;addr_cntr_r) : ((addr_mode == 3'b011) ? (&amp;addr_cntr_r[10:0]) : (&amp;addr_cntr_r[5:0]))) &amp; h1_addr_done)) : ((&amp;addr_cntr_r)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3422
 SUB-EXPRESSION 
 Number  Term
      1  fast_bist_mode ? ((&amp;addr_cntr_r[4:0])) : (h1_addr_detect ? (((h1_full_addr ? (&amp;addr_cntr_r) : ((addr_mode == 3'b011) ? (&amp;addr_cntr_r[10:0]) : (&amp;addr_cntr_r[5:0]))) &amp; h1_addr_done)) : ((&amp;addr_cntr_r))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3422
 SUB-EXPRESSION 
 Number  Term
      1  h1_addr_detect ? (((h1_full_addr ? (&amp;addr_cntr_r) : ((addr_mode == 3'b011) ? (&amp;addr_cntr_r[10:0]) : (&amp;addr_cntr_r[5:0]))) &amp; h1_addr_done)) : ((&amp;addr_cntr_r)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3423
 EXPRESSION (((str_descr.addr_dir | fast_bist_mode)) ? addr_cntr_r[14:0] : ((~addr_cntr_r[14:0])))
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3425
 EXPRESSION (inv_addr[0] ? ({1'b1, (~inv_addr[14:1])}) : ({1'b0, inv_addr[14:1]}))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3426
 EXPRESSION 
 Number  Term
      1  h1_addr_detect ? h1_addr_mux : (((((addr_type == 3'b1) &amp; bist_enb) &amp; (!fast_bist_mode))) ? ping_pong_addr : ((((str_descr.incr_step &amp; bist_enb) &amp; (!fast_bist_mode))) ? ({inv_addr[13:0], inv_addr[14]}) : inv_addr)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3426
 SUB-EXPRESSION 
 Number  Term
      1  ((((addr_type == 3'b1) &amp; bist_enb) &amp; (!fast_bist_mode))) ? ping_pong_addr : ((((str_descr.incr_step &amp; bist_enb) &amp; (!fast_bist_mode))) ? ({inv_addr[13:0], inv_addr[14]}) : inv_addr))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3426
 SUB-EXPRESSION ((((str_descr.incr_step &amp; bist_enb) &amp; (!fast_bist_mode))) ? ({inv_addr[13:0], inv_addr[14]}) : inv_addr)
                 ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3427
 EXPRESSION (((fast_bist_mode | serin_mode)) ? 3'b0 : str_descr.addr_type)
             ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3428
 EXPRESSION 
 Number  Term
      1  (addr_type == 3'b010) ? ((str_descr.addr_mode == 3'b011) ? 3'b011 : 3'b100) : ((((((str_descr.addr_mode != 3'b010) &amp;&amp; (str_descr.addr_mode != 3'b101)) ? str_descr.addr_mode : 3'b0) &amp; {3 {(!fast_bist_mode)}}) &amp; {3 {(!serin_mode)}})))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3428
 SUB-EXPRESSION ((str_descr.addr_mode == 3'b011) ? 3'b011 : 3'b100)
                 ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2500.html" >ae350_cpu_subsystem_proc_1_addr_gen</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">2</td>
<td class="rt">6.45  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">154</td>
<td class="rt">4</td>
<td class="rt">2.60  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2.60  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2.60  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">31</td>
<td class="rt">2</td>
<td class="rt">6.45  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">154</td>
<td class="rt">4</td>
<td class="rt">2.60  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2.60  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2.60  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.num_of_acts[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_dir</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_mode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.incr_step</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.pattern_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.port_type</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.goto_flag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bist_enb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fast_bist_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_previous</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_capt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_upd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_data_so</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>diag_inf_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>diag_inf_si</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_type_wr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_mode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_mode_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_addr_bp[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_addr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_sel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_so</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2500.html" >ae350_cpu_subsystem_proc_1_addr_gen</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">47</td>
<td class="rt">15</td>
<td class="rt">31.91 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">3416</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">3419</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">3422</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">3423</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">3425</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">3426</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">3427</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">3428</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">3435</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">3452</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">3463</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3530</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">3545</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3555</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3416           assign h1_addr_done    = (h1_addr_detect ? (h1_cntr_r[1] &amp; (h1_full_addr ? h1_bit_r[14] : ((addr_mode == 3'b011)? h1_bit_r[10] : h1_bit_r[5]))) : 1'b1);

ID         LINE       
-1-        3416       h1_addr_detect
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3419           assign h1_addr_mux     = (read_previous & ~|h1_cntr_r) ? ~h1_addr : h1_addr;
                                                                      <font color = "red">-1-</font>  
                                                                      <font color = "red">==></font>  
                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3422           assign addr_done       = single_address ? (addr_cntr_r == 15'd7) : ((fast_bist_mode ? &amp;addr_cntr_r[4:0] : (h1_addr_detect ? ((h1_full_addr ? &amp;addr_cntr_r : ((addr_mode == 3'b011)? &amp;addr_cntr_r[10:0] : &amp;addr_cntr_r[5:0])) &amp; h1_addr_done) : &amp;addr_cntr_r)));

ID         LINE       
-1-        3422       single_address
-2-        3422       fast_bist_mode
-3-        3422       h1_addr_detect
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3423           assign inv_addr        = (str_descr.addr_dir | fast_bist_mode) ? addr_cntr_r[14:0] : ~addr_cntr_r[14:0];
                                                                              <font color = "red">-1-</font>  
                                                                              <font color = "green">==></font>  
                                                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3425           assign ping_pong_addr  = inv_addr[0] ? {1'b1, ~inv_addr[14:1]} : {1'b0, inv_addr[14:1]};
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3426           assign sel_addr        = h1_addr_detect ? h1_addr_mux : (((addr_type == 3'b001) & bist_enb & !fast_bist_mode) ? ping_pong_addr : (str_descr.incr_step & bist_enb & !fast_bist_mode) ? {inv_addr[13:0], inv_addr[14]} : inv_addr);
                                                       <font color = "red">-1-</font>                                                                   <font color = "red">-2-</font>                                                                   <font color = "red">-3-</font>      
                                                       <font color = "red">==></font>                                                                   <font color = "red">==></font>                                                                   <font color = "red">==></font>      
                                                                                                                                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3427           assign addr_type_nxt   = (fast_bist_mode | serin_mode) ? 3'b000 : str_descr.addr_type;
                                                                      <font color = "red">-1-</font>  
                                                                      <font color = "red">==></font>  
                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3428           assign addr_mode_nxt   = (addr_type == 3'b010) ? ((str_descr.addr_mode == 3'b011) ? 3'b011 : 3'b100) : ((((str_descr.addr_mode != 3'b010) &amp;&amp; (str_descr.addr_mode != 3'b101)) ? str_descr.addr_mode : 3'b000) &amp; {3{!fast_bist_mode}} &amp; {3{!(serin_mode)}});

ID         LINE       
-1-        3428       (addr_type == 3'b010)
-2-        3428       (str_descr.addr_mode == 3'b011)
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3435               if (addr_rst)
                   <font color = "red">-1-</font>  
3436                   addr_cntr_nxt = 15'd0;
           <font color = "red">            ==></font>
3437               else if (addr_clk & h1_addr_done) begin
                        <font color = "red">-2-</font>  
3438                   addr_cntr_nxt = addr_cntr_r + 15'd1;
           <font color = "red">            ==></font>
3439               end
3440               else if (addr_capt)
                        <font color = "red">-3-</font>  
3441                   addr_cntr_nxt = t_addr;
           <font color = "red">            ==></font>
3442               else if (diag_inf_se)
                        <font color = "red">-4-</font>  
3443                   addr_cntr_nxt = {addr_cntr_r[13:0], diag_inf_si};
           <font color = "red">            ==></font>
3444               else if (serin_se)
                        <font color = "red">-5-</font>  
3445                   addr_cntr_nxt = {addr_cntr_r[13:0], serin_data_so};
           <font color = "red">            ==></font>
3446               else
3447                   addr_cntr_nxt = addr_cntr_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3452               if (serin_upd)
                   <font color = "red">-1-</font>  
3453                   t_addr_nxt = ser_addr;
           <font color = "red">            ==></font>
3454               else if (bist_enb_pip)
                        <font color = "red">-2-</font>  
3455                        t_addr_nxt = t_addr_bp;
           <font color = "red">                 ==></font>
3456               else
3457                   t_addr_nxt = t_addr;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3463               if (bist_enb_pip | serin_upd) begin
                   <font color = "red">-1-</font>  
3464                   if (single_address) begin
                       <font color = "red">-2-</font>  
3465                     wr_sel_nxt = {
           <font color = "red">              ==></font>
3466       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 5'd7) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3]} == 10'd0), 
3467       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 8'd7) & ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3]} == 7'd0), 
3468       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[1], t_addr_nxt[0]} <= 4'd3) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} == 11'd0), 
3469       ({t_addr_nxt[1], t_addr_nxt[0]} <= 2'd3) & ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} == 13'd0), 
3470       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[0]} <= 8'd1) & ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1]} == 7'd0)};
3471                   end                
3472                   else
3473                   if (fast_bist_mode) begin
                       <font color = "red">-3-</font>  
3474                     wr_sel_nxt = {
           <font color = "red">              ==></font>
3475       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 5'd0) & ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 10'd1023), 
3476       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 8'd0) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127), 
3477       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11]} <= 4'd0) & ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 11'd2047), 
3478       ({t_addr_nxt[14], t_addr_nxt[13]} <= 2'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 13'd8191), 
3479       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 8'd0) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127)};
3480                   end                
3481                   else
3482                    if (addr_type == 3'b010) begin
                        <font color = "red">-4-</font>  
3483                       if (addr_mode == 3'b011) 
                           <font color = "red">-5-</font>  
3484                         wr_sel_nxt = {
           <font color = "red">                  ==></font>
3485       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8]} <= 5'd7) & ({t_addr_nxt[12], t_addr_nxt[11]} == 2'd0) & ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[12], t_addr_nxt[11]} <= 10'd1023), 
3486       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5]} <= 8'd7) & ({t_addr_nxt[9], t_addr_nxt[8]} == 2'd0) & ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8]} <= 7'd127), 
3487       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[10], t_addr_nxt[9]} <= 4'd3) & ({t_addr_nxt[12], t_addr_nxt[11]} == 2'd0) & ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[12], t_addr_nxt[11]} <= 11'd2047), 
3488       ({t_addr_nxt[10], t_addr_nxt[9]} <= 2'd3) & ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11]} == 4'd0) & ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11]} <= 13'd8191), 
3489       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[5]} <= 8'd1) & ({t_addr_nxt[7], t_addr_nxt[6]} == 2'd0) & ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[7], t_addr_nxt[6]} <= 7'd127)};
3490                       else 
3491                         wr_sel_nxt = {
           <font color = "red">                  ==></font>
3492       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} <= 5'd7) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5]} == 8'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[1], t_addr_nxt[0]} <= 10'd1023), 
3493       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} <= 8'd7) & ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5]} == 5'd0) & ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127), 
3494       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[3], t_addr_nxt[2]} <= 4'd3) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4]} == 9'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[1], t_addr_nxt[0]} <= 11'd2047), 
3495       ({t_addr_nxt[5], t_addr_nxt[4]} <= 2'd3) & ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6]} == 9'd0) & ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 13'd8191), 
3496       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[2]} <= 8'd1) & ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3]} == 5'd0) & ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127)};
3497                      end
3498                    else
3499                     if ((addr_mode == 3'b111) | (addr_mode == 3'b011) | (addr_mode == 3'b001)) begin
                         <font color = "red">-6-</font>  
3500                       wr_sel_nxt = {
           <font color = "red">                ==></font>
3501       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 5'd7) & ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8]} <= 10'd1023), 
3502       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 8'd7) & ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} <= 7'd127), 
3503       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11]} <= 4'd3) & ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[10], t_addr_nxt[9]} <= 11'd2047), 
3504       ({t_addr_nxt[14], t_addr_nxt[13]} <= 2'd3) & ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} <= 13'd8191), 
3505       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 8'd1) & ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} <= 7'd127)};
3506                       end
3507                     else 
3508                     if ((addr_mode == 3'b000) | (addr_mode == 3'b100) | (addr_mode == 3'b110)) begin
                         <font color = "red">-7-</font>  
3509                       wr_sel_nxt = {
           <font color = "red">                ==></font>
3510       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 5'd7) & ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 10'd1023), 
3511       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 8'd7) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127), 
3512       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11]} <= 4'd3) & ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 11'd2047), 
3513       ({t_addr_nxt[14], t_addr_nxt[13]} <= 2'd3) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 13'd8191), 
3514       ({t_addr_nxt[14], t_addr_nxt[13], t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 8'd1) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127)};
3515                       end
3516                     else begin
3517                       wr_sel_nxt = 5'd0;
           <font color = "red">                ==></font>
3518                       end
3519                   end
3520               else begin
3521                   wr_sel_nxt = 5'd0;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3530               if (h1_addr_rst)
                   <font color = "red">-1-</font>  
3531                   h1_cntr_nxt = 2'd0;
           <font color = "red">            ==></font>
3532               else if (h1_addr_detect & addr_clk) begin
                        <font color = "red">-2-</font>  
3533                   if (h1_cntr_r[1])
                       <font color = "red">-3-</font>  
3534                       h1_cntr_nxt = 2'd1;
           <font color = "red">                ==></font>
3535                   else
3536                       h1_cntr_nxt = h1_cntr_r + 2'd1;
           <font color = "red">                ==></font>
3537               end
3538               else
3539                   h1_cntr_nxt = h1_cntr_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3545               if (h1_addr_rst)
                   <font color = "red">-1-</font>  
3546                   h1_bit_nxt = {14'd0, 1'b1};
           <font color = "red">            ==></font>
3547               else if (h1_addr_detect & addr_clk & h1_cntr_r[1])
                        <font color = "red">-2-</font>  
3548                        h1_bit_nxt = {h1_bit_r[13:0], h1_bit_r[14]};
           <font color = "red">                 ==></font>
3549               else
3550                   h1_bit_nxt = h1_bit_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3555               if (!rst_sms) begin
                   <font color = "green">-1-</font>  
3556                   addr_cntr_r         <=  15'd0;
           <font color = "green">            ==></font>
3557                   t_addr              <=  15'd0;             
3558                   t_addr_bp           <=  15'd0;
3559                   bist_enb_pip        <=  1'b0;
3560                   wr_sel              <=  5'd0;
3561                   addr_type           <=  3'b000;
3562                   addr_mode           <=  3'b000;
3563                   h1_bit_r            <=  {14'd0, 1'b1};
3564                   h1_cntr_r           <=  2'd0;
3565               end
3566               else begin
3567                   addr_cntr_r         <=  addr_cntr_nxt;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_182722">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ae350_cpu_subsystem_proc_1_addr_gen">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
