#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun  2 12:51:14 2024
# Process ID: 18576
# Current directory: C:/Users/Marvin/Desktop/Labor_3Vorbereitung
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24456 C:\Users\Marvin\Desktop\Labor_3Vorbereitung\Labor_3Vorbereitung.xpr
# Log file: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/vivado.log
# Journal file: C:/Users/Marvin/Desktop/Labor_3Vorbereitung\vivado.jou
# Running On: Marvin-PC, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 16, Host memory: 17126 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.328 ; gain = 234.312
update_compile_order -fileset sources_1
set_property top bench_microprogV2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bench_microprogV2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bench_microprogV2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bench_microprogV2_vhdl.prj"
ECHO ist ausgeschaltet (OFF).
ECHO ist ausgeschaltet (OFF).
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bench_microprogV2_behav xil_defaultlib.bench_microprogV2 -log elaborate.log"
ECHO ist ausgeschaltet (OFF).
ECHO ist ausgeschaltet (OFF).
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bench_microprogV2_behav xil_defaultlib.bench_microprogV2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bench_microprogV2_behav -key {Behavioral:sim_1:Functional:bench_microprogV2} -tclbatch {bench_microprogV2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bench_microprogV2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: OK Microcode: Mnemonic out
Time: 10 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic out
Time: 10 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic lda
Time: 20 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic lda
Time: 20 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic add
Time: 30 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic add
Time: 30 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic inc
Time: 40 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic inc
Time: 40 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic sub
Time: 50 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic sub
Time: 50 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic dec
Time: 60 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic dec
Time: 60 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic mul
Time: 70 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic mul
Time: 70 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic div
Time: 80 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic div
Time: 80 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic addr
Time: 90 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic addr
Time: 90 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic subr
Time: 100 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic subr
Time: 100 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic mulr
Time: 110 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic mulr
Time: 110 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic divr
Time: 120 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic divr
Time: 120 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic star
Time: 130 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic star
Time: 130 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic stbr
Time: 140 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic stbr
Time: 140 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic ldra
Time: 150 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic ldra
Time: 150 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic in
Time: 160 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Failure: FEHLER WE Steuersignal: Mnemonic in
Time: 160 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
$finish called at time : 160 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bench_microprogV2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1545.262 ; gain = 0.000
import_files -norecurse C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/testbench/bench_CtrlUnitV2.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/testbench/bench_CtrlUnitV2.vhd
update_compile_order -fileset sim_1
set_property top bench_ctrlunitv2 [current_fileset]
set_property top bench_ctrlunitv2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/testbench/bench_CtrlUnitV2.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/testbench/bench_CtrlUnitV2.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/CtrlUnitV2.vhd
update_compile_order -fileset sources_1
set_property top MicroProgV2 [current_fileset]
update_compile_order -fileset sources_1
set_property top CtrlUnitV2 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bench_ctrlunitv2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Der Prozess kann nicht auf die Datei zugreifen, da sie von einem anderen Prozess verwendet wird: "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'bench_ctrlunitv2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'bench_ctrlunitv2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bench_ctrlunitv2_vhdl.prj"
ECHO ist ausgeschaltet (OFF).
ECHO ist ausgeschaltet (OFF).
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/modules/CtrlUnitV2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CtrlUnitV2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_CtrlUnitV2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bench_ctrlunitv2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'bench_ctrlunitv2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bench_ctrlunitv2_behav xil_defaultlib.bench_ctrlunitv2 -log elaborate.log"
ECHO ist ausgeschaltet (OFF).
ECHO ist ausgeschaltet (OFF).
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bench_ctrlunitv2_behav xil_defaultlib.bench_ctrlunitv2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package std.env
Compiling architecture ctrlunitbehavior of entity xil_defaultlib.CtrlUnitV2 [ctrlunitv2_default]
Compiling architecture behav of entity xil_defaultlib.bench_ctrlunitv2
Built simulation snapshot bench_ctrlunitv2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: OK Microcode: Mnemonic out
Time: 10 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic out
Time: 10 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic lda
Time: 20 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic lda
Time: 20 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic add
Time: 30 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic add
Time: 30 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic inc
Time: 40 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic inc
Time: 40 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic sub
Time: 50 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic sub
Time: 50 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic dec
Time: 60 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic dec
Time: 60 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic mul
Time: 70 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic mul
Time: 70 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic div
Time: 80 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic div
Time: 80 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic addr
Time: 90 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic addr
Time: 90 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic subr
Time: 100 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic subr
Time: 100 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic mulr
Time: 110 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic mulr
Time: 110 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic divr
Time: 120 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic divr
Time: 120 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic star
Time: 130 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic star
Time: 130 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic stbr
Time: 140 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic stbr
Time: 140 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic ldra
Time: 150 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic ldra
Time: 150 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic in
Time: 160 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Failure: FEHLER WE Steuersignal: Mnemonic in
Time: 160 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
$finish called at time : 160 ns
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.684 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bench_ctrlunitv2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Der Prozess kann nicht auf die Datei zugreifen, da sie von einem anderen Prozess verwendet wird: "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bench_ctrlunitv2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Der Prozess kann nicht auf die Datei zugreifen, da sie von einem anderen Prozess verwendet wird: "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'bench_ctrlunitv2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bench_ctrlunitv2_vhdl.prj"
ECHO ist ausgeschaltet (OFF).
ECHO ist ausgeschaltet (OFF).
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'bench_ctrlunitv2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bench_ctrlunitv2_behav xil_defaultlib.bench_ctrlunitv2 -log elaborate.log"
ECHO ist ausgeschaltet (OFF).
ECHO ist ausgeschaltet (OFF).
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bench_ctrlunitv2_behav xil_defaultlib.bench_ctrlunitv2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: OK Microcode: Mnemonic out
Time: 10 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic out
Time: 10 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic lda
Time: 20 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic lda
Time: 20 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic add
Time: 30 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic add
Time: 30 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic inc
Time: 40 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic inc
Time: 40 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic sub
Time: 50 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic sub
Time: 50 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic dec
Time: 60 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic dec
Time: 60 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic mul
Time: 70 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic mul
Time: 70 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic div
Time: 80 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic div
Time: 80 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic addr
Time: 90 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic addr
Time: 90 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic subr
Time: 100 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic subr
Time: 100 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic mulr
Time: 110 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic mulr
Time: 110 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic divr
Time: 120 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic divr
Time: 120 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic star
Time: 130 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic star
Time: 130 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic stbr
Time: 140 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic stbr
Time: 140 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic ldra
Time: 150 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Steuersignale: Mnemonic ldra
Time: 150 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Note: OK Microcode: Mnemonic in
Time: 160 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
Failure: FEHLER WE Steuersignal: Mnemonic in
Time: 160 ns  Iteration: 0  Process: /bench_microprogV2/stimuli_process  File: C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sim_1/imports/testbench/bench_microprogV2.vhd
$finish called at time : 160 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 12:59:52 2024...
