<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>czreg.h source code [netbsd/sys/dev/pci/czreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="zfirm_block,zfirm_config,zfirm_header "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/czreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='czreg.h.html'>czreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: czreg.h,v 1.3 2015/07/11 10:32:46 kamil Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000 Zembu Labs, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Author: Jason R. Thorpe &lt;thorpej@zembu.com&gt;</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="19">19</th><td><i> *	This product includes software developed by Zembu Labs, Inc.</i></td></tr>
<tr><th id="20">20</th><td><i> * 4. Neither the name of Zembu Labs nor the names of its employees may</i></td></tr>
<tr><th id="21">21</th><td><i> *    be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="22">22</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE IS PROVIDED BY ZEMBU LABS, INC. ``AS IS'' AND ANY EXPRESS</i></td></tr>
<tr><th id="25">25</th><td><i> * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WAR-</i></td></tr>
<tr><th id="26">26</th><td><i> * RANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DIS-</i></td></tr>
<tr><th id="27">27</th><td><i> * CLAIMED.  IN NO EVENT SHALL ZEMBU LABS BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="28">28</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="29">29</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="30">30</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="31">31</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="32">32</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="33">33</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * Register and firmware communication definitions for the Cyclades</i></td></tr>
<tr><th id="38">38</th><td><i> * Z series of multi-port serial adapters.</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * The Cyclades-Z series is an intelligent multi-port serial controller</i></td></tr>
<tr><th id="43">43</th><td><i> * comprised of:</i></td></tr>
<tr><th id="44">44</th><td><i> *</i></td></tr>
<tr><th id="45">45</th><td><i> *	- PLX PCI9060ES PCI bus interface</i></td></tr>
<tr><th id="46">46</th><td><i> *	- Xilinx XC5204 FPGA</i></td></tr>
<tr><th id="47">47</th><td><i> *	- IDT R3052 MIPS CPU</i></td></tr>
<tr><th id="48">48</th><td><i> *</i></td></tr>
<tr><th id="49">49</th><td><i> * Communication is performed by modifying structures in board local</i></td></tr>
<tr><th id="50">50</th><td><i> * RAM or in host RAM.  We define offsets into these structures so</i></td></tr>
<tr><th id="51">51</th><td><i> * that either access method may be used.</i></td></tr>
<tr><th id="52">52</th><td><i> *</i></td></tr>
<tr><th id="53">53</th><td><i> * The Cyclades-Z comes in three basic flavors:</i></td></tr>
<tr><th id="54">54</th><td><i> *</i></td></tr>
<tr><th id="55">55</th><td><i> *	- Cyclades-8Zo rev 1 -- This is an older 8-port board with no</i></td></tr>
<tr><th id="56">56</th><td><i> *	  FPGA.</i></td></tr>
<tr><th id="57">57</th><td><i> *</i></td></tr>
<tr><th id="58">58</th><td><i> *	- Cyclades-8Zo rev 2 -- This is the newer 8-port board, which</i></td></tr>
<tr><th id="59">59</th><td><i> *	  uses an octopus cable.</i></td></tr>
<tr><th id="60">60</th><td><i> *</i></td></tr>
<tr><th id="61">61</th><td><i> *	- Cyclades-Ze -- This is the top-of-the-line of the Cyclades</i></td></tr>
<tr><th id="62">62</th><td><i> *	  multiport serial controllers.  It uses a SCSI-2 cable to</i></td></tr>
<tr><th id="63">63</th><td><i> *	  connect the card to a rack-mountable serial expansion box</i></td></tr>
<tr><th id="64">64</th><td><i> *	  (1U high).  Each box has 16 RJ45 serial ports, and up to</i></td></tr>
<tr><th id="65">65</th><td><i> *	  4 boxes can be chained together, for a total of 64 ports.</i></td></tr>
<tr><th id="66">66</th><td><i> *	  Up to 2 boxes can be used without an extra power supply.</i></td></tr>
<tr><th id="67">67</th><td><i> *	  Boxes 3 and 4 require their own external power supply,</i></td></tr>
<tr><th id="68">68</th><td><i> *	  otherwise the firmware will refuse to start (as it cannot</i></td></tr>
<tr><th id="69">69</th><td><i> *	  communicate with the UARTs in the boxes).</i></td></tr>
<tr><th id="70">70</th><td><i> *</i></td></tr>
<tr><th id="71">71</th><td><i> * The 8Zo flavors have not been tested, tho the programming interface</i></td></tr>
<tr><th id="72">72</th><td><i> * is identical (except for the firmware load phase of the 8Zo rev 1;</i></td></tr>
<tr><th id="73">73</th><td><i> * no FPGA load is done in that case), so they should work.</i></td></tr>
<tr><th id="74">74</th><td><i> */</i></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/*</i></td></tr>
<tr><th id="77">77</th><td><i> * PLX Local Address Base values for the board RAM and FPGA registers.</i></td></tr>
<tr><th id="78">78</th><td><i> *</i></td></tr>
<tr><th id="79">79</th><td><i> * These values are specific to the Cyclades-Z.</i></td></tr>
<tr><th id="80">80</th><td><i> */</i></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/LOCAL_ADDR0_RAM" data-ref="_M/LOCAL_ADDR0_RAM">LOCAL_ADDR0_RAM</dfn>		(0x00000000 | LASBA_ENABLE)</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/LOCAL_ADDR0_FPGA" data-ref="_M/LOCAL_ADDR0_FPGA">LOCAL_ADDR0_FPGA</dfn>	(0x14000000 | LASBA_ENABLE)</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/*</i></td></tr>
<tr><th id="85">85</th><td><i> * PLX Mailbox0 values.</i></td></tr>
<tr><th id="86">86</th><td><i> *</i></td></tr>
<tr><th id="87">87</th><td><i> * These values are specific to the Cyclades-Z.</i></td></tr>
<tr><th id="88">88</th><td><i> */</i></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/MAILBOX0_8Zo_V1" data-ref="_M/MAILBOX0_8Zo_V1">MAILBOX0_8Zo_V1</dfn>		0	/* Cyclades-8Zo ver. 1 */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/MAILBOX0_8Zo_V2" data-ref="_M/MAILBOX0_8Zo_V2">MAILBOX0_8Zo_V2</dfn>		1	/* Cyclades-8Zo ver. 2 */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/MAILBOX0_Ze_V1" data-ref="_M/MAILBOX0_Ze_V1">MAILBOX0_Ze_V1</dfn>		2	/* Cyclades-Ze ver. 1 */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/*</i></td></tr>
<tr><th id="94">94</th><td><i> * Bits in the PLX INIT_CTRL register.</i></td></tr>
<tr><th id="95">95</th><td><i> *</i></td></tr>
<tr><th id="96">96</th><td><i> * These values are specific to the Cyclades-Z.</i></td></tr>
<tr><th id="97">97</th><td><i> */</i></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/CONTROL_FPGA_LOADED" data-ref="_M/CONTROL_FPGA_LOADED">CONTROL_FPGA_LOADED</dfn>	CONTROL_GPI</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/*</i></td></tr>
<tr><th id="101">101</th><td><i> * FPGA registers on the 8Zo boards.</i></td></tr>
<tr><th id="102">102</th><td><i> */</i></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ID" data-ref="_M/FPGA_ID">FPGA_ID</dfn>			0x00	/* FPGA ID */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/FPGA_VERSION" data-ref="_M/FPGA_VERSION">FPGA_VERSION</dfn>		0x04	/* FPGA version */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/FPGA_CPU_START" data-ref="_M/FPGA_CPU_START">FPGA_CPU_START</dfn>		0x08	/* CPU start */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/FPGA_CPU_STOP" data-ref="_M/FPGA_CPU_STOP">FPGA_CPU_STOP</dfn>		0x0c	/* CPU stop */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/FPGA_MISC" data-ref="_M/FPGA_MISC">FPGA_MISC</dfn>		0x10	/* Misc. register */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/FPGA_IDT_MODE" data-ref="_M/FPGA_IDT_MODE">FPGA_IDT_MODE</dfn>		0x14	/* IDT MIPS R3000 mode */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/FPGA_UART_IRQ_STAT" data-ref="_M/FPGA_UART_IRQ_STAT">FPGA_UART_IRQ_STAT</dfn>	0x18	/* UART interrupt status */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/FPGA_CLEAR_TIMER0_IRQ" data-ref="_M/FPGA_CLEAR_TIMER0_IRQ">FPGA_CLEAR_TIMER0_IRQ</dfn>	0x1c	/* clear timer 0 interrupt */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/FPGA_CLEAR_TIMER1_IRQ" data-ref="_M/FPGA_CLEAR_TIMER1_IRQ">FPGA_CLEAR_TIMER1_IRQ</dfn>	0x20	/* clear timer 1 interrupt */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/FPGA_CLEAR_TIMER2_IRQ" data-ref="_M/FPGA_CLEAR_TIMER2_IRQ">FPGA_CLEAR_TIMER2_IRQ</dfn>	0x24	/* clear timer 3 interrupt */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/FPGA_TEST" data-ref="_M/FPGA_TEST">FPGA_TEST</dfn>		0x28	/* test register */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/FPGA_TEST_COUNT" data-ref="_M/FPGA_TEST_COUNT">FPGA_TEST_COUNT</dfn>		0x2c	/* test count register */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/FPGA_TIMER_SELECT" data-ref="_M/FPGA_TIMER_SELECT">FPGA_TIMER_SELECT</dfn>	0x30	/* timer select */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/FPGA_PR_UART_IRQ_STAT" data-ref="_M/FPGA_PR_UART_IRQ_STAT">FPGA_PR_UART_IRQ_STAT</dfn>	0x34	/* prioritized UART interrupt status */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/FPGA_RAM_WAIT_STATE" data-ref="_M/FPGA_RAM_WAIT_STATE">FPGA_RAM_WAIT_STATE</dfn>	0x38	/* RAM wait state */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/FPGA_UART_WAIT_STATE" data-ref="_M/FPGA_UART_WAIT_STATE">FPGA_UART_WAIT_STATE</dfn>	0x3c	/* UART wait state */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/FPGA_TIMER_WAIT_STATE" data-ref="_M/FPGA_TIMER_WAIT_STATE">FPGA_TIMER_WAIT_STATE</dfn>	0x40	/* timer wait state */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ACK_WAIT_STATE" data-ref="_M/FPGA_ACK_WAIT_STATE">FPGA_ACK_WAIT_STATE</dfn>	0x44	/* ACK wait state */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/*</i></td></tr>
<tr><th id="123">123</th><td><i> * FPGA registers on the Ze boards.  Note that the important registers</i></td></tr>
<tr><th id="124">124</th><td><i> * (FPGA_ID, FPGA_VERSION, FPGA_CPU_START, FPGA_CPU_STOP) are all in the</i></td></tr>
<tr><th id="125">125</th><td><i> * same place as on the 8Zo boards, and have the same meanings.</i></td></tr>
<tr><th id="126">126</th><td><i> */</i></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ZE_ID" data-ref="_M/FPGA_ZE_ID">FPGA_ZE_ID</dfn>		0x00	/* FPGA ID */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ZE_VERSION" data-ref="_M/FPGA_ZE_VERSION">FPGA_ZE_VERSION</dfn>		0x04	/* FPGA version */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ZE_CPU_START" data-ref="_M/FPGA_ZE_CPU_START">FPGA_ZE_CPU_START</dfn>	0x08	/* CPU start */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ZE_CPU_STOP" data-ref="_M/FPGA_ZE_CPU_STOP">FPGA_ZE_CPU_STOP</dfn>	0x0c	/* CPU stop */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ZE_CTRL" data-ref="_M/FPGA_ZE_CTRL">FPGA_ZE_CTRL</dfn>		0x10	/* CPU control */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ZE_ZBUS_WAIT" data-ref="_M/FPGA_ZE_ZBUS_WAIT">FPGA_ZE_ZBUS_WAIT</dfn>	0x14	/* Z-Bus wait state */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ZE_TIMER_DIV" data-ref="_M/FPGA_ZE_TIMER_DIV">FPGA_ZE_TIMER_DIV</dfn>	0x18	/* timer divisor */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ZE_TIMER_IRQ_ACK" data-ref="_M/FPGA_ZE_TIMER_IRQ_ACK">FPGA_ZE_TIMER_IRQ_ACK</dfn>	0x1c	/* timer interrupt ACK */</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>/*</i></td></tr>
<tr><th id="137">137</th><td><i> * Values for FPGA ID.</i></td></tr>
<tr><th id="138">138</th><td><i> */</i></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ID_8Zo_V1" data-ref="_M/FPGA_ID_8Zo_V1">FPGA_ID_8Zo_V1</dfn>		0x95	/* Cyclades-8Zo ver. 1 */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ID_8Zo_V2" data-ref="_M/FPGA_ID_8Zo_V2">FPGA_ID_8Zo_V2</dfn>		0x84	/* Cyclades-8Zo ver. 2 */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/FPGA_ID_Ze_V1" data-ref="_M/FPGA_ID_Ze_V1">FPGA_ID_Ze_V1</dfn>		0x89	/* Cyclades-Ze ver. 1 */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/*</i></td></tr>
<tr><th id="144">144</th><td><i> * Values for Cyclades-Ze timer divisor.</i></td></tr>
<tr><th id="145">145</th><td><i> */</i></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/ZE_TIMER_DIV_1M" data-ref="_M/ZE_TIMER_DIV_1M">ZE_TIMER_DIV_1M</dfn>		0x00</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/ZE_TIMER_DIV_256K" data-ref="_M/ZE_TIMER_DIV_256K">ZE_TIMER_DIV_256K</dfn>	0x01</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/ZE_TIMER_DIV_128K" data-ref="_M/ZE_TIMER_DIV_128K">ZE_TIMER_DIV_128K</dfn>	0x02</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/ZE_TIMER_DIV_32K" data-ref="_M/ZE_TIMER_DIV_32K">ZE_TIMER_DIV_32K</dfn>	0x03</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/*</i></td></tr>
<tr><th id="152">152</th><td><i> * Firmware interface starts here.</i></td></tr>
<tr><th id="153">153</th><td><i> *</i></td></tr>
<tr><th id="154">154</th><td><i> * These values are valid for the following Cyclades-Z firmware:</i></td></tr>
<tr><th id="155">155</th><td><i> *</i></td></tr>
<tr><th id="156">156</th><td><i> *	@(#) Copyright (c) Cyclades Corporation, 1996, 1999</i></td></tr>
<tr><th id="157">157</th><td><i> *	@(#) ZFIRM Cyclades-Z/PCI Firmware V_3.3.1 09/24/99</i></td></tr>
<tr><th id="158">158</th><td><i> */</i></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i>/*</i></td></tr>
<tr><th id="161">161</th><td><i> * Structure of the firmware header.</i></td></tr>
<tr><th id="162">162</th><td><i> */</i></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_MAX_BLOCKS" data-ref="_M/ZFIRM_MAX_BLOCKS">ZFIRM_MAX_BLOCKS</dfn>	16	/* max. # of firmware/FPGA blocks */</u></td></tr>
<tr><th id="164">164</th><td><b>struct</b> <dfn class="type def" id="zfirm_header" title='zfirm_header' data-ref="zfirm_header" data-ref-filename="zfirm_header">zfirm_header</dfn> {</td></tr>
<tr><th id="165">165</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="zfirm_header::zfh_name" title='zfirm_header::zfh_name' data-ref="zfirm_header::zfh_name" data-ref-filename="zfirm_header..zfh_name">zfh_name</dfn>[<var>64</var>];</td></tr>
<tr><th id="166">166</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="zfirm_header::zfh_date" title='zfirm_header::zfh_date' data-ref="zfirm_header::zfh_date" data-ref-filename="zfirm_header..zfh_date">zfh_date</dfn>[<var>32</var>];</td></tr>
<tr><th id="167">167</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="zfirm_header::zfh_aux" title='zfirm_header::zfh_aux' data-ref="zfirm_header::zfh_aux" data-ref-filename="zfirm_header..zfh_aux">zfh_aux</dfn>[<var>32</var>];</td></tr>
<tr><th id="168">168</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_header::zfh_nconfig" title='zfirm_header::zfh_nconfig' data-ref="zfirm_header::zfh_nconfig" data-ref-filename="zfirm_header..zfh_nconfig">zfh_nconfig</dfn>;</td></tr>
<tr><th id="169">169</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_header::zfh_configoff" title='zfirm_header::zfh_configoff' data-ref="zfirm_header::zfh_configoff" data-ref-filename="zfirm_header..zfh_configoff">zfh_configoff</dfn>;</td></tr>
<tr><th id="170">170</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_header::zfh_nblocks" title='zfirm_header::zfh_nblocks' data-ref="zfirm_header::zfh_nblocks" data-ref-filename="zfirm_header..zfh_nblocks">zfh_nblocks</dfn>;</td></tr>
<tr><th id="171">171</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_header::zfh_blockoff" title='zfirm_header::zfh_blockoff' data-ref="zfirm_header::zfh_blockoff" data-ref-filename="zfirm_header..zfh_blockoff">zfh_blockoff</dfn>;</td></tr>
<tr><th id="172">172</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_header::zfh_reserved" title='zfirm_header::zfh_reserved' data-ref="zfirm_header::zfh_reserved" data-ref-filename="zfirm_header..zfh_reserved">zfh_reserved</dfn>[<var>9</var>];</td></tr>
<tr><th id="173">173</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><b>struct</b> <dfn class="type def" id="zfirm_config" title='zfirm_config' data-ref="zfirm_config" data-ref-filename="zfirm_config">zfirm_config</dfn> {</td></tr>
<tr><th id="176">176</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="zfirm_config::zfc_name" title='zfirm_config::zfc_name' data-ref="zfirm_config::zfc_name" data-ref-filename="zfirm_config..zfc_name">zfc_name</dfn>[<var>64</var>];</td></tr>
<tr><th id="177">177</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_config::zfc_mailbox" title='zfirm_config::zfc_mailbox' data-ref="zfirm_config::zfc_mailbox" data-ref-filename="zfirm_config..zfc_mailbox">zfc_mailbox</dfn>;</td></tr>
<tr><th id="178">178</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_config::zfc_function" title='zfirm_config::zfc_function' data-ref="zfirm_config::zfc_function" data-ref-filename="zfirm_config..zfc_function">zfc_function</dfn>;</td></tr>
<tr><th id="179">179</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_config::zfc_nblocks" title='zfirm_config::zfc_nblocks' data-ref="zfirm_config::zfc_nblocks" data-ref-filename="zfirm_config..zfc_nblocks">zfc_nblocks</dfn>;</td></tr>
<tr><th id="180">180</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_config::zfc_blocklist" title='zfirm_config::zfc_blocklist' data-ref="zfirm_config::zfc_blocklist" data-ref-filename="zfirm_config..zfc_blocklist">zfc_blocklist</dfn>[<a class="macro" href="#163" title="16" data-ref="_M/ZFIRM_MAX_BLOCKS">ZFIRM_MAX_BLOCKS</a>];</td></tr>
<tr><th id="181">181</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/ZFC_FUNCTION_NORMAL" data-ref="_M/ZFC_FUNCTION_NORMAL">ZFC_FUNCTION_NORMAL</dfn>	0	/* normal operation */</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/ZFC_FUNCTION_TEST" data-ref="_M/ZFC_FUNCTION_TEST">ZFC_FUNCTION_TEST</dfn>	1	/* test mode operation */</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><b>struct</b> <dfn class="type def" id="zfirm_block" title='zfirm_block' data-ref="zfirm_block" data-ref-filename="zfirm_block">zfirm_block</dfn> {</td></tr>
<tr><th id="187">187</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_block::zfb_type" title='zfirm_block::zfb_type' data-ref="zfirm_block::zfb_type" data-ref-filename="zfirm_block..zfb_type">zfb_type</dfn>;</td></tr>
<tr><th id="188">188</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_block::zfb_fileoff" title='zfirm_block::zfb_fileoff' data-ref="zfirm_block::zfb_fileoff" data-ref-filename="zfirm_block..zfb_fileoff">zfb_fileoff</dfn>;</td></tr>
<tr><th id="189">189</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_block::zfb_ramoff" title='zfirm_block::zfb_ramoff' data-ref="zfirm_block::zfb_ramoff" data-ref-filename="zfirm_block..zfb_ramoff">zfb_ramoff</dfn>;</td></tr>
<tr><th id="190">190</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="zfirm_block::zfb_size" title='zfirm_block::zfb_size' data-ref="zfirm_block::zfb_size" data-ref-filename="zfirm_block..zfb_size">zfb_size</dfn>;</td></tr>
<tr><th id="191">191</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/ZFB_TYPE_FIRMWARE" data-ref="_M/ZFB_TYPE_FIRMWARE">ZFB_TYPE_FIRMWARE</dfn>	0	/* MIPS firmware */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/ZFB_TYPE_FPGA" data-ref="_M/ZFB_TYPE_FPGA">ZFB_TYPE_FPGA</dfn>		1	/* FPGA code */</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_MAX_CHANNELS" data-ref="_M/ZFIRM_MAX_CHANNELS">ZFIRM_MAX_CHANNELS</dfn>	64	/* max. # channels per board */</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/*</i></td></tr>
<tr><th id="199">199</th><td><i> * Firmware ID structure, which the firmware sets up after it boots.</i></td></tr>
<tr><th id="200">200</th><td><i> */</i></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_SIG_OFF" data-ref="_M/ZFIRM_SIG_OFF">ZFIRM_SIG_OFF</dfn>	   0x00000180	/* offset of signature in board RAM */</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_CTRLADDR_OFF" data-ref="_M/ZFIRM_CTRLADDR_OFF">ZFIRM_CTRLADDR_OFF</dfn> 0x00000184	/* offset of offset of control</u></td></tr>
<tr><th id="203">203</th><td><u>					   structure */</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_SIG" data-ref="_M/ZFIRM_SIG">ZFIRM_SIG</dfn>	0x5557465A	/* ZFIRM signature */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_HLT" data-ref="_M/ZFIRM_HLT">ZFIRM_HLT</dfn>	0x59505B5C	/* Halt due to power problem */</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_RST" data-ref="_M/ZFIRM_RST">ZFIRM_RST</dfn>	0x56040674	/* Firmware reset */</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/*</i></td></tr>
<tr><th id="209">209</th><td><i> * The firmware control structures are made up of the following:</i></td></tr>
<tr><th id="210">210</th><td><i> *</i></td></tr>
<tr><th id="211">211</th><td><i> *	BOARD CONTROL (64 bytes)</i></td></tr>
<tr><th id="212">212</th><td><i> *	CHANNEL CONTROL (96 bytes * ZFIRM_MAX_CHANNELS)</i></td></tr>
<tr><th id="213">213</th><td><i> *	BUFFER CONTROL (64 bytes * ZFIRM_MAX_CHANNELS)</i></td></tr>
<tr><th id="214">214</th><td><i> */</i></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_BRDCTL_SIZE" data-ref="_M/ZFIRM_BRDCTL_SIZE">ZFIRM_BRDCTL_SIZE</dfn>	64</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_CHNCTL_SIZE" data-ref="_M/ZFIRM_CHNCTL_SIZE">ZFIRM_CHNCTL_SIZE</dfn>	96</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_BUFCTL_SIZE" data-ref="_M/ZFIRM_BUFCTL_SIZE">ZFIRM_BUFCTL_SIZE</dfn>	64</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_CHNCTL_OFF" data-ref="_M/ZFIRM_CHNCTL_OFF">ZFIRM_CHNCTL_OFF</dfn>(chan, reg)					\</u></td></tr>
<tr><th id="221">221</th><td><u>	(ZFIRM_BRDCTL_SIZE + ((chan) * ZFIRM_CHNCTL_SIZE) + (reg))</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/ZFIRM_BUFCTL_OFF" data-ref="_M/ZFIRM_BUFCTL_OFF">ZFIRM_BUFCTL_OFF</dfn>(chan, reg)					\</u></td></tr>
<tr><th id="223">223</th><td><u>	(ZFIRM_CHNCTL_OFF(ZFIRM_MAX_CHANNELS, 0) + 			\</u></td></tr>
<tr><th id="224">224</th><td><u>	 ((chan) * ZFIRM_BUFCTL_SIZE) + (reg))</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/*</i></td></tr>
<tr><th id="227">227</th><td><i> * Offsets in the BOARD CONTROL structure.</i></td></tr>
<tr><th id="228">228</th><td><i> */</i></td></tr>
<tr><th id="229">229</th><td>	<i>/* static info provided by MIPS */</i></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL_NCHANNEL" data-ref="_M/BRDCTL_NCHANNEL">BRDCTL_NCHANNEL</dfn>		0x00	/* number of channels */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL_FWVERSION" data-ref="_M/BRDCTL_FWVERSION">BRDCTL_FWVERSION</dfn>	0x04	/* firmware version */</u></td></tr>
<tr><th id="232">232</th><td>	<i>/* static info provided by driver */</i></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL_C_OS" data-ref="_M/BRDCTL_C_OS">BRDCTL_C_OS</dfn>		0x08	/* operating system ID */</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL_DRVERSION" data-ref="_M/BRDCTL_DRVERSION">BRDCTL_DRVERSION</dfn>	0x0c	/* driver version */</u></td></tr>
<tr><th id="235">235</th><td>	<i>/* board control area */</i></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL_INACTIVITY" data-ref="_M/BRDCTL_INACTIVITY">BRDCTL_INACTIVITY</dfn>	0x10	/* inactivity control */</u></td></tr>
<tr><th id="237">237</th><td>	<i>/* host to firmware commands */</i></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL_HCMD_CHANNEL" data-ref="_M/BRDCTL_HCMD_CHANNEL">BRDCTL_HCMD_CHANNEL</dfn>	0x14	/* channel number */</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL_HCMD_PARAM" data-ref="_M/BRDCTL_HCMD_PARAM">BRDCTL_HCMD_PARAM</dfn>	0x18	/* parameter */</u></td></tr>
<tr><th id="240">240</th><td>	<i>/* firmware to host commands */</i></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL_FWCMD_CHANNEL" data-ref="_M/BRDCTL_FWCMD_CHANNEL">BRDCTL_FWCMD_CHANNEL</dfn>	0x1c	/* channel number */</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL_FWCMD_PARAM" data-ref="_M/BRDCTL_FWCMD_PARAM">BRDCTL_FWCMD_PARAM</dfn>	0x20	/* parameter */</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL_INT_QUEUE_OFF" data-ref="_M/BRDCTL_INT_QUEUE_OFF">BRDCTL_INT_QUEUE_OFF</dfn>	0x24	/* offset to INT_QUEUE structure */</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/*</i></td></tr>
<tr><th id="246">246</th><td><i> * Offsets in the CHANNEL CONTROL structure.</i></td></tr>
<tr><th id="247">247</th><td><i> */</i></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_OP_MODE" data-ref="_M/CHNCTL_OP_MODE">CHNCTL_OP_MODE</dfn>		0x00	/* operation mode */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_INTR_ENABLE" data-ref="_M/CHNCTL_INTR_ENABLE">CHNCTL_INTR_ENABLE</dfn>	0x04	/* interrupt making for UART */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_SW_FLOW" data-ref="_M/CHNCTL_SW_FLOW">CHNCTL_SW_FLOW</dfn>		0x08	/* SW flow control */</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_FLOW_STATUS" data-ref="_M/CHNCTL_FLOW_STATUS">CHNCTL_FLOW_STATUS</dfn>	0x0c	/* output flow status */</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_COMM_BAUD" data-ref="_M/CHNCTL_COMM_BAUD">CHNCTL_COMM_BAUD</dfn>	0x10	/* baud rate -- numerically specified */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_COMM_PARITY" data-ref="_M/CHNCTL_COMM_PARITY">CHNCTL_COMM_PARITY</dfn>	0x14	/* parity */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_COMM_DATA_L" data-ref="_M/CHNCTL_COMM_DATA_L">CHNCTL_COMM_DATA_L</dfn>	0x18	/* data length/stop */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_COMM_FLAGS" data-ref="_M/CHNCTL_COMM_FLAGS">CHNCTL_COMM_FLAGS</dfn>	0x1c	/* other flags */</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_HW_FLOW" data-ref="_M/CHNCTL_HW_FLOW">CHNCTL_HW_FLOW</dfn>		0x20	/* HW flow control */</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_RS_CONTROL" data-ref="_M/CHNCTL_RS_CONTROL">CHNCTL_RS_CONTROL</dfn>	0x24	/* RS-232 outputs */</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_RS_STATUS" data-ref="_M/CHNCTL_RS_STATUS">CHNCTL_RS_STATUS</dfn>	0x28	/* RS-232 inputs */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_FLOW_XON" data-ref="_M/CHNCTL_FLOW_XON">CHNCTL_FLOW_XON</dfn>		0x2c	/* XON character */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_FLOW_XOFF" data-ref="_M/CHNCTL_FLOW_XOFF">CHNCTL_FLOW_XOFF</dfn>	0x30	/* XOFF character */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_HW_OVERFLOW" data-ref="_M/CHNCTL_HW_OVERFLOW">CHNCTL_HW_OVERFLOW</dfn>	0x34	/* HW overflow counter */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_SW_OVERFLOW" data-ref="_M/CHNCTL_SW_OVERFLOW">CHNCTL_SW_OVERFLOW</dfn>	0x38	/* SW overflow counter */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_COMM_ERROR" data-ref="_M/CHNCTL_COMM_ERROR">CHNCTL_COMM_ERROR</dfn>	0x3c	/* frame/parity error counter */</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/CHNCTL_ICHAR" data-ref="_M/CHNCTL_ICHAR">CHNCTL_ICHAR</dfn>		0x40	/* special interrupt character */</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/*</i></td></tr>
<tr><th id="267">267</th><td><i> * Offsets in the BUFFER CONTROL structure.</i></td></tr>
<tr><th id="268">268</th><td><i> */</i></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_FLAG_DMA" data-ref="_M/BUFCTL_FLAG_DMA">BUFCTL_FLAG_DMA</dfn>		0x00	/* buffers are in Host memory */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_TX_BUFADDR" data-ref="_M/BUFCTL_TX_BUFADDR">BUFCTL_TX_BUFADDR</dfn>	0x04	/* address of Tx buffer */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_TX_BUFSIZE" data-ref="_M/BUFCTL_TX_BUFSIZE">BUFCTL_TX_BUFSIZE</dfn>	0x08	/* size of Tx buffer */</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_TX_THRESHOLD" data-ref="_M/BUFCTL_TX_THRESHOLD">BUFCTL_TX_THRESHOLD</dfn>	0x0c	/* Tx low water mark */</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_TX_GET" data-ref="_M/BUFCTL_TX_GET">BUFCTL_TX_GET</dfn>		0x10	/* tail index Tx buf */</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_TX_PUT" data-ref="_M/BUFCTL_TX_PUT">BUFCTL_TX_PUT</dfn>		0x14	/* head index Tx buf */</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_RX_BUFADDR" data-ref="_M/BUFCTL_RX_BUFADDR">BUFCTL_RX_BUFADDR</dfn>	0x18	/* address of Rx buffer */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_RX_BUFSIZE" data-ref="_M/BUFCTL_RX_BUFSIZE">BUFCTL_RX_BUFSIZE</dfn>	0x1c	/* size of Rx buffer */</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_RX_THRESHOLD" data-ref="_M/BUFCTL_RX_THRESHOLD">BUFCTL_RX_THRESHOLD</dfn>	0x20	/* Rx high water mark */</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_RX_GET" data-ref="_M/BUFCTL_RX_GET">BUFCTL_RX_GET</dfn>		0x24	/* tail index Rx buf */</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/BUFCTL_RX_PUT" data-ref="_M/BUFCTL_RX_PUT">BUFCTL_RX_PUT</dfn>		0x28	/* head index Rx buf */</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i>/* Values for operating system ID (BOARD CONTROL) */</i></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/C_OS_SVR3" data-ref="_M/C_OS_SVR3">C_OS_SVR3</dfn>		0x00000010	/* generic SVR3 */</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/C_OS_XENIX" data-ref="_M/C_OS_XENIX">C_OS_XENIX</dfn>		0x00000011	/* SCO XENIX */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/C_OS_SCO" data-ref="_M/C_OS_SCO">C_OS_SCO</dfn>		0x00000012	/* SCO SVR3 */</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/C_OS_SVR4" data-ref="_M/C_OS_SVR4">C_OS_SVR4</dfn>		0x00000020	/* generic SVR4 */</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/C_OS_UXWARE" data-ref="_M/C_OS_UXWARE">C_OS_UXWARE</dfn>		0x00000021	/* UnixWare */</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/C_OS_LINUX" data-ref="_M/C_OS_LINUX">C_OS_LINUX</dfn>		0x00000030	/* Linux */</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/C_OS_SOLARIS" data-ref="_M/C_OS_SOLARIS">C_OS_SOLARIS</dfn>		0x00000040	/* Solaris */</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/C_OS_BSD" data-ref="_M/C_OS_BSD">C_OS_BSD</dfn>		0x00000050	/* generic BSD */</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/C_OS_DOS" data-ref="_M/C_OS_DOS">C_OS_DOS</dfn>		0x00000070	/* generic DOS */</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/C_OS_NT" data-ref="_M/C_OS_NT">C_OS_NT</dfn>			0x00000080	/* Windows NT */</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/C_OS_OS2" data-ref="_M/C_OS_OS2">C_OS_OS2</dfn>		0x00000090	/* IBM OS/2 */</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/C_OS_MACOS" data-ref="_M/C_OS_MACOS">C_OS_MACOS</dfn>		0x000000a0	/* MacOS */</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/C_OS_AIX" data-ref="_M/C_OS_AIX">C_OS_AIX</dfn>		0x000000b0	/* IBM AIX */</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><i>/* Values for op_mode (CHANNEL CONTROL) */</i></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/C_CH_DISABLE" data-ref="_M/C_CH_DISABLE">C_CH_DISABLE</dfn>		0x00000000	/* channel is disabled */</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/C_CH_TXENABLE" data-ref="_M/C_CH_TXENABLE">C_CH_TXENABLE</dfn>		0x00000001	/* channel Tx enabled */</u></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/C_CH_RXENABLE" data-ref="_M/C_CH_RXENABLE">C_CH_RXENABLE</dfn>		0x00000002	/* channel Rx enabled */</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/C_CH_ENABLE" data-ref="_M/C_CH_ENABLE">C_CH_ENABLE</dfn>		0x00000003	/* channel Tx/Rx enabled */</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/C_CH_LOOPBACK" data-ref="_M/C_CH_LOOPBACK">C_CH_LOOPBACK</dfn>		0x00000004	/* Loopback mode */</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/* Values for comm_parity (CHANNEL CONTROL) */</i></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/C_PR_NONE" data-ref="_M/C_PR_NONE">C_PR_NONE</dfn>		0x00000000	/* None */</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/C_PR_ODD" data-ref="_M/C_PR_ODD">C_PR_ODD</dfn>		0x00000001	/* Odd */</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/C_PR_EVEN" data-ref="_M/C_PR_EVEN">C_PR_EVEN</dfn>		0x00000002	/* Even */</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/C_PR_MARK" data-ref="_M/C_PR_MARK">C_PR_MARK</dfn>		0x00000004	/* Mark */</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/C_PR_SPACE" data-ref="_M/C_PR_SPACE">C_PR_SPACE</dfn>		0x00000008	/* Space */</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/C_PR_PARITY" data-ref="_M/C_PR_PARITY">C_PR_PARITY</dfn>		0x000000ff</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/C_PR_DISCARD" data-ref="_M/C_PR_DISCARD">C_PR_DISCARD</dfn>		0x00000100	/* discard char with</u></td></tr>
<tr><th id="311">311</th><td><u>						   frame/parity error */</u></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/C_PR_IGNORE" data-ref="_M/C_PR_IGNORE">C_PR_IGNORE</dfn>		0x00000200	/* ignore frame/par error */</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i>/* Values for comm_data_l (CHANNEL CONTROL) */</i></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/C_DL_CS5" data-ref="_M/C_DL_CS5">C_DL_CS5</dfn>		0x00000001</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/C_DL_CS6" data-ref="_M/C_DL_CS6">C_DL_CS6</dfn>		0x00000002</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/C_DL_CS7" data-ref="_M/C_DL_CS7">C_DL_CS7</dfn>		0x00000004</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/C_DL_CS8" data-ref="_M/C_DL_CS8">C_DL_CS8</dfn>		0x00000008</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/C_DL_CS" data-ref="_M/C_DL_CS">C_DL_CS</dfn>			0x0000000f</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/C_DL_1STOP" data-ref="_M/C_DL_1STOP">C_DL_1STOP</dfn>		0x00000010</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/C_DL_15STOP" data-ref="_M/C_DL_15STOP">C_DL_15STOP</dfn>		0x00000020</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/C_DL_2STOP" data-ref="_M/C_DL_2STOP">C_DL_2STOP</dfn>		0x00000040</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/C_DL_STOP" data-ref="_M/C_DL_STOP">C_DL_STOP</dfn>		0x000000f0</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i>/* Values for intr_enable (CHANNEL CONTROL) */</i></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/C_IN_DISABLE" data-ref="_M/C_IN_DISABLE">C_IN_DISABLE</dfn>		0x00000000	/* zero, disable interrupts */</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/C_IN_TXBEMPTY" data-ref="_M/C_IN_TXBEMPTY">C_IN_TXBEMPTY</dfn>		0x00000001	/* tx buffer empty */</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/C_IN_TXLOWWM" data-ref="_M/C_IN_TXLOWWM">C_IN_TXLOWWM</dfn>		0x00000002	/* tx buffer below LWM */</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/C_IN_TXFEMPTY" data-ref="_M/C_IN_TXFEMPTY">C_IN_TXFEMPTY</dfn>		0x00000004	/* tx buffer + FIFO +</u></td></tr>
<tr><th id="330">330</th><td><u>						   shift reg. empty */</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/C_IN_RXHIWM" data-ref="_M/C_IN_RXHIWM">C_IN_RXHIWM</dfn>		0x00000010	/* rx buffer above HWM */</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/C_IN_RXNNDT" data-ref="_M/C_IN_RXNNDT">C_IN_RXNNDT</dfn>		0x00000020	/* rx no new data timeout */</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/C_IN_MDCD" data-ref="_M/C_IN_MDCD">C_IN_MDCD</dfn>		0x00000100	/* modem DCD change */</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/C_IN_MDSR" data-ref="_M/C_IN_MDSR">C_IN_MDSR</dfn>		0x00000200	/* modem DSR change */</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/C_IN_MRI" data-ref="_M/C_IN_MRI">C_IN_MRI</dfn>		0x00000400	/* modem RI change */</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/C_IN_MCTS" data-ref="_M/C_IN_MCTS">C_IN_MCTS</dfn>		0x00000800	/* modem CTS change */</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/C_IN_RXBRK" data-ref="_M/C_IN_RXBRK">C_IN_RXBRK</dfn>		0x00001000	/* Break received */</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/C_IN_PR_ERROR" data-ref="_M/C_IN_PR_ERROR">C_IN_PR_ERROR</dfn>		0x00002000	/* parity error */</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/C_IN_FR_ERROR" data-ref="_M/C_IN_FR_ERROR">C_IN_FR_ERROR</dfn>		0x00004000	/* frame error */</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/C_IN_OVR_ERROR" data-ref="_M/C_IN_OVR_ERROR">C_IN_OVR_ERROR</dfn>		0x00008000	/* overrun error */</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/C_IN_RXOFL" data-ref="_M/C_IN_RXOFL">C_IN_RXOFL</dfn>		0x00010000	/* RX buffer overflow */</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/C_IN_IOCTLW" data-ref="_M/C_IN_IOCTLW">C_IN_IOCTLW</dfn>		0x00020000	/* I/O control w/ wait */</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/C_IN_MRTS" data-ref="_M/C_IN_MRTS">C_IN_MRTS</dfn>		0x00040000	/* modem RTS drop */</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/C_IN_ICHAR" data-ref="_M/C_IN_ICHAR">C_IN_ICHAR</dfn>		0x00080000	/* special intr. char</u></td></tr>
<tr><th id="345">345</th><td><u>						   received */</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><i>/* Values for flow control (CHANNEL CONTROL) */</i></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/C_FL_OXX" data-ref="_M/C_FL_OXX">C_FL_OXX</dfn>		0x00000001	/* output Xon/Xoff flow</u></td></tr>
<tr><th id="349">349</th><td><u>						   control */</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/C_FL_IXX" data-ref="_M/C_FL_IXX">C_FL_IXX</dfn>		0x00000002	/* input Xon/Xoff flow</u></td></tr>
<tr><th id="351">351</th><td><u>						   control */</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/C_FL_OIXANY" data-ref="_M/C_FL_OIXANY">C_FL_OIXANY</dfn>		0x00000004	/* output Xon/Xoff (any xon) */</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/C_FL_SWFLOW" data-ref="_M/C_FL_SWFLOW">C_FL_SWFLOW</dfn>		0x0000000f</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><i>/* Values for flow status (CHANNEL CONTROL) */</i></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/C_FS_TXIDLE" data-ref="_M/C_FS_TXIDLE">C_FS_TXIDLE</dfn>		0x00000000	/* no Tx data in the buffer</u></td></tr>
<tr><th id="357">357</th><td><u>						   or UART */</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/C_FS_SENDING" data-ref="_M/C_FS_SENDING">C_FS_SENDING</dfn>		0x00000001      /* UART is sending data */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/C_FS_SWFLOW" data-ref="_M/C_FS_SWFLOW">C_FS_SWFLOW</dfn>		0x00000002      /* Tx is stopped by received</u></td></tr>
<tr><th id="360">360</th><td><u>						   Xoff */</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><i>/* Values for RS-232 signals (CHANNEL CONTROL) */</i></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/C_RS_PARAM" data-ref="_M/C_RS_PARAM">C_RS_PARAM</dfn>		0x80000000	/* indicates presence of</u></td></tr>
<tr><th id="364">364</th><td><u>						   parameter in IOCTL command */</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/C_RS_RTS" data-ref="_M/C_RS_RTS">C_RS_RTS</dfn>		0x00000001	/* RTS */</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/C_RS_DTR" data-ref="_M/C_RS_DTR">C_RS_DTR</dfn>		0x00000004	/* DTR */</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/C_RS_DCD" data-ref="_M/C_RS_DCD">C_RS_DCD</dfn>		0x00000100	/* CD */</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/C_RS_DSR" data-ref="_M/C_RS_DSR">C_RS_DSR</dfn>		0x00000200	/* DSR */</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/C_RS_RI" data-ref="_M/C_RS_RI">C_RS_RI</dfn>			0x00000400	/* RI */</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/C_RS_CTS" data-ref="_M/C_RS_CTS">C_RS_CTS</dfn>		0x00000800	/* CTS */</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/* Commands Host &lt;--&gt; Board */</i></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/C_CM_RESET" data-ref="_M/C_CM_RESET">C_CM_RESET</dfn>		0x01	/* resets/flushes buffers */</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/C_CM_IOCTL" data-ref="_M/C_CM_IOCTL">C_CM_IOCTL</dfn>		0x02	/* re-reads CH_CTRL */</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/C_CM_IOCTLW" data-ref="_M/C_CM_IOCTLW">C_CM_IOCTLW</dfn>		0x03	/* re-reads CH_CTRL, intr when done */</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/C_CM_IOCTLM" data-ref="_M/C_CM_IOCTLM">C_CM_IOCTLM</dfn>		0x04	/* RS-232 outputs change */</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/C_CM_SENDXOFF" data-ref="_M/C_CM_SENDXOFF">C_CM_SENDXOFF</dfn>		0x10	/* sends Xoff */</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/C_CM_SENDXON" data-ref="_M/C_CM_SENDXON">C_CM_SENDXON</dfn>		0x11	/* sends Xon */</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/C_CM_CLFLOW" data-ref="_M/C_CM_CLFLOW">C_CM_CLFLOW</dfn>		0x12	/* Clears flow control (resume) */</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/C_CM_SENDBRK" data-ref="_M/C_CM_SENDBRK">C_CM_SENDBRK</dfn>		0x41	/* sends break */</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/C_CM_INTBACK" data-ref="_M/C_CM_INTBACK">C_CM_INTBACK</dfn>		0x42	/* Interrupt back */</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/C_CM_SET_BREAK" data-ref="_M/C_CM_SET_BREAK">C_CM_SET_BREAK</dfn>		0x43	/* Tx break on */</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/C_CM_CLR_BREAK" data-ref="_M/C_CM_CLR_BREAK">C_CM_CLR_BREAK</dfn>		0x44	/* Tx break off */</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/C_CM_CMD_DONE" data-ref="_M/C_CM_CMD_DONE">C_CM_CMD_DONE</dfn>		0x45	/* Previous command done */</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/C_CM_INTBACK2" data-ref="_M/C_CM_INTBACK2">C_CM_INTBACK2</dfn>		0x46	/* Alternate Interrupt back */</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/C_CM_TINACT" data-ref="_M/C_CM_TINACT">C_CM_TINACT</dfn>		0x51	/* sets inactivity detection */</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/C_CM_IRQ_ENBL" data-ref="_M/C_CM_IRQ_ENBL">C_CM_IRQ_ENBL</dfn>		0x52	/* enables generation of interrupts */</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/C_CM_IRQ_DSBL" data-ref="_M/C_CM_IRQ_DSBL">C_CM_IRQ_DSBL</dfn>		0x53	/* disables generation of interrupts */</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/C_CM_ACK_ENBL" data-ref="_M/C_CM_ACK_ENBL">C_CM_ACK_ENBL</dfn>		0x54	/* enables acknolowdged interrupt</u></td></tr>
<tr><th id="390">390</th><td><u>					   mode */</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/C_CM_ACK_DSBL" data-ref="_M/C_CM_ACK_DSBL">C_CM_ACK_DSBL</dfn>		0x55	/* disables acknolowdged intr mode */</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/C_CM_FLUSH_RX" data-ref="_M/C_CM_FLUSH_RX">C_CM_FLUSH_RX</dfn>		0x56	/* flushes Rx buffer */</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/C_CM_FLUSH_TX" data-ref="_M/C_CM_FLUSH_TX">C_CM_FLUSH_TX</dfn>		0x57	/* flushes Tx buffer */</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/C_CM_Q_ENABLE" data-ref="_M/C_CM_Q_ENABLE">C_CM_Q_ENABLE</dfn>		0x58	/* enables queue access from the</u></td></tr>
<tr><th id="395">395</th><td><u>					   driver */</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/C_CM_Q_DISABLE" data-ref="_M/C_CM_Q_DISABLE">C_CM_Q_DISABLE</dfn>		0x59	/* disables queue access from the</u></td></tr>
<tr><th id="397">397</th><td><u>					   driver */</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/C_CM_TXBEMPTY" data-ref="_M/C_CM_TXBEMPTY">C_CM_TXBEMPTY</dfn>		0x60	/* Tx buffer is empty */</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/C_CM_TXLOWWM" data-ref="_M/C_CM_TXLOWWM">C_CM_TXLOWWM</dfn>		0x61	/* Tx buffer low water mark */</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/C_CM_RXHIWM" data-ref="_M/C_CM_RXHIWM">C_CM_RXHIWM</dfn>		0x62	/* Rx buffer high water mark */</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/C_CM_RXNNDT" data-ref="_M/C_CM_RXNNDT">C_CM_RXNNDT</dfn>		0x63	/* rx no new data timeout */</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/C_CM_TXFEMPTY" data-ref="_M/C_CM_TXFEMPTY">C_CM_TXFEMPTY</dfn>		0x64	/* Tx buffer, FIFO and shift reg.</u></td></tr>
<tr><th id="403">403</th><td><u>					   are empty */</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/C_CM_ICHAR" data-ref="_M/C_CM_ICHAR">C_CM_ICHAR</dfn>		0x65	/* Special Interrupt Character</u></td></tr>
<tr><th id="405">405</th><td><u>					   received */</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/C_CM_MDCD" data-ref="_M/C_CM_MDCD">C_CM_MDCD</dfn>		0x70	/* modem DCD change */</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/C_CM_MDSR" data-ref="_M/C_CM_MDSR">C_CM_MDSR</dfn>		0x71	/* modem DSR change */</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/C_CM_MRI" data-ref="_M/C_CM_MRI">C_CM_MRI</dfn>		0x72	/* modem RI change */</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/C_CM_MCTS" data-ref="_M/C_CM_MCTS">C_CM_MCTS</dfn>		0x73	/* modem CTS change */</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/C_CM_MRTS" data-ref="_M/C_CM_MRTS">C_CM_MRTS</dfn>		0x74	/* modem RTS drop */</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/C_CM_RXBRK" data-ref="_M/C_CM_RXBRK">C_CM_RXBRK</dfn>		0x84	/* Break received */</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/C_CM_PR_ERROR" data-ref="_M/C_CM_PR_ERROR">C_CM_PR_ERROR</dfn>		0x85	/* Parity error */</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/C_CM_FR_ERROR" data-ref="_M/C_CM_FR_ERROR">C_CM_FR_ERROR</dfn>		0x86	/* Frame error */</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/C_CM_OVR_ERROR" data-ref="_M/C_CM_OVR_ERROR">C_CM_OVR_ERROR</dfn>		0x87	/* Overrun error */</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/C_CM_RXOFL" data-ref="_M/C_CM_RXOFL">C_CM_RXOFL</dfn>		0x88	/* RX buffer overflow */</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/C_CM_CMDERROR" data-ref="_M/C_CM_CMDERROR">C_CM_CMDERROR</dfn>		0x90	/* command error */</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/C_CM_FATAL" data-ref="_M/C_CM_FATAL">C_CM_FATAL</dfn>		0x91	/* fatal error */</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/C_CM_HW_RESET" data-ref="_M/C_CM_HW_RESET">C_CM_HW_RESET</dfn>		0x92	/* reset board */</u></td></tr>
<tr><th id="419">419</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cz.c.html'>netbsd/sys/dev/pci/cz.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
