-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLLDPCDecoder/CheckNodeRAM.vhd
-- Created: 2024-08-10 15:27:55
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: CheckNodeRAM
-- Source Path: HDLLDPCDecoder/reduced_ldpc_rx_HDL_resource_test/Hc_12S_B80/DecoderCore/CheckNodeRAM
-- Hierarchy Level: 3
-- Model version: 1.11
-- 
-- BetaMemory
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.reduced_ldpc_rx_HDL_resource_test_pac.ALL;

ENTITY CheckNodeRAM IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        bdecomp1                          :   IN    vector_of_std_logic_vector7(0 TO 79);  -- ufix7 [80]
        bdecomp2                          :   IN    vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
        bdecomp3                          :   IN    vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
        countlayer                        :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        enbread                           :   IN    std_logic;  -- ufix1
        bvalid                            :   IN    std_logic;  -- ufix1
        bdecomp1Out                       :   OUT   vector_of_std_logic_vector7(0 TO 79);  -- ufix7 [80]
        bdecomp2Out                       :   OUT   vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
        bdecomp3Out                       :   OUT   vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]
        bvalidOut                         :   OUT   std_logic  -- ufix1
        );
END CheckNodeRAM;


ARCHITECTURE rtl OF CheckNodeRAM IS

  -- Component Declarations
  COMPONENT SimpleDualPortRAM_generic
    GENERIC( AddrWidth                    : integer;
             DataWidth                    : integer
             );
    PORT( clk                             :   IN    std_logic;
          enb                             :   IN    std_logic;
          wr_din                          :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
          wr_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          wr_en                           :   IN    std_logic;  -- ufix1
          rd_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          dout                            :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : SimpleDualPortRAM_generic
    USE ENTITY work.SimpleDualPortRAM_generic(rtl);

  -- Signals
  SIGNAL bdecomp1Out_tmp                  : vector_of_std_logic_vector7(0 TO 79);  -- ufix7 [80]
  SIGNAL bdecomp2Out_tmp                  : vector_of_std_logic_vector4(0 TO 79);  -- ufix4 [80]
  SIGNAL bdecomp3Out_tmp                  : vector_of_std_logic_vector6(0 TO 79);  -- ufix6 [80]

BEGIN
  u_CheckNodeRAM1_generic_bank0 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(0),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(0)
              );

  u_CheckNodeRAM1_generic_bank1 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(1),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(1)
              );

  u_CheckNodeRAM1_generic_bank2 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(2),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(2)
              );

  u_CheckNodeRAM1_generic_bank3 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(3),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(3)
              );

  u_CheckNodeRAM1_generic_bank4 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(4),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(4)
              );

  u_CheckNodeRAM1_generic_bank5 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(5),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(5)
              );

  u_CheckNodeRAM1_generic_bank6 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(6),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(6)
              );

  u_CheckNodeRAM1_generic_bank7 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(7),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(7)
              );

  u_CheckNodeRAM1_generic_bank8 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(8),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(8)
              );

  u_CheckNodeRAM1_generic_bank9 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(9),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(9)
              );

  u_CheckNodeRAM1_generic_bank10 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(10),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(10)
              );

  u_CheckNodeRAM1_generic_bank11 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(11),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(11)
              );

  u_CheckNodeRAM1_generic_bank12 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(12),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(12)
              );

  u_CheckNodeRAM1_generic_bank13 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(13),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(13)
              );

  u_CheckNodeRAM1_generic_bank14 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(14),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(14)
              );

  u_CheckNodeRAM1_generic_bank15 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(15),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(15)
              );

  u_CheckNodeRAM1_generic_bank16 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(16),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(16)
              );

  u_CheckNodeRAM1_generic_bank17 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(17),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(17)
              );

  u_CheckNodeRAM1_generic_bank18 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(18),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(18)
              );

  u_CheckNodeRAM1_generic_bank19 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(19),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(19)
              );

  u_CheckNodeRAM1_generic_bank20 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(20),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(20)
              );

  u_CheckNodeRAM1_generic_bank21 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(21),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(21)
              );

  u_CheckNodeRAM1_generic_bank22 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(22),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(22)
              );

  u_CheckNodeRAM1_generic_bank23 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(23),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(23)
              );

  u_CheckNodeRAM1_generic_bank24 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(24),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(24)
              );

  u_CheckNodeRAM1_generic_bank25 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(25),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(25)
              );

  u_CheckNodeRAM1_generic_bank26 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(26),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(26)
              );

  u_CheckNodeRAM1_generic_bank27 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(27),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(27)
              );

  u_CheckNodeRAM1_generic_bank28 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(28),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(28)
              );

  u_CheckNodeRAM1_generic_bank29 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(29),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(29)
              );

  u_CheckNodeRAM1_generic_bank30 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(30),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(30)
              );

  u_CheckNodeRAM1_generic_bank31 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(31),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(31)
              );

  u_CheckNodeRAM1_generic_bank32 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(32),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(32)
              );

  u_CheckNodeRAM1_generic_bank33 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(33),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(33)
              );

  u_CheckNodeRAM1_generic_bank34 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(34),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(34)
              );

  u_CheckNodeRAM1_generic_bank35 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(35),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(35)
              );

  u_CheckNodeRAM1_generic_bank36 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(36),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(36)
              );

  u_CheckNodeRAM1_generic_bank37 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(37),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(37)
              );

  u_CheckNodeRAM1_generic_bank38 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(38),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(38)
              );

  u_CheckNodeRAM1_generic_bank39 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(39),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(39)
              );

  u_CheckNodeRAM1_generic_bank40 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(40),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(40)
              );

  u_CheckNodeRAM1_generic_bank41 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(41),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(41)
              );

  u_CheckNodeRAM1_generic_bank42 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(42),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(42)
              );

  u_CheckNodeRAM1_generic_bank43 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(43),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(43)
              );

  u_CheckNodeRAM1_generic_bank44 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(44),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(44)
              );

  u_CheckNodeRAM1_generic_bank45 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(45),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(45)
              );

  u_CheckNodeRAM1_generic_bank46 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(46),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(46)
              );

  u_CheckNodeRAM1_generic_bank47 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(47),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(47)
              );

  u_CheckNodeRAM1_generic_bank48 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(48),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(48)
              );

  u_CheckNodeRAM1_generic_bank49 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(49),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(49)
              );

  u_CheckNodeRAM1_generic_bank50 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(50),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(50)
              );

  u_CheckNodeRAM1_generic_bank51 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(51),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(51)
              );

  u_CheckNodeRAM1_generic_bank52 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(52),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(52)
              );

  u_CheckNodeRAM1_generic_bank53 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(53),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(53)
              );

  u_CheckNodeRAM1_generic_bank54 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(54),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(54)
              );

  u_CheckNodeRAM1_generic_bank55 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(55),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(55)
              );

  u_CheckNodeRAM1_generic_bank56 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(56),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(56)
              );

  u_CheckNodeRAM1_generic_bank57 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(57),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(57)
              );

  u_CheckNodeRAM1_generic_bank58 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(58),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(58)
              );

  u_CheckNodeRAM1_generic_bank59 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(59),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(59)
              );

  u_CheckNodeRAM1_generic_bank60 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(60),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(60)
              );

  u_CheckNodeRAM1_generic_bank61 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(61),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(61)
              );

  u_CheckNodeRAM1_generic_bank62 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(62),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(62)
              );

  u_CheckNodeRAM1_generic_bank63 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(63),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(63)
              );

  u_CheckNodeRAM1_generic_bank64 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(64),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(64)
              );

  u_CheckNodeRAM1_generic_bank65 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(65),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(65)
              );

  u_CheckNodeRAM1_generic_bank66 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(66),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(66)
              );

  u_CheckNodeRAM1_generic_bank67 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(67),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(67)
              );

  u_CheckNodeRAM1_generic_bank68 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(68),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(68)
              );

  u_CheckNodeRAM1_generic_bank69 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(69),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(69)
              );

  u_CheckNodeRAM1_generic_bank70 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(70),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(70)
              );

  u_CheckNodeRAM1_generic_bank71 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(71),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(71)
              );

  u_CheckNodeRAM1_generic_bank72 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(72),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(72)
              );

  u_CheckNodeRAM1_generic_bank73 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(73),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(73)
              );

  u_CheckNodeRAM1_generic_bank74 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(74),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(74)
              );

  u_CheckNodeRAM1_generic_bank75 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(75),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(75)
              );

  u_CheckNodeRAM1_generic_bank76 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(76),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(76)
              );

  u_CheckNodeRAM1_generic_bank77 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(77),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(77)
              );

  u_CheckNodeRAM1_generic_bank78 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(78),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(78)
              );

  u_CheckNodeRAM1_generic_bank79 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 7
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp1(79),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp1Out_tmp(79)
              );

  u_CheckNodeRAM2_generic_bank0 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(0),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(0)
              );

  u_CheckNodeRAM2_generic_bank1 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(1),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(1)
              );

  u_CheckNodeRAM2_generic_bank2 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(2),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(2)
              );

  u_CheckNodeRAM2_generic_bank3 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(3),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(3)
              );

  u_CheckNodeRAM2_generic_bank4 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(4),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(4)
              );

  u_CheckNodeRAM2_generic_bank5 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(5),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(5)
              );

  u_CheckNodeRAM2_generic_bank6 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(6),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(6)
              );

  u_CheckNodeRAM2_generic_bank7 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(7),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(7)
              );

  u_CheckNodeRAM2_generic_bank8 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(8),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(8)
              );

  u_CheckNodeRAM2_generic_bank9 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(9),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(9)
              );

  u_CheckNodeRAM2_generic_bank10 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(10),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(10)
              );

  u_CheckNodeRAM2_generic_bank11 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(11),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(11)
              );

  u_CheckNodeRAM2_generic_bank12 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(12),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(12)
              );

  u_CheckNodeRAM2_generic_bank13 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(13),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(13)
              );

  u_CheckNodeRAM2_generic_bank14 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(14),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(14)
              );

  u_CheckNodeRAM2_generic_bank15 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(15),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(15)
              );

  u_CheckNodeRAM2_generic_bank16 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(16),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(16)
              );

  u_CheckNodeRAM2_generic_bank17 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(17),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(17)
              );

  u_CheckNodeRAM2_generic_bank18 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(18),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(18)
              );

  u_CheckNodeRAM2_generic_bank19 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(19),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(19)
              );

  u_CheckNodeRAM2_generic_bank20 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(20),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(20)
              );

  u_CheckNodeRAM2_generic_bank21 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(21),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(21)
              );

  u_CheckNodeRAM2_generic_bank22 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(22),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(22)
              );

  u_CheckNodeRAM2_generic_bank23 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(23),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(23)
              );

  u_CheckNodeRAM2_generic_bank24 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(24),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(24)
              );

  u_CheckNodeRAM2_generic_bank25 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(25),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(25)
              );

  u_CheckNodeRAM2_generic_bank26 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(26),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(26)
              );

  u_CheckNodeRAM2_generic_bank27 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(27),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(27)
              );

  u_CheckNodeRAM2_generic_bank28 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(28),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(28)
              );

  u_CheckNodeRAM2_generic_bank29 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(29),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(29)
              );

  u_CheckNodeRAM2_generic_bank30 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(30),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(30)
              );

  u_CheckNodeRAM2_generic_bank31 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(31),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(31)
              );

  u_CheckNodeRAM2_generic_bank32 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(32),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(32)
              );

  u_CheckNodeRAM2_generic_bank33 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(33),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(33)
              );

  u_CheckNodeRAM2_generic_bank34 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(34),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(34)
              );

  u_CheckNodeRAM2_generic_bank35 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(35),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(35)
              );

  u_CheckNodeRAM2_generic_bank36 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(36),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(36)
              );

  u_CheckNodeRAM2_generic_bank37 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(37),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(37)
              );

  u_CheckNodeRAM2_generic_bank38 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(38),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(38)
              );

  u_CheckNodeRAM2_generic_bank39 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(39),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(39)
              );

  u_CheckNodeRAM2_generic_bank40 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(40),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(40)
              );

  u_CheckNodeRAM2_generic_bank41 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(41),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(41)
              );

  u_CheckNodeRAM2_generic_bank42 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(42),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(42)
              );

  u_CheckNodeRAM2_generic_bank43 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(43),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(43)
              );

  u_CheckNodeRAM2_generic_bank44 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(44),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(44)
              );

  u_CheckNodeRAM2_generic_bank45 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(45),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(45)
              );

  u_CheckNodeRAM2_generic_bank46 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(46),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(46)
              );

  u_CheckNodeRAM2_generic_bank47 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(47),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(47)
              );

  u_CheckNodeRAM2_generic_bank48 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(48),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(48)
              );

  u_CheckNodeRAM2_generic_bank49 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(49),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(49)
              );

  u_CheckNodeRAM2_generic_bank50 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(50),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(50)
              );

  u_CheckNodeRAM2_generic_bank51 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(51),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(51)
              );

  u_CheckNodeRAM2_generic_bank52 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(52),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(52)
              );

  u_CheckNodeRAM2_generic_bank53 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(53),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(53)
              );

  u_CheckNodeRAM2_generic_bank54 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(54),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(54)
              );

  u_CheckNodeRAM2_generic_bank55 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(55),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(55)
              );

  u_CheckNodeRAM2_generic_bank56 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(56),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(56)
              );

  u_CheckNodeRAM2_generic_bank57 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(57),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(57)
              );

  u_CheckNodeRAM2_generic_bank58 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(58),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(58)
              );

  u_CheckNodeRAM2_generic_bank59 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(59),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(59)
              );

  u_CheckNodeRAM2_generic_bank60 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(60),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(60)
              );

  u_CheckNodeRAM2_generic_bank61 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(61),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(61)
              );

  u_CheckNodeRAM2_generic_bank62 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(62),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(62)
              );

  u_CheckNodeRAM2_generic_bank63 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(63),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(63)
              );

  u_CheckNodeRAM2_generic_bank64 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(64),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(64)
              );

  u_CheckNodeRAM2_generic_bank65 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(65),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(65)
              );

  u_CheckNodeRAM2_generic_bank66 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(66),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(66)
              );

  u_CheckNodeRAM2_generic_bank67 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(67),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(67)
              );

  u_CheckNodeRAM2_generic_bank68 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(68),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(68)
              );

  u_CheckNodeRAM2_generic_bank69 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(69),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(69)
              );

  u_CheckNodeRAM2_generic_bank70 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(70),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(70)
              );

  u_CheckNodeRAM2_generic_bank71 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(71),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(71)
              );

  u_CheckNodeRAM2_generic_bank72 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(72),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(72)
              );

  u_CheckNodeRAM2_generic_bank73 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(73),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(73)
              );

  u_CheckNodeRAM2_generic_bank74 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(74),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(74)
              );

  u_CheckNodeRAM2_generic_bank75 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(75),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(75)
              );

  u_CheckNodeRAM2_generic_bank76 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(76),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(76)
              );

  u_CheckNodeRAM2_generic_bank77 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(77),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(77)
              );

  u_CheckNodeRAM2_generic_bank78 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(78),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(78)
              );

  u_CheckNodeRAM2_generic_bank79 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 4
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp2(79),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp2Out_tmp(79)
              );

  u_CheckNodeRAM3_generic_bank0 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(0),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(0)
              );

  u_CheckNodeRAM3_generic_bank1 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(1),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(1)
              );

  u_CheckNodeRAM3_generic_bank2 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(2),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(2)
              );

  u_CheckNodeRAM3_generic_bank3 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(3),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(3)
              );

  u_CheckNodeRAM3_generic_bank4 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(4),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(4)
              );

  u_CheckNodeRAM3_generic_bank5 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(5),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(5)
              );

  u_CheckNodeRAM3_generic_bank6 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(6),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(6)
              );

  u_CheckNodeRAM3_generic_bank7 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(7),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(7)
              );

  u_CheckNodeRAM3_generic_bank8 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(8),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(8)
              );

  u_CheckNodeRAM3_generic_bank9 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(9),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(9)
              );

  u_CheckNodeRAM3_generic_bank10 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(10),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(10)
              );

  u_CheckNodeRAM3_generic_bank11 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(11),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(11)
              );

  u_CheckNodeRAM3_generic_bank12 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(12),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(12)
              );

  u_CheckNodeRAM3_generic_bank13 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(13),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(13)
              );

  u_CheckNodeRAM3_generic_bank14 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(14),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(14)
              );

  u_CheckNodeRAM3_generic_bank15 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(15),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(15)
              );

  u_CheckNodeRAM3_generic_bank16 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(16),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(16)
              );

  u_CheckNodeRAM3_generic_bank17 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(17),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(17)
              );

  u_CheckNodeRAM3_generic_bank18 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(18),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(18)
              );

  u_CheckNodeRAM3_generic_bank19 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(19),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(19)
              );

  u_CheckNodeRAM3_generic_bank20 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(20),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(20)
              );

  u_CheckNodeRAM3_generic_bank21 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(21),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(21)
              );

  u_CheckNodeRAM3_generic_bank22 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(22),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(22)
              );

  u_CheckNodeRAM3_generic_bank23 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(23),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(23)
              );

  u_CheckNodeRAM3_generic_bank24 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(24),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(24)
              );

  u_CheckNodeRAM3_generic_bank25 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(25),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(25)
              );

  u_CheckNodeRAM3_generic_bank26 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(26),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(26)
              );

  u_CheckNodeRAM3_generic_bank27 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(27),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(27)
              );

  u_CheckNodeRAM3_generic_bank28 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(28),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(28)
              );

  u_CheckNodeRAM3_generic_bank29 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(29),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(29)
              );

  u_CheckNodeRAM3_generic_bank30 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(30),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(30)
              );

  u_CheckNodeRAM3_generic_bank31 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(31),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(31)
              );

  u_CheckNodeRAM3_generic_bank32 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(32),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(32)
              );

  u_CheckNodeRAM3_generic_bank33 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(33),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(33)
              );

  u_CheckNodeRAM3_generic_bank34 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(34),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(34)
              );

  u_CheckNodeRAM3_generic_bank35 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(35),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(35)
              );

  u_CheckNodeRAM3_generic_bank36 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(36),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(36)
              );

  u_CheckNodeRAM3_generic_bank37 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(37),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(37)
              );

  u_CheckNodeRAM3_generic_bank38 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(38),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(38)
              );

  u_CheckNodeRAM3_generic_bank39 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(39),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(39)
              );

  u_CheckNodeRAM3_generic_bank40 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(40),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(40)
              );

  u_CheckNodeRAM3_generic_bank41 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(41),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(41)
              );

  u_CheckNodeRAM3_generic_bank42 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(42),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(42)
              );

  u_CheckNodeRAM3_generic_bank43 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(43),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(43)
              );

  u_CheckNodeRAM3_generic_bank44 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(44),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(44)
              );

  u_CheckNodeRAM3_generic_bank45 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(45),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(45)
              );

  u_CheckNodeRAM3_generic_bank46 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(46),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(46)
              );

  u_CheckNodeRAM3_generic_bank47 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(47),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(47)
              );

  u_CheckNodeRAM3_generic_bank48 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(48),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(48)
              );

  u_CheckNodeRAM3_generic_bank49 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(49),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(49)
              );

  u_CheckNodeRAM3_generic_bank50 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(50),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(50)
              );

  u_CheckNodeRAM3_generic_bank51 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(51),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(51)
              );

  u_CheckNodeRAM3_generic_bank52 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(52),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(52)
              );

  u_CheckNodeRAM3_generic_bank53 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(53),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(53)
              );

  u_CheckNodeRAM3_generic_bank54 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(54),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(54)
              );

  u_CheckNodeRAM3_generic_bank55 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(55),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(55)
              );

  u_CheckNodeRAM3_generic_bank56 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(56),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(56)
              );

  u_CheckNodeRAM3_generic_bank57 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(57),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(57)
              );

  u_CheckNodeRAM3_generic_bank58 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(58),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(58)
              );

  u_CheckNodeRAM3_generic_bank59 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(59),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(59)
              );

  u_CheckNodeRAM3_generic_bank60 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(60),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(60)
              );

  u_CheckNodeRAM3_generic_bank61 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(61),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(61)
              );

  u_CheckNodeRAM3_generic_bank62 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(62),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(62)
              );

  u_CheckNodeRAM3_generic_bank63 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(63),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(63)
              );

  u_CheckNodeRAM3_generic_bank64 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(64),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(64)
              );

  u_CheckNodeRAM3_generic_bank65 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(65),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(65)
              );

  u_CheckNodeRAM3_generic_bank66 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(66),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(66)
              );

  u_CheckNodeRAM3_generic_bank67 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(67),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(67)
              );

  u_CheckNodeRAM3_generic_bank68 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(68),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(68)
              );

  u_CheckNodeRAM3_generic_bank69 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(69),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(69)
              );

  u_CheckNodeRAM3_generic_bank70 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(70),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(70)
              );

  u_CheckNodeRAM3_generic_bank71 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(71),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(71)
              );

  u_CheckNodeRAM3_generic_bank72 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(72),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(72)
              );

  u_CheckNodeRAM3_generic_bank73 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(73),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(73)
              );

  u_CheckNodeRAM3_generic_bank74 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(74),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(74)
              );

  u_CheckNodeRAM3_generic_bank75 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(75),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(75)
              );

  u_CheckNodeRAM3_generic_bank76 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(76),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(76)
              );

  u_CheckNodeRAM3_generic_bank77 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(77),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(77)
              );

  u_CheckNodeRAM3_generic_bank78 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(78),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(78)
              );

  u_CheckNodeRAM3_generic_bank79 : SimpleDualPortRAM_generic
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 6
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => bdecomp3(79),
              wr_addr => countlayer,
              wr_en => bvalid,  -- ufix1
              rd_addr => countlayer,
              dout => bdecomp3Out_tmp(79)
              );




  valid_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      bvalidOut <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        bvalidOut <= enbread;
      END IF;
    END IF;
  END PROCESS valid_process;


  bdecomp1Out <= bdecomp1Out_tmp;

  bdecomp2Out <= bdecomp2Out_tmp;

  bdecomp3Out <= bdecomp3Out_tmp;

END rtl;

