[
    {
        "age": null,
        "album": "",
        "author": "/u/Remarkable_Art4863",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-10T17:18:06.980646+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-10T16:32:21+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi,<br/> I tried profiling a simple MAC operation using both RISC-V Vector (RVV) intrinsics and plain C code. Surprisingly, the C version performs better, even though the intrinsics code processes 16 operations at a time. Could you help us understand if I might be doing something wrong? I have included the code we&#39;re using.</p> <p>Toolchain use for Cross-Compilation: Xuantie-900-gcc-linux-6.6.0-glibc-x86_64-V3.0.2-20250410<br/> Available on: <a href=\"https://www.xrvm.cn/community/download?id=4433353576298909696\">https://www.xrvm.cn/community/download?id=4433353576298909696</a></p> <p> </p> <p>Code Ran on Sipeed board with below configuration:<br/> Linux version 5.10.113+ (ubuntu@ubuntu-2204-buildserver) (riscv64-unknown-linux-gnu-gcc (Xuantie-900 linux-5.10.4 glibc gcc Toolchain V2.6.1 B-20220906) 10.2.0, GNU ld (GNU Binutils) 2.35) #1 SMP PREEMPT Wed Dec 20 08:25:29 UTC 2023<br/> processor : 0<br/> hart : 0<br/> isa : rv64imafdcvsu<br/> mmu : sv3",
        "id": 3133880,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lwh94n/riscv_vs_c_code_comparison_for_simple_multiply",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V vs C Code Comparison for Simple Multiply and Accumulate (MAC) Operation",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Emerson_Wallace_9272",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-10T14:02:43.839912+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-10T13:34:22+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>On x86 we have CPUID instruction, which can be executed from userland. There is also information in /proc/cpuinfo. And buch of flags that elf-loader takes from kernel and makes available to the program through getauxval().</p> <p>But all those seem combersome and incomplete to CPUID.</p> <p>Although ARM and RISC-V might have better, less patched,insane adnclutterd mechanism with less historical burden, it doesn&#39;t matter if user can&#39;t reach them.</p> <p>Since they are implemented in control registers, is there any mechanism that one could use to access them from userland ?\\ Something like x86&#39;s /dev/msr file perhaps?</p> <p>I understand there are security considerations, but those could be solved in kernel, perhaps with allowing the user to select what (register and which bits - pre register mask) could be read and written etc.</p> <p>AI says that Google ahs added just that for ARM on Android. But on Linux there seems to be nothing...</p> <",
        "id": 3131991,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lwcv81/riscv_on_linux_cpuid_hw_detection_from_userland",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V on Linux /CPUID -HW detection from userland - how ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Emerson_Wallace_9272",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-10T14:02:43.517353+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-10T13:13:45+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Anything new on the horizon that could compare favourably with RasPi5 or better ? AI says that SiFive Premier P550 is close to RasPi5, but that&#39;s pretty low bar. Other AI suggestions are to wait for StarFive JH8100 or T-Head TH1520 successors. </p> <p>First option is to be presented by the ond of the year, other is later. Everything else that AI comes out with is in the cloud of distant uncertainty.</p> <p>Anyone here with a better idea ?</p> <p>Also I hear that first RISCV models that implement RVA23 spec are yet to come out - nothing at present really satisfies that and RVA23 is the first thing that standardizes most things that people expect from a CPU (vector unit etc).</p> <p>I&#39;d like to get RISC-V to be able to prepare for what&#39;s coming, before it makes a bang, but that seems pointless with a HW that lacks crucial features.\ud83d\ude44</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Emerson_Wallace_9272\"> ",
        "id": 3131990,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lwcern/any_news_on_upcoming_higherend_riscv_machines",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Any news on upcoming higher-end RISC-V machines ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/superkoning",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-10T09:42:00.521823+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-10T08:50:00+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1lw7s40/spacemit_space_mit/\"> <img src=\"https://preview.redd.it/uo1yq8g5f0cf1.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=5c3b96cda3d2e25af540b8f84eb6003e78ec3c99\" alt=\"SpacemiT / Space MIT\" title=\"SpacemiT / Space MIT\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>I&#39;m very happy with my Banana Pi BPI-F3 with SpacemiT K1. I do wonder about the meaning of &quot;SpacemiT&quot;, including its capitalisation.</p> <p>And then I thought: &quot;SPACE MIT&quot; ... and made a T-shirt. So ... I made a thing! Now I can show I&#39;m a fan of SpacemiT / SPACE MIT. ;-)</p> <p>... of course not to be confused with Massachusetts Institute of Technology</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/superkoning\"> /u/superkoning </a> <br/> <span><a href=\"https://i.redd.it/uo1yq8g5f0cf1.png\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lw7s40/spacem",
        "id": 3130016,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lw7s40/spacemit_space_mit",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/uo1yq8g5f0cf1.png?width=640&crop=smart&auto=webp&s=5c3b96cda3d2e25af540b8f84eb6003e78ec3c99",
        "title": "SpacemiT / Space MIT",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/IOnlyEatFermions",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-10T05:21:59.774251+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-10T05:01:08+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/IOnlyEatFermions\"> /u/IOnlyEatFermions </a> <br/> <span><a href=\"https://www.eetimes.com/ai-startup-esperanto-winds-down-silicon-business/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lw49wh/ai_startup_esperanto_winds_down_silicon_business/\">[comments]</a></span>",
        "id": 3128776,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lw49wh/ai_startup_esperanto_winds_down_silicon_business",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "AI Startup Esperanto Winds Down Silicon Business",
        "vote": 0
    }
]