/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo IS driver
 *
 * Copyright (c) 2024 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef PABLO_CSI_LINK_V5_3_H
#define PABLO_CSI_LINK_V5_3_H

#include "pablo-phy-reg_v3.h"

/*
 * COMBO 3EA, DPHY(2 + 2) 1EA
 * PHY upt to 5 CSI link
 */


#define S0_CMN_OFS 0x1080

#define S0C_OFS 0x1200
#define S0D0_OFS 0x1400
#define S0D1_OFS 0x1500
#define S0D2_OFS 0x1600
#define S0D3_OFS 0x1700

#define S0D0_CAL_OFS 0x1800
#define S0D1_CAL_OFS 0x1900
#define S0D2_CAL_OFS 0x1A00

#define S1_CMN_OFS 0x3080

#define S1C_OFS 0x3200
#define S1D0_OFS 0x3400
#define S1D1_OFS 0x3500
#define S1D2_OFS 0x3600
#define S1D3_OFS 0x3700

#define S1D0_CAL_OFS 0x3800
#define S1D1_CAL_OFS 0x3900
#define S1D2_CAL_OFS 0x3A00

#define S2_CMN_OFS 0x5080

#define S2C_OFS 0x5200
#define S2D0_OFS 0x5400
#define S2D1_OFS 0x5500
#define S2D2_OFS 0x5600
#define S2D3_OFS 0x5700

#define S2D0_CAL_OFS 0x5800
#define S2D1_CAL_OFS 0x5900
#define S2D2_CAL_OFS 0x5A00

#define S3_CMN_OFS 0x7080

#define S3C_OFS 0x7200
#define S3D0_OFS 0x7400
#define S3D1_OFS 0x7500
#define S3D2_OFS 0x7600
#define S3D3_OFS 0x7700

#define S4_CMN_OFS S3_CMN_OFS

#define S4C_OFS 0x7300
#define S4D0_OFS 0x7600
#define S4D1_OFS 0x7700

static const struct is_reg phy_regs[][PHY_REG_CNT] = {
	/* Slave 0 / COMBO / 4lane */
	{
		/* SCMN */
		{ S0_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON_VERSION, "DCPHY_SLAVE_COMMON_VERSION" },
		{ S0_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON_CONFIG, "DCPHY_SLAVE_COMMON_CONFIG" },
		{ S0_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON1_CONFIG, "DCPHY_SLAVE_COMMON1_CONFIG" },
		/* SC */
		{ S0C_OFS + PHY_R_SC_ANA_CON0, "DPHY_S0C_ANA_CON0" },
		{ S0C_OFS + PHY_R_SC_ANA_CON1, "DPHY_S0C_ANA_CON1" },
		{ S0C_OFS + PHY_R_SC_ANA_CON2, "DPHY_S0C_ANA_CON2" },
		{ S0C_OFS + PHY_R_SC_ANA_CON3, "DPHY_S0C_ANA_CON3" },
		{ S0C_OFS + PHY_R_SC_CLK_MISS_MON0, "DPHY_S0C_CLK_MISS_MON0" },
		{ S0C_OFS + PHY_R_SC_TIME_CON0, "DPHY_S0C_TIME_CON0" },
		{ S0C_OFS + PHY_R_SC_TEST_CON0, "DPHY_S0C_TEST_CON0" },
		{ S0C_OFS + PHY_R_SC_DEBUG0, "DPHY_S0C_DEBUG0" },
		{ S0C_OFS + PHY_R_SC_PPI_STAT0, "DPHY_S0C_PPI_STAT0" },
		{ S0C_OFS + PHY_R_SC_ADI_STAT0, "DPHY_S0C_ADI_STAT0" },

		/* SD */
		{ S0D0_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S0D0_ANA_CON0" },
		{ S0D0_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S0D0_ANA_CON1" },
		{ S0D0_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S0D0_ANA_CON2" },
		{ S0D0_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S0D0_ANA_CON3" },
		{ S0D0_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S0D0_ANA_CON4" },
		{ S0D0_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S0D0_ANA_CON5" },
		{ S0D0_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S0D0_DPHY_CAL_MON0" },
		{ S0D0_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S0D0_SERDES_CTRL_DPHY0" },
		{ S0D0_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S0D0_SERDES_CTRL_CPHY0" },
		{ S0D0_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S0D0_DEC_CTRL_DCPHY0" },
		{ S0D0_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S0D0_BIST_CTRL0" },
		{ S0D0_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S0D0_BIST_CTRL1" },
		{ S0D0_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S0D0_BIST_CTRL2" },
		{ S0D0_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S0D0_BIST_CTRL3" },
		{ S0D0_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S0D0_BIST_STATUS" },
		{ S0D0_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S0D0_TIME_CON0" },
		{ S0D0_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S0D0_CRC_CON0" },
		{ S0D0_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S0D0_CRC_DBG0" },
		{ S0D0_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S0D0_TIME_CON1" },
		{ S0D0_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S0D0_TEST_CON0" },
		{ S0D0_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S0D0_TEST_CON1" },
		{ S0D0_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S0D0_TEST_CON2" },
		{ S0D0_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S0D0_TEST_CON3" },
		{ S0D0_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S0D0_TEST_CON4" },
		{ S0D0_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S0D0_PKT_MON0" },
		{ S0D0_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S0D0_PKT_STAT0" },
		{ S0D0_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S0D0_PKT_STAT1" },
		{ S0D0_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S0D0_PKT_STAT2" },
		{ S0D0_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S0D0_PKT_STAT3" },
		{ S0D0_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S0D0_PKT_STAT4" },
		{ S0D0_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S0D0_DPHY_DBG_STAT0" },
		{ S0D0_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S0D0_DPHY_PPI_STAT0" },
		{ S0D0_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S0D0_DPHY_ADI_STAT0" },
		{ S0D0_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S0D0_DPHY_TEST_STAT0" },
		{ S0D0_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S0D0_CPHY_DEBUG0" },
		{ S0D0_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S0D0_CPHY_PPI_STAT0" },
		{ S0D0_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S0D0_CPHY_ADI_STAT0" },
		{ S0D0_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S0D0_CPHY_TEST_STAT0" },
		{ S0D1_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S0D1_ANA_CON0" },
		{ S0D1_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S0D1_ANA_CON1" },
		{ S0D1_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S0D1_ANA_CON2" },
		{ S0D1_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S0D1_ANA_CON3" },
		{ S0D1_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S0D1_ANA_CON4" },
		{ S0D1_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S0D1_ANA_CON5" },
		{ S0D1_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S0D1_DPHY_CAL_MON0" },
		{ S0D1_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S0D1_SERDES_CTRL_DPHY0" },
		{ S0D1_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S0D1_SERDES_CTRL_CPHY0" },
		{ S0D1_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S0D1_DEC_CTRL_DCPHY0" },
		{ S0D1_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S0D1_BIST_CTRL0" },
		{ S0D1_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S0D1_BIST_CTRL1" },
		{ S0D1_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S0D1_BIST_CTRL2" },
		{ S0D1_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S0D1_BIST_CTRL3" },
		{ S0D1_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S0D1_BIST_STATUS" },
		{ S0D1_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S0D1_TIME_CON0" },
		{ S0D1_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S0D1_CRC_CON0" },
		{ S0D1_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S0D1_CRC_DBG0" },
		{ S0D1_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S0D1_TIME_CON1" },
		{ S0D1_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S0D1_TEST_CON0" },
		{ S0D1_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S0D1_TEST_CON1" },
		{ S0D1_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S0D1_TEST_CON2" },
		{ S0D1_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S0D1_TEST_CON3" },
		{ S0D1_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S0D1_TEST_CON4" },
		{ S0D1_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S0D1_PKT_MON0" },
		{ S0D1_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S0D1_PKT_STAT0" },
		{ S0D1_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S0D1_PKT_STAT1" },
		{ S0D1_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S0D1_PKT_STAT2" },
		{ S0D1_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S0D1_PKT_STAT3" },
		{ S0D1_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S0D1_PKT_STAT4" },
		{ S0D1_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S0D1_DPHY_DBG_STAT0" },
		{ S0D1_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S0D1_DPHY_PPI_STAT0" },
		{ S0D1_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S0D1_DPHY_ADI_STAT0" },
		{ S0D1_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S0D1_DPHY_TEST_STAT0" },
		{ S0D1_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S0D1_CPHY_DEBUG0" },
		{ S0D1_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S0D1_CPHY_PPI_STAT0" },
		{ S0D1_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S0D1_CPHY_ADI_STAT0" },
		{ S0D1_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S0D1_CPHY_TEST_STAT0" },
		{ S0D2_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S0D2_ANA_CON0" },
		{ S0D2_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S0D2_ANA_CON1" },
		{ S0D2_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S0D2_ANA_CON2" },
		{ S0D2_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S0D2_ANA_CON3" },
		{ S0D2_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S0D2_ANA_CON4" },
		{ S0D2_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S0D2_ANA_CON5" },
		{ S0D2_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S0D2_DPHY_CAL_MON0" },
		{ S0D2_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S0D2_SERDES_CTRL_DPHY0" },
		{ S0D2_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S0D2_SERDES_CTRL_CPHY0" },
		{ S0D2_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S0D2_DEC_CTRL_DCPHY0" },
		{ S0D2_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S0D2_BIST_CTRL0" },
		{ S0D2_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S0D2_BIST_CTRL1" },
		{ S0D2_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S0D2_BIST_CTRL2" },
		{ S0D2_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S0D2_BIST_CTRL3" },
		{ S0D2_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S0D2_BIST_STATUS" },
		{ S0D2_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S0D2_TIME_CON0" },
		{ S0D2_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S0D2_CRC_CON0" },
		{ S0D2_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S0D2_CRC_DBG0" },
		{ S0D2_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S0D2_TIME_CON1" },
		{ S0D2_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S0D2_TEST_CON0" },
		{ S0D2_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S0D2_TEST_CON1" },
		{ S0D2_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S0D2_TEST_CON2" },
		{ S0D2_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S0D2_TEST_CON3" },
		{ S0D2_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S0D2_TEST_CON4" },
		{ S0D2_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S0D2_PKT_MON0" },
		{ S0D2_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S0D2_PKT_STAT0" },
		{ S0D2_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S0D2_PKT_STAT1" },
		{ S0D2_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S0D2_PKT_STAT2" },
		{ S0D2_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S0D2_PKT_STAT3" },
		{ S0D2_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S0D2_PKT_STAT4" },
		{ S0D2_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S0D2_DPHY_DBG_STAT0" },
		{ S0D2_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S0D2_DPHY_PPI_STAT0" },
		{ S0D2_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S0D2_DPHY_ADI_STAT0" },
		{ S0D2_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S0D2_DPHY_TEST_STAT0" },
		{ S0D2_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S0D2_CPHY_DEBUG0" },
		{ S0D2_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S0D2_CPHY_PPI_STAT0" },
		{ S0D2_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S0D2_CPHY_ADI_STAT0" },
		{ S0D2_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S0D2_CPHY_TEST_STAT0" },
		{ S0D3_OFS + PHY_R_SD_ANA_CON0, "DPHY_S0D3_ANA_CON0" },
		{ S0D3_OFS + PHY_R_SD_ANA_CON1, "DPHY_S0D3_ANA_CON1" },
		{ S0D3_OFS + PHY_R_SD_ANA_CON2, "DPHY_S0D3_ANA_CON2" },
		{ S0D3_OFS + PHY_R_SD_ANA_CON3, "DPHY_S0D3_ANA_CON3" },
		{ S0D3_OFS + PHY_R_SD_ANA_CON4, "DPHY_S0D3_ANA_CON4" },
		{ S0D3_OFS + PHY_R_SD_ANA_CON5, "DPHY_S0D3_ANA_CON5" },
		{ S0D3_OFS + PHY_R_SD_DPHY_CAL_MON0, "DPHY_S0D3_DPHY_CAL_MON0" },
		{ S0D3_OFS + PHY_R_SD_SERDES_CTRL_DPHY0, "DPHY_S0D3_SERDES_CTRL_DPHY0" },
		{ S0D3_OFS + PHY_R_SD_DEC_CTRL_DCPHY0, "DPHY_S0D3_DEC_CTRL_DCPHY0" },
		{ S0D3_OFS + PHY_R_SD_BIST_CTRL0, "DPHY_S0D3_BIST_CTRL0" },
		{ S0D3_OFS + PHY_R_SD_BIST_CTRL1, "DPHY_S0D3_BIST_CTRL1" },
		{ S0D3_OFS + PHY_R_SD_BIST_CTRL2, "DPHY_S0D3_BIST_CTRL2" },
		{ S0D3_OFS + PHY_R_SD_BIST_CTRL3, "DPHY_S0D3_BIST_CTRL3" },
		{ S0D3_OFS + PHY_R_SD_BIST_STATUS, "DPHY_S0D3_BIST_STATUS" },
		{ S0D3_OFS + PHY_R_SD_TIME_CON0, "DPHY_S0D3_TIME_CON0" },
		{ S0D3_OFS + PHY_R_SD_CRC_CON0, "DPHY_S0D3_CRC_CON0" },
		{ S0D3_OFS + PHY_R_SD_CRC_DBG0, "DPHY_S0D3_CRC_DBG0" },
		{ S0D3_OFS + PHY_R_SD_TIME_CON1, "DPHY_S0D3_TIME_CON1" },
		{ S0D3_OFS + PHY_R_SD_TEST_CON0, "DPHY_S0D3_TEST_CON0" },
		{ S0D3_OFS + PHY_R_SD_TEST_CON1, "DPHY_S0D3_TEST_CON1" },
		{ S0D3_OFS + PHY_R_SD_TEST_CON2, "DPHY_S0D3_TEST_CON2" },
		{ S0D3_OFS + PHY_R_SD_TEST_CON3, "DPHY_S0D3_TEST_CON3" },
		{ S0D3_OFS + PHY_R_SD_TEST_CON4, "DPHY_S0D3_TEST_CON4" },
		{ S0D3_OFS + PHY_R_SD_PKT_MON0, "DPHY_S0D3_PKT_MON0" },
		{ S0D3_OFS + PHY_R_SD_PKT_STAT0, "DPHY_S0D3_PKT_STAT0" },
		{ S0D3_OFS + PHY_R_SD_PKT_STAT1, "DPHY_S0D3_PKT_STAT1" },
		{ S0D3_OFS + PHY_R_SD_PKT_STAT2, "DPHY_S0D3_PKT_STAT2" },
		{ S0D3_OFS + PHY_R_SD_PKT_STAT3, "DPHY_S0D3_PKT_STAT3" },
		{ S0D3_OFS + PHY_R_SD_PKT_STAT4, "DPHY_S0D3_PKT_STAT4" },
		{ S0D3_OFS + PHY_R_SD_DPHY_DBG_STAT0, "DPHY_S0D3_DPHY_DBG_STAT0" },
		{ S0D3_OFS + PHY_R_SD_DPHY_PPI_STAT0, "DPHY_S0D3_DPHY_PPI_STAT0" },
		{ S0D3_OFS + PHY_R_SD_DPHY_ADI_STAT0, "DPHY_S0D3_DPHY_ADI_STAT0" },
		{ S0D3_OFS + PHY_R_SD_DPHY_TEST_STAT0, "DPHY_S0D3_DPHY_TEST_STAT0" },
	},
	/* Slave 1 / COMBO / 4lane */
	{
		/* SCMN */
		{ S1_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON_VERSION, "DCPHY_SLAVE_COMMON_VERSION" },
		{ S1_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON_CONFIG, "DCPHY_SLAVE_COMMON_CONFIG" },
		{ S1_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON1_CONFIG, "DCPHY_SLAVE_COMMON1_CONFIG" },
		/* SC */
		{ S1C_OFS + PHY_R_SC_ANA_CON0, "DPHY_S1C_ANA_CON0" },
		{ S1C_OFS + PHY_R_SC_ANA_CON1, "DPHY_S1C_ANA_CON1" },
		{ S1C_OFS + PHY_R_SC_ANA_CON2, "DPHY_S1C_ANA_CON2" },
		{ S1C_OFS + PHY_R_SC_ANA_CON3, "DPHY_S1C_ANA_CON3" },
		{ S1C_OFS + PHY_R_SC_CLK_MISS_MON0, "DPHY_S1C_CLK_MISS_MON0" },
		{ S1C_OFS + PHY_R_SC_TIME_CON0, "DPHY_S1C_TIME_CON0" },
		{ S1C_OFS + PHY_R_SC_TEST_CON0, "DPHY_S1C_TEST_CON0" },
		{ S1C_OFS + PHY_R_SC_DEBUG0, "DPHY_S1C_DEBUG0" },
		{ S1C_OFS + PHY_R_SC_PPI_STAT0, "DPHY_S1C_PPI_STAT0" },
		{ S1C_OFS + PHY_R_SC_ADI_STAT0, "DPHY_S1C_ADI_STAT0" },

		/* SD */
		{ S1D0_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S1D0_ANA_CON0" },
		{ S1D0_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S1D0_ANA_CON1" },
		{ S1D0_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S1D0_ANA_CON2" },
		{ S1D0_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S1D0_ANA_CON3" },
		{ S1D0_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S1D0_ANA_CON4" },
		{ S1D0_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S1D0_ANA_CON5" },
		{ S1D0_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S1D0_DPHY_CAL_MON0" },
		{ S1D0_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S1D0_SERDES_CTRL_DPHY0" },
		{ S1D0_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S1D0_SERDES_CTRL_CPHY0" },
		{ S1D0_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S1D0_DEC_CTRL_DCPHY0" },
		{ S1D0_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S1D0_BIST_CTRL0" },
		{ S1D0_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S1D0_BIST_CTRL1" },
		{ S1D0_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S1D0_BIST_CTRL2" },
		{ S1D0_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S1D0_BIST_CTRL3" },
		{ S1D0_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S1D0_BIST_STATUS" },
		{ S1D0_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S1D0_TIME_CON0" },
		{ S1D0_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S1D0_CRC_CON0" },
		{ S1D0_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S1D0_CRC_DBG0" },
		{ S1D0_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S1D0_TIME_CON1" },
		{ S1D0_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S1D0_TEST_CON0" },
		{ S1D0_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S1D0_TEST_CON1" },
		{ S1D0_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S1D0_TEST_CON2" },
		{ S1D0_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S1D0_TEST_CON3" },
		{ S1D0_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S1D0_TEST_CON4" },
		{ S1D0_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S1D0_PKT_MON0" },
		{ S1D0_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S1D0_PKT_STAT0" },
		{ S1D0_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S1D0_PKT_STAT1" },
		{ S1D0_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S1D0_PKT_STAT2" },
		{ S1D0_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S1D0_PKT_STAT3" },
		{ S1D0_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S1D0_PKT_STAT4" },
		{ S1D0_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S1D0_DPHY_DBG_STAT0" },
		{ S1D0_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S1D0_DPHY_PPI_STAT0" },
		{ S1D0_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S1D0_DPHY_ADI_STAT0" },
		{ S1D0_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S1D0_DPHY_TEST_STAT0" },
		{ S1D0_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S1D0_CPHY_DEBUG0" },
		{ S1D0_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S1D0_CPHY_PPI_STAT0" },
		{ S1D0_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S1D0_CPHY_ADI_STAT0" },
		{ S1D0_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S1D0_CPHY_TEST_STAT0" },
		{ S1D1_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S1D1_ANA_CON0" },
		{ S1D1_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S1D1_ANA_CON1" },
		{ S1D1_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S1D1_ANA_CON2" },
		{ S1D1_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S1D1_ANA_CON3" },
		{ S1D1_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S1D1_ANA_CON4" },
		{ S1D1_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S1D1_ANA_CON5" },
		{ S1D1_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S1D1_DPHY_CAL_MON0" },
		{ S1D1_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S1D1_SERDES_CTRL_DPHY0" },
		{ S1D1_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S1D1_SERDES_CTRL_CPHY0" },
		{ S1D1_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S1D1_DEC_CTRL_DCPHY0" },
		{ S1D1_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S1D1_BIST_CTRL0" },
		{ S1D1_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S1D1_BIST_CTRL1" },
		{ S1D1_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S1D1_BIST_CTRL2" },
		{ S1D1_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S1D1_BIST_CTRL3" },
		{ S1D1_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S1D1_BIST_STATUS" },
		{ S1D1_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S1D1_TIME_CON0" },
		{ S1D1_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S1D1_CRC_CON0" },
		{ S1D1_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S1D1_CRC_DBG0" },
		{ S1D1_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S1D1_TIME_CON1" },
		{ S1D1_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S1D1_TEST_CON0" },
		{ S1D1_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S1D1_TEST_CON1" },
		{ S1D1_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S1D1_TEST_CON2" },
		{ S1D1_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S1D1_TEST_CON3" },
		{ S1D1_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S1D1_TEST_CON4" },
		{ S1D1_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S1D1_PKT_MON0" },
		{ S1D1_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S1D1_PKT_STAT0" },
		{ S1D1_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S1D1_PKT_STAT1" },
		{ S1D1_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S1D1_PKT_STAT2" },
		{ S1D1_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S1D1_PKT_STAT3" },
		{ S1D1_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S1D1_PKT_STAT4" },
		{ S1D1_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S1D1_DPHY_DBG_STAT0" },
		{ S1D1_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S1D1_DPHY_PPI_STAT0" },
		{ S1D1_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S1D1_DPHY_ADI_STAT0" },
		{ S1D1_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S1D1_DPHY_TEST_STAT0" },
		{ S1D1_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S1D1_CPHY_DEBUG0" },
		{ S1D1_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S1D1_CPHY_PPI_STAT0" },
		{ S1D1_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S1D1_CPHY_ADI_STAT0" },
		{ S1D1_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S1D1_CPHY_TEST_STAT0" },
		{ S1D2_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S1D2_ANA_CON0" },
		{ S1D2_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S1D2_ANA_CON1" },
		{ S1D2_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S1D2_ANA_CON2" },
		{ S1D2_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S1D2_ANA_CON3" },
		{ S1D2_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S1D2_ANA_CON4" },
		{ S1D2_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S1D2_ANA_CON5" },
		{ S1D2_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S1D2_DPHY_CAL_MON0" },
		{ S1D2_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S1D2_SERDES_CTRL_DPHY0" },
		{ S1D2_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S1D2_SERDES_CTRL_CPHY0" },
		{ S1D2_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S1D2_DEC_CTRL_DCPHY0" },
		{ S1D2_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S1D2_BIST_CTRL0" },
		{ S1D2_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S1D2_BIST_CTRL1" },
		{ S1D2_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S1D2_BIST_CTRL2" },
		{ S1D2_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S1D2_BIST_CTRL3" },
		{ S1D2_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S1D2_BIST_STATUS" },
		{ S1D2_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S1D2_TIME_CON0" },
		{ S1D2_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S1D2_CRC_CON0" },
		{ S1D2_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S1D2_CRC_DBG0" },
		{ S1D2_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S1D2_TIME_CON1" },
		{ S1D2_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S1D2_TEST_CON0" },
		{ S1D2_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S1D2_TEST_CON1" },
		{ S1D2_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S1D2_TEST_CON2" },
		{ S1D2_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S1D2_TEST_CON3" },
		{ S1D2_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S1D2_TEST_CON4" },
		{ S1D2_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S1D2_PKT_MON0" },
		{ S1D2_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S1D2_PKT_STAT0" },
		{ S1D2_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S1D2_PKT_STAT1" },
		{ S1D2_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S1D2_PKT_STAT2" },
		{ S1D2_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S1D2_PKT_STAT3" },
		{ S1D2_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S1D2_PKT_STAT4" },
		{ S1D2_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S1D2_DPHY_DBG_STAT0" },
		{ S1D2_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S1D2_DPHY_PPI_STAT0" },
		{ S1D2_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S1D2_DPHY_ADI_STAT0" },
		{ S1D2_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S1D2_DPHY_TEST_STAT0" },
		{ S1D2_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S1D2_CPHY_DEBUG0" },
		{ S1D2_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S1D2_CPHY_PPI_STAT0" },
		{ S1D2_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S1D2_CPHY_ADI_STAT0" },
		{ S1D2_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S1D2_CPHY_TEST_STAT0" },
		{ S1D3_OFS + PHY_R_SD_ANA_CON0, "DPHY_S1D3_ANA_CON0" },
		{ S1D3_OFS + PHY_R_SD_ANA_CON1, "DPHY_S1D3_ANA_CON1" },
		{ S1D3_OFS + PHY_R_SD_ANA_CON2, "DPHY_S1D3_ANA_CON2" },
		{ S1D3_OFS + PHY_R_SD_ANA_CON3, "DPHY_S1D3_ANA_CON3" },
		{ S1D3_OFS + PHY_R_SD_ANA_CON4, "DPHY_S1D3_ANA_CON4" },
		{ S1D3_OFS + PHY_R_SD_ANA_CON5, "DPHY_S1D3_ANA_CON5" },
		{ S1D3_OFS + PHY_R_SD_DPHY_CAL_MON0, "DPHY_S1D3_DPHY_CAL_MON0" },
		{ S1D3_OFS + PHY_R_SD_SERDES_CTRL_DPHY0, "DPHY_S1D3_SERDES_CTRL_DPHY0" },
		{ S1D3_OFS + PHY_R_SD_DEC_CTRL_DCPHY0, "DPHY_S1D3_DEC_CTRL_DCPHY0" },
		{ S1D3_OFS + PHY_R_SD_BIST_CTRL0, "DPHY_S1D3_BIST_CTRL0" },
		{ S1D3_OFS + PHY_R_SD_BIST_CTRL1, "DPHY_S1D3_BIST_CTRL1" },
		{ S1D3_OFS + PHY_R_SD_BIST_CTRL2, "DPHY_S1D3_BIST_CTRL2" },
		{ S1D3_OFS + PHY_R_SD_BIST_CTRL3, "DPHY_S1D3_BIST_CTRL3" },
		{ S1D3_OFS + PHY_R_SD_BIST_STATUS, "DPHY_S1D3_BIST_STATUS" },
		{ S1D3_OFS + PHY_R_SD_TIME_CON0, "DPHY_S1D3_TIME_CON0" },
		{ S1D3_OFS + PHY_R_SD_CRC_CON0, "DPHY_S1D3_CRC_CON0" },
		{ S1D3_OFS + PHY_R_SD_CRC_DBG0, "DPHY_S1D3_CRC_DBG0" },
		{ S1D3_OFS + PHY_R_SD_TIME_CON1, "DPHY_S1D3_TIME_CON1" },
		{ S1D3_OFS + PHY_R_SD_TEST_CON0, "DPHY_S1D3_TEST_CON0" },
		{ S1D3_OFS + PHY_R_SD_TEST_CON1, "DPHY_S1D3_TEST_CON1" },
		{ S1D3_OFS + PHY_R_SD_TEST_CON2, "DPHY_S1D3_TEST_CON2" },
		{ S1D3_OFS + PHY_R_SD_TEST_CON3, "DPHY_S1D3_TEST_CON3" },
		{ S1D3_OFS + PHY_R_SD_TEST_CON4, "DPHY_S1D3_TEST_CON4" },
		{ S1D3_OFS + PHY_R_SD_PKT_MON0, "DPHY_S1D3_PKT_MON0" },
		{ S1D3_OFS + PHY_R_SD_PKT_STAT0, "DPHY_S1D3_PKT_STAT0" },
		{ S1D3_OFS + PHY_R_SD_PKT_STAT1, "DPHY_S1D3_PKT_STAT1" },
		{ S1D3_OFS + PHY_R_SD_PKT_STAT2, "DPHY_S1D3_PKT_STAT2" },
		{ S1D3_OFS + PHY_R_SD_PKT_STAT3, "DPHY_S1D3_PKT_STAT3" },
		{ S1D3_OFS + PHY_R_SD_PKT_STAT4, "DPHY_S1D3_PKT_STAT4" },
		{ S1D3_OFS + PHY_R_SD_DPHY_DBG_STAT0, "DPHY_S1D3_DPHY_DBG_STAT0" },
		{ S1D3_OFS + PHY_R_SD_DPHY_PPI_STAT0, "DPHY_S1D3_DPHY_PPI_STAT0" },
		{ S1D3_OFS + PHY_R_SD_DPHY_ADI_STAT0, "DPHY_S1D3_DPHY_ADI_STAT0" },
		{ S1D3_OFS + PHY_R_SD_DPHY_TEST_STAT0, "DPHY_S1D3_DPHY_TEST_STAT0" },
	},
	/* Slave 2 / COMBO / 4lane */
	{
		/* SCMN */
		{ S2_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON_VERSION, "DCPHY_SLAVE_COMMON_VERSION" },
		{ S2_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON_CONFIG, "DCPHY_SLAVE_COMMON_CONFIG" },
		{ S2_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON1_CONFIG, "DCPHY_SLAVE_COMMON1_CONFIG" },
		/* SC */
		{ S2C_OFS + PHY_R_SC_ANA_CON0, "DPHY_S2C_ANA_CON0" },
		{ S2C_OFS + PHY_R_SC_ANA_CON1, "DPHY_S2C_ANA_CON1" },
		{ S2C_OFS + PHY_R_SC_ANA_CON2, "DPHY_S2C_ANA_CON2" },
		{ S2C_OFS + PHY_R_SC_ANA_CON3, "DPHY_S2C_ANA_CON3" },
		{ S2C_OFS + PHY_R_SC_CLK_MISS_MON0, "DPHY_S2C_CLK_MISS_MON0" },
		{ S2C_OFS + PHY_R_SC_TIME_CON0, "DPHY_S2C_TIME_CON0" },
		{ S2C_OFS + PHY_R_SC_TEST_CON0, "DPHY_S2C_TEST_CON0" },
		{ S2C_OFS + PHY_R_SC_DEBUG0, "DPHY_S2C_DEBUG0" },
		{ S2C_OFS + PHY_R_SC_PPI_STAT0, "DPHY_S2C_PPI_STAT0" },
		{ S2C_OFS + PHY_R_SC_ADI_STAT0, "DPHY_S2C_ADI_STAT0" },

		/* SD */
		{ S2D0_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S2D0_ANA_CON0" },
		{ S2D0_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S2D0_ANA_CON1" },
		{ S2D0_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S2D0_ANA_CON2" },
		{ S2D0_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S2D0_ANA_CON3" },
		{ S2D0_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S2D0_ANA_CON4" },
		{ S2D0_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S2D0_ANA_CON5" },
		{ S2D0_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S2D0_DPHY_CAL_MON0" },
		{ S2D0_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S2D0_SERDES_CTRL_DPHY0" },
		{ S2D0_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S2D0_SERDES_CTRL_CPHY0" },
		{ S2D0_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S2D0_DEC_CTRL_DCPHY0" },
		{ S2D0_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S2D0_BIST_CTRL0" },
		{ S2D0_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S2D0_BIST_CTRL1" },
		{ S2D0_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S2D0_BIST_CTRL2" },
		{ S2D0_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S2D0_BIST_CTRL3" },
		{ S2D0_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S2D0_BIST_STATUS" },
		{ S2D0_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S2D0_TIME_CON0" },
		{ S2D0_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S2D0_CRC_CON0" },
		{ S2D0_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S2D0_CRC_DBG0" },
		{ S2D0_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S2D0_TIME_CON1" },
		{ S2D0_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S2D0_TEST_CON0" },
		{ S2D0_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S2D0_TEST_CON1" },
		{ S2D0_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S2D0_TEST_CON2" },
		{ S2D0_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S2D0_TEST_CON3" },
		{ S2D0_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S2D0_TEST_CON4" },
		{ S2D0_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S2D0_PKT_MON0" },
		{ S2D0_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S2D0_PKT_STAT0" },
		{ S2D0_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S2D0_PKT_STAT1" },
		{ S2D0_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S2D0_PKT_STAT2" },
		{ S2D0_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S2D0_PKT_STAT3" },
		{ S2D0_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S2D0_PKT_STAT4" },
		{ S2D0_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S2D0_DPHY_DBG_STAT0" },
		{ S2D0_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S2D0_DPHY_PPI_STAT0" },
		{ S2D0_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S2D0_DPHY_ADI_STAT0" },
		{ S2D0_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S2D0_DPHY_TEST_STAT0" },
		{ S2D0_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S2D0_CPHY_DEBUG0" },
		{ S2D0_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S2D0_CPHY_PPI_STAT0" },
		{ S2D0_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S2D0_CPHY_ADI_STAT0" },
		{ S2D0_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S2D0_CPHY_TEST_STAT0" },
		{ S2D1_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S2D1_ANA_CON0" },
		{ S2D1_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S2D1_ANA_CON1" },
		{ S2D1_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S2D1_ANA_CON2" },
		{ S2D1_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S2D1_ANA_CON3" },
		{ S2D1_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S2D1_ANA_CON4" },
		{ S2D1_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S2D1_ANA_CON5" },
		{ S2D1_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S2D1_DPHY_CAL_MON0" },
		{ S2D1_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S2D1_SERDES_CTRL_DPHY0" },
		{ S2D1_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S2D1_SERDES_CTRL_CPHY0" },
		{ S2D1_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S2D1_DEC_CTRL_DCPHY0" },
		{ S2D1_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S2D1_BIST_CTRL0" },
		{ S2D1_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S2D1_BIST_CTRL1" },
		{ S2D1_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S2D1_BIST_CTRL2" },
		{ S2D1_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S2D1_BIST_CTRL3" },
		{ S2D1_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S2D1_BIST_STATUS" },
		{ S2D1_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S2D1_TIME_CON0" },
		{ S2D1_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S2D1_CRC_CON0" },
		{ S2D1_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S2D1_CRC_DBG0" },
		{ S2D1_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S2D1_TIME_CON1" },
		{ S2D1_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S2D1_TEST_CON0" },
		{ S2D1_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S2D1_TEST_CON1" },
		{ S2D1_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S2D1_TEST_CON2" },
		{ S2D1_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S2D1_TEST_CON3" },
		{ S2D1_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S2D1_TEST_CON4" },
		{ S2D1_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S2D1_PKT_MON0" },
		{ S2D1_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S2D1_PKT_STAT0" },
		{ S2D1_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S2D1_PKT_STAT1" },
		{ S2D1_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S2D1_PKT_STAT2" },
		{ S2D1_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S2D1_PKT_STAT3" },
		{ S2D1_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S2D1_PKT_STAT4" },
		{ S2D1_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S2D1_DPHY_DBG_STAT0" },
		{ S2D1_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S2D1_DPHY_PPI_STAT0" },
		{ S2D1_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S2D1_DPHY_ADI_STAT0" },
		{ S2D1_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S2D1_DPHY_TEST_STAT0" },
		{ S2D1_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S2D1_CPHY_DEBUG0" },
		{ S2D1_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S2D1_CPHY_PPI_STAT0" },
		{ S2D1_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S2D1_CPHY_ADI_STAT0" },
		{ S2D1_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S2D1_CPHY_TEST_STAT0" },
		{ S2D2_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S2D2_ANA_CON0" },
		{ S2D2_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S2D2_ANA_CON1" },
		{ S2D2_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S2D2_ANA_CON2" },
		{ S2D2_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S2D2_ANA_CON3" },
		{ S2D2_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S2D2_ANA_CON4" },
		{ S2D2_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S2D2_ANA_CON5" },
		{ S2D2_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S2D2_DPHY_CAL_MON0" },
		{ S2D2_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S2D2_SERDES_CTRL_DPHY0" },
		{ S2D2_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S2D2_SERDES_CTRL_CPHY0" },
		{ S2D2_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S2D2_DEC_CTRL_DCPHY0" },
		{ S2D2_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S2D2_BIST_CTRL0" },
		{ S2D2_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S2D2_BIST_CTRL1" },
		{ S2D2_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S2D2_BIST_CTRL2" },
		{ S2D2_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S2D2_BIST_CTRL3" },
		{ S2D2_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S2D2_BIST_STATUS" },
		{ S2D2_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S2D2_TIME_CON0" },
		{ S2D2_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S2D2_CRC_CON0" },
		{ S2D2_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S2D2_CRC_DBG0" },
		{ S2D2_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S2D2_TIME_CON1" },
		{ S2D2_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S2D2_TEST_CON0" },
		{ S2D2_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S2D2_TEST_CON1" },
		{ S2D2_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S2D2_TEST_CON2" },
		{ S2D2_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S2D2_TEST_CON3" },
		{ S2D2_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S2D2_TEST_CON4" },
		{ S2D2_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S2D2_PKT_MON0" },
		{ S2D2_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S2D2_PKT_STAT0" },
		{ S2D2_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S2D2_PKT_STAT1" },
		{ S2D2_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S2D2_PKT_STAT2" },
		{ S2D2_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S2D2_PKT_STAT3" },
		{ S2D2_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S2D2_PKT_STAT4" },
		{ S2D2_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S2D2_DPHY_DBG_STAT0" },
		{ S2D2_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S2D2_DPHY_PPI_STAT0" },
		{ S2D2_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S2D2_DPHY_ADI_STAT0" },
		{ S2D2_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S2D2_DPHY_TEST_STAT0" },
		{ S2D2_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S2D2_CPHY_DEBUG0" },
		{ S2D2_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S2D2_CPHY_PPI_STAT0" },
		{ S2D2_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S2D2_CPHY_ADI_STAT0" },
		{ S2D2_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S2D2_CPHY_TEST_STAT0" },
		{ S2D3_OFS + PHY_R_SD_ANA_CON0, "DPHY_S2D3_ANA_CON0" },
		{ S2D3_OFS + PHY_R_SD_ANA_CON1, "DPHY_S2D3_ANA_CON1" },
		{ S2D3_OFS + PHY_R_SD_ANA_CON2, "DPHY_S2D3_ANA_CON2" },
		{ S2D3_OFS + PHY_R_SD_ANA_CON3, "DPHY_S2D3_ANA_CON3" },
		{ S2D3_OFS + PHY_R_SD_ANA_CON4, "DPHY_S2D3_ANA_CON4" },
		{ S2D3_OFS + PHY_R_SD_ANA_CON5, "DPHY_S2D3_ANA_CON5" },
		{ S2D3_OFS + PHY_R_SD_DPHY_CAL_MON0, "DPHY_S2D3_DPHY_CAL_MON0" },
		{ S2D3_OFS + PHY_R_SD_SERDES_CTRL_DPHY0, "DPHY_S2D3_SERDES_CTRL_DPHY0" },
		{ S2D3_OFS + PHY_R_SD_DEC_CTRL_DCPHY0, "DPHY_S2D3_DEC_CTRL_DCPHY0" },
		{ S2D3_OFS + PHY_R_SD_BIST_CTRL0, "DPHY_S2D3_BIST_CTRL0" },
		{ S2D3_OFS + PHY_R_SD_BIST_CTRL1, "DPHY_S2D3_BIST_CTRL1" },
		{ S2D3_OFS + PHY_R_SD_BIST_CTRL2, "DPHY_S2D3_BIST_CTRL2" },
		{ S2D3_OFS + PHY_R_SD_BIST_CTRL3, "DPHY_S2D3_BIST_CTRL3" },
		{ S2D3_OFS + PHY_R_SD_BIST_STATUS, "DPHY_S2D3_BIST_STATUS" },
		{ S2D3_OFS + PHY_R_SD_TIME_CON0, "DPHY_S2D3_TIME_CON0" },
		{ S2D3_OFS + PHY_R_SD_CRC_CON0, "DPHY_S2D3_CRC_CON0" },
		{ S2D3_OFS + PHY_R_SD_CRC_DBG0, "DPHY_S2D3_CRC_DBG0" },
		{ S2D3_OFS + PHY_R_SD_TIME_CON1, "DPHY_S2D3_TIME_CON1" },
		{ S2D3_OFS + PHY_R_SD_TEST_CON0, "DPHY_S2D3_TEST_CON0" },
		{ S2D3_OFS + PHY_R_SD_TEST_CON1, "DPHY_S2D3_TEST_CON1" },
		{ S2D3_OFS + PHY_R_SD_TEST_CON2, "DPHY_S2D3_TEST_CON2" },
		{ S2D3_OFS + PHY_R_SD_TEST_CON3, "DPHY_S2D3_TEST_CON3" },
		{ S2D3_OFS + PHY_R_SD_TEST_CON4, "DPHY_S2D3_TEST_CON4" },
		{ S2D3_OFS + PHY_R_SD_PKT_MON0, "DPHY_S2D3_PKT_MON0" },
		{ S2D3_OFS + PHY_R_SD_PKT_STAT0, "DPHY_S2D3_PKT_STAT0" },
		{ S2D3_OFS + PHY_R_SD_PKT_STAT1, "DPHY_S2D3_PKT_STAT1" },
		{ S2D3_OFS + PHY_R_SD_PKT_STAT2, "DPHY_S2D3_PKT_STAT2" },
		{ S2D3_OFS + PHY_R_SD_PKT_STAT3, "DPHY_S2D3_PKT_STAT3" },
		{ S2D3_OFS + PHY_R_SD_PKT_STAT4, "DPHY_S2D3_PKT_STAT4" },
		{ S2D3_OFS + PHY_R_SD_DPHY_DBG_STAT0, "DPHY_S2D3_DPHY_DBG_STAT0" },
		{ S2D3_OFS + PHY_R_SD_DPHY_PPI_STAT0, "DPHY_S2D3_DPHY_PPI_STAT0" },
		{ S2D3_OFS + PHY_R_SD_DPHY_ADI_STAT0, "DPHY_S2D3_DPHY_ADI_STAT0" },
		{ S2D3_OFS + PHY_R_SD_DPHY_TEST_STAT0, "DPHY_S2D3_DPHY_TEST_STAT0" },
	},
	/* Slave 3 / DPHY / 4lane */
	{
		/* SCMN */
		{ S3_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON_VERSION, "DCPHY_SLAVE_COMMON_VERSION" },
		{ S3_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON_CONFIG, "DCPHY_SLAVE_COMMON_CONFIG" },
		{ S3_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON1_CONFIG, "DCPHY_SLAVE_COMMON1_CONFIG" },
		/* S3C */
		{ S3C_OFS + PHY_R_SC_ANA_CON0, "DPHY_S3C_ANA_CON0" },
		{ S3C_OFS + PHY_R_SC_ANA_CON1, "DPHY_S3C_ANA_CON1" },
		{ S3C_OFS + PHY_R_SC_ANA_CON2, "DPHY_S3C_ANA_CON2" },
		{ S3C_OFS + PHY_R_SC_ANA_CON3, "DPHY_S3C_ANA_CON3" },
		{ S3C_OFS + PHY_R_SC_CLK_MISS_MON0, "DPHY_S3C_CLK_MISS_MON0" },
		{ S3C_OFS + PHY_R_SC_TIME_CON0, "DPHY_S3C_TIME_CON0" },
		{ S3C_OFS + PHY_R_SC_TEST_CON0, "DPHY_S3C_TEST_CON0" },
		{ S3C_OFS + PHY_R_SC_DEBUG0, "DPHY_S3C_DEBUG0" },
		{ S3C_OFS + PHY_R_SC_PPI_STAT0, "DPHY_S3C_PPI_STAT0" },
		{ S3C_OFS + PHY_R_SC_ADI_STAT0, "DPHY_S3C_ADI_STAT0" },
		/* S4C */
		{ S4C_OFS + PHY_R_SC_ANA_CON0, "DPHY_S4C_ANA_CON0" },
		{ S4C_OFS + PHY_R_SC_ANA_CON1, "DPHY_S4C_ANA_CON1" },
		{ S4C_OFS + PHY_R_SC_ANA_CON2, "DPHY_S4C_ANA_CON2" },
		{ S4C_OFS + PHY_R_SC_ANA_CON3, "DPHY_S4C_ANA_CON3" },
		{ S4C_OFS + PHY_R_SC_CLK_MISS_MON0, "DPHY_S4C_CLK_MISS_MON0" },
		{ S4C_OFS + PHY_R_SC_TIME_CON0, "DPHY_S4C_TIME_CON0" },
		{ S4C_OFS + PHY_R_SC_TEST_CON0, "DPHY_S4C_TEST_CON0" },
		{ S4C_OFS + PHY_R_SC_DEBUG0, "DPHY_S4C_DEBUG0" },
		{ S4C_OFS + PHY_R_SC_PPI_STAT0, "DPHY_S4C_PPI_STAT0" },
		{ S4C_OFS + PHY_R_SC_ADI_STAT0, "DPHY_S4C_ADI_STAT0" },

		/* CSD */
		{ S3D0_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S3D0_ANA_CON0" },
		{ S3D0_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S3D0_ANA_CON1" },
		{ S3D0_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S3D0_ANA_CON2" },
		{ S3D0_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S3D0_ANA_CON3" },
		{ S3D0_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S3D0_ANA_CON4" },
		{ S3D0_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S3D0_ANA_CON5" },
		{ S3D0_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S3D0_DPHY_CAL_MON0" },
		{ S3D0_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S3D0_SERDES_CTRL_DPHY0" },
		{ S3D0_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S3D0_SERDES_CTRL_CPHY0" },
		{ S3D0_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S3D0_DEC_CTRL_DCPHY0" },
		{ S3D0_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S3D0_BIST_CTRL0" },
		{ S3D0_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S3D0_BIST_CTRL1" },
		{ S3D0_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S3D0_BIST_CTRL2" },
		{ S3D0_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S3D0_BIST_CTRL3" },
		{ S3D0_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S3D0_BIST_STATUS" },
		{ S3D0_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S3D0_TIME_CON0" },
		{ S3D0_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S3D0_CRC_CON0" },
		{ S3D0_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S3D0_CRC_DBG0" },
		{ S3D0_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S3D0_TIME_CON1" },
		{ S3D0_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S3D0_TEST_CON0" },
		{ S3D0_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S3D0_TEST_CON1" },
		{ S3D0_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S3D0_TEST_CON2" },
		{ S3D0_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S3D0_TEST_CON3" },
		{ S3D0_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S3D0_TEST_CON4" },
		{ S3D0_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S3D0_PKT_MON0" },
		{ S3D0_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S3D0_PKT_STAT0" },
		{ S3D0_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S3D0_PKT_STAT1" },
		{ S3D0_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S3D0_PKT_STAT2" },
		{ S3D0_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S3D0_PKT_STAT3" },
		{ S3D0_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S3D0_PKT_STAT4" },
		{ S3D0_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S3D0_DPHY_DBG_STAT0" },
		{ S3D0_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S3D0_DPHY_PPI_STAT0" },
		{ S3D0_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S3D0_DPHY_ADI_STAT0" },
		{ S3D0_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S3D0_DPHY_TEST_STAT0" },
		{ S3D0_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S3D0_CPHY_DEBUG0" },
		{ S3D0_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S3D0_CPHY_PPI_STAT0" },
		{ S3D0_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S3D0_CPHY_ADI_STAT0" },
		{ S3D0_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S3D0_CPHY_TEST_STAT0" },
		{ S3D1_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S3D1_ANA_CON0" },
		{ S3D1_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S3D1_ANA_CON1" },
		{ S3D1_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S3D1_ANA_CON2" },
		{ S3D1_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S3D1_ANA_CON3" },
		{ S3D1_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S3D1_ANA_CON4" },
		{ S3D1_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S3D1_ANA_CON5" },
		{ S3D1_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S3D1_DPHY_CAL_MON0" },
		{ S3D1_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S3D1_SERDES_CTRL_DPHY0" },
		{ S3D1_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S3D1_SERDES_CTRL_CPHY0" },
		{ S3D1_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S3D1_DEC_CTRL_DCPHY0" },
		{ S3D1_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S3D1_BIST_CTRL0" },
		{ S3D1_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S3D1_BIST_CTRL1" },
		{ S3D1_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S3D1_BIST_CTRL2" },
		{ S3D1_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S3D1_BIST_CTRL3" },
		{ S3D1_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S3D1_BIST_STATUS" },
		{ S3D1_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S3D1_TIME_CON0" },
		{ S3D1_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S3D1_CRC_CON0" },
		{ S3D1_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S3D1_CRC_DBG0" },
		{ S3D1_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S3D1_TIME_CON1" },
		{ S3D1_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S3D1_TEST_CON0" },
		{ S3D1_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S3D1_TEST_CON1" },
		{ S3D1_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S3D1_TEST_CON2" },
		{ S3D1_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S3D1_TEST_CON3" },
		{ S3D1_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S3D1_TEST_CON4" },
		{ S3D1_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S3D1_PKT_MON0" },
		{ S3D1_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S3D1_PKT_STAT0" },
		{ S3D1_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S3D1_PKT_STAT1" },
		{ S3D1_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S3D1_PKT_STAT2" },
		{ S3D1_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S3D1_PKT_STAT3" },
		{ S3D1_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S3D1_PKT_STAT4" },
		{ S3D1_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S3D1_DPHY_DBG_STAT0" },
		{ S3D1_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S3D1_DPHY_PPI_STAT0" },
		{ S3D1_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S3D1_DPHY_ADI_STAT0" },
		{ S3D1_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S3D1_DPHY_TEST_STAT0" },
		{ S3D1_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S3D1_CPHY_DEBUG0" },
		{ S3D1_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S3D1_CPHY_PPI_STAT0" },
		{ S3D1_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S3D1_CPHY_ADI_STAT0" },
		{ S3D1_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S3D1_CPHY_TEST_STAT0" },
		{ S3D2_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S3D2_ANA_CON0" },
		{ S3D2_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S3D2_ANA_CON1" },
		{ S3D2_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S3D2_ANA_CON2" },
		{ S3D2_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S3D2_ANA_CON3" },
		{ S3D2_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S3D2_ANA_CON4" },
		{ S3D2_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S3D2_ANA_CON5" },
		{ S3D2_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S3D2_DPHY_CAL_MON0" },
		{ S3D2_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S3D2_SERDES_CTRL_DPHY0" },
		{ S3D2_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S3D2_SERDES_CTRL_CPHY0" },
		{ S3D2_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S3D2_DEC_CTRL_DCPHY0" },
		{ S3D2_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S3D2_BIST_CTRL0" },
		{ S3D2_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S3D2_BIST_CTRL1" },
		{ S3D2_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S3D2_BIST_CTRL2" },
		{ S3D2_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S3D2_BIST_CTRL3" },
		{ S3D2_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S3D2_BIST_STATUS" },
		{ S3D2_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S3D2_TIME_CON0" },
		{ S3D2_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S3D2_CRC_CON0" },
		{ S3D2_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S3D2_CRC_DBG0" },
		{ S3D2_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S3D2_TIME_CON1" },
		{ S3D2_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S3D2_TEST_CON0" },
		{ S3D2_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S3D2_TEST_CON1" },
		{ S3D2_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S3D2_TEST_CON2" },
		{ S3D2_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S3D2_TEST_CON3" },
		{ S3D2_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S3D2_TEST_CON4" },
		{ S3D2_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S3D2_PKT_MON0" },
		{ S3D2_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S3D2_PKT_STAT0" },
		{ S3D2_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S3D2_PKT_STAT1" },
		{ S3D2_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S3D2_PKT_STAT2" },
		{ S3D2_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S3D2_PKT_STAT3" },
		{ S3D2_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S3D2_PKT_STAT4" },
		{ S3D2_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S3D2_DPHY_DBG_STAT0" },
		{ S3D2_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S3D2_DPHY_PPI_STAT0" },
		{ S3D2_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S3D2_DPHY_ADI_STAT0" },
		{ S3D2_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S3D2_DPHY_TEST_STAT0" },
		{ S3D2_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S3D2_CPHY_DEBUG0" },
		{ S3D2_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S3D2_CPHY_PPI_STAT0" },
		{ S3D2_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S3D2_CPHY_ADI_STAT0" },
		{ S3D2_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S3D2_CPHY_TEST_STAT0" },
		{ S3D3_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S3D3_ANA_CON0" },
		{ S3D3_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S3D3_ANA_CON1" },
		{ S3D3_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S3D3_ANA_CON2" },
		{ S3D3_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S3D3_ANA_CON3" },
		{ S3D3_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S3D3_ANA_CON4" },
		{ S3D3_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S3D3_ANA_CON5" },
		{ S3D3_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S3D3_DPHY_CAL_MON0" },
		{ S3D3_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S3D3_SERDES_CTRL_DPHY0" },
		{ S3D3_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S3D3_SERDES_CTRL_CPHY0" },
		{ S3D3_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S3D3_DEC_CTRL_DCPHY0" },
		{ S3D3_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S3D3_BIST_CTRL0" },
		{ S3D3_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S3D3_BIST_CTRL1" },
		{ S3D3_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S3D3_BIST_CTRL2" },
		{ S3D3_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S3D3_BIST_CTRL3" },
		{ S3D3_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S3D3_BIST_STATUS" },
		{ S3D3_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S3D3_TIME_CON0" },
		{ S3D3_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S3D3_CRC_CON0" },
		{ S3D3_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S3D3_CRC_DBG0" },
		{ S3D3_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S3D3_TIME_CON1" },
		{ S3D3_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S3D3_TEST_CON0" },
		{ S3D3_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S3D3_TEST_CON1" },
		{ S3D3_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S3D3_TEST_CON2" },
		{ S3D3_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S3D3_TEST_CON3" },
		{ S3D3_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S3D3_TEST_CON4" },
		{ S3D3_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S3D3_PKT_MON0" },
		{ S3D3_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S3D3_PKT_STAT0" },
		{ S3D3_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S3D3_PKT_STAT1" },
		{ S3D3_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S3D3_PKT_STAT2" },
		{ S3D3_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S3D3_PKT_STAT3" },
		{ S3D3_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S3D3_PKT_STAT4" },
		{ S3D3_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S3D3_DPHY_DBG_STAT0" },
		{ S3D3_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S3D3_DPHY_PPI_STAT0" },
		{ S3D3_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S3D3_DPHY_ADI_STAT0" },
		{ S3D3_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S3D3_DPHY_TEST_STAT0" },
		{ S3D3_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S3D3_CPHY_DEBUG0" },
		{ S3D3_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S3D3_CPHY_PPI_STAT0" },
		{ S3D3_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S3D3_CPHY_ADI_STAT0" },
		{ S3D3_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S3D3_CPHY_TEST_STAT0" },
	},
	/* Slave 4 / DPHY / 2lane */
	{
		/* SCMN */
		{ S4_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON_VERSION, "DCPHY_SLAVE_COMMON_VERSION" },
		{ S4_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON_CONFIG, "DCPHY_SLAVE_COMMON_CONFIG" },
		{ S4_CMN_OFS + PHY_R_DCPHY_SLAVE_COMMON1_CONFIG, "DCPHY_SLAVE_COMMON1_CONFIG" },
		/* S3C */
		{ S3C_OFS + PHY_R_SC_ANA_CON0, "DPHY_S3C_ANA_CON0" },
		{ S3C_OFS + PHY_R_SC_ANA_CON1, "DPHY_S3C_ANA_CON1" },
		{ S3C_OFS + PHY_R_SC_ANA_CON2, "DPHY_S3C_ANA_CON2" },
		{ S3C_OFS + PHY_R_SC_ANA_CON3, "DPHY_S3C_ANA_CON3" },
		{ S3C_OFS + PHY_R_SC_CLK_MISS_MON0, "DPHY_S3C_CLK_MISS_MON0" },
		{ S3C_OFS + PHY_R_SC_TIME_CON0, "DPHY_S3C_TIME_CON0" },
		{ S3C_OFS + PHY_R_SC_TEST_CON0, "DPHY_S3C_TEST_CON0" },
		{ S3C_OFS + PHY_R_SC_DEBUG0, "DPHY_S3C_DEBUG0" },
		{ S3C_OFS + PHY_R_SC_PPI_STAT0, "DPHY_S3C_PPI_STAT0" },
		{ S3C_OFS + PHY_R_SC_ADI_STAT0, "DPHY_S3C_ADI_STAT0" },
		/* S4C */
		{ S4C_OFS + PHY_R_SC_ANA_CON0, "DPHY_S4C_ANA_CON0" },
		{ S4C_OFS + PHY_R_SC_ANA_CON1, "DPHY_S4C_ANA_CON1" },
		{ S4C_OFS + PHY_R_SC_ANA_CON2, "DPHY_S4C_ANA_CON2" },
		{ S4C_OFS + PHY_R_SC_ANA_CON3, "DPHY_S4C_ANA_CON3" },
		{ S4C_OFS + PHY_R_SC_CLK_MISS_MON0, "DPHY_S4C_CLK_MISS_MON0" },
		{ S4C_OFS + PHY_R_SC_TIME_CON0, "DPHY_S4C_TIME_CON0" },
		{ S4C_OFS + PHY_R_SC_TEST_CON0, "DPHY_S4C_TEST_CON0" },
		{ S4C_OFS + PHY_R_SC_DEBUG0, "DPHY_S4C_DEBUG0" },
		{ S4C_OFS + PHY_R_SC_PPI_STAT0, "DPHY_S4C_PPI_STAT0" },
		{ S4C_OFS + PHY_R_SC_ADI_STAT0, "DPHY_S4C_ADI_STAT0" },

		/* CSD */
		{ S4D0_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S4D0_ANA_CON0" },
		{ S4D0_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S4D0_ANA_CON1" },
		{ S4D0_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S4D0_ANA_CON2" },
		{ S4D0_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S4D0_ANA_CON3" },
		{ S4D0_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S4D0_ANA_CON4" },
		{ S4D0_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S4D0_ANA_CON5" },
		{ S4D0_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S4D0_DPHY_CAL_MON0" },
		{ S4D0_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S4D0_SERDES_CTRL_DPHY0" },
		{ S4D0_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S4D0_SERDES_CTRL_CPHY0" },
		{ S4D0_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S4D0_DEC_CTRL_DCPHY0" },
		{ S4D0_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S4D0_BIST_CTRL0" },
		{ S4D0_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S4D0_BIST_CTRL1" },
		{ S4D0_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S4D0_BIST_CTRL2" },
		{ S4D0_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S4D0_BIST_CTRL3" },
		{ S4D0_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S4D0_BIST_STATUS" },
		{ S4D0_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S4D0_TIME_CON0" },
		{ S4D0_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S4D0_CRC_CON0" },
		{ S4D0_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S4D0_CRC_DBG0" },
		{ S4D0_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S4D0_TIME_CON1" },
		{ S4D0_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S4D0_TEST_CON0" },
		{ S4D0_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S4D0_TEST_CON1" },
		{ S4D0_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S4D0_TEST_CON2" },
		{ S4D0_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S4D0_TEST_CON3" },
		{ S4D0_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S4D0_TEST_CON4" },
		{ S4D0_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S4D0_PKT_MON0" },
		{ S4D0_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S4D0_PKT_STAT0" },
		{ S4D0_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S4D0_PKT_STAT1" },
		{ S4D0_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S4D0_PKT_STAT2" },
		{ S4D0_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S4D0_PKT_STAT3" },
		{ S4D0_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S4D0_PKT_STAT4" },
		{ S4D0_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S4D0_DPHY_DBG_STAT0" },
		{ S4D0_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S4D0_DPHY_PPI_STAT0" },
		{ S4D0_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S4D0_DPHY_ADI_STAT0" },
		{ S4D0_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S4D0_DPHY_TEST_STAT0" },
		{ S4D0_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S4D0_CPHY_DEBUG0" },
		{ S4D0_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S4D0_CPHY_PPI_STAT0" },
		{ S4D0_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S4D0_CPHY_ADI_STAT0" },
		{ S4D0_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S4D0_CPHY_TEST_STAT0" },
		{ S4D1_OFS + PHY_R_CSD_ANA_CON0, "COMBO_S4D1_ANA_CON0" },
		{ S4D1_OFS + PHY_R_CSD_ANA_CON1, "COMBO_S4D1_ANA_CON1" },
		{ S4D1_OFS + PHY_R_CSD_ANA_CON2, "COMBO_S4D1_ANA_CON2" },
		{ S4D1_OFS + PHY_R_CSD_ANA_CON3, "COMBO_S4D1_ANA_CON3" },
		{ S4D1_OFS + PHY_R_CSD_ANA_CON4, "COMBO_S4D1_ANA_CON4" },
		{ S4D1_OFS + PHY_R_CSD_ANA_CON5, "COMBO_S4D1_ANA_CON5" },
		{ S4D1_OFS + PHY_R_CSD_DPHY_CAL_MON0, "COMBO_S4D1_DPHY_CAL_MON0" },
		{ S4D1_OFS + PHY_R_CSD_SERDES_CTRL_DPHY0, "COMBO_S4D1_SERDES_CTRL_DPHY0" },
		{ S4D1_OFS + PHY_R_CSD_SERDES_CTRL_CPHY0, "COMBO_S4D1_SERDES_CTRL_CPHY0" },
		{ S4D1_OFS + PHY_R_CSD_DEC_CTRL_DCPHY0, "COMBO_S4D1_DEC_CTRL_DCPHY0" },
		{ S4D1_OFS + PHY_R_CSD_BIST_CTRL0, "COMBO_S4D1_BIST_CTRL0" },
		{ S4D1_OFS + PHY_R_CSD_BIST_CTRL1, "COMBO_S4D1_BIST_CTRL1" },
		{ S4D1_OFS + PHY_R_CSD_BIST_CTRL2, "COMBO_S4D1_BIST_CTRL2" },
		{ S4D1_OFS + PHY_R_CSD_BIST_CTRL3, "COMBO_S4D1_BIST_CTRL3" },
		{ S4D1_OFS + PHY_R_CSD_BIST_STATUS, "COMBO_S4D1_BIST_STATUS" },
		{ S4D1_OFS + PHY_R_CSD_TIME_CON0, "COMBO_S4D1_TIME_CON0" },
		{ S4D1_OFS + PHY_R_CSD_CRC_CON0, "COMBO_S4D1_CRC_CON0" },
		{ S4D1_OFS + PHY_R_CSD_CRC_DBG0, "COMBO_S4D1_CRC_DBG0" },
		{ S4D1_OFS + PHY_R_CSD_TIME_CON1, "COMBO_S4D1_TIME_CON1" },
		{ S4D1_OFS + PHY_R_CSD_TEST_CON0, "COMBO_S4D1_TEST_CON0" },
		{ S4D1_OFS + PHY_R_CSD_TEST_CON1, "COMBO_S4D1_TEST_CON1" },
		{ S4D1_OFS + PHY_R_CSD_TEST_CON2, "COMBO_S4D1_TEST_CON2" },
		{ S4D1_OFS + PHY_R_CSD_TEST_CON3, "COMBO_S4D1_TEST_CON3" },
		{ S4D1_OFS + PHY_R_CSD_TEST_CON4, "COMBO_S4D1_TEST_CON4" },
		{ S4D1_OFS + PHY_R_CSD_PKT_MON0, "COMBO_S4D1_PKT_MON0" },
		{ S4D1_OFS + PHY_R_CSD_PKT_STAT0, "COMBO_S4D1_PKT_STAT0" },
		{ S4D1_OFS + PHY_R_CSD_PKT_STAT1, "COMBO_S4D1_PKT_STAT1" },
		{ S4D1_OFS + PHY_R_CSD_PKT_STAT2, "COMBO_S4D1_PKT_STAT2" },
		{ S4D1_OFS + PHY_R_CSD_PKT_STAT3, "COMBO_S4D1_PKT_STAT3" },
		{ S4D1_OFS + PHY_R_CSD_PKT_STAT4, "COMBO_S4D1_PKT_STAT4" },
		{ S4D1_OFS + PHY_R_CSD_DPHY_DBG_STAT0, "COMBO_S4D1_DPHY_DBG_STAT0" },
		{ S4D1_OFS + PHY_R_CSD_DPHY_PPI_STAT0, "COMBO_S4D1_DPHY_PPI_STAT0" },
		{ S4D1_OFS + PHY_R_CSD_DPHY_ADI_STAT0, "COMBO_S4D1_DPHY_ADI_STAT0" },
		{ S4D1_OFS + PHY_R_CSD_DPHY_TEST_STAT0, "COMBO_S4D1_DPHY_TEST_STAT0" },
		{ S4D1_OFS + PHY_R_CSD_CPHY_DEBUG0, "COMBO_S4D1_CPHY_DEBUG0" },
		{ S4D1_OFS + PHY_R_CSD_CPHY_PPI_STAT0, "COMBO_S4D1_CPHY_PPI_STAT0" },
		{ S4D1_OFS + PHY_R_CSD_CPHY_ADI_STAT0, "COMBO_S4D1_CPHY_ADI_STAT0" },
		{ S4D1_OFS + PHY_R_CSD_CPHY_TEST_STAT0, "COMBO_S4D1_CPHY_TEST_STAT0" },
	},
};

#endif /* PABLO_CSI_LINK_V5_3_H */
