<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p494" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_494{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_494{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_494{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_494{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_494{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_494{left:69px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.84px;}
#t7_494{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_494{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t9_494{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_494{left:692px;bottom:1003px;}
#tb_494{left:707px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_494{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_494{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#te_494{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_494{left:69px;bottom:929px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tg_494{left:145px;bottom:936px;}
#th_494{left:160px;bottom:929px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_494{left:69px;bottom:861px;letter-spacing:0.16px;}
#tj_494{left:150px;bottom:861px;letter-spacing:0.2px;word-spacing:-0.01px;}
#tk_494{left:149px;bottom:835px;letter-spacing:0.22px;}
#tl_494{left:69px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_494{left:69px;bottom:793px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_494{left:69px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_494{left:363px;bottom:783px;}
#tp_494{left:378px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_494{left:69px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_494{left:69px;bottom:742px;letter-spacing:-0.14px;}
#ts_494{left:69px;bottom:716px;}
#tt_494{left:95px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tu_494{left:95px;bottom:703px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tv_494{left:69px;bottom:676px;}
#tw_494{left:95px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tx_494{left:69px;bottom:653px;}
#ty_494{left:95px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_494{left:95px;bottom:640px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t10_494{left:69px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t11_494{left:69px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_494{left:69px;bottom:582px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_494{left:69px;bottom:565px;letter-spacing:-0.16px;word-spacing:-1.2px;}
#t14_494{left:69px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t15_494{left:69px;bottom:522px;}
#t16_494{left:95px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t17_494{left:95px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_494{left:95px;bottom:492px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t19_494{left:69px;bottom:465px;}
#t1a_494{left:95px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_494{left:95px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_494{left:69px;bottom:426px;}
#t1d_494{left:95px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1e_494{left:95px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_494{left:69px;bottom:386px;}
#t1g_494{left:95px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_494{left:95px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_494{left:95px;bottom:356px;letter-spacing:-0.14px;}
#t1j_494{left:69px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t1k_494{left:69px;bottom:315px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1l_494{left:69px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_494{left:69px;bottom:281px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1n_494{left:69px;bottom:213px;letter-spacing:0.16px;}
#t1o_494{left:150px;bottom:213px;letter-spacing:0.22px;word-spacing:-0.01px;}
#t1p_494{left:69px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1q_494{left:69px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_494{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_494{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_494{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_494{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_494{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_494{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts494" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg494Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg494" style="-webkit-user-select: none;"><object width="935" height="1210" data="494/494.svg" type="image/svg+xml" id="pdf494" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_494" class="t s1_494">14-10 </span><span id="t2_494" class="t s1_494">Vol. 3A </span>
<span id="t3_494" class="t s2_494">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_494" class="t s3_494">For instance, the OS can supply instructions in the XSAVE feature set with a bit vector in EDX:EAX with the two </span>
<span id="t5_494" class="t s3_494">least significant bits (corresponding to x87 FPU and SSE state) equal to 0. Then, the XSAVE instruction will not </span>
<span id="t6_494" class="t s3_494">write the processor’s x87 FPU and SSE state into memory. Similarly, the XRSTOR instruction executed with a value </span>
<span id="t7_494" class="t s3_494">in EDX:EAX with the least two significant bit equal to 0 will not restore nor initialize the processor’s x87 FPU and </span>
<span id="t8_494" class="t s3_494">SSE state. </span>
<span id="t9_494" class="t s3_494">The processor’s action as a result of executing XRSTOR is given in Section 13.8 of the Intel </span>
<span id="ta_494" class="t s4_494">® </span>
<span id="tb_494" class="t s3_494">64 and IA-32 Archi- </span>
<span id="tc_494" class="t s3_494">tectures Software Developer’s Manual, Volume 1. The instruction may be used to initialize x87 FPU or XMM regis- </span>
<span id="td_494" class="t s3_494">ters. When the MXCSR register is updated from memory, reserved bit checking is enforced. The saving/restoring of </span>
<span id="te_494" class="t s3_494">MXCSR is bound to the SSE state, independent of the x87 FPU state. The action of XSAVE is given in Section 13.7 </span>
<span id="tf_494" class="t s3_494">of the Intel </span>
<span id="tg_494" class="t s4_494">® </span>
<span id="th_494" class="t s3_494">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="ti_494" class="t s5_494">14.7 </span><span id="tj_494" class="t s5_494">THE XSAVE FEATURE SET AND PROCESSOR SUPERVISOR STATE </span>
<span id="tk_494" class="t s5_494">MANAGEMENT </span>
<span id="tl_494" class="t s3_494">Supervisor state is a processor state that is only accessible in ring 0. An extension to the XSAVE feature set, </span>
<span id="tm_494" class="t s3_494">enumerated by CPUID.(EAX=0DH, ECX=1).EAX[bit 3] allows the management of the supervisor states using the </span>
<span id="tn_494" class="t s3_494">XSAVE feature set. See Chapter 13 of Intel </span>
<span id="to_494" class="t s4_494">® </span>
<span id="tp_494" class="t s3_494">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, </span>
<span id="tq_494" class="t s3_494">for the details of the supervisor state XSAVE feature set extension. The supervisor state extension includes the </span>
<span id="tr_494" class="t s3_494">following: </span>
<span id="ts_494" class="t s6_494">• </span><span id="tt_494" class="t s3_494">CPUID enhancements to enumerate the set of supervisor states and their sizes that can be managed by the </span>
<span id="tu_494" class="t s3_494">XSAVE feature set. </span>
<span id="tv_494" class="t s6_494">• </span><span id="tw_494" class="t s3_494">The IA32_XSS MSR to enable the XSAVE feature set to manage one or more enumerated supervisor states. </span>
<span id="tx_494" class="t s6_494">• </span><span id="ty_494" class="t s3_494">A pair of privileged save/restore instructions, XSAVES and XRSTORS, to save/restore supervisor states along </span>
<span id="tz_494" class="t s3_494">with other XSAVE managed feature states. </span>
<span id="t10_494" class="t s3_494">The guidelines to enable the XSAVE feature set to manage supervisor state are very similar to the steps outlined in </span>
<span id="t11_494" class="t s3_494">Section 13.6 with the differences noted below. The set of supervisor states that can be managed by the XSAVE </span>
<span id="t12_494" class="t s3_494">feature set is enumerated in (EAX=0DH, ECX=1).EDX:ECX. XSAVE managed supervisor states are enabled in the </span>
<span id="t13_494" class="t s3_494">IA32_XSS MSR instead of the XCR0 control register. There are semantic differences between user states enabled in </span>
<span id="t14_494" class="t s3_494">XCR0 and supervisor state enabled in the IA32_XSS MSR. A supervisor state enabled in the IA32_XSS MSR: </span>
<span id="t15_494" class="t s6_494">• </span><span id="t16_494" class="t s3_494">May be accessed via other mechanisms such as RDMSR/WRMSR even when they are not enabled in the </span>
<span id="t17_494" class="t s3_494">IA32_XSS MSR. Enabling a supervisor state in the IA32_XSS MSR merely indicates that the state can be </span>
<span id="t18_494" class="t s3_494">saved/restored using XSAVES/XRSTORS instructions. </span>
<span id="t19_494" class="t s6_494">• </span><span id="t1a_494" class="t s3_494">May have side effects when saving/restoring the state such as disabling/enabling the feature associated with </span>
<span id="t1b_494" class="t s3_494">the state. This behavior is feature specific and will be documented along with the feature description. </span>
<span id="t1c_494" class="t s6_494">• </span><span id="t1d_494" class="t s3_494">May generate faults when saving/restoring the state. XSAVES/XRSTORS will follow the faulting behavior of </span>
<span id="t1e_494" class="t s3_494">RDMSR/WRMSR respectively if the corresponding state is also accessible using RDMSR/WRMSR. </span>
<span id="t1f_494" class="t s6_494">• </span><span id="t1g_494" class="t s3_494">XRSTORS may fault when restoring the state for supervisor features that are already enabled via feature </span>
<span id="t1h_494" class="t s3_494">specific mechanisms. This behavior is feature specific and will be documented along with the feature </span>
<span id="t1i_494" class="t s3_494">description. </span>
<span id="t1j_494" class="t s3_494">When a supervisor state is disabled via a feature specific mechanism, the state does not automatically get marked </span>
<span id="t1k_494" class="t s3_494">as INIT. Hence XSAVES/XRSTORS will continue to save/restore the state subject to available optimizations. If the </span>
<span id="t1l_494" class="t s3_494">software does not intend to preserve the state when it disables the feature, it should initialize it to hardware INIT </span>
<span id="t1m_494" class="t s3_494">value with the XRSTORS instruction so that XSAVES/XRSTORS perform optimally for that state. </span>
<span id="t1n_494" class="t s5_494">14.8 </span><span id="t1o_494" class="t s5_494">SYSTEM PROGRAMMING FOR XSAVE MANAGED FEATURES </span>
<span id="t1p_494" class="t s3_494">This section describes system programming requirement for each XSAVE managed features that are feature </span>
<span id="t1q_494" class="t s3_494">specific, such as exception handling. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
