
try.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025f4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080026b0  080026b0  000126b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027b0  080027b0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080027b0  080027b0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027b0  080027b0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027b0  080027b0  000127b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027b4  080027b4  000127b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080027b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000058  2000000c  080027c4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000064  080027c4  00020064  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000437b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000011ce  00000000  00000000  000243af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000004f8  00000000  00000000  00025580  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000450  00000000  00000000  00025a78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013608  00000000  00000000  00025ec8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004e60  00000000  00000000  000394d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00079799  00000000  00000000  0003e330  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b7ac9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001160  00000000  00000000  000b7b44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002698 	.word	0x08002698

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002698 	.word	0x08002698

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_f2uiz>:
 800021c:	219e      	movs	r1, #158	; 0x9e
 800021e:	b510      	push	{r4, lr}
 8000220:	05c9      	lsls	r1, r1, #23
 8000222:	1c04      	adds	r4, r0, #0
 8000224:	f000 fcaa 	bl	8000b7c <__aeabi_fcmpge>
 8000228:	2800      	cmp	r0, #0
 800022a:	d103      	bne.n	8000234 <__aeabi_f2uiz+0x18>
 800022c:	1c20      	adds	r0, r4, #0
 800022e:	f000 fc15 	bl	8000a5c <__aeabi_f2iz>
 8000232:	bd10      	pop	{r4, pc}
 8000234:	219e      	movs	r1, #158	; 0x9e
 8000236:	1c20      	adds	r0, r4, #0
 8000238:	05c9      	lsls	r1, r1, #23
 800023a:	f000 fa4b 	bl	80006d4 <__aeabi_fsub>
 800023e:	f000 fc0d 	bl	8000a5c <__aeabi_f2iz>
 8000242:	2380      	movs	r3, #128	; 0x80
 8000244:	061b      	lsls	r3, r3, #24
 8000246:	469c      	mov	ip, r3
 8000248:	4460      	add	r0, ip
 800024a:	e7f2      	b.n	8000232 <__aeabi_f2uiz+0x16>

0800024c <__aeabi_fdiv>:
 800024c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800024e:	4657      	mov	r7, sl
 8000250:	464e      	mov	r6, r9
 8000252:	4645      	mov	r5, r8
 8000254:	46de      	mov	lr, fp
 8000256:	0244      	lsls	r4, r0, #9
 8000258:	b5e0      	push	{r5, r6, r7, lr}
 800025a:	0046      	lsls	r6, r0, #1
 800025c:	4688      	mov	r8, r1
 800025e:	0a64      	lsrs	r4, r4, #9
 8000260:	0e36      	lsrs	r6, r6, #24
 8000262:	0fc7      	lsrs	r7, r0, #31
 8000264:	2e00      	cmp	r6, #0
 8000266:	d063      	beq.n	8000330 <__aeabi_fdiv+0xe4>
 8000268:	2eff      	cmp	r6, #255	; 0xff
 800026a:	d024      	beq.n	80002b6 <__aeabi_fdiv+0x6a>
 800026c:	2380      	movs	r3, #128	; 0x80
 800026e:	00e4      	lsls	r4, r4, #3
 8000270:	04db      	lsls	r3, r3, #19
 8000272:	431c      	orrs	r4, r3
 8000274:	2300      	movs	r3, #0
 8000276:	4699      	mov	r9, r3
 8000278:	469b      	mov	fp, r3
 800027a:	3e7f      	subs	r6, #127	; 0x7f
 800027c:	4643      	mov	r3, r8
 800027e:	4642      	mov	r2, r8
 8000280:	025d      	lsls	r5, r3, #9
 8000282:	0fd2      	lsrs	r2, r2, #31
 8000284:	005b      	lsls	r3, r3, #1
 8000286:	0a6d      	lsrs	r5, r5, #9
 8000288:	0e1b      	lsrs	r3, r3, #24
 800028a:	4690      	mov	r8, r2
 800028c:	4692      	mov	sl, r2
 800028e:	d065      	beq.n	800035c <__aeabi_fdiv+0x110>
 8000290:	2bff      	cmp	r3, #255	; 0xff
 8000292:	d055      	beq.n	8000340 <__aeabi_fdiv+0xf4>
 8000294:	2280      	movs	r2, #128	; 0x80
 8000296:	2100      	movs	r1, #0
 8000298:	00ed      	lsls	r5, r5, #3
 800029a:	04d2      	lsls	r2, r2, #19
 800029c:	3b7f      	subs	r3, #127	; 0x7f
 800029e:	4315      	orrs	r5, r2
 80002a0:	1af6      	subs	r6, r6, r3
 80002a2:	4643      	mov	r3, r8
 80002a4:	464a      	mov	r2, r9
 80002a6:	407b      	eors	r3, r7
 80002a8:	2a0f      	cmp	r2, #15
 80002aa:	d900      	bls.n	80002ae <__aeabi_fdiv+0x62>
 80002ac:	e08d      	b.n	80003ca <__aeabi_fdiv+0x17e>
 80002ae:	486d      	ldr	r0, [pc, #436]	; (8000464 <__aeabi_fdiv+0x218>)
 80002b0:	0092      	lsls	r2, r2, #2
 80002b2:	5882      	ldr	r2, [r0, r2]
 80002b4:	4697      	mov	pc, r2
 80002b6:	2c00      	cmp	r4, #0
 80002b8:	d154      	bne.n	8000364 <__aeabi_fdiv+0x118>
 80002ba:	2308      	movs	r3, #8
 80002bc:	4699      	mov	r9, r3
 80002be:	3b06      	subs	r3, #6
 80002c0:	26ff      	movs	r6, #255	; 0xff
 80002c2:	469b      	mov	fp, r3
 80002c4:	e7da      	b.n	800027c <__aeabi_fdiv+0x30>
 80002c6:	2500      	movs	r5, #0
 80002c8:	4653      	mov	r3, sl
 80002ca:	2902      	cmp	r1, #2
 80002cc:	d01b      	beq.n	8000306 <__aeabi_fdiv+0xba>
 80002ce:	2903      	cmp	r1, #3
 80002d0:	d100      	bne.n	80002d4 <__aeabi_fdiv+0x88>
 80002d2:	e0bf      	b.n	8000454 <__aeabi_fdiv+0x208>
 80002d4:	2901      	cmp	r1, #1
 80002d6:	d028      	beq.n	800032a <__aeabi_fdiv+0xde>
 80002d8:	0030      	movs	r0, r6
 80002da:	307f      	adds	r0, #127	; 0x7f
 80002dc:	2800      	cmp	r0, #0
 80002de:	dd20      	ble.n	8000322 <__aeabi_fdiv+0xd6>
 80002e0:	076a      	lsls	r2, r5, #29
 80002e2:	d004      	beq.n	80002ee <__aeabi_fdiv+0xa2>
 80002e4:	220f      	movs	r2, #15
 80002e6:	402a      	ands	r2, r5
 80002e8:	2a04      	cmp	r2, #4
 80002ea:	d000      	beq.n	80002ee <__aeabi_fdiv+0xa2>
 80002ec:	3504      	adds	r5, #4
 80002ee:	012a      	lsls	r2, r5, #4
 80002f0:	d503      	bpl.n	80002fa <__aeabi_fdiv+0xae>
 80002f2:	0030      	movs	r0, r6
 80002f4:	4a5c      	ldr	r2, [pc, #368]	; (8000468 <__aeabi_fdiv+0x21c>)
 80002f6:	3080      	adds	r0, #128	; 0x80
 80002f8:	4015      	ands	r5, r2
 80002fa:	28fe      	cmp	r0, #254	; 0xfe
 80002fc:	dc03      	bgt.n	8000306 <__aeabi_fdiv+0xba>
 80002fe:	01ac      	lsls	r4, r5, #6
 8000300:	0a64      	lsrs	r4, r4, #9
 8000302:	b2c2      	uxtb	r2, r0
 8000304:	e001      	b.n	800030a <__aeabi_fdiv+0xbe>
 8000306:	22ff      	movs	r2, #255	; 0xff
 8000308:	2400      	movs	r4, #0
 800030a:	0264      	lsls	r4, r4, #9
 800030c:	05d2      	lsls	r2, r2, #23
 800030e:	0a60      	lsrs	r0, r4, #9
 8000310:	07db      	lsls	r3, r3, #31
 8000312:	4310      	orrs	r0, r2
 8000314:	4318      	orrs	r0, r3
 8000316:	bc3c      	pop	{r2, r3, r4, r5}
 8000318:	4690      	mov	r8, r2
 800031a:	4699      	mov	r9, r3
 800031c:	46a2      	mov	sl, r4
 800031e:	46ab      	mov	fp, r5
 8000320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000322:	2201      	movs	r2, #1
 8000324:	1a10      	subs	r0, r2, r0
 8000326:	281b      	cmp	r0, #27
 8000328:	dd7c      	ble.n	8000424 <__aeabi_fdiv+0x1d8>
 800032a:	2200      	movs	r2, #0
 800032c:	2400      	movs	r4, #0
 800032e:	e7ec      	b.n	800030a <__aeabi_fdiv+0xbe>
 8000330:	2c00      	cmp	r4, #0
 8000332:	d11d      	bne.n	8000370 <__aeabi_fdiv+0x124>
 8000334:	2304      	movs	r3, #4
 8000336:	4699      	mov	r9, r3
 8000338:	3b03      	subs	r3, #3
 800033a:	2600      	movs	r6, #0
 800033c:	469b      	mov	fp, r3
 800033e:	e79d      	b.n	800027c <__aeabi_fdiv+0x30>
 8000340:	3eff      	subs	r6, #255	; 0xff
 8000342:	2d00      	cmp	r5, #0
 8000344:	d120      	bne.n	8000388 <__aeabi_fdiv+0x13c>
 8000346:	2102      	movs	r1, #2
 8000348:	4643      	mov	r3, r8
 800034a:	464a      	mov	r2, r9
 800034c:	407b      	eors	r3, r7
 800034e:	430a      	orrs	r2, r1
 8000350:	2a0f      	cmp	r2, #15
 8000352:	d8d8      	bhi.n	8000306 <__aeabi_fdiv+0xba>
 8000354:	4845      	ldr	r0, [pc, #276]	; (800046c <__aeabi_fdiv+0x220>)
 8000356:	0092      	lsls	r2, r2, #2
 8000358:	5882      	ldr	r2, [r0, r2]
 800035a:	4697      	mov	pc, r2
 800035c:	2d00      	cmp	r5, #0
 800035e:	d119      	bne.n	8000394 <__aeabi_fdiv+0x148>
 8000360:	2101      	movs	r1, #1
 8000362:	e7f1      	b.n	8000348 <__aeabi_fdiv+0xfc>
 8000364:	230c      	movs	r3, #12
 8000366:	4699      	mov	r9, r3
 8000368:	3b09      	subs	r3, #9
 800036a:	26ff      	movs	r6, #255	; 0xff
 800036c:	469b      	mov	fp, r3
 800036e:	e785      	b.n	800027c <__aeabi_fdiv+0x30>
 8000370:	0020      	movs	r0, r4
 8000372:	f000 fc0d 	bl	8000b90 <__clzsi2>
 8000376:	2676      	movs	r6, #118	; 0x76
 8000378:	1f43      	subs	r3, r0, #5
 800037a:	409c      	lsls	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	4276      	negs	r6, r6
 8000380:	1a36      	subs	r6, r6, r0
 8000382:	4699      	mov	r9, r3
 8000384:	469b      	mov	fp, r3
 8000386:	e779      	b.n	800027c <__aeabi_fdiv+0x30>
 8000388:	464a      	mov	r2, r9
 800038a:	2303      	movs	r3, #3
 800038c:	431a      	orrs	r2, r3
 800038e:	4691      	mov	r9, r2
 8000390:	2103      	movs	r1, #3
 8000392:	e786      	b.n	80002a2 <__aeabi_fdiv+0x56>
 8000394:	0028      	movs	r0, r5
 8000396:	f000 fbfb 	bl	8000b90 <__clzsi2>
 800039a:	1f43      	subs	r3, r0, #5
 800039c:	1836      	adds	r6, r6, r0
 800039e:	409d      	lsls	r5, r3
 80003a0:	3676      	adds	r6, #118	; 0x76
 80003a2:	2100      	movs	r1, #0
 80003a4:	e77d      	b.n	80002a2 <__aeabi_fdiv+0x56>
 80003a6:	2480      	movs	r4, #128	; 0x80
 80003a8:	2300      	movs	r3, #0
 80003aa:	03e4      	lsls	r4, r4, #15
 80003ac:	22ff      	movs	r2, #255	; 0xff
 80003ae:	e7ac      	b.n	800030a <__aeabi_fdiv+0xbe>
 80003b0:	2500      	movs	r5, #0
 80003b2:	2380      	movs	r3, #128	; 0x80
 80003b4:	03db      	lsls	r3, r3, #15
 80003b6:	421c      	tst	r4, r3
 80003b8:	d028      	beq.n	800040c <__aeabi_fdiv+0x1c0>
 80003ba:	421d      	tst	r5, r3
 80003bc:	d126      	bne.n	800040c <__aeabi_fdiv+0x1c0>
 80003be:	432b      	orrs	r3, r5
 80003c0:	025c      	lsls	r4, r3, #9
 80003c2:	0a64      	lsrs	r4, r4, #9
 80003c4:	4643      	mov	r3, r8
 80003c6:	22ff      	movs	r2, #255	; 0xff
 80003c8:	e79f      	b.n	800030a <__aeabi_fdiv+0xbe>
 80003ca:	0162      	lsls	r2, r4, #5
 80003cc:	016c      	lsls	r4, r5, #5
 80003ce:	42a2      	cmp	r2, r4
 80003d0:	d224      	bcs.n	800041c <__aeabi_fdiv+0x1d0>
 80003d2:	211b      	movs	r1, #27
 80003d4:	2500      	movs	r5, #0
 80003d6:	3e01      	subs	r6, #1
 80003d8:	2701      	movs	r7, #1
 80003da:	0010      	movs	r0, r2
 80003dc:	006d      	lsls	r5, r5, #1
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	2800      	cmp	r0, #0
 80003e2:	db01      	blt.n	80003e8 <__aeabi_fdiv+0x19c>
 80003e4:	4294      	cmp	r4, r2
 80003e6:	d801      	bhi.n	80003ec <__aeabi_fdiv+0x1a0>
 80003e8:	1b12      	subs	r2, r2, r4
 80003ea:	433d      	orrs	r5, r7
 80003ec:	3901      	subs	r1, #1
 80003ee:	2900      	cmp	r1, #0
 80003f0:	d1f3      	bne.n	80003da <__aeabi_fdiv+0x18e>
 80003f2:	0014      	movs	r4, r2
 80003f4:	1e62      	subs	r2, r4, #1
 80003f6:	4194      	sbcs	r4, r2
 80003f8:	4325      	orrs	r5, r4
 80003fa:	e76d      	b.n	80002d8 <__aeabi_fdiv+0x8c>
 80003fc:	46ba      	mov	sl, r7
 80003fe:	4659      	mov	r1, fp
 8000400:	0025      	movs	r5, r4
 8000402:	4653      	mov	r3, sl
 8000404:	2902      	cmp	r1, #2
 8000406:	d000      	beq.n	800040a <__aeabi_fdiv+0x1be>
 8000408:	e761      	b.n	80002ce <__aeabi_fdiv+0x82>
 800040a:	e77c      	b.n	8000306 <__aeabi_fdiv+0xba>
 800040c:	2380      	movs	r3, #128	; 0x80
 800040e:	03db      	lsls	r3, r3, #15
 8000410:	431c      	orrs	r4, r3
 8000412:	0264      	lsls	r4, r4, #9
 8000414:	0a64      	lsrs	r4, r4, #9
 8000416:	003b      	movs	r3, r7
 8000418:	22ff      	movs	r2, #255	; 0xff
 800041a:	e776      	b.n	800030a <__aeabi_fdiv+0xbe>
 800041c:	1b12      	subs	r2, r2, r4
 800041e:	211a      	movs	r1, #26
 8000420:	2501      	movs	r5, #1
 8000422:	e7d9      	b.n	80003d8 <__aeabi_fdiv+0x18c>
 8000424:	369e      	adds	r6, #158	; 0x9e
 8000426:	002a      	movs	r2, r5
 8000428:	40b5      	lsls	r5, r6
 800042a:	002c      	movs	r4, r5
 800042c:	40c2      	lsrs	r2, r0
 800042e:	1e65      	subs	r5, r4, #1
 8000430:	41ac      	sbcs	r4, r5
 8000432:	4314      	orrs	r4, r2
 8000434:	0762      	lsls	r2, r4, #29
 8000436:	d004      	beq.n	8000442 <__aeabi_fdiv+0x1f6>
 8000438:	220f      	movs	r2, #15
 800043a:	4022      	ands	r2, r4
 800043c:	2a04      	cmp	r2, #4
 800043e:	d000      	beq.n	8000442 <__aeabi_fdiv+0x1f6>
 8000440:	3404      	adds	r4, #4
 8000442:	0162      	lsls	r2, r4, #5
 8000444:	d403      	bmi.n	800044e <__aeabi_fdiv+0x202>
 8000446:	01a4      	lsls	r4, r4, #6
 8000448:	0a64      	lsrs	r4, r4, #9
 800044a:	2200      	movs	r2, #0
 800044c:	e75d      	b.n	800030a <__aeabi_fdiv+0xbe>
 800044e:	2201      	movs	r2, #1
 8000450:	2400      	movs	r4, #0
 8000452:	e75a      	b.n	800030a <__aeabi_fdiv+0xbe>
 8000454:	2480      	movs	r4, #128	; 0x80
 8000456:	03e4      	lsls	r4, r4, #15
 8000458:	432c      	orrs	r4, r5
 800045a:	0264      	lsls	r4, r4, #9
 800045c:	0a64      	lsrs	r4, r4, #9
 800045e:	22ff      	movs	r2, #255	; 0xff
 8000460:	e753      	b.n	800030a <__aeabi_fdiv+0xbe>
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	080026b0 	.word	0x080026b0
 8000468:	f7ffffff 	.word	0xf7ffffff
 800046c:	080026f0 	.word	0x080026f0

08000470 <__aeabi_fmul>:
 8000470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000472:	464e      	mov	r6, r9
 8000474:	4657      	mov	r7, sl
 8000476:	4645      	mov	r5, r8
 8000478:	46de      	mov	lr, fp
 800047a:	b5e0      	push	{r5, r6, r7, lr}
 800047c:	0243      	lsls	r3, r0, #9
 800047e:	0a5b      	lsrs	r3, r3, #9
 8000480:	0045      	lsls	r5, r0, #1
 8000482:	b083      	sub	sp, #12
 8000484:	1c0f      	adds	r7, r1, #0
 8000486:	4699      	mov	r9, r3
 8000488:	0e2d      	lsrs	r5, r5, #24
 800048a:	0fc6      	lsrs	r6, r0, #31
 800048c:	2d00      	cmp	r5, #0
 800048e:	d057      	beq.n	8000540 <__aeabi_fmul+0xd0>
 8000490:	2dff      	cmp	r5, #255	; 0xff
 8000492:	d024      	beq.n	80004de <__aeabi_fmul+0x6e>
 8000494:	2080      	movs	r0, #128	; 0x80
 8000496:	00db      	lsls	r3, r3, #3
 8000498:	04c0      	lsls	r0, r0, #19
 800049a:	4318      	orrs	r0, r3
 800049c:	2300      	movs	r3, #0
 800049e:	4681      	mov	r9, r0
 80004a0:	469a      	mov	sl, r3
 80004a2:	469b      	mov	fp, r3
 80004a4:	3d7f      	subs	r5, #127	; 0x7f
 80004a6:	027c      	lsls	r4, r7, #9
 80004a8:	007a      	lsls	r2, r7, #1
 80004aa:	0ffb      	lsrs	r3, r7, #31
 80004ac:	0a64      	lsrs	r4, r4, #9
 80004ae:	0e12      	lsrs	r2, r2, #24
 80004b0:	4698      	mov	r8, r3
 80004b2:	d023      	beq.n	80004fc <__aeabi_fmul+0x8c>
 80004b4:	2aff      	cmp	r2, #255	; 0xff
 80004b6:	d04b      	beq.n	8000550 <__aeabi_fmul+0xe0>
 80004b8:	00e3      	lsls	r3, r4, #3
 80004ba:	2480      	movs	r4, #128	; 0x80
 80004bc:	2000      	movs	r0, #0
 80004be:	04e4      	lsls	r4, r4, #19
 80004c0:	3a7f      	subs	r2, #127	; 0x7f
 80004c2:	431c      	orrs	r4, r3
 80004c4:	18ad      	adds	r5, r5, r2
 80004c6:	1c6b      	adds	r3, r5, #1
 80004c8:	4647      	mov	r7, r8
 80004ca:	9301      	str	r3, [sp, #4]
 80004cc:	4653      	mov	r3, sl
 80004ce:	4077      	eors	r7, r6
 80004d0:	003a      	movs	r2, r7
 80004d2:	2b0f      	cmp	r3, #15
 80004d4:	d848      	bhi.n	8000568 <__aeabi_fmul+0xf8>
 80004d6:	497d      	ldr	r1, [pc, #500]	; (80006cc <__aeabi_fmul+0x25c>)
 80004d8:	009b      	lsls	r3, r3, #2
 80004da:	58cb      	ldr	r3, [r1, r3]
 80004dc:	469f      	mov	pc, r3
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d000      	beq.n	80004e4 <__aeabi_fmul+0x74>
 80004e2:	e085      	b.n	80005f0 <__aeabi_fmul+0x180>
 80004e4:	3308      	adds	r3, #8
 80004e6:	469a      	mov	sl, r3
 80004e8:	3b06      	subs	r3, #6
 80004ea:	469b      	mov	fp, r3
 80004ec:	027c      	lsls	r4, r7, #9
 80004ee:	007a      	lsls	r2, r7, #1
 80004f0:	0ffb      	lsrs	r3, r7, #31
 80004f2:	25ff      	movs	r5, #255	; 0xff
 80004f4:	0a64      	lsrs	r4, r4, #9
 80004f6:	0e12      	lsrs	r2, r2, #24
 80004f8:	4698      	mov	r8, r3
 80004fa:	d1db      	bne.n	80004b4 <__aeabi_fmul+0x44>
 80004fc:	2c00      	cmp	r4, #0
 80004fe:	d000      	beq.n	8000502 <__aeabi_fmul+0x92>
 8000500:	e090      	b.n	8000624 <__aeabi_fmul+0x1b4>
 8000502:	4652      	mov	r2, sl
 8000504:	2301      	movs	r3, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4692      	mov	sl, r2
 800050a:	2001      	movs	r0, #1
 800050c:	e7db      	b.n	80004c6 <__aeabi_fmul+0x56>
 800050e:	464c      	mov	r4, r9
 8000510:	4658      	mov	r0, fp
 8000512:	0017      	movs	r7, r2
 8000514:	2802      	cmp	r0, #2
 8000516:	d024      	beq.n	8000562 <__aeabi_fmul+0xf2>
 8000518:	2803      	cmp	r0, #3
 800051a:	d100      	bne.n	800051e <__aeabi_fmul+0xae>
 800051c:	e0cf      	b.n	80006be <__aeabi_fmul+0x24e>
 800051e:	2200      	movs	r2, #0
 8000520:	2300      	movs	r3, #0
 8000522:	2801      	cmp	r0, #1
 8000524:	d14d      	bne.n	80005c2 <__aeabi_fmul+0x152>
 8000526:	0258      	lsls	r0, r3, #9
 8000528:	05d2      	lsls	r2, r2, #23
 800052a:	0a40      	lsrs	r0, r0, #9
 800052c:	07ff      	lsls	r7, r7, #31
 800052e:	4310      	orrs	r0, r2
 8000530:	4338      	orrs	r0, r7
 8000532:	b003      	add	sp, #12
 8000534:	bc3c      	pop	{r2, r3, r4, r5}
 8000536:	4690      	mov	r8, r2
 8000538:	4699      	mov	r9, r3
 800053a:	46a2      	mov	sl, r4
 800053c:	46ab      	mov	fp, r5
 800053e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000540:	2b00      	cmp	r3, #0
 8000542:	d15b      	bne.n	80005fc <__aeabi_fmul+0x18c>
 8000544:	2304      	movs	r3, #4
 8000546:	469a      	mov	sl, r3
 8000548:	3b03      	subs	r3, #3
 800054a:	2500      	movs	r5, #0
 800054c:	469b      	mov	fp, r3
 800054e:	e7aa      	b.n	80004a6 <__aeabi_fmul+0x36>
 8000550:	35ff      	adds	r5, #255	; 0xff
 8000552:	2c00      	cmp	r4, #0
 8000554:	d160      	bne.n	8000618 <__aeabi_fmul+0x1a8>
 8000556:	4652      	mov	r2, sl
 8000558:	2302      	movs	r3, #2
 800055a:	431a      	orrs	r2, r3
 800055c:	4692      	mov	sl, r2
 800055e:	2002      	movs	r0, #2
 8000560:	e7b1      	b.n	80004c6 <__aeabi_fmul+0x56>
 8000562:	22ff      	movs	r2, #255	; 0xff
 8000564:	2300      	movs	r3, #0
 8000566:	e7de      	b.n	8000526 <__aeabi_fmul+0xb6>
 8000568:	464b      	mov	r3, r9
 800056a:	0c1b      	lsrs	r3, r3, #16
 800056c:	469c      	mov	ip, r3
 800056e:	464b      	mov	r3, r9
 8000570:	0426      	lsls	r6, r4, #16
 8000572:	0c36      	lsrs	r6, r6, #16
 8000574:	0418      	lsls	r0, r3, #16
 8000576:	4661      	mov	r1, ip
 8000578:	0033      	movs	r3, r6
 800057a:	0c22      	lsrs	r2, r4, #16
 800057c:	4664      	mov	r4, ip
 800057e:	0c00      	lsrs	r0, r0, #16
 8000580:	4343      	muls	r3, r0
 8000582:	434e      	muls	r6, r1
 8000584:	4350      	muls	r0, r2
 8000586:	4354      	muls	r4, r2
 8000588:	1980      	adds	r0, r0, r6
 800058a:	0c1a      	lsrs	r2, r3, #16
 800058c:	1812      	adds	r2, r2, r0
 800058e:	4296      	cmp	r6, r2
 8000590:	d903      	bls.n	800059a <__aeabi_fmul+0x12a>
 8000592:	2180      	movs	r1, #128	; 0x80
 8000594:	0249      	lsls	r1, r1, #9
 8000596:	468c      	mov	ip, r1
 8000598:	4464      	add	r4, ip
 800059a:	041b      	lsls	r3, r3, #16
 800059c:	0c1b      	lsrs	r3, r3, #16
 800059e:	0410      	lsls	r0, r2, #16
 80005a0:	18c0      	adds	r0, r0, r3
 80005a2:	0183      	lsls	r3, r0, #6
 80005a4:	1e5e      	subs	r6, r3, #1
 80005a6:	41b3      	sbcs	r3, r6
 80005a8:	0e80      	lsrs	r0, r0, #26
 80005aa:	4318      	orrs	r0, r3
 80005ac:	0c13      	lsrs	r3, r2, #16
 80005ae:	191b      	adds	r3, r3, r4
 80005b0:	019b      	lsls	r3, r3, #6
 80005b2:	4303      	orrs	r3, r0
 80005b4:	001c      	movs	r4, r3
 80005b6:	0123      	lsls	r3, r4, #4
 80005b8:	d579      	bpl.n	80006ae <__aeabi_fmul+0x23e>
 80005ba:	2301      	movs	r3, #1
 80005bc:	0862      	lsrs	r2, r4, #1
 80005be:	401c      	ands	r4, r3
 80005c0:	4314      	orrs	r4, r2
 80005c2:	9a01      	ldr	r2, [sp, #4]
 80005c4:	327f      	adds	r2, #127	; 0x7f
 80005c6:	2a00      	cmp	r2, #0
 80005c8:	dd4d      	ble.n	8000666 <__aeabi_fmul+0x1f6>
 80005ca:	0763      	lsls	r3, r4, #29
 80005cc:	d004      	beq.n	80005d8 <__aeabi_fmul+0x168>
 80005ce:	230f      	movs	r3, #15
 80005d0:	4023      	ands	r3, r4
 80005d2:	2b04      	cmp	r3, #4
 80005d4:	d000      	beq.n	80005d8 <__aeabi_fmul+0x168>
 80005d6:	3404      	adds	r4, #4
 80005d8:	0123      	lsls	r3, r4, #4
 80005da:	d503      	bpl.n	80005e4 <__aeabi_fmul+0x174>
 80005dc:	4b3c      	ldr	r3, [pc, #240]	; (80006d0 <__aeabi_fmul+0x260>)
 80005de:	9a01      	ldr	r2, [sp, #4]
 80005e0:	401c      	ands	r4, r3
 80005e2:	3280      	adds	r2, #128	; 0x80
 80005e4:	2afe      	cmp	r2, #254	; 0xfe
 80005e6:	dcbc      	bgt.n	8000562 <__aeabi_fmul+0xf2>
 80005e8:	01a3      	lsls	r3, r4, #6
 80005ea:	0a5b      	lsrs	r3, r3, #9
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	e79a      	b.n	8000526 <__aeabi_fmul+0xb6>
 80005f0:	230c      	movs	r3, #12
 80005f2:	469a      	mov	sl, r3
 80005f4:	3b09      	subs	r3, #9
 80005f6:	25ff      	movs	r5, #255	; 0xff
 80005f8:	469b      	mov	fp, r3
 80005fa:	e754      	b.n	80004a6 <__aeabi_fmul+0x36>
 80005fc:	0018      	movs	r0, r3
 80005fe:	f000 fac7 	bl	8000b90 <__clzsi2>
 8000602:	464a      	mov	r2, r9
 8000604:	1f43      	subs	r3, r0, #5
 8000606:	2576      	movs	r5, #118	; 0x76
 8000608:	409a      	lsls	r2, r3
 800060a:	2300      	movs	r3, #0
 800060c:	426d      	negs	r5, r5
 800060e:	4691      	mov	r9, r2
 8000610:	1a2d      	subs	r5, r5, r0
 8000612:	469a      	mov	sl, r3
 8000614:	469b      	mov	fp, r3
 8000616:	e746      	b.n	80004a6 <__aeabi_fmul+0x36>
 8000618:	4652      	mov	r2, sl
 800061a:	2303      	movs	r3, #3
 800061c:	431a      	orrs	r2, r3
 800061e:	4692      	mov	sl, r2
 8000620:	2003      	movs	r0, #3
 8000622:	e750      	b.n	80004c6 <__aeabi_fmul+0x56>
 8000624:	0020      	movs	r0, r4
 8000626:	f000 fab3 	bl	8000b90 <__clzsi2>
 800062a:	1f43      	subs	r3, r0, #5
 800062c:	1a2d      	subs	r5, r5, r0
 800062e:	409c      	lsls	r4, r3
 8000630:	3d76      	subs	r5, #118	; 0x76
 8000632:	2000      	movs	r0, #0
 8000634:	e747      	b.n	80004c6 <__aeabi_fmul+0x56>
 8000636:	2380      	movs	r3, #128	; 0x80
 8000638:	2700      	movs	r7, #0
 800063a:	03db      	lsls	r3, r3, #15
 800063c:	22ff      	movs	r2, #255	; 0xff
 800063e:	e772      	b.n	8000526 <__aeabi_fmul+0xb6>
 8000640:	4642      	mov	r2, r8
 8000642:	e766      	b.n	8000512 <__aeabi_fmul+0xa2>
 8000644:	464c      	mov	r4, r9
 8000646:	0032      	movs	r2, r6
 8000648:	4658      	mov	r0, fp
 800064a:	e762      	b.n	8000512 <__aeabi_fmul+0xa2>
 800064c:	2380      	movs	r3, #128	; 0x80
 800064e:	464a      	mov	r2, r9
 8000650:	03db      	lsls	r3, r3, #15
 8000652:	421a      	tst	r2, r3
 8000654:	d022      	beq.n	800069c <__aeabi_fmul+0x22c>
 8000656:	421c      	tst	r4, r3
 8000658:	d120      	bne.n	800069c <__aeabi_fmul+0x22c>
 800065a:	4323      	orrs	r3, r4
 800065c:	025b      	lsls	r3, r3, #9
 800065e:	0a5b      	lsrs	r3, r3, #9
 8000660:	4647      	mov	r7, r8
 8000662:	22ff      	movs	r2, #255	; 0xff
 8000664:	e75f      	b.n	8000526 <__aeabi_fmul+0xb6>
 8000666:	2301      	movs	r3, #1
 8000668:	1a9a      	subs	r2, r3, r2
 800066a:	2a1b      	cmp	r2, #27
 800066c:	dc21      	bgt.n	80006b2 <__aeabi_fmul+0x242>
 800066e:	0023      	movs	r3, r4
 8000670:	9901      	ldr	r1, [sp, #4]
 8000672:	40d3      	lsrs	r3, r2
 8000674:	319e      	adds	r1, #158	; 0x9e
 8000676:	408c      	lsls	r4, r1
 8000678:	001a      	movs	r2, r3
 800067a:	0023      	movs	r3, r4
 800067c:	1e5c      	subs	r4, r3, #1
 800067e:	41a3      	sbcs	r3, r4
 8000680:	4313      	orrs	r3, r2
 8000682:	075a      	lsls	r2, r3, #29
 8000684:	d004      	beq.n	8000690 <__aeabi_fmul+0x220>
 8000686:	220f      	movs	r2, #15
 8000688:	401a      	ands	r2, r3
 800068a:	2a04      	cmp	r2, #4
 800068c:	d000      	beq.n	8000690 <__aeabi_fmul+0x220>
 800068e:	3304      	adds	r3, #4
 8000690:	015a      	lsls	r2, r3, #5
 8000692:	d411      	bmi.n	80006b8 <__aeabi_fmul+0x248>
 8000694:	019b      	lsls	r3, r3, #6
 8000696:	0a5b      	lsrs	r3, r3, #9
 8000698:	2200      	movs	r2, #0
 800069a:	e744      	b.n	8000526 <__aeabi_fmul+0xb6>
 800069c:	2380      	movs	r3, #128	; 0x80
 800069e:	464a      	mov	r2, r9
 80006a0:	03db      	lsls	r3, r3, #15
 80006a2:	4313      	orrs	r3, r2
 80006a4:	025b      	lsls	r3, r3, #9
 80006a6:	0a5b      	lsrs	r3, r3, #9
 80006a8:	0037      	movs	r7, r6
 80006aa:	22ff      	movs	r2, #255	; 0xff
 80006ac:	e73b      	b.n	8000526 <__aeabi_fmul+0xb6>
 80006ae:	9501      	str	r5, [sp, #4]
 80006b0:	e787      	b.n	80005c2 <__aeabi_fmul+0x152>
 80006b2:	2200      	movs	r2, #0
 80006b4:	2300      	movs	r3, #0
 80006b6:	e736      	b.n	8000526 <__aeabi_fmul+0xb6>
 80006b8:	2201      	movs	r2, #1
 80006ba:	2300      	movs	r3, #0
 80006bc:	e733      	b.n	8000526 <__aeabi_fmul+0xb6>
 80006be:	2380      	movs	r3, #128	; 0x80
 80006c0:	03db      	lsls	r3, r3, #15
 80006c2:	4323      	orrs	r3, r4
 80006c4:	025b      	lsls	r3, r3, #9
 80006c6:	0a5b      	lsrs	r3, r3, #9
 80006c8:	22ff      	movs	r2, #255	; 0xff
 80006ca:	e72c      	b.n	8000526 <__aeabi_fmul+0xb6>
 80006cc:	08002730 	.word	0x08002730
 80006d0:	f7ffffff 	.word	0xf7ffffff

080006d4 <__aeabi_fsub>:
 80006d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006d6:	4647      	mov	r7, r8
 80006d8:	46ce      	mov	lr, r9
 80006da:	0044      	lsls	r4, r0, #1
 80006dc:	0fc2      	lsrs	r2, r0, #31
 80006de:	b580      	push	{r7, lr}
 80006e0:	0247      	lsls	r7, r0, #9
 80006e2:	0248      	lsls	r0, r1, #9
 80006e4:	0a40      	lsrs	r0, r0, #9
 80006e6:	4684      	mov	ip, r0
 80006e8:	4666      	mov	r6, ip
 80006ea:	0048      	lsls	r0, r1, #1
 80006ec:	0a7f      	lsrs	r7, r7, #9
 80006ee:	0e24      	lsrs	r4, r4, #24
 80006f0:	00f6      	lsls	r6, r6, #3
 80006f2:	0025      	movs	r5, r4
 80006f4:	4690      	mov	r8, r2
 80006f6:	00fb      	lsls	r3, r7, #3
 80006f8:	0e00      	lsrs	r0, r0, #24
 80006fa:	0fc9      	lsrs	r1, r1, #31
 80006fc:	46b1      	mov	r9, r6
 80006fe:	28ff      	cmp	r0, #255	; 0xff
 8000700:	d100      	bne.n	8000704 <__aeabi_fsub+0x30>
 8000702:	e085      	b.n	8000810 <__aeabi_fsub+0x13c>
 8000704:	2601      	movs	r6, #1
 8000706:	4071      	eors	r1, r6
 8000708:	1a26      	subs	r6, r4, r0
 800070a:	4291      	cmp	r1, r2
 800070c:	d057      	beq.n	80007be <__aeabi_fsub+0xea>
 800070e:	2e00      	cmp	r6, #0
 8000710:	dd43      	ble.n	800079a <__aeabi_fsub+0xc6>
 8000712:	2800      	cmp	r0, #0
 8000714:	d000      	beq.n	8000718 <__aeabi_fsub+0x44>
 8000716:	e07f      	b.n	8000818 <__aeabi_fsub+0x144>
 8000718:	4649      	mov	r1, r9
 800071a:	2900      	cmp	r1, #0
 800071c:	d100      	bne.n	8000720 <__aeabi_fsub+0x4c>
 800071e:	e0aa      	b.n	8000876 <__aeabi_fsub+0x1a2>
 8000720:	3e01      	subs	r6, #1
 8000722:	2e00      	cmp	r6, #0
 8000724:	d000      	beq.n	8000728 <__aeabi_fsub+0x54>
 8000726:	e0f7      	b.n	8000918 <__aeabi_fsub+0x244>
 8000728:	1a5b      	subs	r3, r3, r1
 800072a:	015a      	lsls	r2, r3, #5
 800072c:	d400      	bmi.n	8000730 <__aeabi_fsub+0x5c>
 800072e:	e08b      	b.n	8000848 <__aeabi_fsub+0x174>
 8000730:	019b      	lsls	r3, r3, #6
 8000732:	099c      	lsrs	r4, r3, #6
 8000734:	0020      	movs	r0, r4
 8000736:	f000 fa2b 	bl	8000b90 <__clzsi2>
 800073a:	3805      	subs	r0, #5
 800073c:	4084      	lsls	r4, r0
 800073e:	4285      	cmp	r5, r0
 8000740:	dd00      	ble.n	8000744 <__aeabi_fsub+0x70>
 8000742:	e0d3      	b.n	80008ec <__aeabi_fsub+0x218>
 8000744:	1b45      	subs	r5, r0, r5
 8000746:	0023      	movs	r3, r4
 8000748:	2020      	movs	r0, #32
 800074a:	3501      	adds	r5, #1
 800074c:	40eb      	lsrs	r3, r5
 800074e:	1b45      	subs	r5, r0, r5
 8000750:	40ac      	lsls	r4, r5
 8000752:	1e62      	subs	r2, r4, #1
 8000754:	4194      	sbcs	r4, r2
 8000756:	4323      	orrs	r3, r4
 8000758:	2407      	movs	r4, #7
 800075a:	2500      	movs	r5, #0
 800075c:	401c      	ands	r4, r3
 800075e:	2201      	movs	r2, #1
 8000760:	4641      	mov	r1, r8
 8000762:	400a      	ands	r2, r1
 8000764:	2c00      	cmp	r4, #0
 8000766:	d004      	beq.n	8000772 <__aeabi_fsub+0x9e>
 8000768:	210f      	movs	r1, #15
 800076a:	4019      	ands	r1, r3
 800076c:	2904      	cmp	r1, #4
 800076e:	d000      	beq.n	8000772 <__aeabi_fsub+0x9e>
 8000770:	3304      	adds	r3, #4
 8000772:	0159      	lsls	r1, r3, #5
 8000774:	d400      	bmi.n	8000778 <__aeabi_fsub+0xa4>
 8000776:	e080      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000778:	3501      	adds	r5, #1
 800077a:	b2ec      	uxtb	r4, r5
 800077c:	2dff      	cmp	r5, #255	; 0xff
 800077e:	d000      	beq.n	8000782 <__aeabi_fsub+0xae>
 8000780:	e0a3      	b.n	80008ca <__aeabi_fsub+0x1f6>
 8000782:	24ff      	movs	r4, #255	; 0xff
 8000784:	2300      	movs	r3, #0
 8000786:	025b      	lsls	r3, r3, #9
 8000788:	05e4      	lsls	r4, r4, #23
 800078a:	0a58      	lsrs	r0, r3, #9
 800078c:	07d2      	lsls	r2, r2, #31
 800078e:	4320      	orrs	r0, r4
 8000790:	4310      	orrs	r0, r2
 8000792:	bc0c      	pop	{r2, r3}
 8000794:	4690      	mov	r8, r2
 8000796:	4699      	mov	r9, r3
 8000798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800079a:	2e00      	cmp	r6, #0
 800079c:	d174      	bne.n	8000888 <__aeabi_fsub+0x1b4>
 800079e:	1c60      	adds	r0, r4, #1
 80007a0:	b2c0      	uxtb	r0, r0
 80007a2:	2801      	cmp	r0, #1
 80007a4:	dc00      	bgt.n	80007a8 <__aeabi_fsub+0xd4>
 80007a6:	e0a7      	b.n	80008f8 <__aeabi_fsub+0x224>
 80007a8:	464a      	mov	r2, r9
 80007aa:	1a9c      	subs	r4, r3, r2
 80007ac:	0162      	lsls	r2, r4, #5
 80007ae:	d500      	bpl.n	80007b2 <__aeabi_fsub+0xde>
 80007b0:	e0b6      	b.n	8000920 <__aeabi_fsub+0x24c>
 80007b2:	2c00      	cmp	r4, #0
 80007b4:	d1be      	bne.n	8000734 <__aeabi_fsub+0x60>
 80007b6:	2200      	movs	r2, #0
 80007b8:	2400      	movs	r4, #0
 80007ba:	2300      	movs	r3, #0
 80007bc:	e7e3      	b.n	8000786 <__aeabi_fsub+0xb2>
 80007be:	2e00      	cmp	r6, #0
 80007c0:	dc00      	bgt.n	80007c4 <__aeabi_fsub+0xf0>
 80007c2:	e085      	b.n	80008d0 <__aeabi_fsub+0x1fc>
 80007c4:	2800      	cmp	r0, #0
 80007c6:	d046      	beq.n	8000856 <__aeabi_fsub+0x182>
 80007c8:	2cff      	cmp	r4, #255	; 0xff
 80007ca:	d049      	beq.n	8000860 <__aeabi_fsub+0x18c>
 80007cc:	2280      	movs	r2, #128	; 0x80
 80007ce:	4648      	mov	r0, r9
 80007d0:	04d2      	lsls	r2, r2, #19
 80007d2:	4310      	orrs	r0, r2
 80007d4:	4681      	mov	r9, r0
 80007d6:	2201      	movs	r2, #1
 80007d8:	2e1b      	cmp	r6, #27
 80007da:	dc09      	bgt.n	80007f0 <__aeabi_fsub+0x11c>
 80007dc:	2020      	movs	r0, #32
 80007de:	464c      	mov	r4, r9
 80007e0:	1b80      	subs	r0, r0, r6
 80007e2:	4084      	lsls	r4, r0
 80007e4:	464a      	mov	r2, r9
 80007e6:	0020      	movs	r0, r4
 80007e8:	40f2      	lsrs	r2, r6
 80007ea:	1e44      	subs	r4, r0, #1
 80007ec:	41a0      	sbcs	r0, r4
 80007ee:	4302      	orrs	r2, r0
 80007f0:	189b      	adds	r3, r3, r2
 80007f2:	015a      	lsls	r2, r3, #5
 80007f4:	d528      	bpl.n	8000848 <__aeabi_fsub+0x174>
 80007f6:	3501      	adds	r5, #1
 80007f8:	2dff      	cmp	r5, #255	; 0xff
 80007fa:	d100      	bne.n	80007fe <__aeabi_fsub+0x12a>
 80007fc:	e0a8      	b.n	8000950 <__aeabi_fsub+0x27c>
 80007fe:	2201      	movs	r2, #1
 8000800:	2407      	movs	r4, #7
 8000802:	4994      	ldr	r1, [pc, #592]	; (8000a54 <__aeabi_fsub+0x380>)
 8000804:	401a      	ands	r2, r3
 8000806:	085b      	lsrs	r3, r3, #1
 8000808:	400b      	ands	r3, r1
 800080a:	4313      	orrs	r3, r2
 800080c:	401c      	ands	r4, r3
 800080e:	e7a6      	b.n	800075e <__aeabi_fsub+0x8a>
 8000810:	2e00      	cmp	r6, #0
 8000812:	d000      	beq.n	8000816 <__aeabi_fsub+0x142>
 8000814:	e778      	b.n	8000708 <__aeabi_fsub+0x34>
 8000816:	e775      	b.n	8000704 <__aeabi_fsub+0x30>
 8000818:	2cff      	cmp	r4, #255	; 0xff
 800081a:	d054      	beq.n	80008c6 <__aeabi_fsub+0x1f2>
 800081c:	2280      	movs	r2, #128	; 0x80
 800081e:	4649      	mov	r1, r9
 8000820:	04d2      	lsls	r2, r2, #19
 8000822:	4311      	orrs	r1, r2
 8000824:	4689      	mov	r9, r1
 8000826:	2201      	movs	r2, #1
 8000828:	2e1b      	cmp	r6, #27
 800082a:	dc09      	bgt.n	8000840 <__aeabi_fsub+0x16c>
 800082c:	2120      	movs	r1, #32
 800082e:	4648      	mov	r0, r9
 8000830:	1b89      	subs	r1, r1, r6
 8000832:	4088      	lsls	r0, r1
 8000834:	464a      	mov	r2, r9
 8000836:	0001      	movs	r1, r0
 8000838:	40f2      	lsrs	r2, r6
 800083a:	1e48      	subs	r0, r1, #1
 800083c:	4181      	sbcs	r1, r0
 800083e:	430a      	orrs	r2, r1
 8000840:	1a9b      	subs	r3, r3, r2
 8000842:	015a      	lsls	r2, r3, #5
 8000844:	d500      	bpl.n	8000848 <__aeabi_fsub+0x174>
 8000846:	e773      	b.n	8000730 <__aeabi_fsub+0x5c>
 8000848:	2201      	movs	r2, #1
 800084a:	4641      	mov	r1, r8
 800084c:	400a      	ands	r2, r1
 800084e:	0759      	lsls	r1, r3, #29
 8000850:	d000      	beq.n	8000854 <__aeabi_fsub+0x180>
 8000852:	e789      	b.n	8000768 <__aeabi_fsub+0x94>
 8000854:	e011      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000856:	4648      	mov	r0, r9
 8000858:	2800      	cmp	r0, #0
 800085a:	d158      	bne.n	800090e <__aeabi_fsub+0x23a>
 800085c:	2cff      	cmp	r4, #255	; 0xff
 800085e:	d10c      	bne.n	800087a <__aeabi_fsub+0x1a6>
 8000860:	08db      	lsrs	r3, r3, #3
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_fsub+0x194>
 8000866:	e78c      	b.n	8000782 <__aeabi_fsub+0xae>
 8000868:	2080      	movs	r0, #128	; 0x80
 800086a:	03c0      	lsls	r0, r0, #15
 800086c:	4303      	orrs	r3, r0
 800086e:	025b      	lsls	r3, r3, #9
 8000870:	0a5b      	lsrs	r3, r3, #9
 8000872:	24ff      	movs	r4, #255	; 0xff
 8000874:	e787      	b.n	8000786 <__aeabi_fsub+0xb2>
 8000876:	2cff      	cmp	r4, #255	; 0xff
 8000878:	d025      	beq.n	80008c6 <__aeabi_fsub+0x1f2>
 800087a:	08db      	lsrs	r3, r3, #3
 800087c:	2dff      	cmp	r5, #255	; 0xff
 800087e:	d0f0      	beq.n	8000862 <__aeabi_fsub+0x18e>
 8000880:	025b      	lsls	r3, r3, #9
 8000882:	0a5b      	lsrs	r3, r3, #9
 8000884:	b2ec      	uxtb	r4, r5
 8000886:	e77e      	b.n	8000786 <__aeabi_fsub+0xb2>
 8000888:	2c00      	cmp	r4, #0
 800088a:	d04d      	beq.n	8000928 <__aeabi_fsub+0x254>
 800088c:	28ff      	cmp	r0, #255	; 0xff
 800088e:	d018      	beq.n	80008c2 <__aeabi_fsub+0x1ee>
 8000890:	2480      	movs	r4, #128	; 0x80
 8000892:	04e4      	lsls	r4, r4, #19
 8000894:	4272      	negs	r2, r6
 8000896:	4323      	orrs	r3, r4
 8000898:	2a1b      	cmp	r2, #27
 800089a:	dd00      	ble.n	800089e <__aeabi_fsub+0x1ca>
 800089c:	e0c4      	b.n	8000a28 <__aeabi_fsub+0x354>
 800089e:	001c      	movs	r4, r3
 80008a0:	2520      	movs	r5, #32
 80008a2:	40d4      	lsrs	r4, r2
 80008a4:	1aaa      	subs	r2, r5, r2
 80008a6:	4093      	lsls	r3, r2
 80008a8:	1e5a      	subs	r2, r3, #1
 80008aa:	4193      	sbcs	r3, r2
 80008ac:	4323      	orrs	r3, r4
 80008ae:	464a      	mov	r2, r9
 80008b0:	0005      	movs	r5, r0
 80008b2:	1ad3      	subs	r3, r2, r3
 80008b4:	4688      	mov	r8, r1
 80008b6:	e738      	b.n	800072a <__aeabi_fsub+0x56>
 80008b8:	1c72      	adds	r2, r6, #1
 80008ba:	d0f8      	beq.n	80008ae <__aeabi_fsub+0x1da>
 80008bc:	43f2      	mvns	r2, r6
 80008be:	28ff      	cmp	r0, #255	; 0xff
 80008c0:	d1ea      	bne.n	8000898 <__aeabi_fsub+0x1c4>
 80008c2:	000a      	movs	r2, r1
 80008c4:	464b      	mov	r3, r9
 80008c6:	25ff      	movs	r5, #255	; 0xff
 80008c8:	e7d7      	b.n	800087a <__aeabi_fsub+0x1a6>
 80008ca:	019b      	lsls	r3, r3, #6
 80008cc:	0a5b      	lsrs	r3, r3, #9
 80008ce:	e75a      	b.n	8000786 <__aeabi_fsub+0xb2>
 80008d0:	2e00      	cmp	r6, #0
 80008d2:	d141      	bne.n	8000958 <__aeabi_fsub+0x284>
 80008d4:	1c65      	adds	r5, r4, #1
 80008d6:	b2e9      	uxtb	r1, r5
 80008d8:	2901      	cmp	r1, #1
 80008da:	dd45      	ble.n	8000968 <__aeabi_fsub+0x294>
 80008dc:	2dff      	cmp	r5, #255	; 0xff
 80008de:	d100      	bne.n	80008e2 <__aeabi_fsub+0x20e>
 80008e0:	e74f      	b.n	8000782 <__aeabi_fsub+0xae>
 80008e2:	2407      	movs	r4, #7
 80008e4:	444b      	add	r3, r9
 80008e6:	085b      	lsrs	r3, r3, #1
 80008e8:	401c      	ands	r4, r3
 80008ea:	e738      	b.n	800075e <__aeabi_fsub+0x8a>
 80008ec:	2207      	movs	r2, #7
 80008ee:	4b5a      	ldr	r3, [pc, #360]	; (8000a58 <__aeabi_fsub+0x384>)
 80008f0:	1a2d      	subs	r5, r5, r0
 80008f2:	4023      	ands	r3, r4
 80008f4:	4014      	ands	r4, r2
 80008f6:	e732      	b.n	800075e <__aeabi_fsub+0x8a>
 80008f8:	2c00      	cmp	r4, #0
 80008fa:	d11d      	bne.n	8000938 <__aeabi_fsub+0x264>
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d17a      	bne.n	80009f6 <__aeabi_fsub+0x322>
 8000900:	464b      	mov	r3, r9
 8000902:	2b00      	cmp	r3, #0
 8000904:	d100      	bne.n	8000908 <__aeabi_fsub+0x234>
 8000906:	e091      	b.n	8000a2c <__aeabi_fsub+0x358>
 8000908:	000a      	movs	r2, r1
 800090a:	2500      	movs	r5, #0
 800090c:	e7b5      	b.n	800087a <__aeabi_fsub+0x1a6>
 800090e:	3e01      	subs	r6, #1
 8000910:	2e00      	cmp	r6, #0
 8000912:	d119      	bne.n	8000948 <__aeabi_fsub+0x274>
 8000914:	444b      	add	r3, r9
 8000916:	e76c      	b.n	80007f2 <__aeabi_fsub+0x11e>
 8000918:	2cff      	cmp	r4, #255	; 0xff
 800091a:	d184      	bne.n	8000826 <__aeabi_fsub+0x152>
 800091c:	25ff      	movs	r5, #255	; 0xff
 800091e:	e7ac      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000920:	464a      	mov	r2, r9
 8000922:	4688      	mov	r8, r1
 8000924:	1ad4      	subs	r4, r2, r3
 8000926:	e705      	b.n	8000734 <__aeabi_fsub+0x60>
 8000928:	2b00      	cmp	r3, #0
 800092a:	d1c5      	bne.n	80008b8 <__aeabi_fsub+0x1e4>
 800092c:	000a      	movs	r2, r1
 800092e:	28ff      	cmp	r0, #255	; 0xff
 8000930:	d0c8      	beq.n	80008c4 <__aeabi_fsub+0x1f0>
 8000932:	0005      	movs	r5, r0
 8000934:	464b      	mov	r3, r9
 8000936:	e7a0      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000938:	2b00      	cmp	r3, #0
 800093a:	d149      	bne.n	80009d0 <__aeabi_fsub+0x2fc>
 800093c:	464b      	mov	r3, r9
 800093e:	2b00      	cmp	r3, #0
 8000940:	d077      	beq.n	8000a32 <__aeabi_fsub+0x35e>
 8000942:	000a      	movs	r2, r1
 8000944:	25ff      	movs	r5, #255	; 0xff
 8000946:	e798      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000948:	2cff      	cmp	r4, #255	; 0xff
 800094a:	d000      	beq.n	800094e <__aeabi_fsub+0x27a>
 800094c:	e743      	b.n	80007d6 <__aeabi_fsub+0x102>
 800094e:	e787      	b.n	8000860 <__aeabi_fsub+0x18c>
 8000950:	000a      	movs	r2, r1
 8000952:	24ff      	movs	r4, #255	; 0xff
 8000954:	2300      	movs	r3, #0
 8000956:	e716      	b.n	8000786 <__aeabi_fsub+0xb2>
 8000958:	2c00      	cmp	r4, #0
 800095a:	d115      	bne.n	8000988 <__aeabi_fsub+0x2b4>
 800095c:	2b00      	cmp	r3, #0
 800095e:	d157      	bne.n	8000a10 <__aeabi_fsub+0x33c>
 8000960:	28ff      	cmp	r0, #255	; 0xff
 8000962:	d1e6      	bne.n	8000932 <__aeabi_fsub+0x25e>
 8000964:	464b      	mov	r3, r9
 8000966:	e77b      	b.n	8000860 <__aeabi_fsub+0x18c>
 8000968:	2c00      	cmp	r4, #0
 800096a:	d120      	bne.n	80009ae <__aeabi_fsub+0x2da>
 800096c:	2b00      	cmp	r3, #0
 800096e:	d057      	beq.n	8000a20 <__aeabi_fsub+0x34c>
 8000970:	4649      	mov	r1, r9
 8000972:	2900      	cmp	r1, #0
 8000974:	d053      	beq.n	8000a1e <__aeabi_fsub+0x34a>
 8000976:	444b      	add	r3, r9
 8000978:	015a      	lsls	r2, r3, #5
 800097a:	d568      	bpl.n	8000a4e <__aeabi_fsub+0x37a>
 800097c:	2407      	movs	r4, #7
 800097e:	4a36      	ldr	r2, [pc, #216]	; (8000a58 <__aeabi_fsub+0x384>)
 8000980:	401c      	ands	r4, r3
 8000982:	2501      	movs	r5, #1
 8000984:	4013      	ands	r3, r2
 8000986:	e6ea      	b.n	800075e <__aeabi_fsub+0x8a>
 8000988:	28ff      	cmp	r0, #255	; 0xff
 800098a:	d0eb      	beq.n	8000964 <__aeabi_fsub+0x290>
 800098c:	2280      	movs	r2, #128	; 0x80
 800098e:	04d2      	lsls	r2, r2, #19
 8000990:	4276      	negs	r6, r6
 8000992:	4313      	orrs	r3, r2
 8000994:	2e1b      	cmp	r6, #27
 8000996:	dc53      	bgt.n	8000a40 <__aeabi_fsub+0x36c>
 8000998:	2520      	movs	r5, #32
 800099a:	1bad      	subs	r5, r5, r6
 800099c:	001a      	movs	r2, r3
 800099e:	40ab      	lsls	r3, r5
 80009a0:	40f2      	lsrs	r2, r6
 80009a2:	1e5c      	subs	r4, r3, #1
 80009a4:	41a3      	sbcs	r3, r4
 80009a6:	4313      	orrs	r3, r2
 80009a8:	444b      	add	r3, r9
 80009aa:	0005      	movs	r5, r0
 80009ac:	e721      	b.n	80007f2 <__aeabi_fsub+0x11e>
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d0d8      	beq.n	8000964 <__aeabi_fsub+0x290>
 80009b2:	4649      	mov	r1, r9
 80009b4:	2900      	cmp	r1, #0
 80009b6:	d100      	bne.n	80009ba <__aeabi_fsub+0x2e6>
 80009b8:	e752      	b.n	8000860 <__aeabi_fsub+0x18c>
 80009ba:	2180      	movs	r1, #128	; 0x80
 80009bc:	03c9      	lsls	r1, r1, #15
 80009be:	420f      	tst	r7, r1
 80009c0:	d100      	bne.n	80009c4 <__aeabi_fsub+0x2f0>
 80009c2:	e74d      	b.n	8000860 <__aeabi_fsub+0x18c>
 80009c4:	4660      	mov	r0, ip
 80009c6:	4208      	tst	r0, r1
 80009c8:	d000      	beq.n	80009cc <__aeabi_fsub+0x2f8>
 80009ca:	e749      	b.n	8000860 <__aeabi_fsub+0x18c>
 80009cc:	464b      	mov	r3, r9
 80009ce:	e747      	b.n	8000860 <__aeabi_fsub+0x18c>
 80009d0:	4648      	mov	r0, r9
 80009d2:	25ff      	movs	r5, #255	; 0xff
 80009d4:	2800      	cmp	r0, #0
 80009d6:	d100      	bne.n	80009da <__aeabi_fsub+0x306>
 80009d8:	e74f      	b.n	800087a <__aeabi_fsub+0x1a6>
 80009da:	2280      	movs	r2, #128	; 0x80
 80009dc:	03d2      	lsls	r2, r2, #15
 80009de:	4217      	tst	r7, r2
 80009e0:	d004      	beq.n	80009ec <__aeabi_fsub+0x318>
 80009e2:	4660      	mov	r0, ip
 80009e4:	4210      	tst	r0, r2
 80009e6:	d101      	bne.n	80009ec <__aeabi_fsub+0x318>
 80009e8:	464b      	mov	r3, r9
 80009ea:	4688      	mov	r8, r1
 80009ec:	2201      	movs	r2, #1
 80009ee:	4641      	mov	r1, r8
 80009f0:	25ff      	movs	r5, #255	; 0xff
 80009f2:	400a      	ands	r2, r1
 80009f4:	e741      	b.n	800087a <__aeabi_fsub+0x1a6>
 80009f6:	4648      	mov	r0, r9
 80009f8:	2800      	cmp	r0, #0
 80009fa:	d01f      	beq.n	8000a3c <__aeabi_fsub+0x368>
 80009fc:	1a1a      	subs	r2, r3, r0
 80009fe:	0150      	lsls	r0, r2, #5
 8000a00:	d520      	bpl.n	8000a44 <__aeabi_fsub+0x370>
 8000a02:	464a      	mov	r2, r9
 8000a04:	2407      	movs	r4, #7
 8000a06:	1ad3      	subs	r3, r2, r3
 8000a08:	401c      	ands	r4, r3
 8000a0a:	4688      	mov	r8, r1
 8000a0c:	2500      	movs	r5, #0
 8000a0e:	e6a6      	b.n	800075e <__aeabi_fsub+0x8a>
 8000a10:	1c74      	adds	r4, r6, #1
 8000a12:	d0c9      	beq.n	80009a8 <__aeabi_fsub+0x2d4>
 8000a14:	43f6      	mvns	r6, r6
 8000a16:	28ff      	cmp	r0, #255	; 0xff
 8000a18:	d1bc      	bne.n	8000994 <__aeabi_fsub+0x2c0>
 8000a1a:	464b      	mov	r3, r9
 8000a1c:	e720      	b.n	8000860 <__aeabi_fsub+0x18c>
 8000a1e:	4699      	mov	r9, r3
 8000a20:	464b      	mov	r3, r9
 8000a22:	2500      	movs	r5, #0
 8000a24:	08db      	lsrs	r3, r3, #3
 8000a26:	e72b      	b.n	8000880 <__aeabi_fsub+0x1ac>
 8000a28:	2301      	movs	r3, #1
 8000a2a:	e740      	b.n	80008ae <__aeabi_fsub+0x1da>
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2300      	movs	r3, #0
 8000a30:	e6a9      	b.n	8000786 <__aeabi_fsub+0xb2>
 8000a32:	2380      	movs	r3, #128	; 0x80
 8000a34:	2200      	movs	r2, #0
 8000a36:	03db      	lsls	r3, r3, #15
 8000a38:	24ff      	movs	r4, #255	; 0xff
 8000a3a:	e6a4      	b.n	8000786 <__aeabi_fsub+0xb2>
 8000a3c:	2500      	movs	r5, #0
 8000a3e:	e71c      	b.n	800087a <__aeabi_fsub+0x1a6>
 8000a40:	2301      	movs	r3, #1
 8000a42:	e7b1      	b.n	80009a8 <__aeabi_fsub+0x2d4>
 8000a44:	2a00      	cmp	r2, #0
 8000a46:	d0f1      	beq.n	8000a2c <__aeabi_fsub+0x358>
 8000a48:	0013      	movs	r3, r2
 8000a4a:	2500      	movs	r5, #0
 8000a4c:	e6fc      	b.n	8000848 <__aeabi_fsub+0x174>
 8000a4e:	2500      	movs	r5, #0
 8000a50:	e6fa      	b.n	8000848 <__aeabi_fsub+0x174>
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	7dffffff 	.word	0x7dffffff
 8000a58:	fbffffff 	.word	0xfbffffff

08000a5c <__aeabi_f2iz>:
 8000a5c:	0241      	lsls	r1, r0, #9
 8000a5e:	0042      	lsls	r2, r0, #1
 8000a60:	0fc3      	lsrs	r3, r0, #31
 8000a62:	0a49      	lsrs	r1, r1, #9
 8000a64:	0e12      	lsrs	r2, r2, #24
 8000a66:	2000      	movs	r0, #0
 8000a68:	2a7e      	cmp	r2, #126	; 0x7e
 8000a6a:	d90d      	bls.n	8000a88 <__aeabi_f2iz+0x2c>
 8000a6c:	2a9d      	cmp	r2, #157	; 0x9d
 8000a6e:	d80c      	bhi.n	8000a8a <__aeabi_f2iz+0x2e>
 8000a70:	2080      	movs	r0, #128	; 0x80
 8000a72:	0400      	lsls	r0, r0, #16
 8000a74:	4301      	orrs	r1, r0
 8000a76:	2a95      	cmp	r2, #149	; 0x95
 8000a78:	dc0a      	bgt.n	8000a90 <__aeabi_f2iz+0x34>
 8000a7a:	2096      	movs	r0, #150	; 0x96
 8000a7c:	1a82      	subs	r2, r0, r2
 8000a7e:	40d1      	lsrs	r1, r2
 8000a80:	4248      	negs	r0, r1
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d100      	bne.n	8000a88 <__aeabi_f2iz+0x2c>
 8000a86:	0008      	movs	r0, r1
 8000a88:	4770      	bx	lr
 8000a8a:	4a03      	ldr	r2, [pc, #12]	; (8000a98 <__aeabi_f2iz+0x3c>)
 8000a8c:	1898      	adds	r0, r3, r2
 8000a8e:	e7fb      	b.n	8000a88 <__aeabi_f2iz+0x2c>
 8000a90:	3a96      	subs	r2, #150	; 0x96
 8000a92:	4091      	lsls	r1, r2
 8000a94:	e7f4      	b.n	8000a80 <__aeabi_f2iz+0x24>
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	7fffffff 	.word	0x7fffffff

08000a9c <__aeabi_ui2f>:
 8000a9c:	b570      	push	{r4, r5, r6, lr}
 8000a9e:	1e04      	subs	r4, r0, #0
 8000aa0:	d034      	beq.n	8000b0c <__aeabi_ui2f+0x70>
 8000aa2:	f000 f875 	bl	8000b90 <__clzsi2>
 8000aa6:	229e      	movs	r2, #158	; 0x9e
 8000aa8:	1a12      	subs	r2, r2, r0
 8000aaa:	2a96      	cmp	r2, #150	; 0x96
 8000aac:	dc07      	bgt.n	8000abe <__aeabi_ui2f+0x22>
 8000aae:	b2d2      	uxtb	r2, r2
 8000ab0:	2808      	cmp	r0, #8
 8000ab2:	dd2e      	ble.n	8000b12 <__aeabi_ui2f+0x76>
 8000ab4:	3808      	subs	r0, #8
 8000ab6:	4084      	lsls	r4, r0
 8000ab8:	0260      	lsls	r0, r4, #9
 8000aba:	0a40      	lsrs	r0, r0, #9
 8000abc:	e021      	b.n	8000b02 <__aeabi_ui2f+0x66>
 8000abe:	2a99      	cmp	r2, #153	; 0x99
 8000ac0:	dd09      	ble.n	8000ad6 <__aeabi_ui2f+0x3a>
 8000ac2:	0003      	movs	r3, r0
 8000ac4:	0021      	movs	r1, r4
 8000ac6:	331b      	adds	r3, #27
 8000ac8:	4099      	lsls	r1, r3
 8000aca:	1e4b      	subs	r3, r1, #1
 8000acc:	4199      	sbcs	r1, r3
 8000ace:	2305      	movs	r3, #5
 8000ad0:	1a1b      	subs	r3, r3, r0
 8000ad2:	40dc      	lsrs	r4, r3
 8000ad4:	430c      	orrs	r4, r1
 8000ad6:	2805      	cmp	r0, #5
 8000ad8:	dd01      	ble.n	8000ade <__aeabi_ui2f+0x42>
 8000ada:	1f43      	subs	r3, r0, #5
 8000adc:	409c      	lsls	r4, r3
 8000ade:	0023      	movs	r3, r4
 8000ae0:	490d      	ldr	r1, [pc, #52]	; (8000b18 <__aeabi_ui2f+0x7c>)
 8000ae2:	400b      	ands	r3, r1
 8000ae4:	0765      	lsls	r5, r4, #29
 8000ae6:	d009      	beq.n	8000afc <__aeabi_ui2f+0x60>
 8000ae8:	250f      	movs	r5, #15
 8000aea:	402c      	ands	r4, r5
 8000aec:	2c04      	cmp	r4, #4
 8000aee:	d005      	beq.n	8000afc <__aeabi_ui2f+0x60>
 8000af0:	3304      	adds	r3, #4
 8000af2:	015c      	lsls	r4, r3, #5
 8000af4:	d502      	bpl.n	8000afc <__aeabi_ui2f+0x60>
 8000af6:	229f      	movs	r2, #159	; 0x9f
 8000af8:	400b      	ands	r3, r1
 8000afa:	1a12      	subs	r2, r2, r0
 8000afc:	019b      	lsls	r3, r3, #6
 8000afe:	0a58      	lsrs	r0, r3, #9
 8000b00:	b2d2      	uxtb	r2, r2
 8000b02:	0240      	lsls	r0, r0, #9
 8000b04:	05d2      	lsls	r2, r2, #23
 8000b06:	0a40      	lsrs	r0, r0, #9
 8000b08:	4310      	orrs	r0, r2
 8000b0a:	bd70      	pop	{r4, r5, r6, pc}
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2000      	movs	r0, #0
 8000b10:	e7f7      	b.n	8000b02 <__aeabi_ui2f+0x66>
 8000b12:	0260      	lsls	r0, r4, #9
 8000b14:	0a40      	lsrs	r0, r0, #9
 8000b16:	e7f4      	b.n	8000b02 <__aeabi_ui2f+0x66>
 8000b18:	fbffffff 	.word	0xfbffffff

08000b1c <__aeabi_cfrcmple>:
 8000b1c:	4684      	mov	ip, r0
 8000b1e:	1c08      	adds	r0, r1, #0
 8000b20:	4661      	mov	r1, ip
 8000b22:	e7ff      	b.n	8000b24 <__aeabi_cfcmpeq>

08000b24 <__aeabi_cfcmpeq>:
 8000b24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000b26:	f000 f8c7 	bl	8000cb8 <__lesf2>
 8000b2a:	2800      	cmp	r0, #0
 8000b2c:	d401      	bmi.n	8000b32 <__aeabi_cfcmpeq+0xe>
 8000b2e:	2100      	movs	r1, #0
 8000b30:	42c8      	cmn	r0, r1
 8000b32:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000b34 <__aeabi_fcmpeq>:
 8000b34:	b510      	push	{r4, lr}
 8000b36:	f000 f849 	bl	8000bcc <__eqsf2>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	3001      	adds	r0, #1
 8000b3e:	bd10      	pop	{r4, pc}

08000b40 <__aeabi_fcmplt>:
 8000b40:	b510      	push	{r4, lr}
 8000b42:	f000 f8b9 	bl	8000cb8 <__lesf2>
 8000b46:	2800      	cmp	r0, #0
 8000b48:	db01      	blt.n	8000b4e <__aeabi_fcmplt+0xe>
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	bd10      	pop	{r4, pc}
 8000b4e:	2001      	movs	r0, #1
 8000b50:	bd10      	pop	{r4, pc}
 8000b52:	46c0      	nop			; (mov r8, r8)

08000b54 <__aeabi_fcmple>:
 8000b54:	b510      	push	{r4, lr}
 8000b56:	f000 f8af 	bl	8000cb8 <__lesf2>
 8000b5a:	2800      	cmp	r0, #0
 8000b5c:	dd01      	ble.n	8000b62 <__aeabi_fcmple+0xe>
 8000b5e:	2000      	movs	r0, #0
 8000b60:	bd10      	pop	{r4, pc}
 8000b62:	2001      	movs	r0, #1
 8000b64:	bd10      	pop	{r4, pc}
 8000b66:	46c0      	nop			; (mov r8, r8)

08000b68 <__aeabi_fcmpgt>:
 8000b68:	b510      	push	{r4, lr}
 8000b6a:	f000 f857 	bl	8000c1c <__gesf2>
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	dc01      	bgt.n	8000b76 <__aeabi_fcmpgt+0xe>
 8000b72:	2000      	movs	r0, #0
 8000b74:	bd10      	pop	{r4, pc}
 8000b76:	2001      	movs	r0, #1
 8000b78:	bd10      	pop	{r4, pc}
 8000b7a:	46c0      	nop			; (mov r8, r8)

08000b7c <__aeabi_fcmpge>:
 8000b7c:	b510      	push	{r4, lr}
 8000b7e:	f000 f84d 	bl	8000c1c <__gesf2>
 8000b82:	2800      	cmp	r0, #0
 8000b84:	da01      	bge.n	8000b8a <__aeabi_fcmpge+0xe>
 8000b86:	2000      	movs	r0, #0
 8000b88:	bd10      	pop	{r4, pc}
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	bd10      	pop	{r4, pc}
 8000b8e:	46c0      	nop			; (mov r8, r8)

08000b90 <__clzsi2>:
 8000b90:	211c      	movs	r1, #28
 8000b92:	2301      	movs	r3, #1
 8000b94:	041b      	lsls	r3, r3, #16
 8000b96:	4298      	cmp	r0, r3
 8000b98:	d301      	bcc.n	8000b9e <__clzsi2+0xe>
 8000b9a:	0c00      	lsrs	r0, r0, #16
 8000b9c:	3910      	subs	r1, #16
 8000b9e:	0a1b      	lsrs	r3, r3, #8
 8000ba0:	4298      	cmp	r0, r3
 8000ba2:	d301      	bcc.n	8000ba8 <__clzsi2+0x18>
 8000ba4:	0a00      	lsrs	r0, r0, #8
 8000ba6:	3908      	subs	r1, #8
 8000ba8:	091b      	lsrs	r3, r3, #4
 8000baa:	4298      	cmp	r0, r3
 8000bac:	d301      	bcc.n	8000bb2 <__clzsi2+0x22>
 8000bae:	0900      	lsrs	r0, r0, #4
 8000bb0:	3904      	subs	r1, #4
 8000bb2:	a202      	add	r2, pc, #8	; (adr r2, 8000bbc <__clzsi2+0x2c>)
 8000bb4:	5c10      	ldrb	r0, [r2, r0]
 8000bb6:	1840      	adds	r0, r0, r1
 8000bb8:	4770      	bx	lr
 8000bba:	46c0      	nop			; (mov r8, r8)
 8000bbc:	02020304 	.word	0x02020304
 8000bc0:	01010101 	.word	0x01010101
	...

08000bcc <__eqsf2>:
 8000bcc:	b570      	push	{r4, r5, r6, lr}
 8000bce:	0042      	lsls	r2, r0, #1
 8000bd0:	024e      	lsls	r6, r1, #9
 8000bd2:	004c      	lsls	r4, r1, #1
 8000bd4:	0245      	lsls	r5, r0, #9
 8000bd6:	0a6d      	lsrs	r5, r5, #9
 8000bd8:	0e12      	lsrs	r2, r2, #24
 8000bda:	0fc3      	lsrs	r3, r0, #31
 8000bdc:	0a76      	lsrs	r6, r6, #9
 8000bde:	0e24      	lsrs	r4, r4, #24
 8000be0:	0fc9      	lsrs	r1, r1, #31
 8000be2:	2aff      	cmp	r2, #255	; 0xff
 8000be4:	d00f      	beq.n	8000c06 <__eqsf2+0x3a>
 8000be6:	2cff      	cmp	r4, #255	; 0xff
 8000be8:	d011      	beq.n	8000c0e <__eqsf2+0x42>
 8000bea:	2001      	movs	r0, #1
 8000bec:	42a2      	cmp	r2, r4
 8000bee:	d000      	beq.n	8000bf2 <__eqsf2+0x26>
 8000bf0:	bd70      	pop	{r4, r5, r6, pc}
 8000bf2:	42b5      	cmp	r5, r6
 8000bf4:	d1fc      	bne.n	8000bf0 <__eqsf2+0x24>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d00d      	beq.n	8000c16 <__eqsf2+0x4a>
 8000bfa:	2a00      	cmp	r2, #0
 8000bfc:	d1f8      	bne.n	8000bf0 <__eqsf2+0x24>
 8000bfe:	0028      	movs	r0, r5
 8000c00:	1e45      	subs	r5, r0, #1
 8000c02:	41a8      	sbcs	r0, r5
 8000c04:	e7f4      	b.n	8000bf0 <__eqsf2+0x24>
 8000c06:	2001      	movs	r0, #1
 8000c08:	2d00      	cmp	r5, #0
 8000c0a:	d1f1      	bne.n	8000bf0 <__eqsf2+0x24>
 8000c0c:	e7eb      	b.n	8000be6 <__eqsf2+0x1a>
 8000c0e:	2001      	movs	r0, #1
 8000c10:	2e00      	cmp	r6, #0
 8000c12:	d1ed      	bne.n	8000bf0 <__eqsf2+0x24>
 8000c14:	e7e9      	b.n	8000bea <__eqsf2+0x1e>
 8000c16:	2000      	movs	r0, #0
 8000c18:	e7ea      	b.n	8000bf0 <__eqsf2+0x24>
 8000c1a:	46c0      	nop			; (mov r8, r8)

08000c1c <__gesf2>:
 8000c1c:	b570      	push	{r4, r5, r6, lr}
 8000c1e:	004a      	lsls	r2, r1, #1
 8000c20:	024e      	lsls	r6, r1, #9
 8000c22:	0245      	lsls	r5, r0, #9
 8000c24:	0044      	lsls	r4, r0, #1
 8000c26:	0a6d      	lsrs	r5, r5, #9
 8000c28:	0e24      	lsrs	r4, r4, #24
 8000c2a:	0fc3      	lsrs	r3, r0, #31
 8000c2c:	0a76      	lsrs	r6, r6, #9
 8000c2e:	0e12      	lsrs	r2, r2, #24
 8000c30:	0fc9      	lsrs	r1, r1, #31
 8000c32:	2cff      	cmp	r4, #255	; 0xff
 8000c34:	d015      	beq.n	8000c62 <__gesf2+0x46>
 8000c36:	2aff      	cmp	r2, #255	; 0xff
 8000c38:	d00e      	beq.n	8000c58 <__gesf2+0x3c>
 8000c3a:	2c00      	cmp	r4, #0
 8000c3c:	d115      	bne.n	8000c6a <__gesf2+0x4e>
 8000c3e:	2a00      	cmp	r2, #0
 8000c40:	d101      	bne.n	8000c46 <__gesf2+0x2a>
 8000c42:	2e00      	cmp	r6, #0
 8000c44:	d01c      	beq.n	8000c80 <__gesf2+0x64>
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d014      	beq.n	8000c74 <__gesf2+0x58>
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d027      	beq.n	8000c9e <__gesf2+0x82>
 8000c4e:	2002      	movs	r0, #2
 8000c50:	3b01      	subs	r3, #1
 8000c52:	4018      	ands	r0, r3
 8000c54:	3801      	subs	r0, #1
 8000c56:	bd70      	pop	{r4, r5, r6, pc}
 8000c58:	2e00      	cmp	r6, #0
 8000c5a:	d0ee      	beq.n	8000c3a <__gesf2+0x1e>
 8000c5c:	2002      	movs	r0, #2
 8000c5e:	4240      	negs	r0, r0
 8000c60:	e7f9      	b.n	8000c56 <__gesf2+0x3a>
 8000c62:	2d00      	cmp	r5, #0
 8000c64:	d1fa      	bne.n	8000c5c <__gesf2+0x40>
 8000c66:	2aff      	cmp	r2, #255	; 0xff
 8000c68:	d00e      	beq.n	8000c88 <__gesf2+0x6c>
 8000c6a:	2a00      	cmp	r2, #0
 8000c6c:	d10e      	bne.n	8000c8c <__gesf2+0x70>
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	d0ed      	beq.n	8000c4e <__gesf2+0x32>
 8000c72:	e00b      	b.n	8000c8c <__gesf2+0x70>
 8000c74:	2301      	movs	r3, #1
 8000c76:	3901      	subs	r1, #1
 8000c78:	4399      	bics	r1, r3
 8000c7a:	0008      	movs	r0, r1
 8000c7c:	3001      	adds	r0, #1
 8000c7e:	e7ea      	b.n	8000c56 <__gesf2+0x3a>
 8000c80:	2000      	movs	r0, #0
 8000c82:	2d00      	cmp	r5, #0
 8000c84:	d0e7      	beq.n	8000c56 <__gesf2+0x3a>
 8000c86:	e7e2      	b.n	8000c4e <__gesf2+0x32>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d1e7      	bne.n	8000c5c <__gesf2+0x40>
 8000c8c:	428b      	cmp	r3, r1
 8000c8e:	d1de      	bne.n	8000c4e <__gesf2+0x32>
 8000c90:	4294      	cmp	r4, r2
 8000c92:	dd05      	ble.n	8000ca0 <__gesf2+0x84>
 8000c94:	2102      	movs	r1, #2
 8000c96:	1e58      	subs	r0, r3, #1
 8000c98:	4008      	ands	r0, r1
 8000c9a:	3801      	subs	r0, #1
 8000c9c:	e7db      	b.n	8000c56 <__gesf2+0x3a>
 8000c9e:	2400      	movs	r4, #0
 8000ca0:	42a2      	cmp	r2, r4
 8000ca2:	dc04      	bgt.n	8000cae <__gesf2+0x92>
 8000ca4:	42b5      	cmp	r5, r6
 8000ca6:	d8d2      	bhi.n	8000c4e <__gesf2+0x32>
 8000ca8:	2000      	movs	r0, #0
 8000caa:	42b5      	cmp	r5, r6
 8000cac:	d2d3      	bcs.n	8000c56 <__gesf2+0x3a>
 8000cae:	1e58      	subs	r0, r3, #1
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	4398      	bics	r0, r3
 8000cb4:	3001      	adds	r0, #1
 8000cb6:	e7ce      	b.n	8000c56 <__gesf2+0x3a>

08000cb8 <__lesf2>:
 8000cb8:	b530      	push	{r4, r5, lr}
 8000cba:	0042      	lsls	r2, r0, #1
 8000cbc:	0244      	lsls	r4, r0, #9
 8000cbe:	024d      	lsls	r5, r1, #9
 8000cc0:	0fc3      	lsrs	r3, r0, #31
 8000cc2:	0048      	lsls	r0, r1, #1
 8000cc4:	0a64      	lsrs	r4, r4, #9
 8000cc6:	0e12      	lsrs	r2, r2, #24
 8000cc8:	0a6d      	lsrs	r5, r5, #9
 8000cca:	0e00      	lsrs	r0, r0, #24
 8000ccc:	0fc9      	lsrs	r1, r1, #31
 8000cce:	2aff      	cmp	r2, #255	; 0xff
 8000cd0:	d012      	beq.n	8000cf8 <__lesf2+0x40>
 8000cd2:	28ff      	cmp	r0, #255	; 0xff
 8000cd4:	d00c      	beq.n	8000cf0 <__lesf2+0x38>
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d112      	bne.n	8000d00 <__lesf2+0x48>
 8000cda:	2800      	cmp	r0, #0
 8000cdc:	d119      	bne.n	8000d12 <__lesf2+0x5a>
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d117      	bne.n	8000d12 <__lesf2+0x5a>
 8000ce2:	2c00      	cmp	r4, #0
 8000ce4:	d02b      	beq.n	8000d3e <__lesf2+0x86>
 8000ce6:	2002      	movs	r0, #2
 8000ce8:	3b01      	subs	r3, #1
 8000cea:	4018      	ands	r0, r3
 8000cec:	3801      	subs	r0, #1
 8000cee:	e026      	b.n	8000d3e <__lesf2+0x86>
 8000cf0:	2d00      	cmp	r5, #0
 8000cf2:	d0f0      	beq.n	8000cd6 <__lesf2+0x1e>
 8000cf4:	2002      	movs	r0, #2
 8000cf6:	e022      	b.n	8000d3e <__lesf2+0x86>
 8000cf8:	2c00      	cmp	r4, #0
 8000cfa:	d1fb      	bne.n	8000cf4 <__lesf2+0x3c>
 8000cfc:	28ff      	cmp	r0, #255	; 0xff
 8000cfe:	d01f      	beq.n	8000d40 <__lesf2+0x88>
 8000d00:	2800      	cmp	r0, #0
 8000d02:	d11f      	bne.n	8000d44 <__lesf2+0x8c>
 8000d04:	2d00      	cmp	r5, #0
 8000d06:	d11d      	bne.n	8000d44 <__lesf2+0x8c>
 8000d08:	2002      	movs	r0, #2
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	4018      	ands	r0, r3
 8000d0e:	3801      	subs	r0, #1
 8000d10:	e015      	b.n	8000d3e <__lesf2+0x86>
 8000d12:	2c00      	cmp	r4, #0
 8000d14:	d00e      	beq.n	8000d34 <__lesf2+0x7c>
 8000d16:	428b      	cmp	r3, r1
 8000d18:	d1e5      	bne.n	8000ce6 <__lesf2+0x2e>
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	4290      	cmp	r0, r2
 8000d1e:	dc04      	bgt.n	8000d2a <__lesf2+0x72>
 8000d20:	42ac      	cmp	r4, r5
 8000d22:	d8e0      	bhi.n	8000ce6 <__lesf2+0x2e>
 8000d24:	2000      	movs	r0, #0
 8000d26:	42ac      	cmp	r4, r5
 8000d28:	d209      	bcs.n	8000d3e <__lesf2+0x86>
 8000d2a:	1e58      	subs	r0, r3, #1
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	4398      	bics	r0, r3
 8000d30:	3001      	adds	r0, #1
 8000d32:	e004      	b.n	8000d3e <__lesf2+0x86>
 8000d34:	2301      	movs	r3, #1
 8000d36:	3901      	subs	r1, #1
 8000d38:	4399      	bics	r1, r3
 8000d3a:	0008      	movs	r0, r1
 8000d3c:	3001      	adds	r0, #1
 8000d3e:	bd30      	pop	{r4, r5, pc}
 8000d40:	2d00      	cmp	r5, #0
 8000d42:	d1d7      	bne.n	8000cf4 <__lesf2+0x3c>
 8000d44:	428b      	cmp	r3, r1
 8000d46:	d1ce      	bne.n	8000ce6 <__lesf2+0x2e>
 8000d48:	4282      	cmp	r2, r0
 8000d4a:	dde7      	ble.n	8000d1c <__lesf2+0x64>
 8000d4c:	2102      	movs	r1, #2
 8000d4e:	1e58      	subs	r0, r3, #1
 8000d50:	4008      	ands	r0, r1
 8000d52:	3801      	subs	r0, #1
 8000d54:	e7f3      	b.n	8000d3e <__lesf2+0x86>
 8000d56:	46c0      	nop			; (mov r8, r8)

08000d58 <CapacitiveSensorinit>:

// Constructor /////////////////////////////////////////////////////////////////
// Function that handles the creation and setup of instances

void CapacitiveSensorinit(unsigned char sendPin, unsigned char receivePin)
{
 8000d58:	b590      	push	{r4, r7, lr}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	0002      	movs	r2, r0
 8000d60:	1dfb      	adds	r3, r7, #7
 8000d62:	701a      	strb	r2, [r3, #0]
 8000d64:	1dbb      	adds	r3, r7, #6
 8000d66:	1c0a      	adds	r2, r1, #0
 8000d68:	701a      	strb	r2, [r3, #0]
	// initialize this instance's variables
	// Serial.begin(9600);		// for debugging
	error = 1;
 8000d6a:	4b34      	ldr	r3, [pc, #208]	; (8000e3c <CapacitiveSensorinit+0xe4>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	601a      	str	r2, [r3, #0]
	f_CPU=16000000;
 8000d70:	4b33      	ldr	r3, [pc, #204]	; (8000e40 <CapacitiveSensorinit+0xe8>)
 8000d72:	4a34      	ldr	r2, [pc, #208]	; (8000e44 <CapacitiveSensorinit+0xec>)
 8000d74:	601a      	str	r2, [r3, #0]
	loopTimingFactor = 310;		// determined empirically -  a hack
 8000d76:	4b34      	ldr	r3, [pc, #208]	; (8000e48 <CapacitiveSensorinit+0xf0>)
 8000d78:	229b      	movs	r2, #155	; 0x9b
 8000d7a:	0052      	lsls	r2, r2, #1
 8000d7c:	601a      	str	r2, [r3, #0]
	CS_Timeout_Millis = (2000 * (float)loopTimingFactor * (float)f_CPU) / 16000000;
 8000d7e:	4b32      	ldr	r3, [pc, #200]	; (8000e48 <CapacitiveSensorinit+0xf0>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	0018      	movs	r0, r3
 8000d84:	f7ff fe8a 	bl	8000a9c <__aeabi_ui2f>
 8000d88:	1c03      	adds	r3, r0, #0
 8000d8a:	4930      	ldr	r1, [pc, #192]	; (8000e4c <CapacitiveSensorinit+0xf4>)
 8000d8c:	1c18      	adds	r0, r3, #0
 8000d8e:	f7ff fb6f 	bl	8000470 <__aeabi_fmul>
 8000d92:	1c03      	adds	r3, r0, #0
 8000d94:	1c1c      	adds	r4, r3, #0
 8000d96:	4b2a      	ldr	r3, [pc, #168]	; (8000e40 <CapacitiveSensorinit+0xe8>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f7ff fe7e 	bl	8000a9c <__aeabi_ui2f>
 8000da0:	1c03      	adds	r3, r0, #0
 8000da2:	1c19      	adds	r1, r3, #0
 8000da4:	1c20      	adds	r0, r4, #0
 8000da6:	f7ff fb63 	bl	8000470 <__aeabi_fmul>
 8000daa:	1c03      	adds	r3, r0, #0
 8000dac:	4928      	ldr	r1, [pc, #160]	; (8000e50 <CapacitiveSensorinit+0xf8>)
 8000dae:	1c18      	adds	r0, r3, #0
 8000db0:	f7ff fa4c 	bl	800024c <__aeabi_fdiv>
 8000db4:	1c03      	adds	r3, r0, #0
 8000db6:	1c18      	adds	r0, r3, #0
 8000db8:	f7ff fa30 	bl	800021c <__aeabi_f2uiz>
 8000dbc:	0002      	movs	r2, r0
 8000dbe:	4b25      	ldr	r3, [pc, #148]	; (8000e54 <CapacitiveSensorinit+0xfc>)
 8000dc0:	601a      	str	r2, [r3, #0]
	CS_AutocaL_Millis = 20000;
 8000dc2:	4b25      	ldr	r3, [pc, #148]	; (8000e58 <CapacitiveSensorinit+0x100>)
 8000dc4:	4a25      	ldr	r2, [pc, #148]	; (8000e5c <CapacitiveSensorinit+0x104>)
 8000dc6:	601a      	str	r2, [r3, #0]


	DIRECT_MODE_OUTPUT(0,sendPin);						// sendpin to OUTPUT
 8000dc8:	4b25      	ldr	r3, [pc, #148]	; (8000e60 <CapacitiveSensorinit+0x108>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	1dfb      	adds	r3, r7, #7
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	4099      	lsls	r1, r3
 8000dd6:	000b      	movs	r3, r1
 8000dd8:	0019      	movs	r1, r3
 8000dda:	4b21      	ldr	r3, [pc, #132]	; (8000e60 <CapacitiveSensorinit+0x108>)
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	601a      	str	r2, [r3, #0]
	DIRECT_MODE_INPUT(0,receivePin);						// receivePin to INPUT
 8000de0:	4b1f      	ldr	r3, [pc, #124]	; (8000e60 <CapacitiveSensorinit+0x108>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	1dbb      	adds	r3, r7, #6
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	2111      	movs	r1, #17
 8000dec:	4099      	lsls	r1, r3
 8000dee:	000b      	movs	r3, r1
 8000df0:	43db      	mvns	r3, r3
 8000df2:	0019      	movs	r1, r3
 8000df4:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <CapacitiveSensorinit+0x108>)
 8000df6:	400a      	ands	r2, r1
 8000df8:	601a      	str	r2, [r3, #0]
	DIRECT_WRITE_LOW(0,sendPin);
 8000dfa:	4b19      	ldr	r3, [pc, #100]	; (8000e60 <CapacitiveSensorinit+0x108>)
 8000dfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000dfe:	1dfb      	adds	r3, r7, #7
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2101      	movs	r1, #1
 8000e04:	4099      	lsls	r1, r3
 8000e06:	000b      	movs	r3, r1
 8000e08:	0019      	movs	r1, r3
 8000e0a:	4b15      	ldr	r3, [pc, #84]	; (8000e60 <CapacitiveSensorinit+0x108>)
 8000e0c:	430a      	orrs	r2, r1
 8000e0e:	629a      	str	r2, [r3, #40]	; 0x28

	sBit = (sendPin);					// get send pin's ports and bitmask
 8000e10:	4b14      	ldr	r3, [pc, #80]	; (8000e64 <CapacitiveSensorinit+0x10c>)
 8000e12:	1dfa      	adds	r2, r7, #7
 8000e14:	7812      	ldrb	r2, [r2, #0]
 8000e16:	701a      	strb	r2, [r3, #0]
	sReg = 0;					// get pointer to output register
 8000e18:	4b13      	ldr	r3, [pc, #76]	; (8000e68 <CapacitiveSensorinit+0x110>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
	rBit = (receivePin);				// get receive pin's ports and bitmask
 8000e1e:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <CapacitiveSensorinit+0x114>)
 8000e20:	1dba      	adds	r2, r7, #6
 8000e22:	7812      	ldrb	r2, [r2, #0]
 8000e24:	701a      	strb	r2, [r3, #0]
	rReg = 0;
 8000e26:	4b12      	ldr	r3, [pc, #72]	; (8000e70 <CapacitiveSensorinit+0x118>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]

	// get pin mapping and port for receive Pin - from digital pin functions in Wiring.c
	leastTotal = 0x0FFFFFFFL;   // input large value for autocalibrate begin
 8000e2c:	4b11      	ldr	r3, [pc, #68]	; (8000e74 <CapacitiveSensorinit+0x11c>)
 8000e2e:	4a12      	ldr	r2, [pc, #72]	; (8000e78 <CapacitiveSensorinit+0x120>)
 8000e30:	601a      	str	r2, [r3, #0]
	//lastCal = millis();         // set millis for start
}
 8000e32:	46c0      	nop			; (mov r8, r8)
 8000e34:	46bd      	mov	sp, r7
 8000e36:	b003      	add	sp, #12
 8000e38:	bd90      	pop	{r4, r7, pc}
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	20000048 	.word	0x20000048
 8000e40:	20000054 	.word	0x20000054
 8000e44:	00f42400 	.word	0x00f42400
 8000e48:	20000044 	.word	0x20000044
 8000e4c:	44fa0000 	.word	0x44fa0000
 8000e50:	4b742400 	.word	0x4b742400
 8000e54:	2000003c 	.word	0x2000003c
 8000e58:	20000050 	.word	0x20000050
 8000e5c:	00004e20 	.word	0x00004e20
 8000e60:	50000400 	.word	0x50000400
 8000e64:	20000030 	.word	0x20000030
 8000e68:	2000005c 	.word	0x2000005c
 8000e6c:	2000004c 	.word	0x2000004c
 8000e70:	20000038 	.word	0x20000038
 8000e74:	20000034 	.word	0x20000034
 8000e78:	0fffffff 	.word	0x0fffffff

08000e7c <capacitiveSensorRaw>:


long capacitiveSensorRaw(unsigned char samples)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	0002      	movs	r2, r0
 8000e84:	1dfb      	adds	r3, r7, #7
 8000e86:	701a      	strb	r2, [r3, #0]
	total = 0;
 8000e88:	4b17      	ldr	r3, [pc, #92]	; (8000ee8 <capacitiveSensorRaw+0x6c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
	if (samples == 0) return 0;
 8000e8e:	1dfb      	adds	r3, r7, #7
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d101      	bne.n	8000e9a <capacitiveSensorRaw+0x1e>
 8000e96:	2300      	movs	r3, #0
 8000e98:	e021      	b.n	8000ede <capacitiveSensorRaw+0x62>
	if (error < 0) return -1;                  // bad pin - this appears not to work
 8000e9a:	4b14      	ldr	r3, [pc, #80]	; (8000eec <capacitiveSensorRaw+0x70>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	da02      	bge.n	8000ea8 <capacitiveSensorRaw+0x2c>
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	425b      	negs	r3, r3
 8000ea6:	e01a      	b.n	8000ede <capacitiveSensorRaw+0x62>
	for (uint8_t i = 0; i < samples; i++) {    // loop for samples parameter - simple lowpass filter
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	18fb      	adds	r3, r7, r3
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
 8000eb0:	e00c      	b.n	8000ecc <capacitiveSensorRaw+0x50>
		if (SenseOneCycle() < 0)  return -2;   // variable over timeout
 8000eb2:	f000 f81d 	bl	8000ef0 <SenseOneCycle>
 8000eb6:	1e03      	subs	r3, r0, #0
 8000eb8:	da02      	bge.n	8000ec0 <capacitiveSensorRaw+0x44>
 8000eba:	2302      	movs	r3, #2
 8000ebc:	425b      	negs	r3, r3
 8000ebe:	e00e      	b.n	8000ede <capacitiveSensorRaw+0x62>
	for (uint8_t i = 0; i < samples; i++) {    // loop for samples parameter - simple lowpass filter
 8000ec0:	210f      	movs	r1, #15
 8000ec2:	187b      	adds	r3, r7, r1
 8000ec4:	781a      	ldrb	r2, [r3, #0]
 8000ec6:	187b      	adds	r3, r7, r1
 8000ec8:	3201      	adds	r2, #1
 8000eca:	701a      	strb	r2, [r3, #0]
 8000ecc:	230f      	movs	r3, #15
 8000ece:	18fa      	adds	r2, r7, r3
 8000ed0:	1dfb      	adds	r3, r7, #7
 8000ed2:	7812      	ldrb	r2, [r2, #0]
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d3eb      	bcc.n	8000eb2 <capacitiveSensorRaw+0x36>
	}
	return total;
 8000eda:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <capacitiveSensorRaw+0x6c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
}
 8000ede:	0018      	movs	r0, r3
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b004      	add	sp, #16
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	20000058 	.word	0x20000058
 8000eec:	20000048 	.word	0x20000048

08000ef0 <SenseOneCycle>:



int SenseOneCycle(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
    noInterrupts();
	DIRECT_WRITE_LOW(sReg, sBit);	// sendPin Register low
 8000ef4:	4b5f      	ldr	r3, [pc, #380]	; (8001074 <SenseOneCycle+0x184>)
 8000ef6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ef8:	4b5f      	ldr	r3, [pc, #380]	; (8001078 <SenseOneCycle+0x188>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	0019      	movs	r1, r3
 8000efe:	2301      	movs	r3, #1
 8000f00:	408b      	lsls	r3, r1
 8000f02:	0019      	movs	r1, r3
 8000f04:	4b5b      	ldr	r3, [pc, #364]	; (8001074 <SenseOneCycle+0x184>)
 8000f06:	430a      	orrs	r2, r1
 8000f08:	629a      	str	r2, [r3, #40]	; 0x28
	DIRECT_MODE_INPUT(rReg, rBit);	// receivePin to input (pullups are off)
 8000f0a:	4b5a      	ldr	r3, [pc, #360]	; (8001074 <SenseOneCycle+0x184>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	4b5b      	ldr	r3, [pc, #364]	; (800107c <SenseOneCycle+0x18c>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	2111      	movs	r1, #17
 8000f16:	4099      	lsls	r1, r3
 8000f18:	000b      	movs	r3, r1
 8000f1a:	43db      	mvns	r3, r3
 8000f1c:	0019      	movs	r1, r3
 8000f1e:	4b55      	ldr	r3, [pc, #340]	; (8001074 <SenseOneCycle+0x184>)
 8000f20:	400a      	ands	r2, r1
 8000f22:	601a      	str	r2, [r3, #0]
	DIRECT_MODE_OUTPUT(rReg, rBit); // receivePin to OUTPUT
 8000f24:	4b53      	ldr	r3, [pc, #332]	; (8001074 <SenseOneCycle+0x184>)
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	4b54      	ldr	r3, [pc, #336]	; (800107c <SenseOneCycle+0x18c>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	2101      	movs	r1, #1
 8000f30:	4099      	lsls	r1, r3
 8000f32:	000b      	movs	r3, r1
 8000f34:	0019      	movs	r1, r3
 8000f36:	4b4f      	ldr	r3, [pc, #316]	; (8001074 <SenseOneCycle+0x184>)
 8000f38:	430a      	orrs	r2, r1
 8000f3a:	601a      	str	r2, [r3, #0]
	DIRECT_WRITE_LOW(rReg, rBit);	// pin is now LOW AND OUTPUT
 8000f3c:	4b4d      	ldr	r3, [pc, #308]	; (8001074 <SenseOneCycle+0x184>)
 8000f3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f40:	4b4e      	ldr	r3, [pc, #312]	; (800107c <SenseOneCycle+0x18c>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	0019      	movs	r1, r3
 8000f46:	2301      	movs	r3, #1
 8000f48:	408b      	lsls	r3, r1
 8000f4a:	0019      	movs	r1, r3
 8000f4c:	4b49      	ldr	r3, [pc, #292]	; (8001074 <SenseOneCycle+0x184>)
 8000f4e:	430a      	orrs	r2, r1
 8000f50:	629a      	str	r2, [r3, #40]	; 0x28
	delayMicroseconds(10);
 8000f52:	200a      	movs	r0, #10
 8000f54:	f000 f898 	bl	8001088 <delayMicroseconds>
	//HAL_Delay(1000);
	DIRECT_MODE_INPUT(rReg, rBit);	// receivePin to input (pullups are off)
 8000f58:	4b46      	ldr	r3, [pc, #280]	; (8001074 <SenseOneCycle+0x184>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	4b47      	ldr	r3, [pc, #284]	; (800107c <SenseOneCycle+0x18c>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	2111      	movs	r1, #17
 8000f64:	4099      	lsls	r1, r3
 8000f66:	000b      	movs	r3, r1
 8000f68:	43db      	mvns	r3, r3
 8000f6a:	0019      	movs	r1, r3
 8000f6c:	4b41      	ldr	r3, [pc, #260]	; (8001074 <SenseOneCycle+0x184>)
 8000f6e:	400a      	ands	r2, r1
 8000f70:	601a      	str	r2, [r3, #0]
	DIRECT_WRITE_HIGH(sReg, sBit);	// sendPin High
 8000f72:	4b40      	ldr	r3, [pc, #256]	; (8001074 <SenseOneCycle+0x184>)
 8000f74:	695a      	ldr	r2, [r3, #20]
 8000f76:	4b40      	ldr	r3, [pc, #256]	; (8001078 <SenseOneCycle+0x188>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	0019      	movs	r1, r3
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	408b      	lsls	r3, r1
 8000f80:	0019      	movs	r1, r3
 8000f82:	4b3c      	ldr	r3, [pc, #240]	; (8001074 <SenseOneCycle+0x184>)
 8000f84:	430a      	orrs	r2, r1
 8000f86:	615a      	str	r2, [r3, #20]
    interrupts();


	while ( !DIRECT_READ(rReg, rBit) && (total < CS_Timeout_Millis) ) {  // while receive pin is LOW AND total is positive value
 8000f88:	e004      	b.n	8000f94 <SenseOneCycle+0xa4>
		total++;
 8000f8a:	4b3d      	ldr	r3, [pc, #244]	; (8001080 <SenseOneCycle+0x190>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	1c5a      	adds	r2, r3, #1
 8000f90:	4b3b      	ldr	r3, [pc, #236]	; (8001080 <SenseOneCycle+0x190>)
 8000f92:	601a      	str	r2, [r3, #0]
	while ( !DIRECT_READ(rReg, rBit) && (total < CS_Timeout_Millis) ) {  // while receive pin is LOW AND total is positive value
 8000f94:	4b37      	ldr	r3, [pc, #220]	; (8001074 <SenseOneCycle+0x184>)
 8000f96:	691b      	ldr	r3, [r3, #16]
 8000f98:	4a38      	ldr	r2, [pc, #224]	; (800107c <SenseOneCycle+0x18c>)
 8000f9a:	7812      	ldrb	r2, [r2, #0]
 8000f9c:	40d3      	lsrs	r3, r2
 8000f9e:	d105      	bne.n	8000fac <SenseOneCycle+0xbc>
 8000fa0:	4b37      	ldr	r3, [pc, #220]	; (8001080 <SenseOneCycle+0x190>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4b37      	ldr	r3, [pc, #220]	; (8001084 <SenseOneCycle+0x194>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d3ee      	bcc.n	8000f8a <SenseOneCycle+0x9a>
	}
	//Serial.print("SenseOneCycle(1): ");
	//Serial.println(total);


	if (total > CS_Timeout_Millis) {
 8000fac:	4b34      	ldr	r3, [pc, #208]	; (8001080 <SenseOneCycle+0x190>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b34      	ldr	r3, [pc, #208]	; (8001084 <SenseOneCycle+0x194>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d902      	bls.n	8000fbe <SenseOneCycle+0xce>
		return -2;         //  total variable over timeout
 8000fb8:	2302      	movs	r3, #2
 8000fba:	425b      	negs	r3, r3
 8000fbc:	e057      	b.n	800106e <SenseOneCycle+0x17e>
	}

	// set receive pin HIGH briefly to charge up fully - because the while loop above will exit when pin is ~ 2.5V
    noInterrupts();
	DIRECT_WRITE_HIGH(rReg, rBit);
 8000fbe:	4b2d      	ldr	r3, [pc, #180]	; (8001074 <SenseOneCycle+0x184>)
 8000fc0:	695a      	ldr	r2, [r3, #20]
 8000fc2:	4b2e      	ldr	r3, [pc, #184]	; (800107c <SenseOneCycle+0x18c>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	0019      	movs	r1, r3
 8000fc8:	2301      	movs	r3, #1
 8000fca:	408b      	lsls	r3, r1
 8000fcc:	0019      	movs	r1, r3
 8000fce:	4b29      	ldr	r3, [pc, #164]	; (8001074 <SenseOneCycle+0x184>)
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	615a      	str	r2, [r3, #20]
	DIRECT_MODE_OUTPUT(rReg, rBit);  // receivePin to OUTPUT - pin is now HIGH AND OUTPUT
 8000fd4:	4b27      	ldr	r3, [pc, #156]	; (8001074 <SenseOneCycle+0x184>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b28      	ldr	r3, [pc, #160]	; (800107c <SenseOneCycle+0x18c>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	2101      	movs	r1, #1
 8000fe0:	4099      	lsls	r1, r3
 8000fe2:	000b      	movs	r3, r1
 8000fe4:	0019      	movs	r1, r3
 8000fe6:	4b23      	ldr	r3, [pc, #140]	; (8001074 <SenseOneCycle+0x184>)
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	601a      	str	r2, [r3, #0]
	DIRECT_WRITE_HIGH(rReg, rBit);
 8000fec:	4b21      	ldr	r3, [pc, #132]	; (8001074 <SenseOneCycle+0x184>)
 8000fee:	695a      	ldr	r2, [r3, #20]
 8000ff0:	4b22      	ldr	r3, [pc, #136]	; (800107c <SenseOneCycle+0x18c>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	0019      	movs	r1, r3
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	408b      	lsls	r3, r1
 8000ffa:	0019      	movs	r1, r3
 8000ffc:	4b1d      	ldr	r3, [pc, #116]	; (8001074 <SenseOneCycle+0x184>)
 8000ffe:	430a      	orrs	r2, r1
 8001000:	615a      	str	r2, [r3, #20]
	DIRECT_MODE_INPUT(rReg, rBit);	// receivePin to INPUT (pullup is off)
 8001002:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <SenseOneCycle+0x184>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	4b1d      	ldr	r3, [pc, #116]	; (800107c <SenseOneCycle+0x18c>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	2111      	movs	r1, #17
 800100e:	4099      	lsls	r1, r3
 8001010:	000b      	movs	r3, r1
 8001012:	43db      	mvns	r3, r3
 8001014:	0019      	movs	r1, r3
 8001016:	4b17      	ldr	r3, [pc, #92]	; (8001074 <SenseOneCycle+0x184>)
 8001018:	400a      	ands	r2, r1
 800101a:	601a      	str	r2, [r3, #0]
	DIRECT_WRITE_LOW(sReg, sBit);	// sendPin LOW
 800101c:	4b15      	ldr	r3, [pc, #84]	; (8001074 <SenseOneCycle+0x184>)
 800101e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001020:	4b15      	ldr	r3, [pc, #84]	; (8001078 <SenseOneCycle+0x188>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	0019      	movs	r1, r3
 8001026:	2301      	movs	r3, #1
 8001028:	408b      	lsls	r3, r1
 800102a:	0019      	movs	r1, r3
 800102c:	4b11      	ldr	r3, [pc, #68]	; (8001074 <SenseOneCycle+0x184>)
 800102e:	430a      	orrs	r2, r1
 8001030:	629a      	str	r2, [r3, #40]	; 0x28
    interrupts();

	while ( DIRECT_READ(rReg, rBit) && (total < CS_Timeout_Millis) ) {  // while receive pin is HIGH  AND total is less than timeout
 8001032:	e004      	b.n	800103e <SenseOneCycle+0x14e>
		total++;
 8001034:	4b12      	ldr	r3, [pc, #72]	; (8001080 <SenseOneCycle+0x190>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	1c5a      	adds	r2, r3, #1
 800103a:	4b11      	ldr	r3, [pc, #68]	; (8001080 <SenseOneCycle+0x190>)
 800103c:	601a      	str	r2, [r3, #0]
	while ( DIRECT_READ(rReg, rBit) && (total < CS_Timeout_Millis) ) {  // while receive pin is HIGH  AND total is less than timeout
 800103e:	4b0d      	ldr	r3, [pc, #52]	; (8001074 <SenseOneCycle+0x184>)
 8001040:	691b      	ldr	r3, [r3, #16]
 8001042:	4a0e      	ldr	r2, [pc, #56]	; (800107c <SenseOneCycle+0x18c>)
 8001044:	7812      	ldrb	r2, [r2, #0]
 8001046:	40d3      	lsrs	r3, r2
 8001048:	2201      	movs	r2, #1
 800104a:	4013      	ands	r3, r2
 800104c:	d005      	beq.n	800105a <SenseOneCycle+0x16a>
 800104e:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <SenseOneCycle+0x190>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <SenseOneCycle+0x194>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	429a      	cmp	r2, r3
 8001058:	d3ec      	bcc.n	8001034 <SenseOneCycle+0x144>
	}

	//Serial.print("SenseOneCycle(2): ");
	//Serial.println(total)
	if (total >= CS_Timeout_Millis) {
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <SenseOneCycle+0x190>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <SenseOneCycle+0x194>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	429a      	cmp	r2, r3
 8001064:	d302      	bcc.n	800106c <SenseOneCycle+0x17c>
		return -2;     // total variable over timeout
 8001066:	2302      	movs	r3, #2
 8001068:	425b      	negs	r3, r3
 800106a:	e000      	b.n	800106e <SenseOneCycle+0x17e>
	} else {
		return 1;
 800106c:	2301      	movs	r3, #1
	}
}
 800106e:	0018      	movs	r0, r3
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	50000400 	.word	0x50000400
 8001078:	20000030 	.word	0x20000030
 800107c:	2000004c 	.word	0x2000004c
 8001080:	20000058 	.word	0x20000058
 8001084:	2000003c 	.word	0x2000003c

08001088 <delayMicroseconds>:

void delayMicroseconds(volatile unsigned int microsec){
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]

	for(int i=0;i<microsec*160;i++){}
 8001090:	2300      	movs	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	e002      	b.n	800109c <delayMicroseconds+0x14>
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	3301      	adds	r3, #1
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	0013      	movs	r3, r2
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	189b      	adds	r3, r3, r2
 80010a4:	015b      	lsls	r3, r3, #5
 80010a6:	001a      	movs	r2, r3
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d8f3      	bhi.n	8001096 <delayMicroseconds+0xe>

}
 80010ae:	46c0      	nop			; (mov r8, r8)
 80010b0:	46bd      	mov	sp, r7
 80010b2:	b004      	add	sp, #16
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <SystemClock_Config2>:

void SystemClock_Config2(void){
 80010b6:	b590      	push	{r4, r7, lr}
 80010b8:	b093      	sub	sp, #76	; 0x4c
 80010ba:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010bc:	2410      	movs	r4, #16
 80010be:	193b      	adds	r3, r7, r4
 80010c0:	0018      	movs	r0, r3
 80010c2:	2338      	movs	r3, #56	; 0x38
 80010c4:	001a      	movs	r2, r3
 80010c6:	2100      	movs	r1, #0
 80010c8:	f001 fade 	bl	8002688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010cc:	003b      	movs	r3, r7
 80010ce:	0018      	movs	r0, r3
 80010d0:	2310      	movs	r3, #16
 80010d2:	001a      	movs	r2, r3
 80010d4:	2100      	movs	r1, #0
 80010d6:	f001 fad7 	bl	8002688 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010da:	2380      	movs	r3, #128	; 0x80
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	0018      	movs	r0, r3
 80010e0:	f000 fd80 	bl	8001be4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010e4:	193b      	adds	r3, r7, r4
 80010e6:	2202      	movs	r2, #2
 80010e8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ea:	193b      	adds	r3, r7, r4
 80010ec:	2280      	movs	r2, #128	; 0x80
 80010ee:	0052      	lsls	r2, r2, #1
 80010f0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80010f2:	0021      	movs	r1, r4
 80010f4:	187b      	adds	r3, r7, r1
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	2240      	movs	r2, #64	; 0x40
 80010fe:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001100:	187b      	adds	r3, r7, r1
 8001102:	2202      	movs	r2, #2
 8001104:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001106:	187b      	adds	r3, r7, r1
 8001108:	2202      	movs	r2, #2
 800110a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800110c:	187b      	adds	r3, r7, r1
 800110e:	2200      	movs	r2, #0
 8001110:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001112:	187b      	adds	r3, r7, r1
 8001114:	2208      	movs	r2, #8
 8001116:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001118:	187b      	adds	r3, r7, r1
 800111a:	2280      	movs	r2, #128	; 0x80
 800111c:	0292      	lsls	r2, r2, #10
 800111e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001120:	187b      	adds	r3, r7, r1
 8001122:	2280      	movs	r2, #128	; 0x80
 8001124:	0492      	lsls	r2, r2, #18
 8001126:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001128:	187b      	adds	r3, r7, r1
 800112a:	2280      	movs	r2, #128	; 0x80
 800112c:	0592      	lsls	r2, r2, #22
 800112e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001130:	187b      	adds	r3, r7, r1
 8001132:	0018      	movs	r0, r3
 8001134:	f000 fdda 	bl	8001cec <HAL_RCC_OscConfig>
  {
    //Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001138:	003b      	movs	r3, r7
 800113a:	2207      	movs	r2, #7
 800113c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800113e:	003b      	movs	r3, r7
 8001140:	2202      	movs	r2, #2
 8001142:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001144:	003b      	movs	r3, r7
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800114a:	003b      	movs	r3, r7
 800114c:	2200      	movs	r2, #0
 800114e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001150:	003b      	movs	r3, r7
 8001152:	2102      	movs	r1, #2
 8001154:	0018      	movs	r0, r3
 8001156:	f001 f8e9 	bl	800232c <HAL_RCC_ClockConfig>
 800115a:	1e03      	subs	r3, r0, #0
 800115c:	d001      	beq.n	8001162 <SystemClock_Config2+0xac>
  {
    Error_Handler();
 800115e:	f000 f9d1 	bl	8001504 <Error_Handler>
  }
}
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	46bd      	mov	sp, r7
 8001166:	b013      	add	sp, #76	; 0x4c
 8001168:	bd90      	pop	{r4, r7, pc}

0800116a <SystemClock_Decrease>:

void SystemClock_Decrease(void)
{
 800116a:	b590      	push	{r4, r7, lr}
 800116c:	b093      	sub	sp, #76	; 0x4c
 800116e:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001170:	2438      	movs	r4, #56	; 0x38
 8001172:	193b      	adds	r3, r7, r4
 8001174:	0018      	movs	r0, r3
 8001176:	2310      	movs	r3, #16
 8001178:	001a      	movs	r2, r3
 800117a:	2100      	movs	r1, #0
 800117c:	f001 fa84 	bl	8002688 <memset>
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001180:	003b      	movs	r3, r7
 8001182:	0018      	movs	r0, r3
 8001184:	2338      	movs	r3, #56	; 0x38
 8001186:	001a      	movs	r2, r3
 8001188:	2100      	movs	r1, #0
 800118a:	f001 fa7d 	bl	8002688 <memset>

  /* Select HSI as system clock source a */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK;
 800118e:	193b      	adds	r3, r7, r4
 8001190:	2201      	movs	r2, #1
 8001192:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001194:	193b      	adds	r3, r7, r4
 8001196:	2200      	movs	r2, #0
 8001198:	605a      	str	r2, [r3, #4]
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800119a:	193b      	adds	r3, r7, r4
 800119c:	2100      	movs	r1, #0
 800119e:	0018      	movs	r0, r3
 80011a0:	f001 f8c4 	bl	800232c <HAL_RCC_ClockConfig>
 80011a4:	1e03      	subs	r3, r0, #0
 80011a6:	d001      	beq.n	80011ac <SystemClock_Decrease+0x42>
  {
    /* Initialization Error */
    Error_Handler();
 80011a8:	f000 f9ac 	bl	8001504 <Error_Handler>
  }

  /* Modify HSI to HSI DIV8 */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011ac:	003b      	movs	r3, r7
 80011ae:	2202      	movs	r2, #2
 80011b0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011b2:	003b      	movs	r3, r7
 80011b4:	2280      	movs	r2, #128	; 0x80
 80011b6:	0052      	lsls	r2, r2, #1
 80011b8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV8;
 80011ba:	003b      	movs	r3, r7
 80011bc:	22c0      	movs	r2, #192	; 0xc0
 80011be:	0152      	lsls	r2, r2, #5
 80011c0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011c2:	003b      	movs	r3, r7
 80011c4:	2240      	movs	r2, #64	; 0x40
 80011c6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011c8:	003b      	movs	r3, r7
 80011ca:	2200      	movs	r2, #0
 80011cc:	61da      	str	r2, [r3, #28]
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ce:	003b      	movs	r3, r7
 80011d0:	0018      	movs	r0, r3
 80011d2:	f000 fd8b 	bl	8001cec <HAL_RCC_OscConfig>
 80011d6:	1e03      	subs	r3, r0, #0
 80011d8:	d001      	beq.n	80011de <SystemClock_Decrease+0x74>
  {
    /* Initialization Error */
    Error_Handler();
 80011da:	f000 f993 	bl	8001504 <Error_Handler>
  }
}
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	46bd      	mov	sp, r7
 80011e2:	b013      	add	sp, #76	; 0x4c
 80011e4:	bd90      	pop	{r4, r7, pc}

080011e6 <NextState>:

void NextState(enum States* current){
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b082      	sub	sp, #8
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
	switch (*current){
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d00c      	beq.n	8001210 <NextState+0x2a>
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d006      	beq.n	8001208 <NextState+0x22>
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d000      	beq.n	8001200 <NextState+0x1a>
		HAL_Delay(2000);
		HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
		*current=OFF;
	break;
	default:
	break;
 80011fe:	e020      	b.n	8001242 <NextState+0x5c>
		*current=GREEN;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2202      	movs	r2, #2
 8001204:	701a      	strb	r2, [r3, #0]
	break;
 8001206:	e01c      	b.n	8001242 <NextState+0x5c>
		*current=RED;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2201      	movs	r2, #1
 800120c:	701a      	strb	r2, [r3, #0]
	break;
 800120e:	e018      	b.n	8001242 <NextState+0x5c>
		HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
 8001210:	2380      	movs	r3, #128	; 0x80
 8001212:	015a      	lsls	r2, r3, #5
 8001214:	23a0      	movs	r3, #160	; 0xa0
 8001216:	05db      	lsls	r3, r3, #23
 8001218:	0011      	movs	r1, r2
 800121a:	0018      	movs	r0, r3
 800121c:	f000 fcc7 	bl	8001bae <HAL_GPIO_TogglePin>
		HAL_Delay(2000);
 8001220:	23fa      	movs	r3, #250	; 0xfa
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	0018      	movs	r0, r3
 8001226:	f000 fa6b 	bl	8001700 <HAL_Delay>
		HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
 800122a:	2380      	movs	r3, #128	; 0x80
 800122c:	015a      	lsls	r2, r3, #5
 800122e:	23a0      	movs	r3, #160	; 0xa0
 8001230:	05db      	lsls	r3, r3, #23
 8001232:	0011      	movs	r1, r2
 8001234:	0018      	movs	r0, r3
 8001236:	f000 fcba 	bl	8001bae <HAL_GPIO_TogglePin>
		*current=OFF;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2200      	movs	r2, #0
 800123e:	701a      	strb	r2, [r3, #0]
	break;
 8001240:	46c0      	nop			; (mov r8, r8)
	}
}
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	46bd      	mov	sp, r7
 8001246:	b002      	add	sp, #8
 8001248:	bd80      	pop	{r7, pc}

0800124a <NextStateLongPressed>:

void NextStateLongPressed(enum States* current){
 800124a:	b580      	push	{r7, lr}
 800124c:	b082      	sub	sp, #8
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
	switch (*current){
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d002      	beq.n	8001260 <NextStateLongPressed+0x16>
 800125a:	2b03      	cmp	r3, #3
 800125c:	d022      	beq.n	80012a4 <NextStateLongPressed+0x5a>
		HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
		HAL_Delay(500);
		HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
	break;
	default:
	break;
 800125e:	e03e      	b.n	80012de <NextStateLongPressed+0x94>
		*current=LPMode;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2203      	movs	r2, #3
 8001264:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
 8001266:	2380      	movs	r3, #128	; 0x80
 8001268:	015a      	lsls	r2, r3, #5
 800126a:	23a0      	movs	r3, #160	; 0xa0
 800126c:	05db      	lsls	r3, r3, #23
 800126e:	0011      	movs	r1, r2
 8001270:	0018      	movs	r0, r3
 8001272:	f000 fc9c 	bl	8001bae <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8001276:	23fa      	movs	r3, #250	; 0xfa
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	0018      	movs	r0, r3
 800127c:	f000 fa40 	bl	8001700 <HAL_Delay>
		HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
 8001280:	2380      	movs	r3, #128	; 0x80
 8001282:	015a      	lsls	r2, r3, #5
 8001284:	23a0      	movs	r3, #160	; 0xa0
 8001286:	05db      	lsls	r3, r3, #23
 8001288:	0011      	movs	r1, r2
 800128a:	0018      	movs	r0, r3
 800128c:	f000 fc8f 	bl	8001bae <HAL_GPIO_TogglePin>
		SystemClock_Decrease();
 8001290:	f7ff ff6b 	bl	800116a <SystemClock_Decrease>
	    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001294:	2380      	movs	r3, #128	; 0x80
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	0018      	movs	r0, r3
 800129a:	f000 fca3 	bl	8001be4 <HAL_PWREx_ControlVoltageScaling>
		HAL_PWREx_EnableLowPowerRunMode();
 800129e:	f000 fce1 	bl	8001c64 <HAL_PWREx_EnableLowPowerRunMode>
	break;
 80012a2:	e01c      	b.n	80012de <NextStateLongPressed+0x94>
		*current=OFF;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
		HAL_PWREx_DisableLowPowerRunMode();
 80012aa:	f000 fce9 	bl	8001c80 <HAL_PWREx_DisableLowPowerRunMode>
	    SystemClock_Config2();
 80012ae:	f7ff ff02 	bl	80010b6 <SystemClock_Config2>
		HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
 80012b2:	2380      	movs	r3, #128	; 0x80
 80012b4:	015a      	lsls	r2, r3, #5
 80012b6:	23a0      	movs	r3, #160	; 0xa0
 80012b8:	05db      	lsls	r3, r3, #23
 80012ba:	0011      	movs	r1, r2
 80012bc:	0018      	movs	r0, r3
 80012be:	f000 fc76 	bl	8001bae <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 80012c2:	23fa      	movs	r3, #250	; 0xfa
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	0018      	movs	r0, r3
 80012c8:	f000 fa1a 	bl	8001700 <HAL_Delay>
		HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
 80012cc:	2380      	movs	r3, #128	; 0x80
 80012ce:	015a      	lsls	r2, r3, #5
 80012d0:	23a0      	movs	r3, #160	; 0xa0
 80012d2:	05db      	lsls	r3, r3, #23
 80012d4:	0011      	movs	r1, r2
 80012d6:	0018      	movs	r0, r3
 80012d8:	f000 fc69 	bl	8001bae <HAL_GPIO_TogglePin>
	break;
 80012dc:	46c0      	nop			; (mov r8, r8)
	}
}
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	46bd      	mov	sp, r7
 80012e2:	b002      	add	sp, #8
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	enum States currentstate=OFF;
 80012ee:	1dfb      	adds	r3, r7, #7
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f4:	f000 f980 	bl	80015f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f8:	f000 f848 	bl	800138c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012fc:	f000 f88e 	bl	800141c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  CapacitiveSensorinit(7,0);
 8001300:	2100      	movs	r1, #0
 8001302:	2007      	movs	r0, #7
 8001304:	f7ff fd28 	bl	8000d58 <CapacitiveSensorinit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  capsenvar=capacitiveSensorRaw(30);
 8001308:	201e      	movs	r0, #30
 800130a:	f7ff fdb7 	bl	8000e7c <capacitiveSensorRaw>
 800130e:	0002      	movs	r2, r0
 8001310:	4b1b      	ldr	r3, [pc, #108]	; (8001380 <main+0x98>)
 8001312:	601a      	str	r2, [r3, #0]
	 // int val= HAL_GPIO_ReadPin (GPIOA,GPIO_PIN_11);
	  	  if(capsenvar >= 1000||(capsenvar>=150 && currentstate==LPMode)){
 8001314:	4b1a      	ldr	r3, [pc, #104]	; (8001380 <main+0x98>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a1a      	ldr	r2, [pc, #104]	; (8001384 <main+0x9c>)
 800131a:	4293      	cmp	r3, r2
 800131c:	dc07      	bgt.n	800132e <main+0x46>
 800131e:	4b18      	ldr	r3, [pc, #96]	; (8001380 <main+0x98>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2b95      	cmp	r3, #149	; 0x95
 8001324:	dd0e      	ble.n	8001344 <main+0x5c>
 8001326:	1dfb      	adds	r3, r7, #7
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b03      	cmp	r3, #3
 800132c:	d10a      	bne.n	8001344 <main+0x5c>
	  		  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
	  	  //HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
	  	  //HAL_Delay(1000);
	  	  if (timeholddown<1000){
 800132e:	4b16      	ldr	r3, [pc, #88]	; (8001388 <main+0xa0>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a14      	ldr	r2, [pc, #80]	; (8001384 <main+0x9c>)
 8001334:	4293      	cmp	r3, r2
 8001336:	dc21      	bgt.n	800137c <main+0x94>
	  	  timeholddown++;}
 8001338:	4b13      	ldr	r3, [pc, #76]	; (8001388 <main+0xa0>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	1c5a      	adds	r2, r3, #1
 800133e:	4b12      	ldr	r3, [pc, #72]	; (8001388 <main+0xa0>)
 8001340:	601a      	str	r2, [r3, #0]
	  	  if (timeholddown<1000){
 8001342:	e01b      	b.n	800137c <main+0x94>
	  	  }
	  	  else{
	  		/* Buttonstatemaschine einfügen*/
	  		if(timeholddown>2/*0*/){
 8001344:	4b10      	ldr	r3, [pc, #64]	; (8001388 <main+0xa0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2b02      	cmp	r3, #2
 800134a:	dd04      	ble.n	8001356 <main+0x6e>
	  			//HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
	  			//HAL_Delay(4000);
	  			//HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
	  			NextStateLongPressed(&currentstate);
 800134c:	1dfb      	adds	r3, r7, #7
 800134e:	0018      	movs	r0, r3
 8001350:	f7ff ff7b 	bl	800124a <NextStateLongPressed>
 8001354:	e00f      	b.n	8001376 <main+0x8e>
	  		}
	  		else if (timeholddown>0){
 8001356:	4b0c      	ldr	r3, [pc, #48]	; (8001388 <main+0xa0>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	dd0b      	ble.n	8001376 <main+0x8e>
	  			//HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
	  			//HAL_Delay(500);
	  			HAL_GPIO_TogglePin (GPIOA,GPIO_PIN_12);
 800135e:	2380      	movs	r3, #128	; 0x80
 8001360:	015a      	lsls	r2, r3, #5
 8001362:	23a0      	movs	r3, #160	; 0xa0
 8001364:	05db      	lsls	r3, r3, #23
 8001366:	0011      	movs	r1, r2
 8001368:	0018      	movs	r0, r3
 800136a:	f000 fc20 	bl	8001bae <HAL_GPIO_TogglePin>
	  			NextState(&currentstate);
 800136e:	1dfb      	adds	r3, r7, #7
 8001370:	0018      	movs	r0, r3
 8001372:	f7ff ff38 	bl	80011e6 <NextState>
	  		}

	  		timeholddown=0;
 8001376:	4b04      	ldr	r3, [pc, #16]	; (8001388 <main+0xa0>)
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
	  capsenvar=capacitiveSensorRaw(30);
 800137c:	e7c4      	b.n	8001308 <main+0x20>
 800137e:	46c0      	nop			; (mov r8, r8)
 8001380:	20000028 	.word	0x20000028
 8001384:	000003e7 	.word	0x000003e7
 8001388:	2000002c 	.word	0x2000002c

0800138c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800138c:	b590      	push	{r4, r7, lr}
 800138e:	b093      	sub	sp, #76	; 0x4c
 8001390:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001392:	2410      	movs	r4, #16
 8001394:	193b      	adds	r3, r7, r4
 8001396:	0018      	movs	r0, r3
 8001398:	2338      	movs	r3, #56	; 0x38
 800139a:	001a      	movs	r2, r3
 800139c:	2100      	movs	r1, #0
 800139e:	f001 f973 	bl	8002688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013a2:	003b      	movs	r3, r7
 80013a4:	0018      	movs	r0, r3
 80013a6:	2310      	movs	r3, #16
 80013a8:	001a      	movs	r2, r3
 80013aa:	2100      	movs	r1, #0
 80013ac:	f001 f96c 	bl	8002688 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013b0:	2380      	movs	r3, #128	; 0x80
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	0018      	movs	r0, r3
 80013b6:	f000 fc15 	bl	8001be4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013ba:	193b      	adds	r3, r7, r4
 80013bc:	2202      	movs	r2, #2
 80013be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013c0:	193b      	adds	r3, r7, r4
 80013c2:	2280      	movs	r2, #128	; 0x80
 80013c4:	0052      	lsls	r2, r2, #1
 80013c6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80013c8:	193b      	adds	r3, r7, r4
 80013ca:	2200      	movs	r2, #0
 80013cc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013ce:	193b      	adds	r3, r7, r4
 80013d0:	2240      	movs	r2, #64	; 0x40
 80013d2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013d4:	193b      	adds	r3, r7, r4
 80013d6:	2200      	movs	r2, #0
 80013d8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013da:	193b      	adds	r3, r7, r4
 80013dc:	0018      	movs	r0, r3
 80013de:	f000 fc85 	bl	8001cec <HAL_RCC_OscConfig>
 80013e2:	1e03      	subs	r3, r0, #0
 80013e4:	d001      	beq.n	80013ea <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80013e6:	f000 f88d 	bl	8001504 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ea:	003b      	movs	r3, r7
 80013ec:	2207      	movs	r2, #7
 80013ee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013f0:	003b      	movs	r3, r7
 80013f2:	2200      	movs	r2, #0
 80013f4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f6:	003b      	movs	r3, r7
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013fc:	003b      	movs	r3, r7
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001402:	003b      	movs	r3, r7
 8001404:	2100      	movs	r1, #0
 8001406:	0018      	movs	r0, r3
 8001408:	f000 ff90 	bl	800232c <HAL_RCC_ClockConfig>
 800140c:	1e03      	subs	r3, r0, #0
 800140e:	d001      	beq.n	8001414 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001410:	f000 f878 	bl	8001504 <Error_Handler>
  }
}
 8001414:	46c0      	nop			; (mov r8, r8)
 8001416:	46bd      	mov	sp, r7
 8001418:	b013      	add	sp, #76	; 0x4c
 800141a:	bd90      	pop	{r4, r7, pc}

0800141c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800141c:	b590      	push	{r4, r7, lr}
 800141e:	b089      	sub	sp, #36	; 0x24
 8001420:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001422:	240c      	movs	r4, #12
 8001424:	193b      	adds	r3, r7, r4
 8001426:	0018      	movs	r0, r3
 8001428:	2314      	movs	r3, #20
 800142a:	001a      	movs	r2, r3
 800142c:	2100      	movs	r1, #0
 800142e:	f001 f92b 	bl	8002688 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001432:	4b32      	ldr	r3, [pc, #200]	; (80014fc <MX_GPIO_Init+0xe0>)
 8001434:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001436:	4b31      	ldr	r3, [pc, #196]	; (80014fc <MX_GPIO_Init+0xe0>)
 8001438:	2102      	movs	r1, #2
 800143a:	430a      	orrs	r2, r1
 800143c:	635a      	str	r2, [r3, #52]	; 0x34
 800143e:	4b2f      	ldr	r3, [pc, #188]	; (80014fc <MX_GPIO_Init+0xe0>)
 8001440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001442:	2202      	movs	r2, #2
 8001444:	4013      	ands	r3, r2
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800144a:	4b2c      	ldr	r3, [pc, #176]	; (80014fc <MX_GPIO_Init+0xe0>)
 800144c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800144e:	4b2b      	ldr	r3, [pc, #172]	; (80014fc <MX_GPIO_Init+0xe0>)
 8001450:	2101      	movs	r1, #1
 8001452:	430a      	orrs	r2, r1
 8001454:	635a      	str	r2, [r3, #52]	; 0x34
 8001456:	4b29      	ldr	r3, [pc, #164]	; (80014fc <MX_GPIO_Init+0xe0>)
 8001458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800145a:	2201      	movs	r2, #1
 800145c:	4013      	ands	r3, r2
 800145e:	607b      	str	r3, [r7, #4]
 8001460:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8001462:	4b27      	ldr	r3, [pc, #156]	; (8001500 <MX_GPIO_Init+0xe4>)
 8001464:	2200      	movs	r2, #0
 8001466:	2180      	movs	r1, #128	; 0x80
 8001468:	0018      	movs	r0, r3
 800146a:	f000 fb83 	bl	8001b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800146e:	2380      	movs	r3, #128	; 0x80
 8001470:	0159      	lsls	r1, r3, #5
 8001472:	23a0      	movs	r3, #160	; 0xa0
 8001474:	05db      	lsls	r3, r3, #23
 8001476:	2200      	movs	r2, #0
 8001478:	0018      	movs	r0, r3
 800147a:	f000 fb7b 	bl	8001b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800147e:	0021      	movs	r1, r4
 8001480:	187b      	adds	r3, r7, r1
 8001482:	2280      	movs	r2, #128	; 0x80
 8001484:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001486:	187b      	adds	r3, r7, r1
 8001488:	2201      	movs	r2, #1
 800148a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	187b      	adds	r3, r7, r1
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001492:	187b      	adds	r3, r7, r1
 8001494:	2200      	movs	r2, #0
 8001496:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001498:	000c      	movs	r4, r1
 800149a:	187b      	adds	r3, r7, r1
 800149c:	4a18      	ldr	r2, [pc, #96]	; (8001500 <MX_GPIO_Init+0xe4>)
 800149e:	0019      	movs	r1, r3
 80014a0:	0010      	movs	r0, r2
 80014a2:	f000 fa03 	bl	80018ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014a6:	0021      	movs	r1, r4
 80014a8:	187b      	adds	r3, r7, r1
 80014aa:	2201      	movs	r2, #1
 80014ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ae:	187b      	adds	r3, r7, r1
 80014b0:	2200      	movs	r2, #0
 80014b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	187b      	adds	r3, r7, r1
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ba:	000c      	movs	r4, r1
 80014bc:	187b      	adds	r3, r7, r1
 80014be:	4a10      	ldr	r2, [pc, #64]	; (8001500 <MX_GPIO_Init+0xe4>)
 80014c0:	0019      	movs	r1, r3
 80014c2:	0010      	movs	r0, r2
 80014c4:	f000 f9f2 	bl	80018ac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014c8:	0021      	movs	r1, r4
 80014ca:	187b      	adds	r3, r7, r1
 80014cc:	2280      	movs	r2, #128	; 0x80
 80014ce:	0152      	lsls	r2, r2, #5
 80014d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d2:	187b      	adds	r3, r7, r1
 80014d4:	2201      	movs	r2, #1
 80014d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	187b      	adds	r3, r7, r1
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014de:	187b      	adds	r3, r7, r1
 80014e0:	2200      	movs	r2, #0
 80014e2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014e4:	187a      	adds	r2, r7, r1
 80014e6:	23a0      	movs	r3, #160	; 0xa0
 80014e8:	05db      	lsls	r3, r3, #23
 80014ea:	0011      	movs	r1, r2
 80014ec:	0018      	movs	r0, r3
 80014ee:	f000 f9dd 	bl	80018ac <HAL_GPIO_Init>

}
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b009      	add	sp, #36	; 0x24
 80014f8:	bd90      	pop	{r4, r7, pc}
 80014fa:	46c0      	nop			; (mov r8, r8)
 80014fc:	40021000 	.word	0x40021000
 8001500:	50000400 	.word	0x50000400

08001504 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001508:	46c0      	nop			; (mov r8, r8)
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001516:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <HAL_MspInit+0x44>)
 8001518:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800151a:	4b0e      	ldr	r3, [pc, #56]	; (8001554 <HAL_MspInit+0x44>)
 800151c:	2101      	movs	r1, #1
 800151e:	430a      	orrs	r2, r1
 8001520:	641a      	str	r2, [r3, #64]	; 0x40
 8001522:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <HAL_MspInit+0x44>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	2201      	movs	r2, #1
 8001528:	4013      	ands	r3, r2
 800152a:	607b      	str	r3, [r7, #4]
 800152c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800152e:	4b09      	ldr	r3, [pc, #36]	; (8001554 <HAL_MspInit+0x44>)
 8001530:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001532:	4b08      	ldr	r3, [pc, #32]	; (8001554 <HAL_MspInit+0x44>)
 8001534:	2180      	movs	r1, #128	; 0x80
 8001536:	0549      	lsls	r1, r1, #21
 8001538:	430a      	orrs	r2, r1
 800153a:	63da      	str	r2, [r3, #60]	; 0x3c
 800153c:	4b05      	ldr	r3, [pc, #20]	; (8001554 <HAL_MspInit+0x44>)
 800153e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001540:	2380      	movs	r3, #128	; 0x80
 8001542:	055b      	lsls	r3, r3, #21
 8001544:	4013      	ands	r3, r2
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	46bd      	mov	sp, r7
 800154e:	b002      	add	sp, #8
 8001550:	bd80      	pop	{r7, pc}
 8001552:	46c0      	nop			; (mov r8, r8)
 8001554:	40021000 	.word	0x40021000

08001558 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800155c:	46c0      	nop			; (mov r8, r8)
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001566:	e7fe      	b.n	8001566 <HardFault_Handler+0x4>

08001568 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800156c:	46c0      	nop			; (mov r8, r8)
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001580:	f000 f8a4 	bl	80016cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001584:	46c0      	nop			; (mov r8, r8)
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
	...

0800158c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001590:	4b03      	ldr	r3, [pc, #12]	; (80015a0 <SystemInit+0x14>)
 8001592:	2280      	movs	r2, #128	; 0x80
 8001594:	0512      	lsls	r2, r2, #20
 8001596:	609a      	str	r2, [r3, #8]
#endif
}
 8001598:	46c0      	nop			; (mov r8, r8)
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015a4:	480d      	ldr	r0, [pc, #52]	; (80015dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015a6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80015a8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80015aa:	e003      	b.n	80015b4 <LoopCopyDataInit>

080015ac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80015ae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80015b0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80015b2:	3104      	adds	r1, #4

080015b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80015b4:	480b      	ldr	r0, [pc, #44]	; (80015e4 <LoopForever+0xa>)
  ldr r3, =_edata
 80015b6:	4b0c      	ldr	r3, [pc, #48]	; (80015e8 <LoopForever+0xe>)
  adds r2, r0, r1
 80015b8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80015ba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80015bc:	d3f6      	bcc.n	80015ac <CopyDataInit>
  ldr r2, =_sbss
 80015be:	4a0b      	ldr	r2, [pc, #44]	; (80015ec <LoopForever+0x12>)
  b LoopFillZerobss
 80015c0:	e002      	b.n	80015c8 <LoopFillZerobss>

080015c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  str  r3, [r2]
 80015c4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c6:	3204      	adds	r2, #4

080015c8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80015c8:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <LoopForever+0x16>)
  cmp r2, r3
 80015ca:	429a      	cmp	r2, r3
  bcc FillZerobss
 80015cc:	d3f9      	bcc.n	80015c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80015ce:	f7ff ffdd 	bl	800158c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80015d2:	f001 f835 	bl	8002640 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015d6:	f7ff fe87 	bl	80012e8 <main>

080015da <LoopForever>:

LoopForever:
    b LoopForever
 80015da:	e7fe      	b.n	80015da <LoopForever>
  ldr   r0, =_estack
 80015dc:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 80015e0:	080027b8 	.word	0x080027b8
  ldr r0, =_sdata
 80015e4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80015e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80015ec:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80015f0:	20000064 	.word	0x20000064

080015f4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015f4:	e7fe      	b.n	80015f4 <ADC1_IRQHandler>
	...

080015f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015fe:	1dfb      	adds	r3, r7, #7
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001604:	4b0b      	ldr	r3, [pc, #44]	; (8001634 <HAL_Init+0x3c>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <HAL_Init+0x3c>)
 800160a:	2180      	movs	r1, #128	; 0x80
 800160c:	0049      	lsls	r1, r1, #1
 800160e:	430a      	orrs	r2, r1
 8001610:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001612:	2000      	movs	r0, #0
 8001614:	f000 f810 	bl	8001638 <HAL_InitTick>
 8001618:	1e03      	subs	r3, r0, #0
 800161a:	d003      	beq.n	8001624 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800161c:	1dfb      	adds	r3, r7, #7
 800161e:	2201      	movs	r2, #1
 8001620:	701a      	strb	r2, [r3, #0]
 8001622:	e001      	b.n	8001628 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001624:	f7ff ff74 	bl	8001510 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001628:	1dfb      	adds	r3, r7, #7
 800162a:	781b      	ldrb	r3, [r3, #0]
}
 800162c:	0018      	movs	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	b002      	add	sp, #8
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40022000 	.word	0x40022000

08001638 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001640:	230f      	movs	r3, #15
 8001642:	18fb      	adds	r3, r7, r3
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8001648:	4b1d      	ldr	r3, [pc, #116]	; (80016c0 <HAL_InitTick+0x88>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d02b      	beq.n	80016a8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /uwTickFreq)) == 0U)
 8001650:	4b1c      	ldr	r3, [pc, #112]	; (80016c4 <HAL_InitTick+0x8c>)
 8001652:	681c      	ldr	r4, [r3, #0]
 8001654:	4b1a      	ldr	r3, [pc, #104]	; (80016c0 <HAL_InitTick+0x88>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	0019      	movs	r1, r3
 800165a:	23fa      	movs	r3, #250	; 0xfa
 800165c:	0098      	lsls	r0, r3, #2
 800165e:	f7fe fd51 	bl	8000104 <__udivsi3>
 8001662:	0003      	movs	r3, r0
 8001664:	0019      	movs	r1, r3
 8001666:	0020      	movs	r0, r4
 8001668:	f7fe fd4c 	bl	8000104 <__udivsi3>
 800166c:	0003      	movs	r3, r0
 800166e:	0018      	movs	r0, r3
 8001670:	f000 f90f 	bl	8001892 <HAL_SYSTICK_Config>
 8001674:	1e03      	subs	r3, r0, #0
 8001676:	d112      	bne.n	800169e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2b03      	cmp	r3, #3
 800167c:	d80a      	bhi.n	8001694 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800167e:	6879      	ldr	r1, [r7, #4]
 8001680:	2301      	movs	r3, #1
 8001682:	425b      	negs	r3, r3
 8001684:	2200      	movs	r2, #0
 8001686:	0018      	movs	r0, r3
 8001688:	f000 f8ee 	bl	8001868 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800168c:	4b0e      	ldr	r3, [pc, #56]	; (80016c8 <HAL_InitTick+0x90>)
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	e00d      	b.n	80016b0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001694:	230f      	movs	r3, #15
 8001696:	18fb      	adds	r3, r7, r3
 8001698:	2201      	movs	r2, #1
 800169a:	701a      	strb	r2, [r3, #0]
 800169c:	e008      	b.n	80016b0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800169e:	230f      	movs	r3, #15
 80016a0:	18fb      	adds	r3, r7, r3
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]
 80016a6:	e003      	b.n	80016b0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016a8:	230f      	movs	r3, #15
 80016aa:	18fb      	adds	r3, r7, r3
 80016ac:	2201      	movs	r2, #1
 80016ae:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80016b0:	230f      	movs	r3, #15
 80016b2:	18fb      	adds	r3, r7, r3
 80016b4:	781b      	ldrb	r3, [r3, #0]
}
 80016b6:	0018      	movs	r0, r3
 80016b8:	46bd      	mov	sp, r7
 80016ba:	b005      	add	sp, #20
 80016bc:	bd90      	pop	{r4, r7, pc}
 80016be:	46c0      	nop			; (mov r8, r8)
 80016c0:	20000008 	.word	0x20000008
 80016c4:	20000000 	.word	0x20000000
 80016c8:	20000004 	.word	0x20000004

080016cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d0:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <HAL_IncTick+0x18>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b04      	ldr	r3, [pc, #16]	; (80016e8 <HAL_IncTick+0x1c>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	18d2      	adds	r2, r2, r3
 80016da:	4b02      	ldr	r3, [pc, #8]	; (80016e4 <HAL_IncTick+0x18>)
 80016dc:	601a      	str	r2, [r3, #0]
}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000060 	.word	0x20000060
 80016e8:	20000008 	.word	0x20000008

080016ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  return uwTick;
 80016f0:	4b02      	ldr	r3, [pc, #8]	; (80016fc <HAL_GetTick+0x10>)
 80016f2:	681b      	ldr	r3, [r3, #0]
}
 80016f4:	0018      	movs	r0, r3
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	46c0      	nop			; (mov r8, r8)
 80016fc:	20000060 	.word	0x20000060

08001700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001708:	f7ff fff0 	bl	80016ec <HAL_GetTick>
 800170c:	0003      	movs	r3, r0
 800170e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	3301      	adds	r3, #1
 8001718:	d004      	beq.n	8001724 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800171a:	4b09      	ldr	r3, [pc, #36]	; (8001740 <HAL_Delay+0x40>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	18d3      	adds	r3, r2, r3
 8001722:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001724:	46c0      	nop			; (mov r8, r8)
 8001726:	f7ff ffe1 	bl	80016ec <HAL_GetTick>
 800172a:	0002      	movs	r2, r0
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	68fa      	ldr	r2, [r7, #12]
 8001732:	429a      	cmp	r2, r3
 8001734:	d8f7      	bhi.n	8001726 <HAL_Delay+0x26>
  {
  }
}
 8001736:	46c0      	nop			; (mov r8, r8)
 8001738:	46bd      	mov	sp, r7
 800173a:	b004      	add	sp, #16
 800173c:	bd80      	pop	{r7, pc}
 800173e:	46c0      	nop			; (mov r8, r8)
 8001740:	20000008 	.word	0x20000008

08001744 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001744:	b590      	push	{r4, r7, lr}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	0002      	movs	r2, r0
 800174c:	6039      	str	r1, [r7, #0]
 800174e:	1dfb      	adds	r3, r7, #7
 8001750:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001752:	1dfb      	adds	r3, r7, #7
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b7f      	cmp	r3, #127	; 0x7f
 8001758:	d828      	bhi.n	80017ac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800175a:	4a2f      	ldr	r2, [pc, #188]	; (8001818 <__NVIC_SetPriority+0xd4>)
 800175c:	1dfb      	adds	r3, r7, #7
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	b25b      	sxtb	r3, r3
 8001762:	089b      	lsrs	r3, r3, #2
 8001764:	33c0      	adds	r3, #192	; 0xc0
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	589b      	ldr	r3, [r3, r2]
 800176a:	1dfa      	adds	r2, r7, #7
 800176c:	7812      	ldrb	r2, [r2, #0]
 800176e:	0011      	movs	r1, r2
 8001770:	2203      	movs	r2, #3
 8001772:	400a      	ands	r2, r1
 8001774:	00d2      	lsls	r2, r2, #3
 8001776:	21ff      	movs	r1, #255	; 0xff
 8001778:	4091      	lsls	r1, r2
 800177a:	000a      	movs	r2, r1
 800177c:	43d2      	mvns	r2, r2
 800177e:	401a      	ands	r2, r3
 8001780:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	019b      	lsls	r3, r3, #6
 8001786:	22ff      	movs	r2, #255	; 0xff
 8001788:	401a      	ands	r2, r3
 800178a:	1dfb      	adds	r3, r7, #7
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	0018      	movs	r0, r3
 8001790:	2303      	movs	r3, #3
 8001792:	4003      	ands	r3, r0
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001798:	481f      	ldr	r0, [pc, #124]	; (8001818 <__NVIC_SetPriority+0xd4>)
 800179a:	1dfb      	adds	r3, r7, #7
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	b25b      	sxtb	r3, r3
 80017a0:	089b      	lsrs	r3, r3, #2
 80017a2:	430a      	orrs	r2, r1
 80017a4:	33c0      	adds	r3, #192	; 0xc0
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017aa:	e031      	b.n	8001810 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017ac:	4a1b      	ldr	r2, [pc, #108]	; (800181c <__NVIC_SetPriority+0xd8>)
 80017ae:	1dfb      	adds	r3, r7, #7
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	0019      	movs	r1, r3
 80017b4:	230f      	movs	r3, #15
 80017b6:	400b      	ands	r3, r1
 80017b8:	3b08      	subs	r3, #8
 80017ba:	089b      	lsrs	r3, r3, #2
 80017bc:	3306      	adds	r3, #6
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	18d3      	adds	r3, r2, r3
 80017c2:	3304      	adds	r3, #4
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	1dfa      	adds	r2, r7, #7
 80017c8:	7812      	ldrb	r2, [r2, #0]
 80017ca:	0011      	movs	r1, r2
 80017cc:	2203      	movs	r2, #3
 80017ce:	400a      	ands	r2, r1
 80017d0:	00d2      	lsls	r2, r2, #3
 80017d2:	21ff      	movs	r1, #255	; 0xff
 80017d4:	4091      	lsls	r1, r2
 80017d6:	000a      	movs	r2, r1
 80017d8:	43d2      	mvns	r2, r2
 80017da:	401a      	ands	r2, r3
 80017dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	019b      	lsls	r3, r3, #6
 80017e2:	22ff      	movs	r2, #255	; 0xff
 80017e4:	401a      	ands	r2, r3
 80017e6:	1dfb      	adds	r3, r7, #7
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	0018      	movs	r0, r3
 80017ec:	2303      	movs	r3, #3
 80017ee:	4003      	ands	r3, r0
 80017f0:	00db      	lsls	r3, r3, #3
 80017f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017f4:	4809      	ldr	r0, [pc, #36]	; (800181c <__NVIC_SetPriority+0xd8>)
 80017f6:	1dfb      	adds	r3, r7, #7
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	001c      	movs	r4, r3
 80017fc:	230f      	movs	r3, #15
 80017fe:	4023      	ands	r3, r4
 8001800:	3b08      	subs	r3, #8
 8001802:	089b      	lsrs	r3, r3, #2
 8001804:	430a      	orrs	r2, r1
 8001806:	3306      	adds	r3, #6
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	18c3      	adds	r3, r0, r3
 800180c:	3304      	adds	r3, #4
 800180e:	601a      	str	r2, [r3, #0]
}
 8001810:	46c0      	nop			; (mov r8, r8)
 8001812:	46bd      	mov	sp, r7
 8001814:	b003      	add	sp, #12
 8001816:	bd90      	pop	{r4, r7, pc}
 8001818:	e000e100 	.word	0xe000e100
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3b01      	subs	r3, #1
 800182c:	4a0c      	ldr	r2, [pc, #48]	; (8001860 <SysTick_Config+0x40>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d901      	bls.n	8001836 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001832:	2301      	movs	r3, #1
 8001834:	e010      	b.n	8001858 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <SysTick_Config+0x44>)
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	3a01      	subs	r2, #1
 800183c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800183e:	2301      	movs	r3, #1
 8001840:	425b      	negs	r3, r3
 8001842:	2103      	movs	r1, #3
 8001844:	0018      	movs	r0, r3
 8001846:	f7ff ff7d 	bl	8001744 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <SysTick_Config+0x44>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001850:	4b04      	ldr	r3, [pc, #16]	; (8001864 <SysTick_Config+0x44>)
 8001852:	2207      	movs	r2, #7
 8001854:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001856:	2300      	movs	r3, #0
}
 8001858:	0018      	movs	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	b002      	add	sp, #8
 800185e:	bd80      	pop	{r7, pc}
 8001860:	00ffffff 	.word	0x00ffffff
 8001864:	e000e010 	.word	0xe000e010

08001868 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
 8001872:	210f      	movs	r1, #15
 8001874:	187b      	adds	r3, r7, r1
 8001876:	1c02      	adds	r2, r0, #0
 8001878:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	187b      	adds	r3, r7, r1
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	b25b      	sxtb	r3, r3
 8001882:	0011      	movs	r1, r2
 8001884:	0018      	movs	r0, r3
 8001886:	f7ff ff5d 	bl	8001744 <__NVIC_SetPriority>
}
 800188a:	46c0      	nop			; (mov r8, r8)
 800188c:	46bd      	mov	sp, r7
 800188e:	b004      	add	sp, #16
 8001890:	bd80      	pop	{r7, pc}

08001892 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	b082      	sub	sp, #8
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	0018      	movs	r0, r3
 800189e:	f7ff ffbf 	bl	8001820 <SysTick_Config>
 80018a2:	0003      	movs	r3, r0
}
 80018a4:	0018      	movs	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	b002      	add	sp, #8
 80018aa:	bd80      	pop	{r7, pc}

080018ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ba:	e147      	b.n	8001b4c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2101      	movs	r1, #1
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	4091      	lsls	r1, r2
 80018c6:	000a      	movs	r2, r1
 80018c8:	4013      	ands	r3, r2
 80018ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d100      	bne.n	80018d4 <HAL_GPIO_Init+0x28>
 80018d2:	e138      	b.n	8001b46 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d003      	beq.n	80018e4 <HAL_GPIO_Init+0x38>
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	2b12      	cmp	r3, #18
 80018e2:	d123      	bne.n	800192c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	08da      	lsrs	r2, r3, #3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3208      	adds	r2, #8
 80018ec:	0092      	lsls	r2, r2, #2
 80018ee:	58d3      	ldr	r3, [r2, r3]
 80018f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	2207      	movs	r2, #7
 80018f6:	4013      	ands	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	220f      	movs	r2, #15
 80018fc:	409a      	lsls	r2, r3
 80018fe:	0013      	movs	r3, r2
 8001900:	43da      	mvns	r2, r3
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	691a      	ldr	r2, [r3, #16]
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	2107      	movs	r1, #7
 8001910:	400b      	ands	r3, r1
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	409a      	lsls	r2, r3
 8001916:	0013      	movs	r3, r2
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	08da      	lsrs	r2, r3, #3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	3208      	adds	r2, #8
 8001926:	0092      	lsls	r2, r2, #2
 8001928:	6939      	ldr	r1, [r7, #16]
 800192a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	2203      	movs	r2, #3
 8001938:	409a      	lsls	r2, r3
 800193a:	0013      	movs	r3, r2
 800193c:	43da      	mvns	r2, r3
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	4013      	ands	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	2203      	movs	r2, #3
 800194a:	401a      	ands	r2, r3
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	409a      	lsls	r2, r3
 8001952:	0013      	movs	r3, r2
 8001954:	693a      	ldr	r2, [r7, #16]
 8001956:	4313      	orrs	r3, r2
 8001958:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	693a      	ldr	r2, [r7, #16]
 800195e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	2b01      	cmp	r3, #1
 8001966:	d00b      	beq.n	8001980 <HAL_GPIO_Init+0xd4>
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	2b02      	cmp	r3, #2
 800196e:	d007      	beq.n	8001980 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001974:	2b11      	cmp	r3, #17
 8001976:	d003      	beq.n	8001980 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	2b12      	cmp	r3, #18
 800197e:	d130      	bne.n	80019e2 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	2203      	movs	r2, #3
 800198c:	409a      	lsls	r2, r3
 800198e:	0013      	movs	r3, r2
 8001990:	43da      	mvns	r2, r3
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	4013      	ands	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	68da      	ldr	r2, [r3, #12]
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	409a      	lsls	r2, r3
 80019a2:	0013      	movs	r3, r2
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019b6:	2201      	movs	r2, #1
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	409a      	lsls	r2, r3
 80019bc:	0013      	movs	r3, r2
 80019be:	43da      	mvns	r2, r3
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	4013      	ands	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	091b      	lsrs	r3, r3, #4
 80019cc:	2201      	movs	r2, #1
 80019ce:	401a      	ands	r2, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	409a      	lsls	r2, r3
 80019d4:	0013      	movs	r3, r2
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	4313      	orrs	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	2203      	movs	r2, #3
 80019ee:	409a      	lsls	r2, r3
 80019f0:	0013      	movs	r3, r2
 80019f2:	43da      	mvns	r2, r3
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	4013      	ands	r3, r2
 80019f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	409a      	lsls	r2, r3
 8001a04:	0013      	movs	r3, r2
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	2380      	movs	r3, #128	; 0x80
 8001a18:	055b      	lsls	r3, r3, #21
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	d100      	bne.n	8001a20 <HAL_GPIO_Init+0x174>
 8001a1e:	e092      	b.n	8001b46 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001a20:	4a50      	ldr	r2, [pc, #320]	; (8001b64 <HAL_GPIO_Init+0x2b8>)
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	089b      	lsrs	r3, r3, #2
 8001a26:	3318      	adds	r3, #24
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	589b      	ldr	r3, [r3, r2]
 8001a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	2203      	movs	r2, #3
 8001a32:	4013      	ands	r3, r2
 8001a34:	00db      	lsls	r3, r3, #3
 8001a36:	220f      	movs	r2, #15
 8001a38:	409a      	lsls	r2, r3
 8001a3a:	0013      	movs	r3, r2
 8001a3c:	43da      	mvns	r2, r3
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	4013      	ands	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	23a0      	movs	r3, #160	; 0xa0
 8001a48:	05db      	lsls	r3, r3, #23
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d013      	beq.n	8001a76 <HAL_GPIO_Init+0x1ca>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a45      	ldr	r2, [pc, #276]	; (8001b68 <HAL_GPIO_Init+0x2bc>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d00d      	beq.n	8001a72 <HAL_GPIO_Init+0x1c6>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a44      	ldr	r2, [pc, #272]	; (8001b6c <HAL_GPIO_Init+0x2c0>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d007      	beq.n	8001a6e <HAL_GPIO_Init+0x1c2>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a43      	ldr	r2, [pc, #268]	; (8001b70 <HAL_GPIO_Init+0x2c4>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d101      	bne.n	8001a6a <HAL_GPIO_Init+0x1be>
 8001a66:	2303      	movs	r3, #3
 8001a68:	e006      	b.n	8001a78 <HAL_GPIO_Init+0x1cc>
 8001a6a:	2305      	movs	r3, #5
 8001a6c:	e004      	b.n	8001a78 <HAL_GPIO_Init+0x1cc>
 8001a6e:	2302      	movs	r3, #2
 8001a70:	e002      	b.n	8001a78 <HAL_GPIO_Init+0x1cc>
 8001a72:	2301      	movs	r3, #1
 8001a74:	e000      	b.n	8001a78 <HAL_GPIO_Init+0x1cc>
 8001a76:	2300      	movs	r3, #0
 8001a78:	697a      	ldr	r2, [r7, #20]
 8001a7a:	2103      	movs	r1, #3
 8001a7c:	400a      	ands	r2, r1
 8001a7e:	00d2      	lsls	r2, r2, #3
 8001a80:	4093      	lsls	r3, r2
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001a88:	4936      	ldr	r1, [pc, #216]	; (8001b64 <HAL_GPIO_Init+0x2b8>)
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	089b      	lsrs	r3, r3, #2
 8001a8e:	3318      	adds	r3, #24
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001a96:	4a33      	ldr	r2, [pc, #204]	; (8001b64 <HAL_GPIO_Init+0x2b8>)
 8001a98:	2380      	movs	r3, #128	; 0x80
 8001a9a:	58d3      	ldr	r3, [r2, r3]
 8001a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	43da      	mvns	r2, r3
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	685a      	ldr	r2, [r3, #4]
 8001aac:	2380      	movs	r3, #128	; 0x80
 8001aae:	025b      	lsls	r3, r3, #9
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d003      	beq.n	8001abc <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001abc:	4929      	ldr	r1, [pc, #164]	; (8001b64 <HAL_GPIO_Init+0x2b8>)
 8001abe:	2280      	movs	r2, #128	; 0x80
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8001ac4:	4a27      	ldr	r2, [pc, #156]	; (8001b64 <HAL_GPIO_Init+0x2b8>)
 8001ac6:	2384      	movs	r3, #132	; 0x84
 8001ac8:	58d3      	ldr	r3, [r2, r3]
 8001aca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	43da      	mvns	r2, r3
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685a      	ldr	r2, [r3, #4]
 8001ada:	2380      	movs	r3, #128	; 0x80
 8001adc:	029b      	lsls	r3, r3, #10
 8001ade:	4013      	ands	r3, r2
 8001ae0:	d003      	beq.n	8001aea <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001aea:	491e      	ldr	r1, [pc, #120]	; (8001b64 <HAL_GPIO_Init+0x2b8>)
 8001aec:	2284      	movs	r2, #132	; 0x84
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001af2:	4b1c      	ldr	r3, [pc, #112]	; (8001b64 <HAL_GPIO_Init+0x2b8>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	43da      	mvns	r2, r3
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	4013      	ands	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685a      	ldr	r2, [r3, #4]
 8001b06:	2380      	movs	r3, #128	; 0x80
 8001b08:	035b      	lsls	r3, r3, #13
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	d003      	beq.n	8001b16 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b16:	4b13      	ldr	r3, [pc, #76]	; (8001b64 <HAL_GPIO_Init+0x2b8>)
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001b1c:	4b11      	ldr	r3, [pc, #68]	; (8001b64 <HAL_GPIO_Init+0x2b8>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	43da      	mvns	r2, r3
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685a      	ldr	r2, [r3, #4]
 8001b30:	2380      	movs	r3, #128	; 0x80
 8001b32:	039b      	lsls	r3, r3, #14
 8001b34:	4013      	ands	r3, r2
 8001b36:	d003      	beq.n	8001b40 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b40:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <HAL_GPIO_Init+0x2b8>)
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	40da      	lsrs	r2, r3
 8001b54:	1e13      	subs	r3, r2, #0
 8001b56:	d000      	beq.n	8001b5a <HAL_GPIO_Init+0x2ae>
 8001b58:	e6b0      	b.n	80018bc <HAL_GPIO_Init+0x10>
  }
}
 8001b5a:	46c0      	nop			; (mov r8, r8)
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	b006      	add	sp, #24
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	46c0      	nop			; (mov r8, r8)
 8001b64:	40021800 	.word	0x40021800
 8001b68:	50000400 	.word	0x50000400
 8001b6c:	50000800 	.word	0x50000800
 8001b70:	50000c00 	.word	0x50000c00

08001b74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	0008      	movs	r0, r1
 8001b7e:	0011      	movs	r1, r2
 8001b80:	1cbb      	adds	r3, r7, #2
 8001b82:	1c02      	adds	r2, r0, #0
 8001b84:	801a      	strh	r2, [r3, #0]
 8001b86:	1c7b      	adds	r3, r7, #1
 8001b88:	1c0a      	adds	r2, r1, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b8c:	1c7b      	adds	r3, r7, #1
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d004      	beq.n	8001b9e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b94:	1cbb      	adds	r3, r7, #2
 8001b96:	881a      	ldrh	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b9c:	e003      	b.n	8001ba6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b9e:	1cbb      	adds	r3, r7, #2
 8001ba0:	881a      	ldrh	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ba6:	46c0      	nop			; (mov r8, r8)
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	b002      	add	sp, #8
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
 8001bb6:	000a      	movs	r2, r1
 8001bb8:	1cbb      	adds	r3, r7, #2
 8001bba:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	695b      	ldr	r3, [r3, #20]
 8001bc0:	1cba      	adds	r2, r7, #2
 8001bc2:	8812      	ldrh	r2, [r2, #0]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d004      	beq.n	8001bd2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bc8:	1cbb      	adds	r3, r7, #2
 8001bca:	881a      	ldrh	r2, [r3, #0]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001bd0:	e003      	b.n	8001bda <HAL_GPIO_TogglePin+0x2c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bd2:	1cbb      	adds	r3, r7, #2
 8001bd4:	881a      	ldrh	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	619a      	str	r2, [r3, #24]
}
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	b002      	add	sp, #8
 8001be0:	bd80      	pop	{r7, pc}
	...

08001be4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001bec:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a19      	ldr	r2, [pc, #100]	; (8001c58 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	0019      	movs	r1, r3
 8001bf6:	4b17      	ldr	r3, [pc, #92]	; (8001c54 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	430a      	orrs	r2, r1
 8001bfc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d11f      	bne.n	8001c48 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8001c08:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	0013      	movs	r3, r2
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	189b      	adds	r3, r3, r2
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	4912      	ldr	r1, [pc, #72]	; (8001c60 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001c16:	0018      	movs	r0, r3
 8001c18:	f7fe fa74 	bl	8000104 <__udivsi3>
 8001c1c:	0003      	movs	r3, r0
 8001c1e:	3301      	adds	r3, #1
 8001c20:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c22:	e008      	b.n	8001c36 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	3b01      	subs	r3, #1
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	e001      	b.n	8001c36 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e009      	b.n	8001c4a <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c36:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001c38:	695a      	ldr	r2, [r3, #20]
 8001c3a:	2380      	movs	r3, #128	; 0x80
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	401a      	ands	r2, r3
 8001c40:	2380      	movs	r3, #128	; 0x80
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d0ed      	beq.n	8001c24 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	0018      	movs	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	b004      	add	sp, #16
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	46c0      	nop			; (mov r8, r8)
 8001c54:	40007000 	.word	0x40007000
 8001c58:	fffff9ff 	.word	0xfffff9ff
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	000f4240 	.word	0x000f4240

08001c64 <HAL_PWREx_EnableLowPowerRunMode>:
  *        low power run mode
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8001c68:	4b04      	ldr	r3, [pc, #16]	; (8001c7c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4b03      	ldr	r3, [pc, #12]	; (8001c7c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8001c6e:	2180      	movs	r1, #128	; 0x80
 8001c70:	01c9      	lsls	r1, r1, #7
 8001c72:	430a      	orrs	r2, r1
 8001c74:	601a      	str	r2, [r3, #0]
}
 8001c76:	46c0      	nop			; (mov r8, r8)
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40007000 	.word	0x40007000

08001c80 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index = ((PWR_REGLPF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8001c86:	4b15      	ldr	r3, [pc, #84]	; (8001cdc <HAL_PWREx_DisableLowPowerRunMode+0x5c>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	0013      	movs	r3, r2
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	189b      	adds	r3, r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4913      	ldr	r1, [pc, #76]	; (8001ce0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8001c94:	0018      	movs	r0, r3
 8001c96:	f7fe fa35 	bl	8000104 <__udivsi3>
 8001c9a:	0003      	movs	r3, r0
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	607b      	str	r3, [r7, #4]

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8001ca0:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001ca6:	4910      	ldr	r1, [pc, #64]	; (8001ce8 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8001ca8:	400a      	ands	r2, r1
 8001caa:	601a      	str	r2, [r3, #0]

  /* Wait until REGLPF is reset */
  while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8001cac:	e008      	b.n	8001cc0 <HAL_PWREx_DisableLowPowerRunMode+0x40>
  {
    if(wait_loop_index != 0U)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <HAL_PWREx_DisableLowPowerRunMode+0x3c>
    {
      wait_loop_index--;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	e001      	b.n	8001cc0 <HAL_PWREx_DisableLowPowerRunMode+0x40>
    }
    else
    {
      return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e009      	b.n	8001cd4 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8001cc0:	4b08      	ldr	r3, [pc, #32]	; (8001ce4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001cc2:	695a      	ldr	r2, [r3, #20]
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	401a      	ands	r2, r3
 8001cca:	2380      	movs	r3, #128	; 0x80
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d0ed      	beq.n	8001cae <HAL_PWREx_DisableLowPowerRunMode+0x2e>
    }
  }

  return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b002      	add	sp, #8
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20000000 	.word	0x20000000
 8001ce0:	000f4240 	.word	0x000f4240
 8001ce4:	40007000 	.word	0x40007000
 8001ce8:	ffffbfff 	.word	0xffffbfff

08001cec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e304      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2201      	movs	r2, #1
 8001d04:	4013      	ands	r3, r2
 8001d06:	d100      	bne.n	8001d0a <HAL_RCC_OscConfig+0x1e>
 8001d08:	e07c      	b.n	8001e04 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d0a:	4bc3      	ldr	r3, [pc, #780]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	2238      	movs	r2, #56	; 0x38
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d14:	4bc0      	ldr	r3, [pc, #768]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	2203      	movs	r2, #3
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	2b10      	cmp	r3, #16
 8001d22:	d102      	bne.n	8001d2a <HAL_RCC_OscConfig+0x3e>
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	2b03      	cmp	r3, #3
 8001d28:	d002      	beq.n	8001d30 <HAL_RCC_OscConfig+0x44>
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	2b08      	cmp	r3, #8
 8001d2e:	d10b      	bne.n	8001d48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d30:	4bb9      	ldr	r3, [pc, #740]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	2380      	movs	r3, #128	; 0x80
 8001d36:	029b      	lsls	r3, r3, #10
 8001d38:	4013      	ands	r3, r2
 8001d3a:	d062      	beq.n	8001e02 <HAL_RCC_OscConfig+0x116>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d15e      	bne.n	8001e02 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e2df      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685a      	ldr	r2, [r3, #4]
 8001d4c:	2380      	movs	r3, #128	; 0x80
 8001d4e:	025b      	lsls	r3, r3, #9
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d107      	bne.n	8001d64 <HAL_RCC_OscConfig+0x78>
 8001d54:	4bb0      	ldr	r3, [pc, #704]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4baf      	ldr	r3, [pc, #700]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d5a:	2180      	movs	r1, #128	; 0x80
 8001d5c:	0249      	lsls	r1, r1, #9
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	e020      	b.n	8001da6 <HAL_RCC_OscConfig+0xba>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	23a0      	movs	r3, #160	; 0xa0
 8001d6a:	02db      	lsls	r3, r3, #11
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d10e      	bne.n	8001d8e <HAL_RCC_OscConfig+0xa2>
 8001d70:	4ba9      	ldr	r3, [pc, #676]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4ba8      	ldr	r3, [pc, #672]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d76:	2180      	movs	r1, #128	; 0x80
 8001d78:	02c9      	lsls	r1, r1, #11
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	4ba6      	ldr	r3, [pc, #664]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	4ba5      	ldr	r3, [pc, #660]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d84:	2180      	movs	r1, #128	; 0x80
 8001d86:	0249      	lsls	r1, r1, #9
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	e00b      	b.n	8001da6 <HAL_RCC_OscConfig+0xba>
 8001d8e:	4ba2      	ldr	r3, [pc, #648]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	4ba1      	ldr	r3, [pc, #644]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d94:	49a1      	ldr	r1, [pc, #644]	; (800201c <HAL_RCC_OscConfig+0x330>)
 8001d96:	400a      	ands	r2, r1
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	4b9f      	ldr	r3, [pc, #636]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	4b9e      	ldr	r3, [pc, #632]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001da0:	499f      	ldr	r1, [pc, #636]	; (8002020 <HAL_RCC_OscConfig+0x334>)
 8001da2:	400a      	ands	r2, r1
 8001da4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d014      	beq.n	8001dd8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dae:	f7ff fc9d 	bl	80016ec <HAL_GetTick>
 8001db2:	0003      	movs	r3, r0
 8001db4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001db8:	f7ff fc98 	bl	80016ec <HAL_GetTick>
 8001dbc:	0002      	movs	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b64      	cmp	r3, #100	; 0x64
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e29e      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dca:	4b93      	ldr	r3, [pc, #588]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	2380      	movs	r3, #128	; 0x80
 8001dd0:	029b      	lsls	r3, r3, #10
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	d0f0      	beq.n	8001db8 <HAL_RCC_OscConfig+0xcc>
 8001dd6:	e015      	b.n	8001e04 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd8:	f7ff fc88 	bl	80016ec <HAL_GetTick>
 8001ddc:	0003      	movs	r3, r0
 8001dde:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001de0:	e008      	b.n	8001df4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de2:	f7ff fc83 	bl	80016ec <HAL_GetTick>
 8001de6:	0002      	movs	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b64      	cmp	r3, #100	; 0x64
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e289      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001df4:	4b88      	ldr	r3, [pc, #544]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	2380      	movs	r3, #128	; 0x80
 8001dfa:	029b      	lsls	r3, r3, #10
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	d1f0      	bne.n	8001de2 <HAL_RCC_OscConfig+0xf6>
 8001e00:	e000      	b.n	8001e04 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e02:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2202      	movs	r2, #2
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	d100      	bne.n	8001e10 <HAL_RCC_OscConfig+0x124>
 8001e0e:	e099      	b.n	8001f44 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e10:	4b81      	ldr	r3, [pc, #516]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	2238      	movs	r2, #56	; 0x38
 8001e16:	4013      	ands	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e1a:	4b7f      	ldr	r3, [pc, #508]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	2203      	movs	r2, #3
 8001e20:	4013      	ands	r3, r2
 8001e22:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	2b10      	cmp	r3, #16
 8001e28:	d102      	bne.n	8001e30 <HAL_RCC_OscConfig+0x144>
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d002      	beq.n	8001e36 <HAL_RCC_OscConfig+0x14a>
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d135      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e36:	4b78      	ldr	r3, [pc, #480]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	2380      	movs	r3, #128	; 0x80
 8001e3c:	00db      	lsls	r3, r3, #3
 8001e3e:	4013      	ands	r3, r2
 8001e40:	d005      	beq.n	8001e4e <HAL_RCC_OscConfig+0x162>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e25c      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e4e:	4b72      	ldr	r3, [pc, #456]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	4a74      	ldr	r2, [pc, #464]	; (8002024 <HAL_RCC_OscConfig+0x338>)
 8001e54:	4013      	ands	r3, r2
 8001e56:	0019      	movs	r1, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	021a      	lsls	r2, r3, #8
 8001e5e:	4b6e      	ldr	r3, [pc, #440]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001e60:	430a      	orrs	r2, r1
 8001e62:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d112      	bne.n	8001e90 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e6a:	4b6b      	ldr	r3, [pc, #428]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a6e      	ldr	r2, [pc, #440]	; (8002028 <HAL_RCC_OscConfig+0x33c>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	0019      	movs	r1, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	691a      	ldr	r2, [r3, #16]
 8001e78:	4b67      	ldr	r3, [pc, #412]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001e7e:	4b66      	ldr	r3, [pc, #408]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	0adb      	lsrs	r3, r3, #11
 8001e84:	2207      	movs	r2, #7
 8001e86:	4013      	ands	r3, r2
 8001e88:	4a68      	ldr	r2, [pc, #416]	; (800202c <HAL_RCC_OscConfig+0x340>)
 8001e8a:	40da      	lsrs	r2, r3
 8001e8c:	4b68      	ldr	r3, [pc, #416]	; (8002030 <HAL_RCC_OscConfig+0x344>)
 8001e8e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e90:	4b68      	ldr	r3, [pc, #416]	; (8002034 <HAL_RCC_OscConfig+0x348>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	0018      	movs	r0, r3
 8001e96:	f7ff fbcf 	bl	8001638 <HAL_InitTick>
 8001e9a:	1e03      	subs	r3, r0, #0
 8001e9c:	d051      	beq.n	8001f42 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e232      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d030      	beq.n	8001f0c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001eaa:	4b5b      	ldr	r3, [pc, #364]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a5e      	ldr	r2, [pc, #376]	; (8002028 <HAL_RCC_OscConfig+0x33c>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	0019      	movs	r1, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	691a      	ldr	r2, [r3, #16]
 8001eb8:	4b57      	ldr	r3, [pc, #348]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001eba:	430a      	orrs	r2, r1
 8001ebc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001ebe:	4b56      	ldr	r3, [pc, #344]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	4b55      	ldr	r3, [pc, #340]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001ec4:	2180      	movs	r1, #128	; 0x80
 8001ec6:	0049      	lsls	r1, r1, #1
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ecc:	f7ff fc0e 	bl	80016ec <HAL_GetTick>
 8001ed0:	0003      	movs	r3, r0
 8001ed2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ed4:	e008      	b.n	8001ee8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ed6:	f7ff fc09 	bl	80016ec <HAL_GetTick>
 8001eda:	0002      	movs	r2, r0
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d901      	bls.n	8001ee8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	e20f      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ee8:	4b4b      	ldr	r3, [pc, #300]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	2380      	movs	r3, #128	; 0x80
 8001eee:	00db      	lsls	r3, r3, #3
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d0f0      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef4:	4b48      	ldr	r3, [pc, #288]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	4a4a      	ldr	r2, [pc, #296]	; (8002024 <HAL_RCC_OscConfig+0x338>)
 8001efa:	4013      	ands	r3, r2
 8001efc:	0019      	movs	r1, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	021a      	lsls	r2, r3, #8
 8001f04:	4b44      	ldr	r3, [pc, #272]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001f06:	430a      	orrs	r2, r1
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	e01b      	b.n	8001f44 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001f0c:	4b42      	ldr	r3, [pc, #264]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	4b41      	ldr	r3, [pc, #260]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001f12:	4949      	ldr	r1, [pc, #292]	; (8002038 <HAL_RCC_OscConfig+0x34c>)
 8001f14:	400a      	ands	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f18:	f7ff fbe8 	bl	80016ec <HAL_GetTick>
 8001f1c:	0003      	movs	r3, r0
 8001f1e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f20:	e008      	b.n	8001f34 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f22:	f7ff fbe3 	bl	80016ec <HAL_GetTick>
 8001f26:	0002      	movs	r2, r0
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e1e9      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f34:	4b38      	ldr	r3, [pc, #224]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	2380      	movs	r3, #128	; 0x80
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d1f0      	bne.n	8001f22 <HAL_RCC_OscConfig+0x236>
 8001f40:	e000      	b.n	8001f44 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f42:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2208      	movs	r2, #8
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	d047      	beq.n	8001fde <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001f4e:	4b32      	ldr	r3, [pc, #200]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	2238      	movs	r2, #56	; 0x38
 8001f54:	4013      	ands	r3, r2
 8001f56:	2b18      	cmp	r3, #24
 8001f58:	d10a      	bne.n	8001f70 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001f5a:	4b2f      	ldr	r3, [pc, #188]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001f5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f5e:	2202      	movs	r2, #2
 8001f60:	4013      	ands	r3, r2
 8001f62:	d03c      	beq.n	8001fde <HAL_RCC_OscConfig+0x2f2>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d138      	bne.n	8001fde <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e1cb      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d019      	beq.n	8001fac <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001f78:	4b27      	ldr	r3, [pc, #156]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001f7a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f7c:	4b26      	ldr	r3, [pc, #152]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001f7e:	2101      	movs	r1, #1
 8001f80:	430a      	orrs	r2, r1
 8001f82:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f84:	f7ff fbb2 	bl	80016ec <HAL_GetTick>
 8001f88:	0003      	movs	r3, r0
 8001f8a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f8c:	e008      	b.n	8001fa0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f8e:	f7ff fbad 	bl	80016ec <HAL_GetTick>
 8001f92:	0002      	movs	r2, r0
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d901      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e1b3      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fa0:	4b1d      	ldr	r3, [pc, #116]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001fa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fa4:	2202      	movs	r2, #2
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	d0f1      	beq.n	8001f8e <HAL_RCC_OscConfig+0x2a2>
 8001faa:	e018      	b.n	8001fde <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001fac:	4b1a      	ldr	r3, [pc, #104]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001fae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001fb0:	4b19      	ldr	r3, [pc, #100]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001fb2:	2101      	movs	r1, #1
 8001fb4:	438a      	bics	r2, r1
 8001fb6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb8:	f7ff fb98 	bl	80016ec <HAL_GetTick>
 8001fbc:	0003      	movs	r3, r0
 8001fbe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fc2:	f7ff fb93 	bl	80016ec <HAL_GetTick>
 8001fc6:	0002      	movs	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e199      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fd4:	4b10      	ldr	r3, [pc, #64]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001fd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fd8:	2202      	movs	r2, #2
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d1f1      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2204      	movs	r2, #4
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	d100      	bne.n	8001fea <HAL_RCC_OscConfig+0x2fe>
 8001fe8:	e0c6      	b.n	8002178 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fea:	231f      	movs	r3, #31
 8001fec:	18fb      	adds	r3, r7, r3
 8001fee:	2200      	movs	r2, #0
 8001ff0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001ff2:	4b09      	ldr	r3, [pc, #36]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	2238      	movs	r2, #56	; 0x38
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	2b20      	cmp	r3, #32
 8001ffc:	d11e      	bne.n	800203c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001ffe:	4b06      	ldr	r3, [pc, #24]	; (8002018 <HAL_RCC_OscConfig+0x32c>)
 8002000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002002:	2202      	movs	r2, #2
 8002004:	4013      	ands	r3, r2
 8002006:	d100      	bne.n	800200a <HAL_RCC_OscConfig+0x31e>
 8002008:	e0b6      	b.n	8002178 <HAL_RCC_OscConfig+0x48c>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d000      	beq.n	8002014 <HAL_RCC_OscConfig+0x328>
 8002012:	e0b1      	b.n	8002178 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e177      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
 8002018:	40021000 	.word	0x40021000
 800201c:	fffeffff 	.word	0xfffeffff
 8002020:	fffbffff 	.word	0xfffbffff
 8002024:	ffff80ff 	.word	0xffff80ff
 8002028:	ffffc7ff 	.word	0xffffc7ff
 800202c:	00f42400 	.word	0x00f42400
 8002030:	20000000 	.word	0x20000000
 8002034:	20000004 	.word	0x20000004
 8002038:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800203c:	4bb4      	ldr	r3, [pc, #720]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 800203e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	055b      	lsls	r3, r3, #21
 8002044:	4013      	ands	r3, r2
 8002046:	d101      	bne.n	800204c <HAL_RCC_OscConfig+0x360>
 8002048:	2301      	movs	r3, #1
 800204a:	e000      	b.n	800204e <HAL_RCC_OscConfig+0x362>
 800204c:	2300      	movs	r3, #0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d011      	beq.n	8002076 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	4baf      	ldr	r3, [pc, #700]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002054:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002056:	4bae      	ldr	r3, [pc, #696]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002058:	2180      	movs	r1, #128	; 0x80
 800205a:	0549      	lsls	r1, r1, #21
 800205c:	430a      	orrs	r2, r1
 800205e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002060:	4bab      	ldr	r3, [pc, #684]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002062:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002064:	2380      	movs	r3, #128	; 0x80
 8002066:	055b      	lsls	r3, r3, #21
 8002068:	4013      	ands	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800206e:	231f      	movs	r3, #31
 8002070:	18fb      	adds	r3, r7, r3
 8002072:	2201      	movs	r2, #1
 8002074:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002076:	4ba7      	ldr	r3, [pc, #668]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	2380      	movs	r3, #128	; 0x80
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	4013      	ands	r3, r2
 8002080:	d11a      	bne.n	80020b8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002082:	4ba4      	ldr	r3, [pc, #656]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	4ba3      	ldr	r3, [pc, #652]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 8002088:	2180      	movs	r1, #128	; 0x80
 800208a:	0049      	lsls	r1, r1, #1
 800208c:	430a      	orrs	r2, r1
 800208e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002090:	f7ff fb2c 	bl	80016ec <HAL_GetTick>
 8002094:	0003      	movs	r3, r0
 8002096:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002098:	e008      	b.n	80020ac <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800209a:	f7ff fb27 	bl	80016ec <HAL_GetTick>
 800209e:	0002      	movs	r2, r0
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e12d      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020ac:	4b99      	ldr	r3, [pc, #612]	; (8002314 <HAL_RCC_OscConfig+0x628>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	2380      	movs	r3, #128	; 0x80
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	4013      	ands	r3, r2
 80020b6:	d0f0      	beq.n	800209a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d106      	bne.n	80020ce <HAL_RCC_OscConfig+0x3e2>
 80020c0:	4b93      	ldr	r3, [pc, #588]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80020c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020c4:	4b92      	ldr	r3, [pc, #584]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80020c6:	2101      	movs	r1, #1
 80020c8:	430a      	orrs	r2, r1
 80020ca:	65da      	str	r2, [r3, #92]	; 0x5c
 80020cc:	e01c      	b.n	8002108 <HAL_RCC_OscConfig+0x41c>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	2b05      	cmp	r3, #5
 80020d4:	d10c      	bne.n	80020f0 <HAL_RCC_OscConfig+0x404>
 80020d6:	4b8e      	ldr	r3, [pc, #568]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80020d8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020da:	4b8d      	ldr	r3, [pc, #564]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80020dc:	2104      	movs	r1, #4
 80020de:	430a      	orrs	r2, r1
 80020e0:	65da      	str	r2, [r3, #92]	; 0x5c
 80020e2:	4b8b      	ldr	r3, [pc, #556]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80020e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020e6:	4b8a      	ldr	r3, [pc, #552]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80020e8:	2101      	movs	r1, #1
 80020ea:	430a      	orrs	r2, r1
 80020ec:	65da      	str	r2, [r3, #92]	; 0x5c
 80020ee:	e00b      	b.n	8002108 <HAL_RCC_OscConfig+0x41c>
 80020f0:	4b87      	ldr	r3, [pc, #540]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80020f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020f4:	4b86      	ldr	r3, [pc, #536]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80020f6:	2101      	movs	r1, #1
 80020f8:	438a      	bics	r2, r1
 80020fa:	65da      	str	r2, [r3, #92]	; 0x5c
 80020fc:	4b84      	ldr	r3, [pc, #528]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80020fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002100:	4b83      	ldr	r3, [pc, #524]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002102:	2104      	movs	r1, #4
 8002104:	438a      	bics	r2, r1
 8002106:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d014      	beq.n	800213a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002110:	f7ff faec 	bl	80016ec <HAL_GetTick>
 8002114:	0003      	movs	r3, r0
 8002116:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002118:	e009      	b.n	800212e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800211a:	f7ff fae7 	bl	80016ec <HAL_GetTick>
 800211e:	0002      	movs	r2, r0
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	4a7c      	ldr	r2, [pc, #496]	; (8002318 <HAL_RCC_OscConfig+0x62c>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e0ec      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800212e:	4b78      	ldr	r3, [pc, #480]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002130:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002132:	2202      	movs	r2, #2
 8002134:	4013      	ands	r3, r2
 8002136:	d0f0      	beq.n	800211a <HAL_RCC_OscConfig+0x42e>
 8002138:	e013      	b.n	8002162 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800213a:	f7ff fad7 	bl	80016ec <HAL_GetTick>
 800213e:	0003      	movs	r3, r0
 8002140:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002142:	e009      	b.n	8002158 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002144:	f7ff fad2 	bl	80016ec <HAL_GetTick>
 8002148:	0002      	movs	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	4a72      	ldr	r2, [pc, #456]	; (8002318 <HAL_RCC_OscConfig+0x62c>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d901      	bls.n	8002158 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e0d7      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002158:	4b6d      	ldr	r3, [pc, #436]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 800215a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800215c:	2202      	movs	r2, #2
 800215e:	4013      	ands	r3, r2
 8002160:	d1f0      	bne.n	8002144 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002162:	231f      	movs	r3, #31
 8002164:	18fb      	adds	r3, r7, r3
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d105      	bne.n	8002178 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800216c:	4b68      	ldr	r3, [pc, #416]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 800216e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002170:	4b67      	ldr	r3, [pc, #412]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002172:	496a      	ldr	r1, [pc, #424]	; (800231c <HAL_RCC_OscConfig+0x630>)
 8002174:	400a      	ands	r2, r1
 8002176:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	69db      	ldr	r3, [r3, #28]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d100      	bne.n	8002182 <HAL_RCC_OscConfig+0x496>
 8002180:	e0c1      	b.n	8002306 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002182:	4b63      	ldr	r3, [pc, #396]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2238      	movs	r2, #56	; 0x38
 8002188:	4013      	ands	r3, r2
 800218a:	2b10      	cmp	r3, #16
 800218c:	d100      	bne.n	8002190 <HAL_RCC_OscConfig+0x4a4>
 800218e:	e081      	b.n	8002294 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	2b02      	cmp	r3, #2
 8002196:	d156      	bne.n	8002246 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002198:	4b5d      	ldr	r3, [pc, #372]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	4b5c      	ldr	r3, [pc, #368]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 800219e:	4960      	ldr	r1, [pc, #384]	; (8002320 <HAL_RCC_OscConfig+0x634>)
 80021a0:	400a      	ands	r2, r1
 80021a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a4:	f7ff faa2 	bl	80016ec <HAL_GetTick>
 80021a8:	0003      	movs	r3, r0
 80021aa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ae:	f7ff fa9d 	bl	80016ec <HAL_GetTick>
 80021b2:	0002      	movs	r2, r0
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e0a3      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021c0:	4b53      	ldr	r3, [pc, #332]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2380      	movs	r3, #128	; 0x80
 80021c6:	049b      	lsls	r3, r3, #18
 80021c8:	4013      	ands	r3, r2
 80021ca:	d1f0      	bne.n	80021ae <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021cc:	4b50      	ldr	r3, [pc, #320]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	4a54      	ldr	r2, [pc, #336]	; (8002324 <HAL_RCC_OscConfig+0x638>)
 80021d2:	4013      	ands	r3, r2
 80021d4:	0019      	movs	r1, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a1a      	ldr	r2, [r3, #32]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021de:	431a      	orrs	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e4:	021b      	lsls	r3, r3, #8
 80021e6:	431a      	orrs	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ec:	431a      	orrs	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021f8:	431a      	orrs	r2, r3
 80021fa:	4b45      	ldr	r3, [pc, #276]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80021fc:	430a      	orrs	r2, r1
 80021fe:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002200:	4b43      	ldr	r3, [pc, #268]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	4b42      	ldr	r3, [pc, #264]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002206:	2180      	movs	r1, #128	; 0x80
 8002208:	0449      	lsls	r1, r1, #17
 800220a:	430a      	orrs	r2, r1
 800220c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800220e:	4b40      	ldr	r3, [pc, #256]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002210:	68da      	ldr	r2, [r3, #12]
 8002212:	4b3f      	ldr	r3, [pc, #252]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002214:	2180      	movs	r1, #128	; 0x80
 8002216:	0549      	lsls	r1, r1, #21
 8002218:	430a      	orrs	r2, r1
 800221a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221c:	f7ff fa66 	bl	80016ec <HAL_GetTick>
 8002220:	0003      	movs	r3, r0
 8002222:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002226:	f7ff fa61 	bl	80016ec <HAL_GetTick>
 800222a:	0002      	movs	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e067      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002238:	4b35      	ldr	r3, [pc, #212]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	2380      	movs	r3, #128	; 0x80
 800223e:	049b      	lsls	r3, r3, #18
 8002240:	4013      	ands	r3, r2
 8002242:	d0f0      	beq.n	8002226 <HAL_RCC_OscConfig+0x53a>
 8002244:	e05f      	b.n	8002306 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002246:	4b32      	ldr	r3, [pc, #200]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	4b31      	ldr	r3, [pc, #196]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 800224c:	4934      	ldr	r1, [pc, #208]	; (8002320 <HAL_RCC_OscConfig+0x634>)
 800224e:	400a      	ands	r2, r1
 8002250:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8002252:	4b2f      	ldr	r3, [pc, #188]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002254:	68da      	ldr	r2, [r3, #12]
 8002256:	4b2e      	ldr	r3, [pc, #184]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002258:	2103      	movs	r1, #3
 800225a:	438a      	bics	r2, r1
 800225c:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800225e:	4b2c      	ldr	r3, [pc, #176]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002260:	68da      	ldr	r2, [r3, #12]
 8002262:	4b2b      	ldr	r3, [pc, #172]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002264:	4930      	ldr	r1, [pc, #192]	; (8002328 <HAL_RCC_OscConfig+0x63c>)
 8002266:	400a      	ands	r2, r1
 8002268:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800226a:	f7ff fa3f 	bl	80016ec <HAL_GetTick>
 800226e:	0003      	movs	r3, r0
 8002270:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002274:	f7ff fa3a 	bl	80016ec <HAL_GetTick>
 8002278:	0002      	movs	r2, r0
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b02      	cmp	r3, #2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e040      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002286:	4b22      	ldr	r3, [pc, #136]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	2380      	movs	r3, #128	; 0x80
 800228c:	049b      	lsls	r3, r3, #18
 800228e:	4013      	ands	r3, r2
 8002290:	d1f0      	bne.n	8002274 <HAL_RCC_OscConfig+0x588>
 8002292:	e038      	b.n	8002306 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d101      	bne.n	80022a0 <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e033      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {   
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80022a0:	4b1b      	ldr	r3, [pc, #108]	; (8002310 <HAL_RCC_OscConfig+0x624>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	617b      	str	r3, [r7, #20]
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	2203      	movs	r2, #3
 80022aa:	401a      	ands	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d126      	bne.n	8002302 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	2270      	movs	r2, #112	; 0x70
 80022b8:	401a      	ands	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022be:	429a      	cmp	r2, r3
 80022c0:	d11f      	bne.n	8002302 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	23fe      	movs	r3, #254	; 0xfe
 80022c6:	01db      	lsls	r3, r3, #7
 80022c8:	401a      	ands	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ce:	021b      	lsls	r3, r3, #8
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d116      	bne.n	8002302 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	23f8      	movs	r3, #248	; 0xf8
 80022d8:	039b      	lsls	r3, r3, #14
 80022da:	401a      	ands	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d10e      	bne.n	8002302 <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80022e4:	697a      	ldr	r2, [r7, #20]
 80022e6:	23e0      	movs	r3, #224	; 0xe0
 80022e8:	051b      	lsls	r3, r3, #20
 80022ea:	401a      	ands	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d106      	bne.n	8002302 <HAL_RCC_OscConfig+0x616>
#endif
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	0f5b      	lsrs	r3, r3, #29
 80022f8:	075a      	lsls	r2, r3, #29
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80022fe:	429a      	cmp	r2, r3
 8002300:	d001      	beq.n	8002306 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e000      	b.n	8002308 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 8002306:	2300      	movs	r3, #0
}
 8002308:	0018      	movs	r0, r3
 800230a:	46bd      	mov	sp, r7
 800230c:	b008      	add	sp, #32
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40021000 	.word	0x40021000
 8002314:	40007000 	.word	0x40007000
 8002318:	00001388 	.word	0x00001388
 800231c:	efffffff 	.word	0xefffffff
 8002320:	feffffff 	.word	0xfeffffff
 8002324:	11c1808c 	.word	0x11c1808c
 8002328:	eefeffff 	.word	0xeefeffff

0800232c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0e9      	b.n	8002514 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002340:	4b76      	ldr	r3, [pc, #472]	; (800251c <HAL_RCC_ClockConfig+0x1f0>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2207      	movs	r2, #7
 8002346:	4013      	ands	r3, r2
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	429a      	cmp	r2, r3
 800234c:	d91e      	bls.n	800238c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800234e:	4b73      	ldr	r3, [pc, #460]	; (800251c <HAL_RCC_ClockConfig+0x1f0>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2207      	movs	r2, #7
 8002354:	4393      	bics	r3, r2
 8002356:	0019      	movs	r1, r3
 8002358:	4b70      	ldr	r3, [pc, #448]	; (800251c <HAL_RCC_ClockConfig+0x1f0>)
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	430a      	orrs	r2, r1
 800235e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002360:	f7ff f9c4 	bl	80016ec <HAL_GetTick>
 8002364:	0003      	movs	r3, r0
 8002366:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002368:	e009      	b.n	800237e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800236a:	f7ff f9bf 	bl	80016ec <HAL_GetTick>
 800236e:	0002      	movs	r2, r0
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	4a6a      	ldr	r2, [pc, #424]	; (8002520 <HAL_RCC_ClockConfig+0x1f4>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d901      	bls.n	800237e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e0ca      	b.n	8002514 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800237e:	4b67      	ldr	r3, [pc, #412]	; (800251c <HAL_RCC_ClockConfig+0x1f0>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2207      	movs	r2, #7
 8002384:	4013      	ands	r3, r2
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	429a      	cmp	r2, r3
 800238a:	d1ee      	bne.n	800236a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2202      	movs	r2, #2
 8002392:	4013      	ands	r3, r2
 8002394:	d015      	beq.n	80023c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2204      	movs	r2, #4
 800239c:	4013      	ands	r3, r2
 800239e:	d006      	beq.n	80023ae <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80023a0:	4b60      	ldr	r3, [pc, #384]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	4b5f      	ldr	r3, [pc, #380]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 80023a6:	21e0      	movs	r1, #224	; 0xe0
 80023a8:	01c9      	lsls	r1, r1, #7
 80023aa:	430a      	orrs	r2, r1
 80023ac:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ae:	4b5d      	ldr	r3, [pc, #372]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	4a5d      	ldr	r2, [pc, #372]	; (8002528 <HAL_RCC_ClockConfig+0x1fc>)
 80023b4:	4013      	ands	r3, r2
 80023b6:	0019      	movs	r1, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	4b59      	ldr	r3, [pc, #356]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 80023be:	430a      	orrs	r2, r1
 80023c0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2201      	movs	r2, #1
 80023c8:	4013      	ands	r3, r2
 80023ca:	d057      	beq.n	800247c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d107      	bne.n	80023e4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023d4:	4b53      	ldr	r3, [pc, #332]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	2380      	movs	r3, #128	; 0x80
 80023da:	029b      	lsls	r3, r3, #10
 80023dc:	4013      	ands	r3, r2
 80023de:	d12b      	bne.n	8002438 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e097      	b.n	8002514 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d107      	bne.n	80023fc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023ec:	4b4d      	ldr	r3, [pc, #308]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	2380      	movs	r3, #128	; 0x80
 80023f2:	049b      	lsls	r3, r3, #18
 80023f4:	4013      	ands	r3, r2
 80023f6:	d11f      	bne.n	8002438 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e08b      	b.n	8002514 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d107      	bne.n	8002414 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002404:	4b47      	ldr	r3, [pc, #284]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	2380      	movs	r3, #128	; 0x80
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	4013      	ands	r3, r2
 800240e:	d113      	bne.n	8002438 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e07f      	b.n	8002514 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	2b03      	cmp	r3, #3
 800241a:	d106      	bne.n	800242a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800241c:	4b41      	ldr	r3, [pc, #260]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 800241e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002420:	2202      	movs	r2, #2
 8002422:	4013      	ands	r3, r2
 8002424:	d108      	bne.n	8002438 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e074      	b.n	8002514 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800242a:	4b3e      	ldr	r3, [pc, #248]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 800242c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800242e:	2202      	movs	r2, #2
 8002430:	4013      	ands	r3, r2
 8002432:	d101      	bne.n	8002438 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e06d      	b.n	8002514 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002438:	4b3a      	ldr	r3, [pc, #232]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	2207      	movs	r2, #7
 800243e:	4393      	bics	r3, r2
 8002440:	0019      	movs	r1, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685a      	ldr	r2, [r3, #4]
 8002446:	4b37      	ldr	r3, [pc, #220]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 8002448:	430a      	orrs	r2, r1
 800244a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800244c:	f7ff f94e 	bl	80016ec <HAL_GetTick>
 8002450:	0003      	movs	r3, r0
 8002452:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002454:	e009      	b.n	800246a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002456:	f7ff f949 	bl	80016ec <HAL_GetTick>
 800245a:	0002      	movs	r2, r0
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	4a2f      	ldr	r2, [pc, #188]	; (8002520 <HAL_RCC_ClockConfig+0x1f4>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d901      	bls.n	800246a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e054      	b.n	8002514 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800246a:	4b2e      	ldr	r3, [pc, #184]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	2238      	movs	r2, #56	; 0x38
 8002470:	401a      	ands	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	00db      	lsls	r3, r3, #3
 8002478:	429a      	cmp	r2, r3
 800247a:	d1ec      	bne.n	8002456 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800247c:	4b27      	ldr	r3, [pc, #156]	; (800251c <HAL_RCC_ClockConfig+0x1f0>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2207      	movs	r2, #7
 8002482:	4013      	ands	r3, r2
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d21e      	bcs.n	80024c8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800248a:	4b24      	ldr	r3, [pc, #144]	; (800251c <HAL_RCC_ClockConfig+0x1f0>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2207      	movs	r2, #7
 8002490:	4393      	bics	r3, r2
 8002492:	0019      	movs	r1, r3
 8002494:	4b21      	ldr	r3, [pc, #132]	; (800251c <HAL_RCC_ClockConfig+0x1f0>)
 8002496:	683a      	ldr	r2, [r7, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800249c:	f7ff f926 	bl	80016ec <HAL_GetTick>
 80024a0:	0003      	movs	r3, r0
 80024a2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80024a4:	e009      	b.n	80024ba <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a6:	f7ff f921 	bl	80016ec <HAL_GetTick>
 80024aa:	0002      	movs	r2, r0
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	4a1b      	ldr	r2, [pc, #108]	; (8002520 <HAL_RCC_ClockConfig+0x1f4>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e02c      	b.n	8002514 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80024ba:	4b18      	ldr	r3, [pc, #96]	; (800251c <HAL_RCC_ClockConfig+0x1f0>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2207      	movs	r2, #7
 80024c0:	4013      	ands	r3, r2
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d1ee      	bne.n	80024a6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2204      	movs	r2, #4
 80024ce:	4013      	ands	r3, r2
 80024d0:	d009      	beq.n	80024e6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80024d2:	4b14      	ldr	r3, [pc, #80]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	4a15      	ldr	r2, [pc, #84]	; (800252c <HAL_RCC_ClockConfig+0x200>)
 80024d8:	4013      	ands	r3, r2
 80024da:	0019      	movs	r1, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	68da      	ldr	r2, [r3, #12]
 80024e0:	4b10      	ldr	r3, [pc, #64]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 80024e2:	430a      	orrs	r2, r1
 80024e4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80024e6:	f000 f829 	bl	800253c <HAL_RCC_GetSysClockFreq>
 80024ea:	0001      	movs	r1, r0
 80024ec:	4b0d      	ldr	r3, [pc, #52]	; (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	0a1b      	lsrs	r3, r3, #8
 80024f2:	220f      	movs	r2, #15
 80024f4:	401a      	ands	r2, r3
 80024f6:	4b0e      	ldr	r3, [pc, #56]	; (8002530 <HAL_RCC_ClockConfig+0x204>)
 80024f8:	0092      	lsls	r2, r2, #2
 80024fa:	58d3      	ldr	r3, [r2, r3]
 80024fc:	221f      	movs	r2, #31
 80024fe:	4013      	ands	r3, r2
 8002500:	000a      	movs	r2, r1
 8002502:	40da      	lsrs	r2, r3
 8002504:	4b0b      	ldr	r3, [pc, #44]	; (8002534 <HAL_RCC_ClockConfig+0x208>)
 8002506:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002508:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <HAL_RCC_ClockConfig+0x20c>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	0018      	movs	r0, r3
 800250e:	f7ff f893 	bl	8001638 <HAL_InitTick>
 8002512:	0003      	movs	r3, r0
}
 8002514:	0018      	movs	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	b004      	add	sp, #16
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40022000 	.word	0x40022000
 8002520:	00001388 	.word	0x00001388
 8002524:	40021000 	.word	0x40021000
 8002528:	fffff0ff 	.word	0xfffff0ff
 800252c:	ffff8fff 	.word	0xffff8fff
 8002530:	08002770 	.word	0x08002770
 8002534:	20000000 	.word	0x20000000
 8002538:	20000004 	.word	0x20000004

0800253c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002542:	4b3c      	ldr	r3, [pc, #240]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	2238      	movs	r2, #56	; 0x38
 8002548:	4013      	ands	r3, r2
 800254a:	d10f      	bne.n	800256c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800254c:	4b39      	ldr	r3, [pc, #228]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	0adb      	lsrs	r3, r3, #11
 8002552:	2207      	movs	r2, #7
 8002554:	4013      	ands	r3, r2
 8002556:	2201      	movs	r2, #1
 8002558:	409a      	lsls	r2, r3
 800255a:	0013      	movs	r3, r2
 800255c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800255e:	6839      	ldr	r1, [r7, #0]
 8002560:	4835      	ldr	r0, [pc, #212]	; (8002638 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002562:	f7fd fdcf 	bl	8000104 <__udivsi3>
 8002566:	0003      	movs	r3, r0
 8002568:	613b      	str	r3, [r7, #16]
 800256a:	e05d      	b.n	8002628 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800256c:	4b31      	ldr	r3, [pc, #196]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	2238      	movs	r2, #56	; 0x38
 8002572:	4013      	ands	r3, r2
 8002574:	2b08      	cmp	r3, #8
 8002576:	d102      	bne.n	800257e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002578:	4b30      	ldr	r3, [pc, #192]	; (800263c <HAL_RCC_GetSysClockFreq+0x100>)
 800257a:	613b      	str	r3, [r7, #16]
 800257c:	e054      	b.n	8002628 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800257e:	4b2d      	ldr	r3, [pc, #180]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	2238      	movs	r2, #56	; 0x38
 8002584:	4013      	ands	r3, r2
 8002586:	2b10      	cmp	r3, #16
 8002588:	d138      	bne.n	80025fc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800258a:	4b2a      	ldr	r3, [pc, #168]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	2203      	movs	r2, #3
 8002590:	4013      	ands	r3, r2
 8002592:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002594:	4b27      	ldr	r3, [pc, #156]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	091b      	lsrs	r3, r3, #4
 800259a:	2207      	movs	r2, #7
 800259c:	4013      	ands	r3, r2
 800259e:	3301      	adds	r3, #1
 80025a0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2b03      	cmp	r3, #3
 80025a6:	d10d      	bne.n	80025c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco =  (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025a8:	68b9      	ldr	r1, [r7, #8]
 80025aa:	4824      	ldr	r0, [pc, #144]	; (800263c <HAL_RCC_GetSysClockFreq+0x100>)
 80025ac:	f7fd fdaa 	bl	8000104 <__udivsi3>
 80025b0:	0003      	movs	r3, r0
 80025b2:	0019      	movs	r1, r3
 80025b4:	4b1f      	ldr	r3, [pc, #124]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	0a1b      	lsrs	r3, r3, #8
 80025ba:	227f      	movs	r2, #127	; 0x7f
 80025bc:	4013      	ands	r3, r2
 80025be:	434b      	muls	r3, r1
 80025c0:	617b      	str	r3, [r7, #20]
        break;
 80025c2:	e00d      	b.n	80025e0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80025c4:	68b9      	ldr	r1, [r7, #8]
 80025c6:	481c      	ldr	r0, [pc, #112]	; (8002638 <HAL_RCC_GetSysClockFreq+0xfc>)
 80025c8:	f7fd fd9c 	bl	8000104 <__udivsi3>
 80025cc:	0003      	movs	r3, r0
 80025ce:	0019      	movs	r1, r3
 80025d0:	4b18      	ldr	r3, [pc, #96]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	0a1b      	lsrs	r3, r3, #8
 80025d6:	227f      	movs	r2, #127	; 0x7f
 80025d8:	4013      	ands	r3, r2
 80025da:	434b      	muls	r3, r1
 80025dc:	617b      	str	r3, [r7, #20]
        break;
 80025de:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80025e0:	4b14      	ldr	r3, [pc, #80]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	0f5b      	lsrs	r3, r3, #29
 80025e6:	2207      	movs	r2, #7
 80025e8:	4013      	ands	r3, r2
 80025ea:	3301      	adds	r3, #1
 80025ec:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80025ee:	6879      	ldr	r1, [r7, #4]
 80025f0:	6978      	ldr	r0, [r7, #20]
 80025f2:	f7fd fd87 	bl	8000104 <__udivsi3>
 80025f6:	0003      	movs	r3, r0
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	e015      	b.n	8002628 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80025fc:	4b0d      	ldr	r3, [pc, #52]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	2238      	movs	r2, #56	; 0x38
 8002602:	4013      	ands	r3, r2
 8002604:	2b20      	cmp	r3, #32
 8002606:	d103      	bne.n	8002610 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002608:	2380      	movs	r3, #128	; 0x80
 800260a:	021b      	lsls	r3, r3, #8
 800260c:	613b      	str	r3, [r7, #16]
 800260e:	e00b      	b.n	8002628 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002610:	4b08      	ldr	r3, [pc, #32]	; (8002634 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	2238      	movs	r2, #56	; 0x38
 8002616:	4013      	ands	r3, r2
 8002618:	2b18      	cmp	r3, #24
 800261a:	d103      	bne.n	8002624 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800261c:	23fa      	movs	r3, #250	; 0xfa
 800261e:	01db      	lsls	r3, r3, #7
 8002620:	613b      	str	r3, [r7, #16]
 8002622:	e001      	b.n	8002628 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002628:	693b      	ldr	r3, [r7, #16]
}
 800262a:	0018      	movs	r0, r3
 800262c:	46bd      	mov	sp, r7
 800262e:	b006      	add	sp, #24
 8002630:	bd80      	pop	{r7, pc}
 8002632:	46c0      	nop			; (mov r8, r8)
 8002634:	40021000 	.word	0x40021000
 8002638:	00f42400 	.word	0x00f42400
 800263c:	007a1200 	.word	0x007a1200

08002640 <__libc_init_array>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	2600      	movs	r6, #0
 8002644:	4d0c      	ldr	r5, [pc, #48]	; (8002678 <__libc_init_array+0x38>)
 8002646:	4c0d      	ldr	r4, [pc, #52]	; (800267c <__libc_init_array+0x3c>)
 8002648:	1b64      	subs	r4, r4, r5
 800264a:	10a4      	asrs	r4, r4, #2
 800264c:	42a6      	cmp	r6, r4
 800264e:	d109      	bne.n	8002664 <__libc_init_array+0x24>
 8002650:	2600      	movs	r6, #0
 8002652:	f000 f821 	bl	8002698 <_init>
 8002656:	4d0a      	ldr	r5, [pc, #40]	; (8002680 <__libc_init_array+0x40>)
 8002658:	4c0a      	ldr	r4, [pc, #40]	; (8002684 <__libc_init_array+0x44>)
 800265a:	1b64      	subs	r4, r4, r5
 800265c:	10a4      	asrs	r4, r4, #2
 800265e:	42a6      	cmp	r6, r4
 8002660:	d105      	bne.n	800266e <__libc_init_array+0x2e>
 8002662:	bd70      	pop	{r4, r5, r6, pc}
 8002664:	00b3      	lsls	r3, r6, #2
 8002666:	58eb      	ldr	r3, [r5, r3]
 8002668:	4798      	blx	r3
 800266a:	3601      	adds	r6, #1
 800266c:	e7ee      	b.n	800264c <__libc_init_array+0xc>
 800266e:	00b3      	lsls	r3, r6, #2
 8002670:	58eb      	ldr	r3, [r5, r3]
 8002672:	4798      	blx	r3
 8002674:	3601      	adds	r6, #1
 8002676:	e7f2      	b.n	800265e <__libc_init_array+0x1e>
 8002678:	080027b0 	.word	0x080027b0
 800267c:	080027b0 	.word	0x080027b0
 8002680:	080027b0 	.word	0x080027b0
 8002684:	080027b4 	.word	0x080027b4

08002688 <memset>:
 8002688:	0003      	movs	r3, r0
 800268a:	1812      	adds	r2, r2, r0
 800268c:	4293      	cmp	r3, r2
 800268e:	d100      	bne.n	8002692 <memset+0xa>
 8002690:	4770      	bx	lr
 8002692:	7019      	strb	r1, [r3, #0]
 8002694:	3301      	adds	r3, #1
 8002696:	e7f9      	b.n	800268c <memset+0x4>

08002698 <_init>:
 8002698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800269a:	46c0      	nop			; (mov r8, r8)
 800269c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800269e:	bc08      	pop	{r3}
 80026a0:	469e      	mov	lr, r3
 80026a2:	4770      	bx	lr

080026a4 <_fini>:
 80026a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026a6:	46c0      	nop			; (mov r8, r8)
 80026a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026aa:	bc08      	pop	{r3}
 80026ac:	469e      	mov	lr, r3
 80026ae:	4770      	bx	lr
