<inh f='llvm/llvm/include/llvm/CodeGen/BasicTTIImpl.h' l='77' c='llvm::BasicTTIImplBase'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h' l='205' ll='243'/>
<size>88</size>
<mbr r='llvm::R600TTIImpl::ST' o='64' t='const llvm::R600Subtarget *'/>
<mbr r='llvm::R600TTIImpl::TLI' o='128' t='const llvm::AMDGPUTargetLowering *'/>
<mbr r='llvm::R600TTIImpl::CommonTTI' o='192' t='llvm::AMDGPUTTIImpl'/>
<fun r='_ZN4llvm11R600TTIImplC1EPKNS_19AMDGPUTargetMachineERKNS_8FunctionE'/>
<fun r='_ZNK4llvm11R600TTIImpl5getSTEv'/>
<fun r='_ZNK4llvm11R600TTIImpl6getTLIEv'/>
<fun r='_ZN4llvm11R600TTIImpl23getUnrollingPreferencesEPNS_4LoopERNS_15ScalarEvolutionERNS_19TargetTransformInfo20UnrollingPreferencesE'/>
<fun r='_ZNK4llvm11R600TTIImpl28getHardwareNumberOfRegistersEb'/>
<fun r='_ZNK4llvm11R600TTIImpl20getNumberOfRegistersEb'/>
<fun r='_ZNK4llvm11R600TTIImpl19getRegisterBitWidthEb'/>
<fun r='_ZNK4llvm11R600TTIImpl28getMinVectorRegisterBitWidthEv'/>
<fun r='_ZNK4llvm11R600TTIImpl26getLoadStoreVecRegBitWidthEj'/>
<fun r='_ZNK4llvm11R600TTIImpl26isLegalToVectorizeMemChainEjjj'/>
<fun r='_ZNK4llvm11R600TTIImpl27isLegalToVectorizeLoadChainEjjj'/>
<fun r='_ZNK4llvm11R600TTIImpl28isLegalToVectorizeStoreChainEjjj'/>
<fun r='_ZN4llvm11R600TTIImpl22getMaxInterleaveFactorEj'/>
<fun r='_ZN4llvm11R600TTIImpl14getCFInstrCostEj'/>
<fun r='_ZN4llvm11R600TTIImpl18getVectorInstrCostEjPNS_4TypeEj'/>
