// Seed: 3327193581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wor id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = 1;
  assign id_7 = 1;
  logic id_8;
  ;
  wire [1 : -1] id_9, id_10;
  parameter id_11 = 1;
  logic id_12 = -1 * 1;
  wire  id_13;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd64
) (
    input tri1 id_0,
    input wand _id_1
);
  wire [-1 : id_1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
