<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — mos stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="circuit.html">circuit</a></span> (33)
<br/><span class="tag"><a href="simul.html">simul</a></span> (25)
<br/><span class="tag"><a href="logic.html">logic</a></span> (15)
<br/><span class="tag"><a href="lsi.html">lsi</a></span> (14)
<br/><span class="tag"><a href="level.html">level</a></span> (11)
</div>
<h2><span class="ttl">Stem</span> mos$ (<a href="../words.html">all stems</a>)</h2>
<h3>68 papers:</h3>
<dl class="toc"><dt><img src="../stuff/splc.png" alt="SPLC"/><a href="../SPLC-2015-MazoMRST.html">SPLC-2015-MazoMRST</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span></dt><dd>VariaMos: an extensible tool for engineering (dynamic) product lines (<abbr title="Raúl Mazo">RM</abbr>, <abbr title="Juan C. Muñoz-Fernández">JCMF</abbr>, <abbr title="Luisa Rincón">LR</abbr>, <abbr title="Camille Salinesi">CS</abbr>, <abbr title="Gabriel Tamura">GT</abbr>), pp. 374–379.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-CevreroRSBIL.html">DAC-2011-CevreroRSBIL</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library (<abbr title="Alessandro Cevrero">AC</abbr>, <abbr title="Francesco Regazzoni">FR</abbr>, <abbr title="Micheal Schwander">MS</abbr>, <abbr title="Stéphane Badel">SB</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 1014–1019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-AggarwalO.html">DATE-2007-AggarwalO</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Simulation-based reusable posynomial models for MOS transistor parameters (<abbr title="Varun Aggarwal">VA</abbr>, <abbr title="Una-May O'Reilly">UMO</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RibasC.html">DATE-1999-RibasC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Digital MOS Circuit Partitioning with Symbolic Modeling (<abbr title="Lluis Ribas">LR</abbr>, <abbr title="Jordi Carrabina">JC</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-RoychowdhuryM.html">DAC-1996-RoychowdhuryM</a></dt><dd>Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits (<abbr title="Jaijeet S. Roychowdhury">JSR</abbr>, <abbr title="Robert C. Melville">RCM</abbr>), pp. 286–291.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-FrosslK.html">EDAC-1994-FrosslK</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Model to Uniformly Represent the Function and Timing of MOS Circuits and its Application to VHDL Simulation (<abbr title="Jürgen Frößl">JF</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-DharchoudhuryK.html">DAC-1992-DharchoudhuryK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>An Integrated Approach to Realistic Worst-Case Design Optimization of MOS Analog Circuits (<abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 704–709.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-LimquecoM.html">DAC-1991-LimquecoM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Logic Optimization of MOS Networks (<abbr title="Johnson Chan Limqueco">JCL</abbr>, <abbr title="Saburo Muroga">SM</abbr>), pp. 464–469.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-ShihK.html">DAC-1991-ShihK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>ILLIADS: A New Fast MOS Timing Simulator Using Direct Equation-Solving Approach (<abbr title="Yung-Ho Shih">YHS</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 20–25.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Domic.html">DAC-1990-Domic</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout Synthesis of MOS Digital Cells (<abbr title="Antun Domic">AD</abbr>), pp. 241–245.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-BolsensRCM.html">DAC-1989-BolsensRCM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Electrical Debugging of Synchronous MOS VLSI Circuits Exploiting Analysis of the Intended Logic Behaviour (<abbr title="Ivo Bolsens">IB</abbr>, <abbr title="W. De Rammelaere">WDR</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 513–518.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-ChoB.html">DAC-1989-ChoB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation (<abbr title="K. Cho">KC</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 418–423.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-SalzH.html">DAC-1989-SalzH</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>IRSIM: An Incremental MOS Switch-Level Simulator (<abbr title="A. Salz">AS</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 173–178.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Adler.html">DAC-1988-Adler</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Dynamically-Directed Switch Model for MOS Logic Simulation (<abbr title="Dan Adler">DA</abbr>), pp. 506–511.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BaltusA.html">DAC-1988-BaltusA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics (<abbr title="Donald G. Baltus">DGB</abbr>, <abbr title="Jonathan Allen">JA</abbr>), pp. 445–452.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ChangCS.html">DAC-1988-ChangCS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits (<abbr title="Foong-Charn Chang">FCC</abbr>, <abbr title="Chin-Fu Chen">CFC</abbr>, <abbr title="Prasad Subramaniam">PS</abbr>), pp. 282–287.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1988-HoareG.html">LICS-1988-HoareG</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Partial Correctness of C-MOS Switching Circuits: An Exercise in Applied Logic (<abbr title="Charles Antony Richard Hoare">CARH</abbr>, <abbr title="Michael J. C. Gordon">MJCG</abbr>), pp. 28–36.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-BryantBBCS.html">DAC-1987-BryantBBCS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>COSMOS: A Compiled Simulator for MOS Circuits (<abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Derek L. Beatty">DLB</abbr>, <abbr title="Karl S. Brace">KSB</abbr>, <abbr title="K. Cho">KC</abbr>, <abbr title="Thomas J. Sheffler">TJS</abbr>), pp. 9–16.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Smith.html">DAC-1987-Smith</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Hardware Switch Level Simulator for Large MOS Circuits (<abbr title="M. T. Smith">MTS</abbr>), pp. 95–100.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Weise.html">DAC-1987-Weise</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of MOS Circuits (<abbr title="Daniel Weise">DW</abbr>), pp. 265–270.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Beckett.html">DAC-1986-Beckett</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>MOS circuit models in Network C (<abbr title="William S. Beckett">WSB</abbr>), pp. 171–178.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-VidigalND.html">DAC-1986-VidigalND</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>CINNAMON: coupled integration and nodal analysis of MOS networks (<abbr title="Luís M. Vidigal">LMV</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 179–185.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-WunderlichR.html">DAC-1986-WunderlichR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On fault modeling for dynamic MOS circuits (<abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 540–546.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Lewis.html">DAC-1985-Lewis</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A hardware engine for analogue mode simulation of MOS digital circuits (<abbr title="David M. Lewis">DML</abbr>), pp. 345–351.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Matson.html">DAC-1985-Matson</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Macromodeling of digital MOS VLSI Circuits (<abbr title="Mark D. Matson">MDM</abbr>), pp. 141–151.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-NgJ.html">DAC-1985-NgJ</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Generation of layouts from MOS circuit schematics: a graph theoretic approach (<abbr title="Tak-Kwong Ng">TKN</abbr>, <abbr title="S. Lennart Johnsson">SLJ</abbr>), pp. 39–45.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-ReddyRA.html">DAC-1985-ReddyRA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Transistor level test generation for MOS circuits (<abbr title="Madhukar K. Reddy">MKR</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Prathima Agrawal">PA</abbr>), pp. 825–828.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-SaucierT.html">DAC-1985-SaucierT</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Systematic and optimized layout of MOS cells (<abbr title="Gabriele Saucier">GS</abbr>, <abbr title="Ghislaine Thuau">GT</abbr>), pp. 53–61.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Schaefer.html">DAC-1985-Schaefer</a></dt><dd>A transistor-level logic-with-timing simulator for MOS circuits (<abbr title="Thomas J. Schaefer">TJS</abbr>), pp. 762–765.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-ChuS.html">DAC-1984-ChuS</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A technology independent MOS multiplier generator (<abbr title="Kung-chao Chu">KcC</abbr>, <abbr title="Ramautar Sharma">RS</abbr>), pp. 90–97.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-dAbreuCF.html">DAC-1984-dAbreuCF</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Oracle — a simulator for Bipolar and MOS IC design (<abbr title="Manuel A. d'Abreu">MAd</abbr>, <abbr title="K. L. Cheong">KLC</abbr>, <abbr title="C. T. Flanagan">CTF</abbr>), pp. 343–349.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-DussaultLT.html">DAC-1984-DussaultLT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A high level synthesis tool for MOS chip design (<abbr title="Jean-Pierre Dussault">JPD</abbr>, <abbr title="Chi-Chang Liaw">CCL</abbr>, <abbr title="Michael M. Tong">MMT</abbr>), pp. 308–314.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-EtiembleADB.html">DAC-1984-EtiembleADB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Micro-computer oriented algorithms for delay evaluation of MOS gates (<abbr title="Daniel Etiemble">DE</abbr>, <abbr title="V. Adeline">VA</abbr>, <abbr title="Nguyen H. Duyet">NHD</abbr>, <abbr title="J. C. Ballegeer">JCB</abbr>), pp. 358–364.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-KawaiH.html">DAC-1984-KawaiH</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An experimental MOS fault simulation program CSASIM (<abbr title="Masato Kawai">MK</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 2–9.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Ousterhout.html">DAC-1984-Ousterhout</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Switch-level delay models for digital MOS VLSI (<abbr title="John K. Ousterhout">JKO</abbr>), pp. 542–548.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-TakahashiKYEF.html">DAC-1984-TakahashiKYEF</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An MOS digital network model on a modified thevenin equivalent for logic simulation (<abbr title="Tsuyoshi Takahashi">TT</abbr>, <abbr title="Satoshi Kojima">SK</abbr>, <abbr title="Osamu Yamashiro">OY</abbr>, <abbr title="Kazuhiko Eguchi">KE</abbr>, <abbr title="Hideki Fukuda">HF</abbr>), pp. 549–555.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-ChangA.html">DAC-1983-ChangA</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span></dt><dd>Consistency checking for MOS/VLSI circuits (<abbr title="Ning-Sang Chang">NSC</abbr>, <abbr title="Ravi Apte">RA</abbr>), pp. 732–733.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-JainA.html">DAC-1983-JainA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Test generation for MOS circuits using D-algorithm (<abbr title="Sunil K. Jain">SKJ</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 64–70.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-LoNB.html">DAC-1983-LoNB</a> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span></dt><dd>A data structure for MOS circuits (<abbr title="Chi-Yuan Lo">CYL</abbr>, <abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ajoy K. Bose">AKB</abbr>), pp. 619–624.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-OkazakiMY.html">DAC-1983-OkazakiMY</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple media delay simulator for MOS LSI circuits (<abbr title="Kaoru Okazaki">KO</abbr>, <abbr title="Tomoko Moriya">TM</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>), pp. 279–285.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Ramachandran.html">DAC-1983-Ramachandran</a></dt><dd>An improved switch-level simulator for MOS circuits (<abbr title="Vijaya Ramachandran">VR</abbr>), pp. 293–299.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-StevensA.html">DAC-1983-StevensA</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>BIMOS, an MOS oriented multi-level logic simulator (<abbr title="Piet Stevens">PS</abbr>, <abbr title="Guido Arnout">GA</abbr>), pp. 100–106.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Agrawal.html">DAC-1982-Agrawal</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Synchronous path analysis in MOS circuit simulator (<abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 629–635.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-BoseKLNPW.html">DAC-1982-BoseKLNPW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A fault simulator for MOS LSI circuits (<abbr title="Ajoy K. Bose">AKB</abbr>, <abbr title="Patrick Kozak">PK</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>, <abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ernesto Pacas-Skewes">EPS</abbr>, <abbr title="Kwok W. Wu">KWW</abbr>), pp. 400–409.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-LelarasmeeS.html">DAC-1982-LelarasmeeS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Relax: A new circuit for large scale MOS integrated circuits (<abbr title="Ekachai Lelarasmee">EL</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 682–687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-LightnerH.html">DAC-1982-LightnerH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Implication algorithms for MOS switch level functional macromodeling implication and testing (<abbr title="Michael R. Lightner">MRL</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>), pp. 691–698.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-TakashimaMCY.html">DAC-1982-TakashimaMCY</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Programs for verifying circuit connectivity of mos/lsi mask artwork (<abbr title="Makoto Takashima">MT</abbr>, <abbr title="Takashi Mitsuhashi">TM</abbr>, <abbr title="Toshiaki Chiba">TC</abbr>, <abbr title="Kenji Yoshida">KY</abbr>), pp. 544–550.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Bryant.html">DAC-1981-Bryant</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MOSSIM: A switch-level simulator for MOS LSI (<abbr title="Randal E. Bryant">REB</abbr>), pp. 786–790.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-HoltH.html">DAC-1981-HoltH</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A MOS/LSI oriented logic simulator (<abbr title="Dan Holt">DH</abbr>, <abbr title="Dave Hutchings">DH</abbr>), pp. 280–287.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-NgGK.html">DAC-1981-NgGK</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A timing verification system based on extracted MOS/VLSI circuit parameters (<abbr title="Pauline Ng">PN</abbr>, <abbr title="Wolfram Glauert">WG</abbr>, <abbr title="Robert Kirk">RK</abbr>), pp. 288–292.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-SakauyeLRETSABW.html">DAC-1981-SakauyeLRETSABW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>A set of programs for MOS design (<abbr title="G. Sakauye">GS</abbr>, <abbr title="Anna Lubiw">AL</abbr>, <abbr title="J. Royle">JR</abbr>, <abbr title="R. Epplett">RE</abbr>, <abbr title="Jeffrey Tweedale">JT</abbr>, <abbr title="E. S. Y. Shew">ESYS</abbr>, <abbr title="E. Attfield">EA</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Philip S. Wilcox">PSW</abbr>), pp. 435–442.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-SatoNTSOY.html">DAC-1981-SatoNTSOY</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MILD — A cell-based layout system for MOS-LSI (<abbr title="Koji Sato">KS</abbr>, <abbr title="Takao Nagai">TN</abbr>, <abbr title="Mikio Tachibana">MT</abbr>, <abbr title="Hiroyoshi Shimoyama">HS</abbr>, <abbr title="Masaru Ozaki">MO</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>), pp. 828–836.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Sherwood.html">DAC-1981-Sherwood</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A MOS modelling technique for 4-state true-value hierarchical logic simulation or Karnough knowledge (<abbr title="Will Sherwood">WS</abbr>), pp. 775–785.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-NhamB.html">DAC-1980-NhamB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple delay simulator for MOS LSI circuits (<abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ajoy K. Bose">AKB</abbr>), pp. 610–617.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-ShirakawaOHTO.html">DAC-1980-ShirakawaOHTO</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>A layout system for the random logic portion of MOS LSI (<abbr title="Isao Shirakawa">IS</abbr>, <abbr title="Noboru Okuda">NO</abbr>, <abbr title="Takashi Harada">TH</abbr>, <abbr title="Sadahiro Tani">ST</abbr>, <abbr title="Hiroshi Ozaki">HO</abbr>), pp. 92–99.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-AkinoSKN.html">DAC-1979-AkinoSKN</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Circuit simulation and timing verification based on MOS/LSI mask information (<abbr title="Toshiro Akino">TA</abbr>, <abbr title="Masafumi Shimode">MS</abbr>, <abbr title="Yukinaga Kurashige">YK</abbr>, <abbr title="Toshio Negishi">TN</abbr>), pp. 88–94.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-BekeS.html">DAC-1979-BekeS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CALMOS: A portable software system for the automatic and interactive layout of MOS/LSI (<abbr title="Herman Beke">HB</abbr>, <abbr title="Willy Sansen">WS</abbr>), pp. 102–108.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-El-Ziq.html">DAC-1979-El-Ziq</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing of MOS combinational networks a procedure for efficient fault simulation and test generation (<abbr title="Yacoub M. El-Ziq">YMEZ</abbr>), pp. 162–170.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-El-Ziq.html">DAC-1978-El-Ziq</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Logic design automation of MOS combinational networks with fan-in, fan-out constraints (<abbr title="Yacoub M. El-Ziq">YMEZ</abbr>), pp. 240–249.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-El-ZiqS.html">DAC-1977-El-ZiqS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Logic design automation of diagnosable MOS combinational logic networks (<abbr title="Yacoub M. El-Ziq">YMEZ</abbr>, <abbr title="Stephen Y. H. Su">SYHS</abbr>), pp. 205–215.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-KollerL.html">DAC-1977-KollerL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>The siemens-avesta-system for computer-aided design of MOS-standard cell circuits (<abbr title="Konrad W. Koller">KWK</abbr>, <abbr title="Ulrich Lauther">UL</abbr>), pp. 153–157.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-KozakGC.html">DAC-1975-KozakGC</a></dt><dd>Operational features of an MOS timing simulator (<abbr title="Paul Kozak">PK</abbr>, <abbr title="Herman K. Gummel">HKG</abbr>, <abbr title="Basant R. Chawla">BRC</abbr>), pp. 95–101.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1975-YoshizawaKK.html">DAC-1975-YoshizawaKK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>A heuristic procedure for ordering MOS arrays (<abbr title="Hitoshi Yoshizawa">HY</abbr>, <abbr title="Hiroshi Kawanishi">HK</abbr>, <abbr title="K. Kani">KK</abbr>), pp. 384–393.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-KozawaHISS.html">DAC-1974-KozawaHISS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Advanced LILAC — an Automated Layout Generation system for MOS/LSIs (<abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Hiroshi Horino">HH</abbr>, <abbr title="Tadakatu Ishiga">TI</abbr>, <abbr title="Jun'ya Sakemi">JS</abbr>, <abbr title="Shoji Sato">SS</abbr>), pp. 26–46.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-Banes.html">DAC-1972-Banes</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Error free MOS/LSI design system (<abbr title="Anthony V. Banes">AVB</abbr>), pp. 29–33.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-Mattison.html">DAC-1972-Mattison</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>A high quality, low cost router for MOS/LSI (<abbr title="Roland L. Mattison">RLM</abbr>), pp. 94–103.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1971-LarsenM.html">DAC-1971-LarsenM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Partitioning and ordering of logic equations for optimum MOS LSI device layout (<abbr title="Robert P. Larsen">RPL</abbr>, <abbr title="L. Margol">LM</abbr>), pp. 131–142.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1969-Lewallen.html">DAC-1969-Lewallen</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Mos LSI computer aided design system (<abbr title="D. R. Lewallen">DRL</abbr>), pp. 91–101.</dd> <div class="pagevis" style="width:10px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>