

================================================================
== Vitis HLS Report for 'dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'
================================================================
* Date:           Thu Sep 22 16:03:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop  |       68|       68|         6|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     8|       -|       -|    -|
|Expression       |        -|     -|       0|     265|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     219|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     219|     369|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_14ns_29s_29_4_1_U32  |mac_muladd_16s_14ns_29s_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_15s_13ns_29_4_1_U31  |mac_muladd_16s_15s_13ns_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_15s_29ns_29_4_1_U35  |mac_muladd_16s_15s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U33   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U34   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    |mul_mul_16s_15s_29_4_1_U28          |mul_mul_16s_15s_29_4_1          |       i0 * i1|
    |mul_mul_16s_15s_29_4_1_U29          |mul_mul_16s_15s_29_4_1          |       i0 * i1|
    |mul_mul_16s_15s_29_4_1_U30          |mul_mul_16s_15s_29_4_1          |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_742_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln19_11_fu_823_p2     |         +|   0|  0|  29|          29|          29|
    |add_ln19_15_fu_827_p2     |         +|   0|  0|  36|          29|          29|
    |add_ln19_1_fu_831_p2      |         +|   0|  0|  29|          29|          29|
    |add_ln19_fu_736_p2        |         +|   0|  0|  13|           6|           6|
    |add_ln43_1_fu_345_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln43_fu_354_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln13_fu_360_p2       |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln43_fu_339_p2       |      icmp|   0|  0|  11|           7|           8|
    |or_ln43_1_fu_494_p2       |        or|   0|  0|   6|           6|           2|
    |or_ln43_2_fu_537_p2       |        or|   0|  0|   6|           6|           2|
    |or_ln43_3_fu_580_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln43_4_fu_623_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln43_5_fu_666_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln43_6_fu_709_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln43_fu_451_p2         |        or|   0|  0|   6|           6|           1|
    |select_ln43_10_fu_443_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln43_11_fu_486_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln43_12_fu_529_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln43_13_fu_572_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln43_14_fu_615_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln43_15_fu_658_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln43_16_fu_701_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln43_1_fu_386_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln43_2_fu_406_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln43_fu_366_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 265|         172|         181|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten39_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load                 |   9|          2|    4|          8|
    |i_1_fu_84                               |   9|          2|    4|          8|
    |indvar_flatten39_fu_88                  |   9|          2|    7|         14|
    |k_fu_80                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln19_reg_975                  |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |col_inbuf_load_3_reg_1035         |  16|   0|   16|          0|
    |col_inbuf_load_5_reg_1045         |  16|   0|   16|          0|
    |col_inbuf_load_6_reg_1050         |  16|   0|   16|          0|
    |col_inbuf_load_reg_1020           |  16|   0|   16|          0|
    |dct_coeff_table_0_load_reg_1060   |  14|   0|   14|          0|
    |dct_coeff_table_3_load_reg_1075   |  15|   0|   15|          0|
    |dct_coeff_table_5_load_reg_1085   |  15|   0|   15|          0|
    |dct_coeff_table_6_load_reg_1090   |  15|   0|   15|          0|
    |i_1_fu_84                         |   4|   0|    4|          0|
    |indvar_flatten39_fu_88            |   7|   0|    7|          0|
    |k_fu_80                           |   4|   0|    4|          0|
    |add_ln19_reg_975                  |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 219|  32|  161|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop|  return value|
|col_inbuf_address0          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce0               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q0                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address1          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce1               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q1                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address2          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce2               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q2                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address3          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce3               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q3                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address4          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce4               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q4                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address5          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce5               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q5                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address6          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce6               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q6                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_address7          |  out|    6|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_ce7               |  out|    1|   ap_memory|                                 col_inbuf|         array|
|col_inbuf_q7                |   in|   16|   ap_memory|                                 col_inbuf|         array|
|col_outbuf_address0         |  out|    6|   ap_memory|                                col_outbuf|         array|
|col_outbuf_ce0              |  out|    1|   ap_memory|                                col_outbuf|         array|
|col_outbuf_we0              |  out|    1|   ap_memory|                                col_outbuf|         array|
|col_outbuf_d0               |  out|   16|   ap_memory|                                col_outbuf|         array|
|dct_coeff_table_0_address0  |  out|    3|   ap_memory|                         dct_coeff_table_0|         array|
|dct_coeff_table_0_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_0|         array|
|dct_coeff_table_0_q0        |   in|   14|   ap_memory|                         dct_coeff_table_0|         array|
|dct_coeff_table_1_address0  |  out|    3|   ap_memory|                         dct_coeff_table_1|         array|
|dct_coeff_table_1_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_1|         array|
|dct_coeff_table_1_q0        |   in|   15|   ap_memory|                         dct_coeff_table_1|         array|
|dct_coeff_table_2_address0  |  out|    3|   ap_memory|                         dct_coeff_table_2|         array|
|dct_coeff_table_2_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_2|         array|
|dct_coeff_table_2_q0        |   in|   15|   ap_memory|                         dct_coeff_table_2|         array|
|dct_coeff_table_3_address0  |  out|    3|   ap_memory|                         dct_coeff_table_3|         array|
|dct_coeff_table_3_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_3|         array|
|dct_coeff_table_3_q0        |   in|   15|   ap_memory|                         dct_coeff_table_3|         array|
|dct_coeff_table_4_address0  |  out|    3|   ap_memory|                         dct_coeff_table_4|         array|
|dct_coeff_table_4_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_4|         array|
|dct_coeff_table_4_q0        |   in|   15|   ap_memory|                         dct_coeff_table_4|         array|
|dct_coeff_table_5_address0  |  out|    3|   ap_memory|                         dct_coeff_table_5|         array|
|dct_coeff_table_5_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_5|         array|
|dct_coeff_table_5_q0        |   in|   15|   ap_memory|                         dct_coeff_table_5|         array|
|dct_coeff_table_6_address0  |  out|    3|   ap_memory|                         dct_coeff_table_6|         array|
|dct_coeff_table_6_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_6|         array|
|dct_coeff_table_6_q0        |   in|   15|   ap_memory|                         dct_coeff_table_6|         array|
|dct_coeff_table_7_address0  |  out|    3|   ap_memory|                         dct_coeff_table_7|         array|
|dct_coeff_table_7_ce0       |  out|    1|   ap_memory|                         dct_coeff_table_7|         array|
|dct_coeff_table_7_q0        |   in|   15|   ap_memory|                         dct_coeff_table_7|         array|
+----------------------------+-----+-----+------------+------------------------------------------+--------------+

