$date
	Sun Feb  1 21:42:26 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fifo_controller $end
$var wire 4 ! out_write_pointer [3:0] $end
$var wire 4 " out_read_pointer [3:0] $end
$var wire 1 # out_full $end
$var wire 1 $ out_empty $end
$var parameter 36 % DEPTH $end
$var parameter 32 & FIFO_ASIZE $end
$var reg 1 ' in_clock $end
$var reg 1 ( in_put $end
$var reg 1 ) in_reset $end
$var reg 1 * in_take $end
$var integer 32 + i [31:0] $end
$scope module dut $end
$var wire 1 ' in_clock $end
$var wire 1 ( in_put $end
$var wire 1 ) in_reset $end
$var wire 1 * in_take $end
$var wire 1 # out_full $end
$var wire 4 , out_write_pointer [3:0] $end
$var wire 4 - out_read_pointer [3:0] $end
$var wire 1 $ out_empty $end
$var parameter 32 . FIFO_ASIZE $end
$var reg 5 / read_pointer [4:0] $end
$var reg 5 0 write_pointer [4:0] $end
$upscope $end
$scope task step $end
$var reg 1 1 put $end
$var reg 1 2 take $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 .
b100 &
b10000 %
$end
#0
$dumpvars
02
01
bx 0
bx /
bx -
bx ,
bx +
0*
1)
0(
0'
x$
x#
bx "
bx !
$end
#5
0#
b0 !
b0 ,
b0 "
b0 -
1$
b0 0
b0 /
1'
#10
0'
#15
1'
#20
0'
1*
12
0)
#25
1'
#30
0'
0*
02
#35
1'
#40
0'
1(
11
#45
b1 !
b1 ,
0$
b1 0
1'
#50
0'
0(
01
#55
1'
#60
0'
1*
1(
12
11
#65
b10 !
b10 ,
b1 "
b1 -
b10 0
0$
b1 /
1'
#70
0'
0*
0(
02
01
#75
1'
#80
0'
1*
12
#85
b10 "
b10 -
1$
b10 /
1'
#90
0'
0*
02
#95
1'
#100
0'
1*
12
b0 +
#105
1'
#110
0'
b1 +
#115
1'
#120
0'
b10 +
#125
1'
#130
0'
0*
02
b11 +
#135
1'
#140
0'
1*
12
#145
1'
#150
0'
0*
02
#155
1'
#160
0'
1(
11
b0 +
#165
b11 !
b11 ,
0$
b11 0
1'
#170
0'
b1 +
#175
b100 !
b100 ,
b100 0
1'
#180
0'
b10 +
#185
b101 !
b101 ,
b101 0
1'
#190
0'
b11 +
#195
b110 !
b110 ,
b110 0
1'
#200
0'
b100 +
#205
b111 !
b111 ,
b111 0
1'
#210
0'
b101 +
#215
b1000 !
b1000 ,
b1000 0
1'
#220
0'
b110 +
#225
b1001 !
b1001 ,
b1001 0
1'
#230
0'
b111 +
#235
b1010 !
b1010 ,
b1010 0
1'
#240
0'
b1000 +
#245
b1011 !
b1011 ,
b1011 0
1'
#250
0'
b1001 +
#255
b1100 !
b1100 ,
b1100 0
1'
#260
0'
b1010 +
#265
b1101 !
b1101 ,
b1101 0
1'
#270
0'
b1011 +
#275
b1110 !
b1110 ,
b1110 0
1'
#280
0'
b1100 +
#285
b1111 !
b1111 ,
b1111 0
1'
#290
0'
b1101 +
#295
b0 !
b0 ,
b10000 0
1'
#300
0'
b1110 +
#305
b1 !
b1 ,
b10001 0
1'
#310
0'
b1111 +
#315
1#
b10 !
b10 ,
b10010 0
1'
#320
0'
0(
01
b10000 +
#325
1'
#330
0'
1(
11
#335
1'
#340
0'
0(
01
#345
1'
#350
0'
1*
12
#355
0#
b11 "
b11 -
b11 /
1'
#360
0'
0*
02
#365
1'
#370
0'
1*
1(
12
11
b0 +
#375
b11 !
b11 ,
b100 "
b100 -
b10011 0
b100 /
1'
#380
0'
b1 +
#385
b100 !
b100 ,
b101 "
b101 -
b10100 0
b101 /
1'
#390
0'
b10 +
#395
b101 !
b101 ,
b110 "
b110 -
b10101 0
b110 /
1'
#400
0'
b11 +
#405
b110 !
b110 ,
b111 "
b111 -
b10110 0
b111 /
1'
#410
0'
b100 +
#415
b111 !
b111 ,
b1000 "
b1000 -
b10111 0
b1000 /
1'
#420
0'
0*
0(
02
01
b101 +
#425
1'
#430
0'
#435
1'
#440
0'
#445
1'
#450
0'
#455
1'
#460
0'
#465
1'
#470
0'
#475
1'
#480
0'
