Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 27 22:13:35 2019
| Host         : PC-Bureau running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Master_timing_summary_routed.rpt -pb Master_timing_summary_routed.pb -rpx Master_timing_summary_routed.rpx -warn_on_violation
| Design       : Master
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: inst_synch/d_s5MHzInt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.161        0.000                      0                   11        0.202        0.000                      0                   11        3.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.161        0.000                      0                   11        0.202        0.000                      0                   11        3.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.718ns (30.567%)  route 1.631ns (69.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.673     5.342    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     5.761 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.987     6.747    inst_synch/ValueCounter5MHz_reg__0[2]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.299     7.046 r  inst_synch/eqOp/O
                         net (fo=5, routed)           0.644     7.691    inst_synch/eqOp__0
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.498    12.890    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[0]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X23Y46         FDRE (Setup_fdre_C_R)       -0.429    12.851    inst_synch/ValueCounter5MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.718ns (30.567%)  route 1.631ns (69.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.673     5.342    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     5.761 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.987     6.747    inst_synch/ValueCounter5MHz_reg__0[2]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.299     7.046 r  inst_synch/eqOp/O
                         net (fo=5, routed)           0.644     7.691    inst_synch/eqOp__0
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.498    12.890    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X23Y46         FDRE (Setup_fdre_C_R)       -0.429    12.851    inst_synch/ValueCounter5MHz_reg[3]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.718ns (30.567%)  route 1.631ns (69.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.673     5.342    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     5.761 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.987     6.747    inst_synch/ValueCounter5MHz_reg__0[2]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.299     7.046 r  inst_synch/eqOp/O
                         net (fo=5, routed)           0.644     7.691    inst_synch/eqOp__0
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.498    12.890    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[4]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X23Y46         FDRE (Setup_fdre_C_R)       -0.429    12.851    inst_synch/ValueCounter5MHz_reg[4]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.718ns (32.690%)  route 1.478ns (67.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.673     5.342    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     5.761 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.987     6.747    inst_synch/ValueCounter5MHz_reg__0[2]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.299     7.046 r  inst_synch/eqOp/O
                         net (fo=5, routed)           0.492     7.538    inst_synch/eqOp__0
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.499    12.891    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X22Y47         FDRE (Setup_fdre_C_R)       -0.429    12.877    inst_synch/ValueCounter5MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.718ns (32.690%)  route 1.478ns (67.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.673     5.342    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     5.761 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.987     6.747    inst_synch/ValueCounter5MHz_reg__0[2]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.299     7.046 r  inst_synch/eqOp/O
                         net (fo=5, routed)           0.492     7.538    inst_synch/eqOp__0
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.499    12.891    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X22Y47         FDRE (Setup_fdre_C_R)       -0.429    12.877    inst_synch/ValueCounter5MHz_reg[2]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.580ns (30.984%)  route 1.292ns (69.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.673     5.342    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  inst_synch/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           1.292     7.090    inst_synch/ValueCounter5MHz_reg__0[1]
    SLICE_X22Y47         LUT2 (Prop_lut2_I1_O)        0.124     7.214 r  inst_synch/ValueCounter5MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     7.214    inst_synch/plusOp__0[1]
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.499    12.891    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.029    13.335    inst_synch/ValueCounter5MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         13.335    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.608ns (32.001%)  route 1.292ns (67.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.673     5.342    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  inst_synch/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           1.292     7.090    inst_synch/ValueCounter5MHz_reg__0[1]
    SLICE_X22Y47         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  inst_synch/ValueCounter5MHz[2]_i_1/O
                         net (fo=1, routed)           0.000     7.242    inst_synch/plusOp__0[2]
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.499    12.891    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.075    13.381    inst_synch/ValueCounter5MHz_reg[2]
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.746ns (39.936%)  route 1.122ns (60.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.672     5.341    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  inst_synch/ValueCounter5MHz_reg[4]/Q
                         net (fo=3, routed)           1.122     6.882    inst_synch/ValueCounter5MHz_reg__0[4]
    SLICE_X23Y46         LUT5 (Prop_lut5_I4_O)        0.327     7.209 r  inst_synch/ValueCounter5MHz[4]_i_1/O
                         net (fo=1, routed)           0.000     7.209    inst_synch/plusOp__0[4]
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.498    12.890    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[4]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)        0.075    13.380    inst_synch/ValueCounter5MHz_reg[4]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/d_s5MHzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.718ns (42.189%)  route 0.984ns (57.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.673     5.342    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     5.761 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.984     6.745    inst_synch/ValueCounter5MHz_reg__0[2]
    SLICE_X22Y46         LUT6 (Prop_lut6_I1_O)        0.299     7.044 r  inst_synch/d_s5MHzInt_i_1/O
                         net (fo=1, routed)           0.000     7.044    inst_synch/d_s5MHzInt_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  inst_synch/d_s5MHzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.498    12.890    inst_synch/sysclk
    SLICE_X22Y46         FDRE                                         r  inst_synch/d_s5MHzInt_reg/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.029    13.309    inst_synch/d_s5MHzInt_reg
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.580ns (34.258%)  route 1.113ns (65.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.672     5.341    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  inst_synch/ValueCounter5MHz_reg[3]/Q
                         net (fo=4, routed)           1.113     6.910    inst_synch/ValueCounter5MHz_reg__0[3]
    SLICE_X23Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.034 r  inst_synch/ValueCounter5MHz[3]_i_1/O
                         net (fo=1, routed)           0.000     7.034    inst_synch/plusOp__0[3]
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.498    12.890    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)        0.029    13.334    inst_synch/ValueCounter5MHz_reg[3]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  6.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/d_s5MHzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.562     1.474    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter5MHz_reg[3]/Q
                         net (fo=4, routed)           0.120     1.735    inst_synch/ValueCounter5MHz_reg__0[3]
    SLICE_X22Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  inst_synch/d_s5MHzInt_i_1/O
                         net (fo=1, routed)           0.000     1.780    inst_synch/d_s5MHzInt_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  inst_synch/d_s5MHzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.830     1.989    inst_synch/sysclk
    SLICE_X22Y46         FDRE                                         r  inst_synch/d_s5MHzInt_reg/C
                         clock pessimism             -0.502     1.487    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.091     1.578    inst_synch/d_s5MHzInt_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.530%)  route 0.171ns (47.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.475    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.171     1.787    inst_synch/ValueCounter5MHz_reg__0[1]
    SLICE_X23Y46         LUT5 (Prop_lut5_I2_O)        0.048     1.835 r  inst_synch/ValueCounter5MHz[4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    inst_synch/plusOp__0[4]
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.830     1.989    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.107     1.597    inst_synch/ValueCounter5MHz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.130%)  route 0.171ns (47.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.475    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.171     1.787    inst_synch/ValueCounter5MHz_reg__0[1]
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.832 r  inst_synch/ValueCounter5MHz[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    inst_synch/plusOp__0[3]
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.830     1.989    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.091     1.581    inst_synch/ValueCounter5MHz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.187ns (43.121%)  route 0.247ns (56.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.562     1.474    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter5MHz_reg[0]/Q
                         net (fo=7, routed)           0.247     1.862    inst_synch/ValueCounter5MHz_reg__0[0]
    SLICE_X22Y47         LUT3 (Prop_lut3_I0_O)        0.046     1.908 r  inst_synch/ValueCounter5MHz[2]_i_1/O
                         net (fo=1, routed)           0.000     1.908    inst_synch/plusOp__0[2]
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.831     1.990    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.107     1.598    inst_synch/ValueCounter5MHz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.990%)  route 0.247ns (57.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.562     1.474    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter5MHz_reg[0]/Q
                         net (fo=7, routed)           0.247     1.862    inst_synch/ValueCounter5MHz_reg__0[0]
    SLICE_X22Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  inst_synch/ValueCounter5MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    inst_synch/plusOp__0[1]
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.831     1.990    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.091     1.582    inst_synch/ValueCounter5MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.283%)  route 0.265ns (58.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.562     1.474    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  inst_synch/ValueCounter5MHz_reg[0]/Q
                         net (fo=7, routed)           0.265     1.880    inst_synch/ValueCounter5MHz_reg__0[0]
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  inst_synch/ValueCounter5MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.925    inst_synch/plusOp__0[0]
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.830     1.989    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.092     1.566    inst_synch/ValueCounter5MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.496%)  route 0.285ns (60.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.562     1.474    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter5MHz_reg[3]/Q
                         net (fo=4, routed)           0.121     1.736    inst_synch/ValueCounter5MHz_reg__0[3]
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.781 r  inst_synch/eqOp/O
                         net (fo=5, routed)           0.164     1.945    inst_synch/eqOp__0
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.831     1.990    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X22Y47         FDRE (Hold_fdre_C_R)        -0.018     1.473    inst_synch/ValueCounter5MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.496%)  route 0.285ns (60.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.562     1.474    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter5MHz_reg[3]/Q
                         net (fo=4, routed)           0.121     1.736    inst_synch/ValueCounter5MHz_reg__0[3]
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.781 r  inst_synch/eqOp/O
                         net (fo=5, routed)           0.164     1.945    inst_synch/eqOp__0
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.831     1.990    inst_synch/sysclk
    SLICE_X22Y47         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X22Y47         FDRE (Hold_fdre_C_R)        -0.018     1.473    inst_synch/ValueCounter5MHz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.286%)  route 0.356ns (65.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.562     1.474    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter5MHz_reg[3]/Q
                         net (fo=4, routed)           0.121     1.736    inst_synch/ValueCounter5MHz_reg__0[3]
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.781 r  inst_synch/eqOp/O
                         net (fo=5, routed)           0.235     2.017    inst_synch/eqOp__0
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.830     1.989    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y46         FDRE (Hold_fdre_C_R)        -0.018     1.456    inst_synch/ValueCounter5MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter5MHz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.286%)  route 0.356ns (65.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.562     1.474    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_synch/ValueCounter5MHz_reg[3]/Q
                         net (fo=4, routed)           0.121     1.736    inst_synch/ValueCounter5MHz_reg__0[3]
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.781 r  inst_synch/eqOp/O
                         net (fo=5, routed)           0.235     2.017    inst_synch/eqOp__0
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.830     1.989    inst_synch/sysclk
    SLICE_X23Y46         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y46         FDRE (Hold_fdre_C_R)        -0.018     1.456    inst_synch/ValueCounter5MHz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.560    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    inst_synch/ValueCounter5MHz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    inst_synch/ValueCounter5MHz_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    inst_synch/d_s5MHzInt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    inst_synch/ValueCounter5MHz_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    inst_synch/ValueCounter5MHz_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    inst_synch/d_s5MHzInt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    inst_synch/ValueCounter5MHz_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    inst_synch/ValueCounter5MHz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    inst_synch/ValueCounter5MHz_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    inst_synch/ValueCounter5MHz_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    inst_synch/ValueCounter5MHz_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    inst_synch/ValueCounter5MHz_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    inst_synch/ValueCounter5MHz_reg[4]/C



