Project Informationf:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/16/2016 04:19:08

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

main      EPM7128SLC84-15  8        28       0      72      32          56 %

User Pins:                 8        28       0  



Project Informationf:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Primitive 'vcc' is stuck at VCC
Warning: Primitive 'gnd' is stuck at GND


Project Informationf:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

main@73                           gnd
main@33                           mbcd_segment0
main@34                           mbcd_segment1
main@35                           mbcd_segment2
main@36                           mbcd_segment3
main@57                           min_hex_joy0
main@56                           min_hex_joy1
main@55                           min_hex_joy2
main@54                           min_hex_joy3
main@63                           min_hex_joy4
main@61                           min_hex_joy5
main@60                           min_hex_joy6
main@58                           min_hex_joy7
main@22                           mled_equal
main@4                            mled_left0
main@5                            mled_left1
main@6                            mled_left2
main@8                            mled_left3
main@9                            mled_left4
main@80                           mled_right0
main@79                           mled_right1
main@77                           mled_right2
main@76                           mled_right3
main@75                           mled_right4
main@24                           mled_score_p10
main@20                           mled_score_p11
main@18                           mled_score_p12
main@17                           mled_score_p13
main@15                           mled_score_p14
main@65                           mled_score_p20
main@67                           mled_score_p21
main@68                           mled_score_p22
main@69                           mled_score_p23
main@64                           mled_score_p24
main@10                           mtoggle_beep
main@74                           vcc


Project Informationf:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt

** FILE HIERARCHY **



|question_inti:q1|
|get_player_score:gps1|
|get_player_score:gps1|remote_chk_ans_ply:rcap|
|set_player_score:sps1|
|set_player_score:sps1|click_count_up:cku_p1|
|set_player_score:sps1|click_count_up:cku_p2|
|set_player_score:sps1|score_bcd_translate:sbcdt1|
|set_player_score:sps1|score_bcd_translate:sbcdt2|
|change_problem_logic:ch1|
|click_count_up:cup|
|question_show:qs1|


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

***** Logic for device 'main' compiled without errors.




Device: EPM7128SLC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

                                                                                   
                                                                                   
                       m                                                           
                       t                                         m  m     m  m  m  
                       o  m  m     m  m  m                       l  l     l  l  l  
                       g  l  l     l  l  l                       e  e     e  e  e  
                    R  g  e  e     e  e  e                    R  d  d     d  d  d  
                    E  l  d  d     d  d  d                    E  _  _     _  _  _  
                    S  e  _  _     _  _  _  V                 S  r  r     r  r  r  
                    E  _  l  l     l  l  l  C                 E  i  i  V  i  i  i  
                    R  b  e  e     e  e  e  C                 R  g  g  C  g  g  g  
                    V  e  f  f  G  f  f  f  I  G  G  G  G  G  V  h  h  C  h  h  h  
                    E  e  t  t  N  t  t  t  N  N  N  N  N  N  E  t  t  I  t  t  t  
                    D  p  4  3  D  2  1  0  T  D  D  D  D  D  D  0  1  O  2  3  4  
                  -----------------------------------------------------------------_ 
                /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
      RESERVED | 12                                                              74 | vcc 
         VCCIO | 13                                                              73 | gnd 
          #TDI | 14                                                              72 | GND 
mled_score_p14 | 15                                                              71 | #TDO 
      RESERVED | 16                                                              70 | RESERVED 
mled_score_p13 | 17                                                              69 | mled_score_p23 
mled_score_p12 | 18                                                              68 | mled_score_p22 
           GND | 19                                                              67 | mled_score_p21 
mled_score_p11 | 20                                                              66 | VCCIO 
      RESERVED | 21                                                              65 | mled_score_p20 
    mled_equal | 22                       EPM7128SLC84-15                        64 | mled_score_p24 
          #TMS | 23                                                              63 | min_hex_joy4 
mled_score_p10 | 24                                                              62 | #TCK 
      RESERVED | 25                                                              61 | min_hex_joy5 
         VCCIO | 26                                                              60 | min_hex_joy6 
      RESERVED | 27                                                              59 | GND 
      RESERVED | 28                                                              58 | min_hex_joy7 
      RESERVED | 29                                                              57 | min_hex_joy0 
      RESERVED | 30                                                              56 | min_hex_joy1 
      RESERVED | 31                                                              55 | min_hex_joy2 
           GND | 32                                                              54 | min_hex_joy3 
               |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
                 ------------------------------------------------------------------ 
                    m  m  m  m  R  V  R  R  R  G  V  R  R  R  G  R  R  R  R  R  V  
                    b  b  b  b  E  C  E  E  E  N  C  E  E  E  N  E  E  E  E  E  C  
                    c  c  c  c  S  C  S  S  S  D  C  S  S  S  D  S  S  S  S  S  C  
                    d  d  d  d  E  I  E  E  E     I  E  E  E     E  E  E  E  E  I  
                    _  _  _  _  R  O  R  R  R     N  R  R  R     R  R  R  R  R  O  
                    s  s  s  s  V     V  V  V     T  V  V  V     V  V  V  V  V     
                    e  e  e  e  E     E  E  E        E  E  E     E  E  E  E  E     
                    g  g  g  g  D     D  D  D        D  D  D     D  D  D  D  D     
                    m  m  m  m                                                     
                    e  e  e  e                                                     
                    n  n  n  n                                                     
                    t  t  t  t                                                     
                    0  1  2  3                                                     
                                                                                   


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     7/16( 43%)   6/ 8( 75%)   0/16(  0%)  18/36( 50%) 
B:    LC17 - LC32     6/16( 37%)   6/ 8( 75%)   2/16( 12%)   9/36( 25%) 
C:    LC33 - LC48     1/16(  6%)   2/ 8( 25%)   0/16(  0%)   4/36( 11%) 
D:    LC49 - LC64    15/16( 93%)   4/ 8( 50%)  16/16(100%)  28/36( 77%) 
E:    LC65 - LC80    15/16( 93%)   0/ 8(  0%)  14/16( 87%)  25/36( 69%) 
F:    LC81 - LC96    12/16( 75%)   8/ 8(100%)  16/16(100%)  23/36( 63%) 
G:   LC97 - LC112     5/16( 31%)   7/ 8( 87%)   0/16(  0%)   4/36( 11%) 
H:  LC113 - LC128    11/16( 68%)   7/ 8( 87%)   3/16( 18%)  12/36( 33%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            40/64     ( 62%)
Total logic cells used:                         72/128    ( 56%)
Total shareable expanders used:                 32/128    ( 25%)
Total Turbo logic cells used:                   72/128    ( 56%)
Total shareable expanders not available (n/a):  19/128    ( 14%)
Average fan-in:                                  5.44
Total fan-in:                                   392

Total input pins required:                       8
Total fast input logic cells required:           0
Total output pins required:                     28
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     72
Total flipflops required:                       12
Total product terms required:                  264
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          32

Synthesized logic cells:                        36/ 128   ( 28%)



Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  57   (88)  (F)      INPUT               0      0   0    0    0    0    6  min_hex_joy0
  56   (86)  (F)      INPUT               0      0   0    0    0    0    6  min_hex_joy1
  55   (85)  (F)      INPUT               0      0   0    0    0    0    6  min_hex_joy2
  54   (83)  (F)      INPUT               0      0   0    0    0    0    6  min_hex_joy3
  63   (97)  (G)      INPUT               0      0   0    0    0    0    6  min_hex_joy4
  61   (94)  (F)      INPUT               0      0   0    0    0    0    6  min_hex_joy5
  60   (93)  (F)      INPUT               0      0   0    0    0    0    6  min_hex_joy6
  58   (91)  (F)      INPUT               0      0   0    0    0    0    6  min_hex_joy7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  73    115    H     OUTPUT      t        0      0   0    0    0    0    0  gnd
  33     64    D         FF      t        1      1   0    0    6    7   22  mbcd_segment0
  34     61    D         FF      t        1      1   0    0    5    7   25  mbcd_segment1
  35     59    D         FF      t        1      1   0    0    6    6   25  mbcd_segment2
  36     57    D         FF      t        7      0   0    0   12    7   25  mbcd_segment3
  22     17    B     OUTPUT      t        1      0   1    0    5    0    0  mled_equal
   4     16    A     OUTPUT      t        0      0   0    0    6    0    0  mled_left0
   5     14    A     OUTPUT      t        0      0   0    0    6    0    0  mled_left1
   6     13    A     OUTPUT      t        0      0   0    0    6    0    0  mled_left2
   8     11    A     OUTPUT      t        0      0   0    0    5    0    0  mled_left3
   9      8    A     OUTPUT      t        0      0   0    0    8    0    0  mled_left4
  80    126    H     OUTPUT      t        0      0   0    0    6    0    0  mled_right0
  79    125    H     OUTPUT      t        0      0   0    0    6    0    0  mled_right1
  77    123    H     OUTPUT      t        0      0   0    0    6    0    0  mled_right2
  76    120    H     OUTPUT      t        0      0   0    0    5    0    0  mled_right3
  75    118    H     OUTPUT      t        1      0   1    0    8    0    0  mled_right4
  24     46    C     OUTPUT      t        0      0   0    0    4    0    0  mled_score_p10
  20     21    B     OUTPUT      t        0      0   0    0    3    0    0  mled_score_p11
  18     24    B     OUTPUT      t        0      0   0    0    4    0    0  mled_score_p12
  17     25    B     OUTPUT      t        0      0   0    0    3    0    0  mled_score_p13
  15     29    B     OUTPUT      t        0      0   0    0    4    0    0  mled_score_p14
  65    101    G     OUTPUT      t        0      0   0    0    4    0    0  mled_score_p20
  67    104    G     OUTPUT      t        0      0   0    0    3    0    0  mled_score_p21
  68    105    G     OUTPUT      t        0      0   0    0    4    0    0  mled_score_p22
  69    107    G     OUTPUT      t        0      0   0    0    3    0    0  mled_score_p23
  64     99    G     OUTPUT      t        0      0   0    0    4    0    0  mled_score_p24
  10      6    A     OUTPUT      t        0      0   0    0    8    0    0  mtoggle_beep
  74    117    H     OUTPUT      t        0      0   0    0    0    0    0  vcc


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     87    F       SOFT    s t        1      0   1    8    1    1    2  |get_player_score:gps1|~17~1
 (55)    85    F       SOFT    s t        1      0   1    8    1    1    2  |get_player_score:gps1|~18~1
   -     62    D       SOFT    s t        0      0   0    8    1    1    2  |get_player_score:gps1|~19~1
   -     58    D       SOFT    s t        8      0   0    8    6    1    0  |get_player_score:gps1|~36~1
   -     82    F      LCELL    s t        8      0   0    8    6    3    6  |get_player_score:gps1|~39~1
   -     74    E       SOFT    s t        8      0   0    8    1    1    1  |get_player_score:gps1|~45~1
 (39)    53    D      LCELL    s t        0      0   0    0    6    3    5  |get_player_score:gps1|~46~1
 (12)     3    A       SOFT    s t        0      0   0    0    4    5    1  |question_inti:q1|~187~1
   -     92    F      LCELL    s t        1      0   1    0    5    0    1  |question_inti:q1|~192~1~2
   -     89    F      LCELL    s t        1      0   1    0    6    4    3  |question_inti:q1|~192~1
   -     68    E      LCELL    s t        1      0   1    0    5    4    2  |question_inti:q1|~193~1
 (46)    69    E      LCELL    s t        0      0   0    0    5    0    1  |question_inti:q1|~194~1~2
 (45)    67    E      LCELL    s t        1      0   1    0    6    5    2  |question_inti:q1|~194~1
   -    116    H       SOFT    s t        0      0   0    0    4    5    1  |question_inti:q1|~297~1
   -     66    E      LCELL    s t        1      0   1    0    5    0    1  |question_inti:q1|~302~1~2
   -     79    E      LCELL    s t        1      0   1    0    6    5    3  |question_inti:q1|~302~1
   -     81    F      LCELL    s t        0      0   0    0    5    0    1  |question_inti:q1|~303~1~2
   -    119    H      LCELL    s t        1      0   1    0    6    3    3  |question_inti:q1|~303~1
   -    121    H      LCELL    s t        0      0   0    0    5    0    1  |question_inti:q1|~304~1~2
   -    124    H      LCELL    s t        1      0   1    0    6    5    2  |question_inti:q1|~304~1
 (14)    32    B       SOFT    s t        1      0   1    0    5    0    1  |question_inti:q1|~334~1
 (49)    73    E      LCELL    s t        0      0   0    0    1    1    1  |question_inti:q1|~335~1
 (40)    51    D      LCELL    s t        0      0   0    0    4    1    4  |question_inti:q1|~555~1
 (41)    49    D      LCELL    s t        0      0   0    0    5    0    1  |question_inti:q1|~556~1~2
 (44)    65    E      LCELL    s t        1      0   1    0    6    0    4  |question_inti:q1|~556~1
   -     84    F      LCELL    s t        0      0   0    0    5    0    1  |question_inti:q1|~557~1~2
 (56)    86    F      LCELL    s t        1      0   1    0    6    0    4  |question_inti:q1|~557~1
 (57)    88    F      LCELL    s t        1      0   1    0    5    0    1  |question_inti:q1|~558~1~2
   -     90    F      LCELL    s t        1      0   1    0    6    0    4  |question_inti:q1|~558~1
   -     76    E       SOFT    s t        0      0   0    0    5    4    0  |question_show:qs1|~81~1
 (58)    91    F       SOFT    s t        1      0   1    0    5    5    0  |question_show:qs1|~82~1
 (60)    93    F       SOFT    s t        0      0   0    0    5    5    0  |question_show:qs1|~157~1
 (50)    75    E       SOFT    s t        1      0   1    0    5    4    0  |question_show:qs1|~158~1
   -     55    D       DFFE      t        0      0   0    0    5    6    6  |set_player_score:sps1|click_count_up:cku_p1|:108
 (37)    56    D       DFFE      t        0      0   0    0    5    6    5  |set_player_score:sps1|click_count_up:cku_p1|:109
   -     63    D       DFFE      t        0      0   0    0    4    6    6  |set_player_score:sps1|click_count_up:cku_p1|:110
   -     52    D       DFFE      t        0      0   0    0    5    4    6  |set_player_score:sps1|click_count_up:cku_p1|:111
   -     78    E       DFFE      t        0      0   0    0    5    6    5  |set_player_score:sps1|click_count_up:cku_p2|:108
   -     70    E       DFFE      t        0      0   0    0    5    6    4  |set_player_score:sps1|click_count_up:cku_p2|:109
   -     71    E       DFFE      t        0      0   0    0    4    6    5  |set_player_score:sps1|click_count_up:cku_p2|:110
 (51)    77    E       DFFE      t        0      0   0    0    5    4    5  |set_player_score:sps1|click_count_up:cku_p2|:111
   -     54    D       SOFT    s t        0      0   0    0    4    1    0  |set_player_score:sps1|~14~1
 (48)    72    E       SOFT    s t        0      0   0    0    4    1    1  |set_player_score:sps1|~36~1
   -     50    D       SOFT    s t        0      0   0    0    5    0    3  |set_player_score:sps1|~59~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                       Logic cells placed in LAB 'A'
        +------------- LC16 mled_left0
        | +----------- LC14 mled_left1
        | | +--------- LC13 mled_left2
        | | | +------- LC11 mled_left3
        | | | | +----- LC8 mled_left4
        | | | | | +--- LC6 mtoggle_beep
        | | | | | | +- LC3 |question_inti:q1|~187~1
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'A':
LC3  -> * * * * * - * | * - - - - - - - | <-- |question_inti:q1|~187~1

Pin
LC64 -> - - - - * - - | * * - * * * - * | <-- mbcd_segment0
LC61 -> - - - - * - * | * * - * * * - * | <-- mbcd_segment1
LC59 -> - - - - * - * | * * - * * * - * | <-- mbcd_segment2
LC57 -> - - - - * - * | * * - * * * - * | <-- mbcd_segment3
LC89 -> * * * * - - - | * - - - - * - - | <-- |question_inti:q1|~192~1
LC68 -> * * * - * - - | * - - - * - - - | <-- |question_inti:q1|~193~1
LC67 -> * * * * * - - | * - - - * - - - | <-- |question_inti:q1|~194~1
LC76 -> * * * * - - - | * - - - - - - - | <-- |question_show:qs1|~81~1
LC91 -> * * * * * - - | * - - - - - - - | <-- |question_show:qs1|~82~1
LC55 -> - - - - - * - | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:108
LC56 -> - - - - - * - | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:109
LC63 -> - - - - - * - | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:110
LC52 -> - - - - - * - | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:111
LC78 -> - - - - - * - | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:108
LC70 -> - - - - - * - | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:109
LC71 -> - - - - - * - | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:110
LC77 -> - - - - - * - | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:111


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                     Logic cells placed in LAB 'B'
        +----------- LC17 mled_equal
        | +--------- LC21 mled_score_p11
        | | +------- LC24 mled_score_p12
        | | | +----- LC25 mled_score_p13
        | | | | +--- LC29 mled_score_p14
        | | | | | +- LC32 |question_inti:q1|~334~1
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'B'
LC      | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'B':

Pin
LC64 -> * - - - - * | * * - * * * - * | <-- mbcd_segment0
LC61 -> * - - - - * | * * - * * * - * | <-- mbcd_segment1
LC59 -> * - - - - * | * * - * * * - * | <-- mbcd_segment2
LC57 -> * - - - - * | * * - * * * - * | <-- mbcd_segment3
LC73 -> * - - - - * | - * - - - - - - | <-- |question_inti:q1|~335~1
LC55 -> - * * * * - | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:108
LC56 -> - * * * * - | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:109
LC63 -> - * * * * - | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:110
LC52 -> - - * - * - | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:111


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

           Logic cells placed in LAB 'C'
        +- LC46 mled_score_p10
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'C'
LC      | | A B C D E F G H |     Logic cells that feed LAB 'C':

Pin
LC55 -> * | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:108
LC56 -> * | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:109
LC63 -> * | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:110
LC52 -> * | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:111


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                       Logic cells placed in LAB 'D'
        +----------------------------- LC62 |get_player_score:gps1|~19~1
        | +--------------------------- LC58 |get_player_score:gps1|~36~1
        | | +------------------------- LC53 |get_player_score:gps1|~46~1
        | | | +----------------------- LC64 mbcd_segment0
        | | | | +--------------------- LC61 mbcd_segment1
        | | | | | +------------------- LC59 mbcd_segment2
        | | | | | | +----------------- LC57 mbcd_segment3
        | | | | | | | +--------------- LC51 |question_inti:q1|~555~1
        | | | | | | | | +------------- LC49 |question_inti:q1|~556~1~2
        | | | | | | | | | +----------- LC55 |set_player_score:sps1|click_count_up:cku_p1|:108
        | | | | | | | | | | +--------- LC56 |set_player_score:sps1|click_count_up:cku_p1|:109
        | | | | | | | | | | | +------- LC63 |set_player_score:sps1|click_count_up:cku_p1|:110
        | | | | | | | | | | | | +----- LC52 |set_player_score:sps1|click_count_up:cku_p1|:111
        | | | | | | | | | | | | | +--- LC54 |set_player_score:sps1|~14~1
        | | | | | | | | | | | | | | +- LC50 |set_player_score:sps1|~59~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC62 -> - * * - - - * - - - - - - - - | - - - * - - - - | <-- |get_player_score:gps1|~19~1
LC58 -> - - - - - - * - - - - - - - - | - - - * - - - - | <-- |get_player_score:gps1|~36~1
LC53 -> - - - * * * - - - - - - - - - | - - - * * - - - | <-- |get_player_score:gps1|~46~1
LC64 -> - - - * * * * - * - - - - - - | * * - * * * - * | <-- mbcd_segment0
LC61 -> - - - * * * * * * - - - - - - | * * - * * * - * | <-- mbcd_segment1
LC59 -> - - - * - * * * * - - - - - - | * * - * * * - * | <-- mbcd_segment2
LC57 -> - - - * * * * * * - - - - - - | * * - * * * - * | <-- mbcd_segment3
LC51 -> - * * - - - * * - - - - - - - | - - - * - * - - | <-- |question_inti:q1|~555~1
LC55 -> - - - - - - - - - * * * * * * | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:108
LC56 -> - - - - - - - - - * * - * * * | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:109
LC63 -> - - - - - - - - - * * * * * * | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:110
LC52 -> - - - - - - - - - * * * * * * | * * * * - - - - | <-- |set_player_score:sps1|click_count_up:cku_p1|:111
LC54 -> - - - - - - * - - - - - - - - | - - - * - - - - | <-- |set_player_score:sps1|~14~1
LC50 -> - * * - - - - - - - - - - - - | - - - * - * - - | <-- |set_player_score:sps1|~59~1

Pin
57   -> * * - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy0
56   -> * * - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy1
55   -> * * - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy2
54   -> * * - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy3
63   -> * * - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy4
61   -> * * - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy5
60   -> * * - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy6
58   -> * * - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy7
LC87 -> - * * - - - * - - - - - - - - | - - - * - - - - | <-- |get_player_score:gps1|~17~1
LC85 -> - * * - - - * - - - - - - - - | - - - * - - - - | <-- |get_player_score:gps1|~18~1
LC82 -> - * - * * * - - - * * * * - - | - - - * - * - - | <-- |get_player_score:gps1|~39~1
LC74 -> - - * - - - * - - - - - - - - | - - - * - - - - | <-- |get_player_score:gps1|~45~1
LC65 -> * - - - - - - - * - - - - - - | - - - * * * - - | <-- |question_inti:q1|~556~1
LC72 -> - - - - - - * - - - - - - - * | - - - * - - - - | <-- |set_player_score:sps1|~36~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                       Logic cells placed in LAB 'E'
        +----------------------------- LC74 |get_player_score:gps1|~45~1
        | +--------------------------- LC68 |question_inti:q1|~193~1
        | | +------------------------- LC69 |question_inti:q1|~194~1~2
        | | | +----------------------- LC67 |question_inti:q1|~194~1
        | | | | +--------------------- LC66 |question_inti:q1|~302~1~2
        | | | | | +------------------- LC79 |question_inti:q1|~302~1
        | | | | | | +----------------- LC73 |question_inti:q1|~335~1
        | | | | | | | +--------------- LC65 |question_inti:q1|~556~1
        | | | | | | | | +------------- LC76 |question_show:qs1|~81~1
        | | | | | | | | | +----------- LC75 |question_show:qs1|~158~1
        | | | | | | | | | | +--------- LC78 |set_player_score:sps1|click_count_up:cku_p2|:108
        | | | | | | | | | | | +------- LC70 |set_player_score:sps1|click_count_up:cku_p2|:109
        | | | | | | | | | | | | +----- LC71 |set_player_score:sps1|click_count_up:cku_p2|:110
        | | | | | | | | | | | | | +--- LC77 |set_player_score:sps1|click_count_up:cku_p2|:111
        | | | | | | | | | | | | | | +- LC72 |set_player_score:sps1|~36~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':
LC68 -> - * - - - - - - * - - - - - - | * - - - * - - - | <-- |question_inti:q1|~193~1
LC69 -> - - - * - - - - - - - - - - - | - - - - * - - - | <-- |question_inti:q1|~194~1~2
LC67 -> - - * * - - - - - - - - - - - | * - - - * - - - | <-- |question_inti:q1|~194~1
LC66 -> - - - - - * - - - - - - - - - | - - - - * - - - | <-- |question_inti:q1|~302~1~2
LC79 -> - - - - * * - - - * - - - - - | - - - - * - - * | <-- |question_inti:q1|~302~1
LC65 -> - - - - - - - * - - - - - - - | - - - * * * - - | <-- |question_inti:q1|~556~1
LC78 -> - - - - - - - - - - * * * * * | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:108
LC70 -> - - - - - - - - - - * * - * * | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:109
LC71 -> - - - - - - - - - - * * * * * | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:110
LC77 -> - - - - - - - - - - * * * * * | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:111

Pin
57   -> * - - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy0
56   -> * - - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy1
55   -> * - - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy2
54   -> * - - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy3
63   -> * - - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy4
61   -> * - - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy5
60   -> * - - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy6
58   -> * - - - - - - - - - - - - - - | - - - * * * - - | <-- min_hex_joy7
LC53 -> * - - - - - - - - - * * * * - | - - - * * - - - | <-- |get_player_score:gps1|~46~1
LC64 -> - * * * * * - * * * - - - - - | * * - * * * - * | <-- mbcd_segment0
LC61 -> - * * * * * - * * * - - - - - | * * - * * * - * | <-- mbcd_segment1
LC59 -> - * * * * * - * * * - - - - - | * * - * * * - * | <-- mbcd_segment2
LC57 -> - * * * * * - * * * - - - - - | * * - * * * - * | <-- mbcd_segment3
LC32 -> - - - - - - * - - - - - - - - | - - - - * - - - | <-- |question_inti:q1|~334~1
LC49 -> - - - - - - - * - - - - - - - | - - - - * - - - | <-- |question_inti:q1|~556~1~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                 Logic cells placed in LAB 'F'
        +----------------------- LC87 |get_player_score:gps1|~17~1
        | +--------------------- LC85 |get_player_score:gps1|~18~1
        | | +------------------- LC82 |get_player_score:gps1|~39~1
        | | | +----------------- LC92 |question_inti:q1|~192~1~2
        | | | | +--------------- LC89 |question_inti:q1|~192~1
        | | | | | +------------- LC81 |question_inti:q1|~303~1~2
        | | | | | | +----------- LC84 |question_inti:q1|~557~1~2
        | | | | | | | +--------- LC86 |question_inti:q1|~557~1
        | | | | | | | | +------- LC88 |question_inti:q1|~558~1~2
        | | | | | | | | | +----- LC90 |question_inti:q1|~558~1
        | | | | | | | | | | +--- LC91 |question_show:qs1|~82~1
        | | | | | | | | | | | +- LC93 |question_show:qs1|~157~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC82 -> - - * - - - - - - - - - | - - - * - * - - | <-- |get_player_score:gps1|~39~1
LC92 -> - - - - * - - - - - - - | - - - - - * - - | <-- |question_inti:q1|~192~1~2
LC89 -> - - - * * - - - - - * - | * - - - - * - - | <-- |question_inti:q1|~192~1
LC84 -> - - - - - - - * - - - - | - - - - - * - - | <-- |question_inti:q1|~557~1~2
LC86 -> - * * - - - * * - - - - | - - - - - * - - | <-- |question_inti:q1|~557~1
LC88 -> - - - - - - - - - * - - | - - - - - * - - | <-- |question_inti:q1|~558~1~2
LC90 -> * - * - - - - - * * - - | - - - - - * - - | <-- |question_inti:q1|~558~1

Pin
57   -> * * * - - - - - - - - - | - - - * * * - - | <-- min_hex_joy0
56   -> * * * - - - - - - - - - | - - - * * * - - | <-- min_hex_joy1
55   -> * * * - - - - - - - - - | - - - * * * - - | <-- min_hex_joy2
54   -> * * * - - - - - - - - - | - - - * * * - - | <-- min_hex_joy3
63   -> * * * - - - - - - - - - | - - - * * * - - | <-- min_hex_joy4
61   -> * * * - - - - - - - - - | - - - * * * - - | <-- min_hex_joy5
60   -> * * * - - - - - - - - - | - - - * * * - - | <-- min_hex_joy6
58   -> * * * - - - - - - - - - | - - - * * * - - | <-- min_hex_joy7
LC64 -> - - - * * * * * * * * * | * * - * * * - * | <-- mbcd_segment0
LC61 -> - - - * * * * * * * * * | * * - * * * - * | <-- mbcd_segment1
LC59 -> - - - * * * * * * * * * | * * - * * * - * | <-- mbcd_segment2
LC57 -> - - - * * * * * * * * * | * * - * * * - * | <-- mbcd_segment3
LC119-> - - - - - * - - - - - * | - - - - - * - * | <-- |question_inti:q1|~303~1
LC51 -> - - * - - - - - - - - - | - - - * - * - - | <-- |question_inti:q1|~555~1
LC65 -> - - * - - - - - - - - - | - - - * * * - - | <-- |question_inti:q1|~556~1
LC50 -> - - * - - - - - - - - - | - - - * - * - - | <-- |set_player_score:sps1|~59~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                   Logic cells placed in LAB 'G'
        +--------- LC101 mled_score_p20
        | +------- LC104 mled_score_p21
        | | +----- LC105 mled_score_p22
        | | | +--- LC107 mled_score_p23
        | | | | +- LC99 mled_score_p24
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'G'
LC      | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':

Pin
LC78 -> * * * * * | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:108
LC70 -> * * * * * | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:109
LC71 -> * * * * * | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:110
LC77 -> * - * - * | * - - - * - * - | <-- |set_player_score:sps1|click_count_up:cku_p2|:111


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                               Logic cells placed in LAB 'H'
        +--------------------- LC115 gnd
        | +------------------- LC126 mled_right0
        | | +----------------- LC125 mled_right1
        | | | +--------------- LC123 mled_right2
        | | | | +------------- LC120 mled_right3
        | | | | | +----------- LC118 mled_right4
        | | | | | | +--------- LC116 |question_inti:q1|~297~1
        | | | | | | | +------- LC119 |question_inti:q1|~303~1
        | | | | | | | | +----- LC121 |question_inti:q1|~304~1~2
        | | | | | | | | | +--- LC124 |question_inti:q1|~304~1
        | | | | | | | | | | +- LC117 vcc
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC116-> - * * * * * * - - - - | - - - - - - - * | <-- |question_inti:q1|~297~1
LC119-> - * * * - - - * - - - | - - - - - * - * | <-- |question_inti:q1|~303~1
LC121-> - - - - - - - - - * - | - - - - - - - * | <-- |question_inti:q1|~304~1~2
LC124-> - * * * * * - - * * - | - - - - - - - * | <-- |question_inti:q1|~304~1

Pin
LC64 -> - - - - - * - * * * - | * * - * * * - * | <-- mbcd_segment0
LC61 -> - - - - - * * * * * - | * * - * * * - * | <-- mbcd_segment1
LC59 -> - - - - - * * * * * - | * * - * * * - * | <-- mbcd_segment2
LC57 -> - - - - - * * * * * - | * * - * * * - * | <-- mbcd_segment3
LC79 -> - * * * * * - - - - - | - - - - * - - * | <-- |question_inti:q1|~302~1
LC81 -> - - - - - - - * - - - | - - - - - - - * | <-- |question_inti:q1|~303~1~2
LC93 -> - * * * * * - - - - - | - - - - - - - * | <-- |question_show:qs1|~157~1
LC75 -> - * * * * - - - - - - | - - - - - - - * | <-- |question_show:qs1|~158~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:f:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt
main

** EQUATIONS **

min_hex_joy0 : INPUT;
min_hex_joy1 : INPUT;
min_hex_joy2 : INPUT;
min_hex_joy3 : INPUT;
min_hex_joy4 : INPUT;
min_hex_joy5 : INPUT;
min_hex_joy6 : INPUT;
min_hex_joy7 : INPUT;

-- Node name is 'gnd' 
-- Equation name is 'gnd', location is LC115, type is output.
 gnd     = LCELL( GND $  GND);

-- Node name is 'mbcd_segment0' = '|click_count_up:cup|:111' 
-- Equation name is 'mbcd_segment0', type is output 
 mbcd_segment0 = DFFE( _EQ001 $  GND,  _EQ002,  VCC,  VCC,  VCC);
  _EQ001 = !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2
         # !mbcd_segment0 & !mbcd_segment3;
  _EQ002 =  _X001;
  _X001  = EXP(!_LC053 & !_LC082);

-- Node name is 'mbcd_segment1' = '|click_count_up:cup|:110' 
-- Equation name is 'mbcd_segment1', type is output 
 mbcd_segment1 = DFFE( _EQ003 $  GND,  _EQ004,  VCC,  VCC,  VCC);
  _EQ003 = !mbcd_segment0 &  mbcd_segment1 & !mbcd_segment3
         #  mbcd_segment0 & !mbcd_segment1 & !mbcd_segment3;
  _EQ004 =  _X001;
  _X001  = EXP(!_LC053 & !_LC082);

-- Node name is 'mbcd_segment2' = '|click_count_up:cup|:109' 
-- Equation name is 'mbcd_segment2', type is output 
 mbcd_segment2 = DFFE( _EQ005 $  GND,  _EQ006,  VCC,  VCC,  VCC);
  _EQ005 =  mbcd_segment0 & !mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         #  mbcd_segment0 &  mbcd_segment1 & !mbcd_segment2 & !mbcd_segment3
         # !mbcd_segment0 &  mbcd_segment2 & !mbcd_segment3;
  _EQ006 =  _X001;
  _X001  = EXP(!_LC053 & !_LC082);

-- Node name is 'mbcd_segment3' = '|click_count_up:cup|:108' 
-- Equation name is 'mbcd_segment3', type is output 
 mbcd_segment3 = DFFE( _EQ007 $  GND,  _EQ008,  VCC,  VCC,  VCC);
  _EQ007 =  mbcd_segment0 &  mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         # !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2 &  mbcd_segment3;
  _EQ008 =  _X002 &  _X003 &  _X004 &  _X005 &  _X006 &  _X007 &  _X008;
  _X002  = EXP(!_LC058 & !_LC062);
  _X003  = EXP( _LC051 & !_LC058);
  _X004  = EXP(!_LC058 & !_LC085);
  _X005  = EXP(!_LC058 & !_LC087);
  _X006  = EXP(!_LC054 & !_LC058);
  _X007  = EXP(!_LC058 & !_LC072);
  _X008  = EXP(!_LC058 & !_LC074);

-- Node name is 'mled_equal' 
-- Equation name is 'mled_equal', location is LC017, type is output.
 mled_equal = LCELL( _EQ009 $  VCC);
  _EQ009 = !mbcd_segment0 &  mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         #  mbcd_segment0 &  mbcd_segment1 & !mbcd_segment2 & !mbcd_segment3
         # !mbcd_segment1 & !mbcd_segment2 &  mbcd_segment3
         # !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2
         # !_LC073 &  mbcd_segment3;

-- Node name is 'mled_left0' 
-- Equation name is 'mled_left0', location is LC016, type is output.
 mled_left0 = LCELL( _EQ010 $  GND);
  _EQ010 = !_LC003 &  _LC067 &  _LC076 &  _LC091
         # !_LC003 & !_LC067 & !_LC068 &  _LC089
         # !_LC003 &  _LC067 & !_LC068 & !_LC089
         # !_LC003 &  _LC068 & !_LC089;

-- Node name is 'mled_left1' 
-- Equation name is 'mled_left1', location is LC014, type is output.
 mled_left1 = LCELL( _EQ011 $  VCC);
  _EQ011 = !_LC003 & !_LC067 & !_LC068 & !_LC089
         # !_LC003 & !_LC068 & !_LC076 & !_LC089
         # !_LC003 & !_LC068 & !_LC089 & !_LC091;

-- Node name is 'mled_left2' 
-- Equation name is 'mled_left2', location is LC013, type is output.
 mled_left2 = LCELL( _EQ012 $  GND);
  _EQ012 = !_LC003 &  _LC067 &  _LC076 &  _LC091
         # !_LC003 &  _LC067 &  _LC068 & !_LC089
         # !_LC003 & !_LC067 & !_LC068 &  _LC089;

-- Node name is 'mled_left3' 
-- Equation name is 'mled_left3', location is LC011, type is output.
 mled_left3 = LCELL( _EQ013 $  _LC003);
  _EQ013 = !_LC003 &  _LC067 &  _LC076 &  _LC091
         # !_LC003 &  _LC089;

-- Node name is 'mled_left4' 
-- Equation name is 'mled_left4', location is LC008, type is output.
 mled_left4 = LCELL( _EQ014 $  GND);
  _EQ014 = !_LC003 &  _LC067 &  _LC091 & !mbcd_segment0 &  mbcd_segment1 & 
             !mbcd_segment3
         # !_LC003 &  _LC067 &  _LC091 & !mbcd_segment1 & !mbcd_segment2 & 
              mbcd_segment3
         # !_LC003 &  _LC067 &  _LC091 &  mbcd_segment2 & !mbcd_segment3
         # !_LC003 &  _LC067 & !_LC068 &  _LC091 &  mbcd_segment3;

-- Node name is 'mled_right0' 
-- Equation name is 'mled_right0', location is LC126, type is output.
 mled_right0 = LCELL( _EQ015 $  GND);
  _EQ015 =  _LC075 &  _LC093 & !_LC116 &  _LC124
         #  _LC079 & !_LC116 & !_LC119 & !_LC124
         # !_LC079 & !_LC116 & !_LC119 &  _LC124
         # !_LC079 & !_LC116 &  _LC119;

-- Node name is 'mled_right1' 
-- Equation name is 'mled_right1', location is LC125, type is output.
 mled_right1 = LCELL( _EQ016 $  VCC);
  _EQ016 = !_LC079 & !_LC116 & !_LC119 & !_LC124
         # !_LC079 & !_LC093 & !_LC116 & !_LC119
         # !_LC075 & !_LC079 & !_LC116 & !_LC119;

-- Node name is 'mled_right2' 
-- Equation name is 'mled_right2', location is LC123, type is output.
 mled_right2 = LCELL( _EQ017 $  GND);
  _EQ017 =  _LC075 &  _LC093 & !_LC116 &  _LC124
         # !_LC079 & !_LC116 &  _LC119 &  _LC124
         #  _LC079 & !_LC116 & !_LC119 & !_LC124;

-- Node name is 'mled_right3' 
-- Equation name is 'mled_right3', location is LC120, type is output.
 mled_right3 = LCELL( _EQ018 $  _LC116);
  _EQ018 =  _LC075 &  _LC093 & !_LC116 &  _LC124
         #  _LC079 & !_LC116;

-- Node name is 'mled_right4' 
-- Equation name is 'mled_right4', location is LC118, type is output.
 mled_right4 = LCELL( _EQ019 $  GND);
  _EQ019 =  _LC093 & !_LC116 &  _LC124 &  mbcd_segment0 & !mbcd_segment1 & 
             !mbcd_segment2 &  mbcd_segment3
         #  _LC093 & !_LC116 &  _LC124 &  mbcd_segment0 &  mbcd_segment1 & 
             !mbcd_segment2 & !mbcd_segment3
         #  _LC093 & !_LC116 &  _LC124 &  mbcd_segment0 & !mbcd_segment1 & 
              mbcd_segment2 & !mbcd_segment3
         #  _LC079 &  _LC093 & !_LC116 &  _LC124 &  mbcd_segment1 & 
              mbcd_segment3
         #  _LC079 &  _LC093 & !_LC116 &  _LC124 &  mbcd_segment2 & 
              mbcd_segment3;

-- Node name is 'mled_score_p10' 
-- Equation name is 'mled_score_p10', location is LC046, type is output.
 mled_score_p10 = LCELL( _EQ020 $ !_LC055);
  _EQ020 = !_LC052 & !_LC055 & !_LC056 & !_LC063
         # !_LC055 &  _LC056 &  _LC063;

-- Node name is 'mled_score_p11' 
-- Equation name is 'mled_score_p11', location is LC021, type is output.
 mled_score_p11 = LCELL( _EQ021 $  GND);
  _EQ021 = !_LC055 &  _LC056 & !_LC063
         # !_LC055 & !_LC056 &  _LC063;

-- Node name is 'mled_score_p12' 
-- Equation name is 'mled_score_p12', location is LC024, type is output.
 mled_score_p12 = LCELL( _EQ022 $  GND);
  _EQ022 =  _LC052 & !_LC055 & !_LC056 &  _LC063
         # !_LC055 &  _LC056 & !_LC063;

-- Node name is 'mled_score_p13' 
-- Equation name is 'mled_score_p13', location is LC025, type is output.
 mled_score_p13 = LCELL( _EQ023 $  GND);
  _EQ023 = !_LC055 &  _LC056 & !_LC063;

-- Node name is 'mled_score_p14' 
-- Equation name is 'mled_score_p14', location is LC029, type is output.
 mled_score_p14 = LCELL( _EQ024 $  GND);
  _EQ024 =  _LC052 & !_LC055 &  _LC056 & !_LC063;

-- Node name is 'mled_score_p20' 
-- Equation name is 'mled_score_p20', location is LC101, type is output.
 mled_score_p20 = LCELL( _EQ025 $ !_LC078);
  _EQ025 = !_LC070 & !_LC071 & !_LC077 & !_LC078
         #  _LC070 &  _LC071 & !_LC078;

-- Node name is 'mled_score_p21' 
-- Equation name is 'mled_score_p21', location is LC104, type is output.
 mled_score_p21 = LCELL( _EQ026 $  GND);
  _EQ026 =  _LC070 & !_LC071 & !_LC078
         # !_LC070 &  _LC071 & !_LC078;

-- Node name is 'mled_score_p22' 
-- Equation name is 'mled_score_p22', location is LC105, type is output.
 mled_score_p22 = LCELL( _EQ027 $  GND);
  _EQ027 = !_LC070 &  _LC071 &  _LC077 & !_LC078
         #  _LC070 & !_LC071 & !_LC078;

-- Node name is 'mled_score_p23' 
-- Equation name is 'mled_score_p23', location is LC107, type is output.
 mled_score_p23 = LCELL( _EQ028 $  GND);
  _EQ028 =  _LC070 & !_LC071 & !_LC078;

-- Node name is 'mled_score_p24' 
-- Equation name is 'mled_score_p24', location is LC099, type is output.
 mled_score_p24 = LCELL( _EQ029 $  GND);
  _EQ029 =  _LC070 & !_LC071 &  _LC077 & !_LC078;

-- Node name is 'mtoggle_beep' 
-- Equation name is 'mtoggle_beep', location is LC006, type is output.
 mtoggle_beep = LCELL( _EQ030 $  GND);
  _EQ030 =  _LC070 &  _LC077 & !_LC078
         #  _LC070 &  _LC071 & !_LC078
         #  _LC052 & !_LC055 &  _LC056
         # !_LC055 &  _LC056 &  _LC063;

-- Node name is 'vcc' 
-- Equation name is 'vcc', location is LC117, type is output.
 vcc     = LCELL( GND $  VCC);

-- Node name is '|get_player_score:gps1|~17~1' 
-- Equation name is '_LC087', type is buried 
-- synthesized logic cell 
_LC087   = LCELL( _EQ031 $ !_LC090);
  _EQ031 =  min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 & !min_hex_joy7
         #  min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 & !min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7
         #  min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 & !min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7
         #  min_hex_joy0 & !min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7;

-- Node name is '|get_player_score:gps1|~18~1' 
-- Equation name is '_LC085', type is buried 
-- synthesized logic cell 
_LC085   = LCELL( _EQ032 $ !_LC086);
  _EQ032 =  min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 & !min_hex_joy6 &  min_hex_joy7
         #  min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 & !min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7
         #  min_hex_joy0 &  min_hex_joy1 & !min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7
         #  min_hex_joy0 & !min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7;

-- Node name is '|get_player_score:gps1|~19~1' 
-- Equation name is '_LC062', type is buried 
-- synthesized logic cell 
_LC062   = LCELL( _EQ033 $ !_LC065);
  _EQ033 = !min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7
         #  min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
             !min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7;

-- Node name is '|get_player_score:gps1|~36~1' 
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( _EQ034 $  VCC);
  _EQ034 =  _X009 &  _X010 &  _X011 &  _X012 &  _X013 &  _X014 &  _X015 & 
              _X016;
  _X009  = EXP(!_LC050 & !_LC051 &  _LC062 &  _LC082 &  _LC085 &  _LC087 & 
              min_hex_joy0 &  min_hex_joy1 & !min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X010  = EXP(!_LC050 & !_LC051 &  _LC062 &  _LC082 &  _LC085 &  _LC087 & 
              min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 & !min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X011  = EXP(!_LC050 & !_LC051 &  _LC062 &  _LC082 &  _LC085 &  _LC087 & 
              min_hex_joy0 & !min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X012  = EXP(!_LC050 & !_LC051 &  _LC062 &  _LC082 &  _LC085 &  _LC087 & 
             !min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X013  = EXP(!_LC050 & !_LC051 &  _LC062 &  _LC085 &  _LC087 &  min_hex_joy0 & 
              min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 &  min_hex_joy4 & 
              min_hex_joy5 &  min_hex_joy6 & !min_hex_joy7);
  _X014  = EXP(!_LC050 & !_LC051 &  _LC062 &  _LC085 &  _LC087 &  min_hex_joy0 & 
              min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 &  min_hex_joy4 & 
              min_hex_joy5 & !min_hex_joy6 &  min_hex_joy7);
  _X015  = EXP(!_LC050 & !_LC051 &  _LC062 &  _LC085 &  _LC087 &  min_hex_joy0 & 
              min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 &  min_hex_joy4 & 
             !min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X016  = EXP(!_LC050 & !_LC051 &  _LC062 &  _LC085 &  _LC087 &  min_hex_joy0 & 
              min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & !min_hex_joy4 & 
              min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);

-- Node name is '|get_player_score:gps1|~39~1' 
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ035 $  VCC);
  _EQ035 =  _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 & 
              _X024;
  _X017  = EXP(!_LC050 & !_LC051 & !_LC065 &  _LC082 & !_LC086 &  _LC090 & 
              min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 & !min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X018  = EXP(!_LC050 & !_LC051 & !_LC065 &  _LC082 &  _LC086 &  _LC090 & 
              min_hex_joy0 & !min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X019  = EXP(!_LC050 & !_LC051 & !_LC065 &  _LC082 &  _LC086 & !_LC090 & 
              min_hex_joy0 &  min_hex_joy1 & !min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X020  = EXP(!_LC050 & !_LC051 &  _LC065 &  _LC082 & !_LC086 & !_LC090 & 
             !min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X021  = EXP(!_LC050 & !_LC051 & !_LC065 &  _LC086 &  _LC090 &  min_hex_joy0 & 
              min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 &  min_hex_joy4 & 
             !min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X022  = EXP(!_LC050 & !_LC051 & !_LC065 & !_LC086 &  _LC090 &  min_hex_joy0 & 
              min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 &  min_hex_joy4 & 
              min_hex_joy5 &  min_hex_joy6 & !min_hex_joy7);
  _X023  = EXP(!_LC050 & !_LC051 & !_LC065 &  _LC086 & !_LC090 &  min_hex_joy0 & 
              min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 &  min_hex_joy4 & 
              min_hex_joy5 & !min_hex_joy6 &  min_hex_joy7);
  _X024  = EXP(!_LC050 & !_LC051 &  _LC065 & !_LC086 & !_LC090 &  min_hex_joy0 & 
              min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & !min_hex_joy4 & 
              min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);

-- Node name is '|get_player_score:gps1|~45~1' 
-- Equation name is '_LC074', type is buried 
-- synthesized logic cell 
_LC074   = LCELL( _EQ036 $  VCC);
  _EQ036 =  _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X030 &  _X031 & 
              _X032;
  _X025  = EXP( min_hex_joy0 & !min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X026  = EXP( min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 & !min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X027  = EXP( min_hex_joy0 &  min_hex_joy1 & !min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X028  = EXP(!min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 &  min_hex_joy3 & 
              min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 &  min_hex_joy7);
  _X029  = EXP( _LC053 &  min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 & 
              min_hex_joy3 &  min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 & 
             !min_hex_joy7);
  _X030  = EXP( _LC053 &  min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 & 
              min_hex_joy3 &  min_hex_joy4 &  min_hex_joy5 & !min_hex_joy6 & 
              min_hex_joy7);
  _X031  = EXP( _LC053 &  min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 & 
              min_hex_joy3 &  min_hex_joy4 & !min_hex_joy5 &  min_hex_joy6 & 
              min_hex_joy7);
  _X032  = EXP( _LC053 &  min_hex_joy0 &  min_hex_joy1 &  min_hex_joy2 & 
              min_hex_joy3 & !min_hex_joy4 &  min_hex_joy5 &  min_hex_joy6 & 
              min_hex_joy7);

-- Node name is '|get_player_score:gps1|~46~1' 
-- Equation name is '_LC053', type is buried 
-- synthesized logic cell 
_LC053   = LCELL( _EQ037 $  GND);
  _EQ037 = !_LC050 & !_LC051 &  _LC062 &  _LC074 &  _LC085 &  _LC087;

-- Node name is '|question_inti:q1|~187~1' 
-- Equation name is '_LC003', type is buried 
-- synthesized logic cell 
_LC003   = LCELL( _EQ038 $  GND);
  _EQ038 =  _LC003 &  mbcd_segment1 &  mbcd_segment3
         #  _LC003 &  mbcd_segment2 &  mbcd_segment3;

-- Node name is '|question_inti:q1|~192~1~2' 
-- Equation name is '_LC092', type is buried 
-- synthesized logic cell 
_LC092   = LCELL( _EQ039 $  GND);
  _EQ039 = !_LC089 & !mbcd_segment0 & !mbcd_segment2 &  mbcd_segment3
         # !_LC089 &  mbcd_segment1 & !mbcd_segment2
         # !_LC089 &  mbcd_segment0 & !mbcd_segment1 &  mbcd_segment2
         # !_LC089 & !mbcd_segment0 & !mbcd_segment1 &  mbcd_segment3
         # !mbcd_segment2 & !mbcd_segment3;

-- Node name is '|question_inti:q1|~192~1' 
-- Equation name is '_LC089', type is buried 
-- synthesized logic cell 
_LC089   = LCELL( _EQ040 $  VCC);
  _EQ040 = !_LC089 &  mbcd_segment1 &  mbcd_segment3
         # !_LC089 &  mbcd_segment2 &  mbcd_segment3
         #  mbcd_segment0 & !mbcd_segment1 & !mbcd_segment3
         # !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2
         #  _LC092;

-- Node name is '|question_inti:q1|~193~1' 
-- Equation name is '_LC068', type is buried 
-- synthesized logic cell 
_LC068   = LCELL( _EQ041 $  mbcd_segment3);
  _EQ041 =  mbcd_segment0 & !mbcd_segment2 & !mbcd_segment3
         # !_LC068 &  mbcd_segment3
         # !mbcd_segment1 & !mbcd_segment2
         # !_LC068 &  mbcd_segment0 & !mbcd_segment2;

-- Node name is '|question_inti:q1|~194~1~2' 
-- Equation name is '_LC069', type is buried 
-- synthesized logic cell 
_LC069   = LCELL( _EQ042 $  GND);
  _EQ042 = !_LC067 &  mbcd_segment0 &  mbcd_segment1
         #  mbcd_segment0 & !mbcd_segment2 & !mbcd_segment3
         # !_LC067 &  mbcd_segment0 & !mbcd_segment2 &  mbcd_segment3
         # !_LC067 &  mbcd_segment0 & !mbcd_segment1 &  mbcd_segment3;

-- Node name is '|question_inti:q1|~194~1' 
-- Equation name is '_LC067', type is buried 
-- synthesized logic cell 
_LC067   = LCELL( _EQ043 $  VCC);
  _EQ043 =  mbcd_segment0 &  mbcd_segment1 & !mbcd_segment3
         # !_LC067 &  mbcd_segment1 &  mbcd_segment3
         # !_LC067 &  mbcd_segment2 &  mbcd_segment3
         #  mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2
         #  _LC069;

-- Node name is '|question_inti:q1|~297~1' 
-- Equation name is '_LC116', type is buried 
-- synthesized logic cell 
_LC116   = LCELL( _EQ044 $  GND);
  _EQ044 =  _LC116 &  mbcd_segment1 &  mbcd_segment3
         #  _LC116 &  mbcd_segment2 &  mbcd_segment3;

-- Node name is '|question_inti:q1|~302~1~2' 
-- Equation name is '_LC066', type is buried 
-- synthesized logic cell 
_LC066   = LCELL( _EQ045 $  GND);
  _EQ045 =  _LC079 &  mbcd_segment0 & !mbcd_segment1 &  mbcd_segment3
         #  _LC079 &  mbcd_segment0 & !mbcd_segment2 &  mbcd_segment3
         #  _LC079 &  mbcd_segment0 & !mbcd_segment1 &  mbcd_segment2
         #  _LC079 &  mbcd_segment0 &  mbcd_segment1 & !mbcd_segment2
         #  _LC079 &  mbcd_segment1 &  mbcd_segment3;

-- Node name is '|question_inti:q1|~302~1' 
-- Equation name is '_LC079', type is buried 
-- synthesized logic cell 
_LC079   = LCELL( _EQ046 $  GND);
  _EQ046 =  mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2 &  mbcd_segment3
         #  mbcd_segment0 & !mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         #  mbcd_segment0 &  mbcd_segment1 & !mbcd_segment2 & !mbcd_segment3
         #  _LC079 &  mbcd_segment2 &  mbcd_segment3
         #  _LC066;

-- Node name is '|question_inti:q1|~303~1~2' 
-- Equation name is '_LC081', type is buried 
-- synthesized logic cell 
_LC081   = LCELL( _EQ047 $  GND);
  _EQ047 =  _LC119 &  mbcd_segment0 &  mbcd_segment1 &  mbcd_segment2
         #  _LC119 & !mbcd_segment0 & !mbcd_segment1 &  mbcd_segment3
         #  _LC119 & !mbcd_segment0 & !mbcd_segment2 &  mbcd_segment3;

-- Node name is '|question_inti:q1|~303~1' 
-- Equation name is '_LC119', type is buried 
-- synthesized logic cell 
_LC119   = LCELL( _EQ048 $  GND);
  _EQ048 =  mbcd_segment0 &  mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         #  _LC119 &  mbcd_segment2 &  mbcd_segment3
         #  _LC119 &  mbcd_segment1 &  mbcd_segment3
         # !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2
         #  _LC081;

-- Node name is '|question_inti:q1|~304~1~2' 
-- Equation name is '_LC121', type is buried 
-- synthesized logic cell 
_LC121   = LCELL( _EQ049 $  GND);
  _EQ049 = !_LC124 &  mbcd_segment0 & !mbcd_segment1 &  mbcd_segment2
         # !_LC124 & !mbcd_segment0 & !mbcd_segment2 &  mbcd_segment3
         # !_LC124 & !mbcd_segment0 & !mbcd_segment1 &  mbcd_segment3;

-- Node name is '|question_inti:q1|~304~1' 
-- Equation name is '_LC124', type is buried 
-- synthesized logic cell 
_LC124   = LCELL( _EQ050 $  VCC);
  _EQ050 =  mbcd_segment0 & !mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         # !_LC124 &  mbcd_segment1 &  mbcd_segment3
         # !_LC124 &  mbcd_segment2 &  mbcd_segment3
         # !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2
         #  _LC121;

-- Node name is '|question_inti:q1|~334~1' 
-- Equation name is '_LC032', type is buried 
-- synthesized logic cell 
_LC032   = LCELL( _EQ051 $  VCC);
  _EQ051 = !mbcd_segment0 &  mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         #  mbcd_segment0 &  mbcd_segment1 & !mbcd_segment2 & !mbcd_segment3
         # !mbcd_segment1 & !mbcd_segment2 &  mbcd_segment3
         # !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2
         # !_LC073 &  mbcd_segment3;

-- Node name is '|question_inti:q1|~335~1' 
-- Equation name is '_LC073', type is buried 
-- synthesized logic cell 
_LC073   = LCELL( _LC032 $  GND);

-- Node name is '|question_inti:q1|~555~1' 
-- Equation name is '_LC051', type is buried 
-- synthesized logic cell 
_LC051   = LCELL( _EQ052 $  GND);
  _EQ052 =  _LC051 &  mbcd_segment2 &  mbcd_segment3
         #  _LC051 &  mbcd_segment1 &  mbcd_segment3;

-- Node name is '|question_inti:q1|~556~1~2' 
-- Equation name is '_LC049', type is buried 
-- synthesized logic cell 
_LC049   = LCELL( _EQ053 $  GND);
  _EQ053 =  _LC065 &  mbcd_segment0 &  mbcd_segment1 & !mbcd_segment2
         #  _LC065 & !mbcd_segment0 & !mbcd_segment1 &  mbcd_segment3
         #  _LC065 & !mbcd_segment0 & !mbcd_segment2 &  mbcd_segment3;

-- Node name is '|question_inti:q1|~556~1' 
-- Equation name is '_LC065', type is buried 
-- synthesized logic cell 
_LC065   = LCELL( _EQ054 $  GND);
  _EQ054 =  mbcd_segment0 &  mbcd_segment1 & !mbcd_segment2 & !mbcd_segment3
         # !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2 &  mbcd_segment3
         #  _LC065 &  mbcd_segment2 &  mbcd_segment3
         #  _LC065 &  mbcd_segment1 &  mbcd_segment3
         #  _LC049;

-- Node name is '|question_inti:q1|~557~1~2' 
-- Equation name is '_LC084', type is buried 
-- synthesized logic cell 
_LC084   = LCELL( _EQ055 $  GND);
  _EQ055 = !_LC086 & !mbcd_segment0 &  mbcd_segment2
         # !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment3;

-- Node name is '|question_inti:q1|~557~1' 
-- Equation name is '_LC086', type is buried 
-- synthesized logic cell 
_LC086   = LCELL( _EQ056 $  mbcd_segment3);
  _EQ056 = !mbcd_segment0 &  mbcd_segment2 & !mbcd_segment3
         # !_LC086 &  mbcd_segment3
         # !mbcd_segment1 & !mbcd_segment2
         #  _LC084;

-- Node name is '|question_inti:q1|~558~1~2' 
-- Equation name is '_LC088', type is buried 
-- synthesized logic cell 
_LC088   = LCELL( _EQ057 $  GND);
  _EQ057 = !_LC090 & !mbcd_segment0 & !mbcd_segment2 &  mbcd_segment3
         # !_LC090 & !mbcd_segment0 & !mbcd_segment1 &  mbcd_segment3
         # !_LC090 & !mbcd_segment0 & !mbcd_segment1 &  mbcd_segment2
         # !_LC090 &  mbcd_segment0 &  mbcd_segment1 & !mbcd_segment2
         #  mbcd_segment0 & !mbcd_segment2 & !mbcd_segment3;

-- Node name is '|question_inti:q1|~558~1' 
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ058 $  VCC);
  _EQ058 = !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2 &  mbcd_segment3
         # !mbcd_segment0 & !mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         # !_LC090 &  mbcd_segment1 &  mbcd_segment3
         # !_LC090 &  mbcd_segment2 &  mbcd_segment3
         #  _LC088;

-- Node name is '|question_show:qs1|~81~1' 
-- Equation name is '_LC076', type is buried 
-- synthesized logic cell 
_LC076   = LCELL( _EQ059 $  GND);
  _EQ059 = !mbcd_segment0 &  mbcd_segment1 & !mbcd_segment3
         # !mbcd_segment1 & !mbcd_segment2 &  mbcd_segment3
         #  mbcd_segment2 & !mbcd_segment3
         # !_LC068 &  mbcd_segment3;

-- Node name is '|question_show:qs1|~82~1' 
-- Equation name is '_LC091', type is buried 
-- synthesized logic cell 
_LC091   = LCELL( _EQ060 $  GND);
  _EQ060 =  mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2 &  mbcd_segment3
         #  _LC089 &  mbcd_segment2 &  mbcd_segment3
         #  _LC089 &  mbcd_segment1 &  mbcd_segment3
         #  mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         # !mbcd_segment0 &  mbcd_segment2 & !mbcd_segment3;

-- Node name is '|question_show:qs1|~157~1' 
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ061 $  VCC);
  _EQ061 =  mbcd_segment0 &  mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         #  _LC119 &  mbcd_segment2 &  mbcd_segment3
         #  _LC119 &  mbcd_segment1 &  mbcd_segment3
         # !mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2;

-- Node name is '|question_show:qs1|~158~1' 
-- Equation name is '_LC075', type is buried 
-- synthesized logic cell 
_LC075   = LCELL( _EQ062 $  GND);
  _EQ062 =  mbcd_segment0 & !mbcd_segment1 & !mbcd_segment2 &  mbcd_segment3
         #  mbcd_segment0 &  mbcd_segment1 & !mbcd_segment2 & !mbcd_segment3
         #  mbcd_segment0 & !mbcd_segment1 &  mbcd_segment2 & !mbcd_segment3
         #  _LC079 &  mbcd_segment1 &  mbcd_segment3
         #  _LC079 &  mbcd_segment2 &  mbcd_segment3;

-- Node name is '|set_player_score:sps1|click_count_up:cku_p1|:108' 
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( _EQ063 $  GND,  _LC082,  VCC,  VCC,  VCC);
  _EQ063 =  _LC052 & !_LC055 &  _LC056 &  _LC063
         # !_LC052 &  _LC055 & !_LC056 & !_LC063;

-- Node name is '|set_player_score:sps1|click_count_up:cku_p1|:109' 
-- Equation name is '_LC056', type is buried 
_LC056   = DFFE( _EQ064 $  GND,  _LC082,  VCC,  VCC,  VCC);
  _EQ064 =  _LC052 & !_LC055 &  _LC056 & !_LC063
         #  _LC052 & !_LC055 & !_LC056 &  _LC063
         # !_LC052 & !_LC055 &  _LC056;

-- Node name is '|set_player_score:sps1|click_count_up:cku_p1|:110' 
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( _EQ065 $  GND,  _LC082,  VCC,  VCC,  VCC);
  _EQ065 = !_LC052 & !_LC055 &  _LC063
         #  _LC052 & !_LC055 & !_LC063;

-- Node name is '|set_player_score:sps1|click_count_up:cku_p1|:111' 
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( _EQ066 $  GND,  _LC082,  VCC,  VCC,  VCC);
  _EQ066 = !_LC052 & !_LC056 & !_LC063
         # !_LC052 & !_LC055;

-- Node name is '|set_player_score:sps1|click_count_up:cku_p2|:108' 
-- Equation name is '_LC078', type is buried 
_LC078   = DFFE( _EQ067 $  GND,  _LC053,  VCC,  VCC,  VCC);
  _EQ067 =  _LC070 &  _LC071 &  _LC077 & !_LC078
         # !_LC070 & !_LC071 & !_LC077 &  _LC078;

-- Node name is '|set_player_score:sps1|click_count_up:cku_p2|:109' 
-- Equation name is '_LC070', type is buried 
_LC070   = DFFE( _EQ068 $  GND,  _LC053,  VCC,  VCC,  VCC);
  _EQ068 =  _LC070 & !_LC071 &  _LC077 & !_LC078
         # !_LC070 &  _LC071 &  _LC077 & !_LC078
         #  _LC070 & !_LC077 & !_LC078;

-- Node name is '|set_player_score:sps1|click_count_up:cku_p2|:110' 
-- Equation name is '_LC071', type is buried 
_LC071   = DFFE( _EQ069 $  GND,  _LC053,  VCC,  VCC,  VCC);
  _EQ069 =  _LC071 & !_LC077 & !_LC078
         # !_LC071 &  _LC077 & !_LC078;

-- Node name is '|set_player_score:sps1|click_count_up:cku_p2|:111' 
-- Equation name is '_LC077', type is buried 
_LC077   = DFFE( _EQ070 $  GND,  _LC053,  VCC,  VCC,  VCC);
  _EQ070 = !_LC070 & !_LC071 & !_LC077
         # !_LC077 & !_LC078;

-- Node name is '|set_player_score:sps1|~14~1' 
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ071 $  VCC);
  _EQ071 = !_LC055 &  _LC056 &  _LC063
         #  _LC052 & !_LC055 &  _LC056;

-- Node name is '|set_player_score:sps1|~36~1' 
-- Equation name is '_LC072', type is buried 
-- synthesized logic cell 
_LC072   = LCELL( _EQ072 $  VCC);
  _EQ072 =  _LC070 &  _LC071 & !_LC078
         #  _LC070 &  _LC077 & !_LC078;

-- Node name is '|set_player_score:sps1|~59~1' 
-- Equation name is '_LC050', type is buried 
-- synthesized logic cell 
_LC050   = LCELL( _EQ073 $ !_LC072);
  _EQ073 =  _LC052 & !_LC055 &  _LC056 &  _LC072
         # !_LC055 &  _LC056 &  _LC063 &  _LC072;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationf:\#logicproj\verilog\cpe212_project\finish\05_main_v0\main.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = off
      Automatic Global Clear              = off
      Automatic Global Preset             = off
      Automatic Global Output Enable      = off
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = off
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 10

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 28,559K
