
raydio103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000962c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  08009740  08009740  00019740  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c8c  08009c8c  000203a4  2**0
                  CONTENTS
  4 .ARM          00000000  08009c8c  08009c8c  000203a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009c8c  08009c8c  000203a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c8c  08009c8c  00019c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c90  08009c90  00019c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003a4  20000000  08009c94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002538  200003a8  0800a038  000203a8  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  200028e0  0800a038  000228e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000203a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000237a9  00000000  00000000  000203cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055f6  00000000  00000000  00043b76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ac8  00000000  00000000  00049170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c48  00000000  00000000  0004ac38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c8b3  00000000  00000000  0004c880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029951  00000000  00000000  00069133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009aae9  00000000  00000000  00092a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c0  00000000  00000000  0012d56d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bf4  00000000  00000000  0012d630  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000184f8  00000000  00000000  00133224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200003a8 	.word	0x200003a8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009724 	.word	0x08009724

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200003ac 	.word	0x200003ac
 800014c:	08009724 	.word	0x08009724

08000150 <arm_bitreversal_32>:
 8000150:	1c4b      	adds	r3, r1, #1
 8000152:	2b01      	cmp	r3, #1
 8000154:	bf98      	it	ls
 8000156:	4770      	bxls	lr
 8000158:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800015c:	1c91      	adds	r1, r2, #2
 800015e:	089b      	lsrs	r3, r3, #2

08000160 <arm_bitreversal_32_0>:
 8000160:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000164:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000168:	880a      	ldrh	r2, [r1, #0]
 800016a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800016e:	4480      	add	r8, r0
 8000170:	4481      	add	r9, r0
 8000172:	4402      	add	r2, r0
 8000174:	4484      	add	ip, r0
 8000176:	f8d9 7000 	ldr.w	r7, [r9]
 800017a:	f8d8 6000 	ldr.w	r6, [r8]
 800017e:	6815      	ldr	r5, [r2, #0]
 8000180:	f8dc 4000 	ldr.w	r4, [ip]
 8000184:	f8c9 6000 	str.w	r6, [r9]
 8000188:	f8c8 7000 	str.w	r7, [r8]
 800018c:	f8cc 5000 	str.w	r5, [ip]
 8000190:	6014      	str	r4, [r2, #0]
 8000192:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000196:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800019a:	6855      	ldr	r5, [r2, #4]
 800019c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80001a0:	f8c9 6004 	str.w	r6, [r9, #4]
 80001a4:	f8c8 7004 	str.w	r7, [r8, #4]
 80001a8:	f8cc 5004 	str.w	r5, [ip, #4]
 80001ac:	6054      	str	r4, [r2, #4]
 80001ae:	3108      	adds	r1, #8
 80001b0:	3b01      	subs	r3, #1
 80001b2:	d1d5      	bne.n	8000160 <arm_bitreversal_32_0>
 80001b4:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80001b8:	4770      	bx	lr

080001ba <arm_bitreversal_16>:
 80001ba:	1c4b      	adds	r3, r1, #1
 80001bc:	2b01      	cmp	r3, #1
 80001be:	bf98      	it	ls
 80001c0:	4770      	bxls	lr
 80001c2:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001c6:	1c91      	adds	r1, r2, #2
 80001c8:	089b      	lsrs	r3, r3, #2

080001ca <arm_bitreversal_16_0>:
 80001ca:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001ce:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001d2:	880a      	ldrh	r2, [r1, #0]
 80001d4:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001d8:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 80001dc:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80001e0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80001e4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80001e8:	f8d9 7000 	ldr.w	r7, [r9]
 80001ec:	f8d8 6000 	ldr.w	r6, [r8]
 80001f0:	6815      	ldr	r5, [r2, #0]
 80001f2:	f8dc 4000 	ldr.w	r4, [ip]
 80001f6:	f8c9 6000 	str.w	r6, [r9]
 80001fa:	f8c8 7000 	str.w	r7, [r8]
 80001fe:	f8cc 5000 	str.w	r5, [ip]
 8000202:	6014      	str	r4, [r2, #0]
 8000204:	3108      	adds	r1, #8
 8000206:	3b01      	subs	r3, #1
 8000208:	d1df      	bne.n	80001ca <arm_bitreversal_16_0>
 800020a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	; 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__gedf2>:
 80009bc:	f04f 3cff 	mov.w	ip, #4294967295
 80009c0:	e006      	b.n	80009d0 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__ledf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	e002      	b.n	80009d0 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__cmpdf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e6:	d01b      	beq.n	8000a20 <__cmpdf2+0x54>
 80009e8:	b001      	add	sp, #4
 80009ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ee:	bf0c      	ite	eq
 80009f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f4:	ea91 0f03 	teqne	r1, r3
 80009f8:	bf02      	ittt	eq
 80009fa:	ea90 0f02 	teqeq	r0, r2
 80009fe:	2000      	moveq	r0, #0
 8000a00:	4770      	bxeq	lr
 8000a02:	f110 0f00 	cmn.w	r0, #0
 8000a06:	ea91 0f03 	teq	r1, r3
 8000a0a:	bf58      	it	pl
 8000a0c:	4299      	cmppl	r1, r3
 8000a0e:	bf08      	it	eq
 8000a10:	4290      	cmpeq	r0, r2
 8000a12:	bf2c      	ite	cs
 8000a14:	17d8      	asrcs	r0, r3, #31
 8000a16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a1a:	f040 0001 	orr.w	r0, r0, #1
 8000a1e:	4770      	bx	lr
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__cmpdf2+0x64>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d107      	bne.n	8000a40 <__cmpdf2+0x74>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d1d6      	bne.n	80009e8 <__cmpdf2+0x1c>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d0d3      	beq.n	80009e8 <__cmpdf2+0x1c>
 8000a40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdrcmple>:
 8000a48:	4684      	mov	ip, r0
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4662      	mov	r2, ip
 8000a4e:	468c      	mov	ip, r1
 8000a50:	4619      	mov	r1, r3
 8000a52:	4663      	mov	r3, ip
 8000a54:	e000      	b.n	8000a58 <__aeabi_cdcmpeq>
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdcmpeq>:
 8000a58:	b501      	push	{r0, lr}
 8000a5a:	f7ff ffb7 	bl	80009cc <__cmpdf2>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	bf48      	it	mi
 8000a62:	f110 0f00 	cmnmi.w	r0, #0
 8000a66:	bd01      	pop	{r0, pc}

08000a68 <__aeabi_dcmpeq>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff fff4 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a70:	bf0c      	ite	eq
 8000a72:	2001      	moveq	r0, #1
 8000a74:	2000      	movne	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmplt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffea 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmple>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffe0 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a98:	bf94      	ite	ls
 8000a9a:	2001      	movls	r0, #1
 8000a9c:	2000      	movhi	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmpge>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffce 	bl	8000a48 <__aeabi_cdrcmple>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpgt>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffc4 	bl	8000a48 <__aeabi_cdrcmple>
 8000ac0:	bf34      	ite	cc
 8000ac2:	2001      	movcc	r0, #1
 8000ac4:	2000      	movcs	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpun>:
 8000acc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad4:	d102      	bne.n	8000adc <__aeabi_dcmpun+0x10>
 8000ad6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ada:	d10a      	bne.n	8000af2 <__aeabi_dcmpun+0x26>
 8000adc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x20>
 8000ae6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_dcmpun+0x26>
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0001 	mov.w	r0, #1
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2iz>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b00:	d215      	bcs.n	8000b2e <__aeabi_d2iz+0x36>
 8000b02:	d511      	bpl.n	8000b28 <__aeabi_d2iz+0x30>
 8000b04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b0c:	d912      	bls.n	8000b34 <__aeabi_d2iz+0x3c>
 8000b0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b22:	bf18      	it	ne
 8000b24:	4240      	negne	r0, r0
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d105      	bne.n	8000b40 <__aeabi_d2iz+0x48>
 8000b34:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	bf08      	it	eq
 8000b3a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b4c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4e:	2400      	movs	r4, #0
 8000b50:	9404      	str	r4, [sp, #16]
 8000b52:	9405      	str	r4, [sp, #20]
 8000b54:	9406      	str	r4, [sp, #24]
 8000b56:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b58:	4b39      	ldr	r3, [pc, #228]	; (8000c40 <MX_GPIO_Init+0xf8>)
 8000b5a:	699a      	ldr	r2, [r3, #24]
 8000b5c:	f042 0210 	orr.w	r2, r2, #16
 8000b60:	619a      	str	r2, [r3, #24]
 8000b62:	699a      	ldr	r2, [r3, #24]
 8000b64:	f002 0210 	and.w	r2, r2, #16
 8000b68:	9200      	str	r2, [sp, #0]
 8000b6a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b6c:	699a      	ldr	r2, [r3, #24]
 8000b6e:	f042 0220 	orr.w	r2, r2, #32
 8000b72:	619a      	str	r2, [r3, #24]
 8000b74:	699a      	ldr	r2, [r3, #24]
 8000b76:	f002 0220 	and.w	r2, r2, #32
 8000b7a:	9201      	str	r2, [sp, #4]
 8000b7c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7e:	699a      	ldr	r2, [r3, #24]
 8000b80:	f042 0204 	orr.w	r2, r2, #4
 8000b84:	619a      	str	r2, [r3, #24]
 8000b86:	699a      	ldr	r2, [r3, #24]
 8000b88:	f002 0204 	and.w	r2, r2, #4
 8000b8c:	9202      	str	r2, [sp, #8]
 8000b8e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b90:	699a      	ldr	r2, [r3, #24]
 8000b92:	f042 0208 	orr.w	r2, r2, #8
 8000b96:	619a      	str	r2, [r3, #24]
 8000b98:	699b      	ldr	r3, [r3, #24]
 8000b9a:	f003 0308 	and.w	r3, r3, #8
 8000b9e:	9303      	str	r3, [sp, #12]
 8000ba0:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8000ba2:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8000c44 <MX_GPIO_Init+0xfc>
 8000ba6:	4622      	mov	r2, r4
 8000ba8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bac:	4648      	mov	r0, r9
 8000bae:	f001 fee3 	bl	8002978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000bb2:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8000c48 <MX_GPIO_Init+0x100>
 8000bb6:	4622      	mov	r2, r4
 8000bb8:	f44f 4103 	mov.w	r1, #33536	; 0x8300
 8000bbc:	4640      	mov	r0, r8
 8000bbe:	f001 fedb 	bl	8002978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIN_CS_EXT_Pin|PIN_LCD_CS_2_Pin|PIN_LCD_DC_Pin, GPIO_PIN_RESET);
 8000bc2:	4e22      	ldr	r6, [pc, #136]	; (8000c4c <MX_GPIO_Init+0x104>)
 8000bc4:	4622      	mov	r2, r4
 8000bc6:	f44f 4112 	mov.w	r1, #37376	; 0x9200
 8000bca:	4630      	mov	r0, r6
 8000bcc:	f001 fed4 	bl	8002978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BUILTIN_Pin */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin;
 8000bd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bd4:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd6:	2501      	movs	r5, #1
 8000bd8:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bdc:	2702      	movs	r7, #2
 8000bde:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LED_BUILTIN_GPIO_Port, &GPIO_InitStruct);
 8000be0:	a904      	add	r1, sp, #16
 8000be2:	4648      	mov	r0, r9
 8000be4:	f001 fdb6 	bl	8002754 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB15 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_9;
 8000be8:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8000bec:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bee:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf2:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf4:	a904      	add	r1, sp, #16
 8000bf6:	4640      	mov	r0, r8
 8000bf8:	f001 fdac 	bl	8002754 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_CS_EXT_Pin */
  GPIO_InitStruct.Pin = PIN_CS_EXT_Pin;
 8000bfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c00:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c02:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c04:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(PIN_CS_EXT_GPIO_Port, &GPIO_InitStruct);
 8000c08:	a904      	add	r1, sp, #16
 8000c0a:	4630      	mov	r0, r6
 8000c0c:	f001 fda2 	bl	8002754 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LCD_CS_2_Pin */
  GPIO_InitStruct.Pin = PIN_LCD_CS_2_Pin;
 8000c10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c14:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c16:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c18:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c1a:	2403      	movs	r4, #3
 8000c1c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(PIN_LCD_CS_2_GPIO_Port, &GPIO_InitStruct);
 8000c1e:	a904      	add	r1, sp, #16
 8000c20:	4630      	mov	r0, r6
 8000c22:	f001 fd97 	bl	8002754 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LCD_DC_Pin */
  GPIO_InitStruct.Pin = PIN_LCD_DC_Pin;
 8000c26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c2a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2c:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c2e:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c30:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(PIN_LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8000c32:	a904      	add	r1, sp, #16
 8000c34:	4630      	mov	r0, r6
 8000c36:	f001 fd8d 	bl	8002754 <HAL_GPIO_Init>

}
 8000c3a:	b009      	add	sp, #36	; 0x24
 8000c3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000c40:	40021000 	.word	0x40021000
 8000c44:	40011000 	.word	0x40011000
 8000c48:	40010c00 	.word	0x40010c00
 8000c4c:	40010800 	.word	0x40010800

08000c50 <MX_DMA_Init>:
{
 8000c50:	b500      	push	{lr}
 8000c52:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c54:	4b1a      	ldr	r3, [pc, #104]	; (8000cc0 <MX_DMA_Init+0x70>)
 8000c56:	695a      	ldr	r2, [r3, #20]
 8000c58:	f042 0201 	orr.w	r2, r2, #1
 8000c5c:	615a      	str	r2, [r3, #20]
 8000c5e:	695b      	ldr	r3, [r3, #20]
 8000c60:	f003 0301 	and.w	r3, r3, #1
 8000c64:	9301      	str	r3, [sp, #4]
 8000c66:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	4611      	mov	r1, r2
 8000c6c:	200b      	movs	r0, #11
 8000c6e:	f001 f9e3 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c72:	200b      	movs	r0, #11
 8000c74:	f001 fa18 	bl	80020a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	4611      	mov	r1, r2
 8000c7c:	200c      	movs	r0, #12
 8000c7e:	f001 f9db 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000c82:	200c      	movs	r0, #12
 8000c84:	f001 fa10 	bl	80020a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	4611      	mov	r1, r2
 8000c8c:	200d      	movs	r0, #13
 8000c8e:	f001 f9d3 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000c92:	200d      	movs	r0, #13
 8000c94:	f001 fa08 	bl	80020a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	4611      	mov	r1, r2
 8000c9c:	200e      	movs	r0, #14
 8000c9e:	f001 f9cb 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000ca2:	200e      	movs	r0, #14
 8000ca4:	f001 fa00 	bl	80020a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	4611      	mov	r1, r2
 8000cac:	2010      	movs	r0, #16
 8000cae:	f001 f9c3 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000cb2:	2010      	movs	r0, #16
 8000cb4:	f001 f9f8 	bl	80020a8 <HAL_NVIC_EnableIRQ>
}
 8000cb8:	b003      	add	sp, #12
 8000cba:	f85d fb04 	ldr.w	pc, [sp], #4
 8000cbe:	bf00      	nop
 8000cc0:	40021000 	.word	0x40021000

08000cc4 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc6:	e7fe      	b.n	8000cc6 <Error_Handler+0x2>

08000cc8 <MX_ADC1_Init>:
{
 8000cc8:	b500      	push	{lr}
 8000cca:	b08b      	sub	sp, #44	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ccc:	2300      	movs	r3, #0
 8000cce:	9307      	str	r3, [sp, #28]
 8000cd0:	9308      	str	r3, [sp, #32]
 8000cd2:	9309      	str	r3, [sp, #36]	; 0x24
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000cd4:	9300      	str	r3, [sp, #0]
 8000cd6:	9301      	str	r3, [sp, #4]
 8000cd8:	9302      	str	r3, [sp, #8]
 8000cda:	9303      	str	r3, [sp, #12]
 8000cdc:	9304      	str	r3, [sp, #16]
 8000cde:	9305      	str	r3, [sp, #20]
 8000ce0:	9306      	str	r3, [sp, #24]
  hadc1.Instance = ADC1;
 8000ce2:	4835      	ldr	r0, [pc, #212]	; (8000db8 <MX_ADC1_Init+0xf0>)
 8000ce4:	4a35      	ldr	r2, [pc, #212]	; (8000dbc <MX_ADC1_Init+0xf4>)
 8000ce6:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ce8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cec:	6082      	str	r2, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cee:	7303      	strb	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cf0:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC2;
 8000cf2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cf6:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cf8:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cfe:	f000 ff5f 	bl	8001bc0 <HAL_ADC_Init>
 8000d02:	2800      	cmp	r0, #0
 8000d04:	d149      	bne.n	8000d9a <MX_ADC1_Init+0xd2>
  sConfig.Channel = ADC_CHANNEL_0;
 8000d06:	2300      	movs	r3, #0
 8000d08:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	9308      	str	r3, [sp, #32]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000d0e:	2306      	movs	r3, #6
 8000d10:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d12:	a907      	add	r1, sp, #28
 8000d14:	4828      	ldr	r0, [pc, #160]	; (8000db8 <MX_ADC1_Init+0xf0>)
 8000d16:	f000 fda9 	bl	800186c <HAL_ADC_ConfigChannel>
 8000d1a:	2800      	cmp	r0, #0
 8000d1c:	d13f      	bne.n	8000d9e <MX_ADC1_Init+0xd6>
  sConfig.Channel = ADC_CHANNEL_1;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d22:	2302      	movs	r3, #2
 8000d24:	9308      	str	r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d26:	a907      	add	r1, sp, #28
 8000d28:	4823      	ldr	r0, [pc, #140]	; (8000db8 <MX_ADC1_Init+0xf0>)
 8000d2a:	f000 fd9f 	bl	800186c <HAL_ADC_ConfigChannel>
 8000d2e:	2800      	cmp	r0, #0
 8000d30:	d137      	bne.n	8000da2 <MX_ADC1_Init+0xda>
  sConfig.Channel = ADC_CHANNEL_2;
 8000d32:	2302      	movs	r3, #2
 8000d34:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000d36:	2303      	movs	r3, #3
 8000d38:	9308      	str	r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d3a:	a907      	add	r1, sp, #28
 8000d3c:	481e      	ldr	r0, [pc, #120]	; (8000db8 <MX_ADC1_Init+0xf0>)
 8000d3e:	f000 fd95 	bl	800186c <HAL_ADC_ConfigChannel>
 8000d42:	bb80      	cbnz	r0, 8000da6 <MX_ADC1_Init+0xde>
  sConfig.Channel = ADC_CHANNEL_3;
 8000d44:	2303      	movs	r3, #3
 8000d46:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000d48:	2304      	movs	r3, #4
 8000d4a:	9308      	str	r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d4c:	a907      	add	r1, sp, #28
 8000d4e:	481a      	ldr	r0, [pc, #104]	; (8000db8 <MX_ADC1_Init+0xf0>)
 8000d50:	f000 fd8c 	bl	800186c <HAL_ADC_ConfigChannel>
 8000d54:	bb48      	cbnz	r0, 8000daa <MX_ADC1_Init+0xe2>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000d56:	2304      	movs	r3, #4
 8000d58:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	9301      	str	r3, [sp, #4]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000d5e:	2202      	movs	r2, #2
 8000d60:	9204      	str	r2, [sp, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000d62:	2203      	movs	r2, #3
 8000d64:	9202      	str	r2, [sp, #8]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000d66:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8000d6a:	9206      	str	r2, [sp, #24]
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000d6c:	f88d 3015 	strb.w	r3, [sp, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d70:	2300      	movs	r3, #0
 8000d72:	f88d 3014 	strb.w	r3, [sp, #20]
  sConfigInjected.InjectedOffset = 0;
 8000d76:	9303      	str	r3, [sp, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d78:	4669      	mov	r1, sp
 8000d7a:	480f      	ldr	r0, [pc, #60]	; (8000db8 <MX_ADC1_Init+0xf0>)
 8000d7c:	f001 f836 	bl	8001dec <HAL_ADCEx_InjectedConfigChannel>
 8000d80:	b9a8      	cbnz	r0, 8000dae <MX_ADC1_Init+0xe6>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000d82:	2305      	movs	r3, #5
 8000d84:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000d86:	2302      	movs	r3, #2
 8000d88:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d8a:	4669      	mov	r1, sp
 8000d8c:	480a      	ldr	r0, [pc, #40]	; (8000db8 <MX_ADC1_Init+0xf0>)
 8000d8e:	f001 f82d 	bl	8001dec <HAL_ADCEx_InjectedConfigChannel>
 8000d92:	b970      	cbnz	r0, 8000db2 <MX_ADC1_Init+0xea>
}
 8000d94:	b00b      	add	sp, #44	; 0x2c
 8000d96:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000d9a:	f7ff ff93 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000d9e:	f7ff ff91 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000da2:	f7ff ff8f 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000da6:	f7ff ff8d 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000daa:	f7ff ff8b 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000dae:	f7ff ff89 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000db2:	f7ff ff87 	bl	8000cc4 <Error_Handler>
 8000db6:	bf00      	nop
 8000db8:	200003c4 	.word	0x200003c4
 8000dbc:	40012400 	.word	0x40012400

08000dc0 <MX_TIM1_Init>:
{
 8000dc0:	b510      	push	{r4, lr}
 8000dc2:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dc4:	2400      	movs	r4, #0
 8000dc6:	9412      	str	r4, [sp, #72]	; 0x48
 8000dc8:	9413      	str	r4, [sp, #76]	; 0x4c
 8000dca:	9414      	str	r4, [sp, #80]	; 0x50
 8000dcc:	9415      	str	r4, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dce:	9410      	str	r4, [sp, #64]	; 0x40
 8000dd0:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dd2:	9409      	str	r4, [sp, #36]	; 0x24
 8000dd4:	940a      	str	r4, [sp, #40]	; 0x28
 8000dd6:	940b      	str	r4, [sp, #44]	; 0x2c
 8000dd8:	940c      	str	r4, [sp, #48]	; 0x30
 8000dda:	940d      	str	r4, [sp, #52]	; 0x34
 8000ddc:	940e      	str	r4, [sp, #56]	; 0x38
 8000dde:	940f      	str	r4, [sp, #60]	; 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000de0:	2220      	movs	r2, #32
 8000de2:	4621      	mov	r1, r4
 8000de4:	a801      	add	r0, sp, #4
 8000de6:	f005 fd67 	bl	80068b8 <memset>
  htim1.Instance = TIM1;
 8000dea:	4839      	ldr	r0, [pc, #228]	; (8000ed0 <MX_TIM1_Init+0x110>)
 8000dec:	4b39      	ldr	r3, [pc, #228]	; (8000ed4 <MX_TIM1_Init+0x114>)
 8000dee:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = ADC_TIM_PSC;
 8000df0:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df2:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = ADC_TIM_PERIOD;
 8000df4:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8000df8:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dfa:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000dfc:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000dfe:	2380      	movs	r3, #128	; 0x80
 8000e00:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e02:	f002 ffa3 	bl	8003d4c <HAL_TIM_Base_Init>
 8000e06:	2800      	cmp	r0, #0
 8000e08:	d150      	bne.n	8000eac <MX_TIM1_Init+0xec>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e0e:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e10:	a912      	add	r1, sp, #72	; 0x48
 8000e12:	482f      	ldr	r0, [pc, #188]	; (8000ed0 <MX_TIM1_Init+0x110>)
 8000e14:	f003 f898 	bl	8003f48 <HAL_TIM_ConfigClockSource>
 8000e18:	2800      	cmp	r0, #0
 8000e1a:	d149      	bne.n	8000eb0 <MX_TIM1_Init+0xf0>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e1c:	482c      	ldr	r0, [pc, #176]	; (8000ed0 <MX_TIM1_Init+0x110>)
 8000e1e:	f002 ffc1 	bl	8003da4 <HAL_TIM_PWM_Init>
 8000e22:	2800      	cmp	r0, #0
 8000e24:	d146      	bne.n	8000eb4 <MX_TIM1_Init+0xf4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8000e26:	2310      	movs	r3, #16
 8000e28:	9310      	str	r3, [sp, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e2e:	a910      	add	r1, sp, #64	; 0x40
 8000e30:	4827      	ldr	r0, [pc, #156]	; (8000ed0 <MX_TIM1_Init+0x110>)
 8000e32:	f003 fb01 	bl	8004438 <HAL_TIMEx_MasterConfigSynchronization>
 8000e36:	2800      	cmp	r0, #0
 8000e38:	d13e      	bne.n	8000eb8 <MX_TIM1_Init+0xf8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e3a:	2360      	movs	r3, #96	; 0x60
 8000e3c:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000e3e:	2200      	movs	r2, #0
 8000e40:	920a      	str	r2, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e42:	920b      	str	r2, [sp, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e44:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e46:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e48:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e4a:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e4c:	a909      	add	r1, sp, #36	; 0x24
 8000e4e:	4820      	ldr	r0, [pc, #128]	; (8000ed0 <MX_TIM1_Init+0x110>)
 8000e50:	f003 f806 	bl	8003e60 <HAL_TIM_PWM_ConfigChannel>
 8000e54:	2800      	cmp	r0, #0
 8000e56:	d131      	bne.n	8000ebc <MX_TIM1_Init+0xfc>
  sConfigOC.Pulse = 1;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e5c:	2204      	movs	r2, #4
 8000e5e:	a909      	add	r1, sp, #36	; 0x24
 8000e60:	481b      	ldr	r0, [pc, #108]	; (8000ed0 <MX_TIM1_Init+0x110>)
 8000e62:	f002 fffd 	bl	8003e60 <HAL_TIM_PWM_ConfigChannel>
 8000e66:	bb58      	cbnz	r0, 8000ec0 <MX_TIM1_Init+0x100>
  sConfigOC.Pulse = 0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e6c:	2208      	movs	r2, #8
 8000e6e:	a909      	add	r1, sp, #36	; 0x24
 8000e70:	4817      	ldr	r0, [pc, #92]	; (8000ed0 <MX_TIM1_Init+0x110>)
 8000e72:	f002 fff5 	bl	8003e60 <HAL_TIM_PWM_ConfigChannel>
 8000e76:	bb28      	cbnz	r0, 8000ec4 <MX_TIM1_Init+0x104>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e78:	220c      	movs	r2, #12
 8000e7a:	a909      	add	r1, sp, #36	; 0x24
 8000e7c:	4814      	ldr	r0, [pc, #80]	; (8000ed0 <MX_TIM1_Init+0x110>)
 8000e7e:	f002 ffef 	bl	8003e60 <HAL_TIM_PWM_ConfigChannel>
 8000e82:	bb08      	cbnz	r0, 8000ec8 <MX_TIM1_Init+0x108>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e88:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e8a:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e8c:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e8e:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e90:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e94:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e96:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000e98:	a901      	add	r1, sp, #4
 8000e9a:	480d      	ldr	r0, [pc, #52]	; (8000ed0 <MX_TIM1_Init+0x110>)
 8000e9c:	f003 fb02 	bl	80044a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ea0:	b9a0      	cbnz	r0, 8000ecc <MX_TIM1_Init+0x10c>
  HAL_TIM_MspPostInit(&htim1);
 8000ea2:	480b      	ldr	r0, [pc, #44]	; (8000ed0 <MX_TIM1_Init+0x110>)
 8000ea4:	f000 fb12 	bl	80014cc <HAL_TIM_MspPostInit>
}
 8000ea8:	b016      	add	sp, #88	; 0x58
 8000eaa:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000eac:	f7ff ff0a 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000eb0:	f7ff ff08 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000eb4:	f7ff ff06 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000eb8:	f7ff ff04 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000ebc:	f7ff ff02 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000ec0:	f7ff ff00 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000ec4:	f7ff fefe 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000ec8:	f7ff fefc 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000ecc:	f7ff fefa 	bl	8000cc4 <Error_Handler>
 8000ed0:	20000610 	.word	0x20000610
 8000ed4:	40012c00 	.word	0x40012c00

08000ed8 <MX_SPI1_Init>:
{
 8000ed8:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000eda:	480d      	ldr	r0, [pc, #52]	; (8000f10 <MX_SPI1_Init+0x38>)
 8000edc:	4b0d      	ldr	r3, [pc, #52]	; (8000f14 <MX_SPI1_Init+0x3c>)
 8000ede:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ee0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000ee4:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000eea:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eec:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eee:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ef0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ef4:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000ef6:	2218      	movs	r2, #24
 8000ef8:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000efa:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000efc:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000efe:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f00:	230a      	movs	r3, #10
 8000f02:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f04:	f002 fb88 	bl	8003618 <HAL_SPI_Init>
 8000f08:	b900      	cbnz	r0, 8000f0c <MX_SPI1_Init+0x34>
}
 8000f0a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000f0c:	f7ff feda 	bl	8000cc4 <Error_Handler>
 8000f10:	200005b8 	.word	0x200005b8
 8000f14:	40013000 	.word	0x40013000

08000f18 <MX_USART1_UART_Init>:
{
 8000f18:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000f1a:	480a      	ldr	r0, [pc, #40]	; (8000f44 <MX_USART1_UART_Init+0x2c>)
 8000f1c:	4b0a      	ldr	r3, [pc, #40]	; (8000f48 <MX_USART1_UART_Init+0x30>)
 8000f1e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000f20:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000f24:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f26:	2300      	movs	r3, #0
 8000f28:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f2a:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f2c:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f2e:	220c      	movs	r2, #12
 8000f30:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f32:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f34:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f36:	f003 fba7 	bl	8004688 <HAL_UART_Init>
 8000f3a:	b900      	cbnz	r0, 8000f3e <MX_USART1_UART_Init+0x26>
}
 8000f3c:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000f3e:	f7ff fec1 	bl	8000cc4 <Error_Handler>
 8000f42:	bf00      	nop
 8000f44:	200006a0 	.word	0x200006a0
 8000f48:	40013800 	.word	0x40013800

08000f4c <MX_TIM2_Init>:
{
 8000f4c:	b500      	push	{lr}
 8000f4e:	b093      	sub	sp, #76	; 0x4c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f50:	2300      	movs	r3, #0
 8000f52:	930e      	str	r3, [sp, #56]	; 0x38
 8000f54:	930f      	str	r3, [sp, #60]	; 0x3c
 8000f56:	9310      	str	r3, [sp, #64]	; 0x40
 8000f58:	9311      	str	r3, [sp, #68]	; 0x44
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8000f5c:	930a      	str	r3, [sp, #40]	; 0x28
 8000f5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8000f60:	930c      	str	r3, [sp, #48]	; 0x30
 8000f62:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f64:	9307      	str	r3, [sp, #28]
 8000f66:	9308      	str	r3, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	9301      	str	r3, [sp, #4]
 8000f6c:	9302      	str	r3, [sp, #8]
 8000f6e:	9303      	str	r3, [sp, #12]
 8000f70:	9304      	str	r3, [sp, #16]
 8000f72:	9305      	str	r3, [sp, #20]
 8000f74:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 8000f76:	4824      	ldr	r0, [pc, #144]	; (8001008 <MX_TIM2_Init+0xbc>)
 8000f78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f7c:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = ADC_TIM_PSC;
 8000f7e:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f80:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = ADC_TIM_PERIOD;
 8000f82:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000f86:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f88:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f8a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f8c:	f002 fede 	bl	8003d4c <HAL_TIM_Base_Init>
 8000f90:	bb68      	cbnz	r0, 8000fee <MX_TIM2_Init+0xa2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f96:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f98:	a90e      	add	r1, sp, #56	; 0x38
 8000f9a:	481b      	ldr	r0, [pc, #108]	; (8001008 <MX_TIM2_Init+0xbc>)
 8000f9c:	f002 ffd4 	bl	8003f48 <HAL_TIM_ConfigClockSource>
 8000fa0:	bb38      	cbnz	r0, 8000ff2 <MX_TIM2_Init+0xa6>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000fa2:	4819      	ldr	r0, [pc, #100]	; (8001008 <MX_TIM2_Init+0xbc>)
 8000fa4:	f002 fefe 	bl	8003da4 <HAL_TIM_PWM_Init>
 8000fa8:	bb28      	cbnz	r0, 8000ff6 <MX_TIM2_Init+0xaa>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000faa:	2306      	movs	r3, #6
 8000fac:	9309      	str	r3, [sp, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000fb2:	a909      	add	r1, sp, #36	; 0x24
 8000fb4:	4814      	ldr	r0, [pc, #80]	; (8001008 <MX_TIM2_Init+0xbc>)
 8000fb6:	f003 f87b 	bl	80040b0 <HAL_TIM_SlaveConfigSynchro>
 8000fba:	b9f0      	cbnz	r0, 8000ffa <MX_TIM2_Init+0xae>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8000fbc:	2310      	movs	r3, #16
 8000fbe:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000fc0:	2380      	movs	r3, #128	; 0x80
 8000fc2:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fc4:	a907      	add	r1, sp, #28
 8000fc6:	4810      	ldr	r0, [pc, #64]	; (8001008 <MX_TIM2_Init+0xbc>)
 8000fc8:	f003 fa36 	bl	8004438 <HAL_TIMEx_MasterConfigSynchronization>
 8000fcc:	b9b8      	cbnz	r0, 8000ffe <MX_TIM2_Init+0xb2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fce:	2360      	movs	r3, #96	; 0x60
 8000fd0:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 1;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fda:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fdc:	2204      	movs	r2, #4
 8000fde:	4669      	mov	r1, sp
 8000fe0:	4809      	ldr	r0, [pc, #36]	; (8001008 <MX_TIM2_Init+0xbc>)
 8000fe2:	f002 ff3d 	bl	8003e60 <HAL_TIM_PWM_ConfigChannel>
 8000fe6:	b960      	cbnz	r0, 8001002 <MX_TIM2_Init+0xb6>
}
 8000fe8:	b013      	add	sp, #76	; 0x4c
 8000fea:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000fee:	f7ff fe69 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000ff2:	f7ff fe67 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000ff6:	f7ff fe65 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000ffa:	f7ff fe63 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8000ffe:	f7ff fe61 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 8001002:	f7ff fe5f 	bl	8000cc4 <Error_Handler>
 8001006:	bf00      	nop
 8001008:	20000658 	.word	0x20000658

0800100c <MX_I2C2_Init>:
{
 800100c:	b508      	push	{r3, lr}
  hi2c2.Instance = I2C2;
 800100e:	480a      	ldr	r0, [pc, #40]	; (8001038 <MX_I2C2_Init+0x2c>)
 8001010:	4b0a      	ldr	r3, [pc, #40]	; (800103c <MX_I2C2_Init+0x30>)
 8001012:	6003      	str	r3, [r0, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001014:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <MX_I2C2_Init+0x34>)
 8001016:	6043      	str	r3, [r0, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001018:	2300      	movs	r3, #0
 800101a:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800101c:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800101e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001022:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001024:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001026:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001028:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800102a:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800102c:	f001 fcaa 	bl	8002984 <HAL_I2C_Init>
 8001030:	b900      	cbnz	r0, 8001034 <MX_I2C2_Init+0x28>
}
 8001032:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001034:	f7ff fe46 	bl	8000cc4 <Error_Handler>
 8001038:	20000550 	.word	0x20000550
 800103c:	40005800 	.word	0x40005800
 8001040:	000186a0 	.word	0x000186a0

08001044 <MX_RTC_Init>:
{
 8001044:	b508      	push	{r3, lr}
  hrtc.Instance = RTC;
 8001046:	4807      	ldr	r0, [pc, #28]	; (8001064 <MX_RTC_Init+0x20>)
 8001048:	4b07      	ldr	r3, [pc, #28]	; (8001068 <MX_RTC_Init+0x24>)
 800104a:	6003      	str	r3, [r0, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800104c:	f04f 33ff 	mov.w	r3, #4294967295
 8001050:	6043      	str	r3, [r0, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001052:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001056:	6083      	str	r3, [r0, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001058:	f002 fa04 	bl	8003464 <HAL_RTC_Init>
 800105c:	b900      	cbnz	r0, 8001060 <MX_RTC_Init+0x1c>
}
 800105e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001060:	f7ff fe30 	bl	8000cc4 <Error_Handler>
 8001064:	200005a4 	.word	0x200005a4
 8001068:	40002800 	.word	0x40002800

0800106c <MX_CRC_Init>:
{
 800106c:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 800106e:	4804      	ldr	r0, [pc, #16]	; (8001080 <MX_CRC_Init+0x14>)
 8001070:	4b04      	ldr	r3, [pc, #16]	; (8001084 <MX_CRC_Init+0x18>)
 8001072:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001074:	f001 f83a 	bl	80020ec <HAL_CRC_Init>
 8001078:	b900      	cbnz	r0, 800107c <MX_CRC_Init+0x10>
}
 800107a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800107c:	f7ff fe22 	bl	8000cc4 <Error_Handler>
 8001080:	200003f4 	.word	0x200003f4
 8001084:	40023000 	.word	0x40023000

08001088 <SystemClock_Config>:
{
 8001088:	b500      	push	{lr}
 800108a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108c:	2228      	movs	r2, #40	; 0x28
 800108e:	2100      	movs	r1, #0
 8001090:	eb0d 0002 	add.w	r0, sp, r2
 8001094:	f005 fc10 	bl	80068b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001098:	2300      	movs	r3, #0
 800109a:	9305      	str	r3, [sp, #20]
 800109c:	9306      	str	r3, [sp, #24]
 800109e:	9307      	str	r3, [sp, #28]
 80010a0:	9308      	str	r3, [sp, #32]
 80010a2:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	9302      	str	r3, [sp, #8]
 80010a8:	9303      	str	r3, [sp, #12]
 80010aa:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80010ac:	2309      	movs	r3, #9
 80010ae:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010b4:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010b6:	2201      	movs	r2, #1
 80010b8:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80010ba:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010bc:	2202      	movs	r2, #2
 80010be:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010c0:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80010c2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80010c6:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c8:	a80a      	add	r0, sp, #40	; 0x28
 80010ca:	f001 fd55 	bl	8002b78 <HAL_RCC_OscConfig>
 80010ce:	b9d0      	cbnz	r0, 8001106 <SystemClock_Config+0x7e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d0:	230f      	movs	r3, #15
 80010d2:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d4:	2102      	movs	r1, #2
 80010d6:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d8:	2300      	movs	r3, #0
 80010da:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010dc:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010de:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010e0:	a805      	add	r0, sp, #20
 80010e2:	f001 ff89 	bl	8002ff8 <HAL_RCC_ClockConfig>
 80010e6:	b980      	cbnz	r0, 800110a <SystemClock_Config+0x82>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80010e8:	2303      	movs	r3, #3
 80010ea:	9301      	str	r3, [sp, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80010ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010f0:	9302      	str	r3, [sp, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80010f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010f6:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010f8:	a801      	add	r0, sp, #4
 80010fa:	f002 f859 	bl	80031b0 <HAL_RCCEx_PeriphCLKConfig>
 80010fe:	b930      	cbnz	r0, 800110e <SystemClock_Config+0x86>
}
 8001100:	b015      	add	sp, #84	; 0x54
 8001102:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001106:	f7ff fddd 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 800110a:	f7ff fddb 	bl	8000cc4 <Error_Handler>
    Error_Handler();
 800110e:	f7ff fdd9 	bl	8000cc4 <Error_Handler>

08001112 <main>:
{
 8001112:	b508      	push	{r3, lr}
  HAL_Init();
 8001114:	f000 fb36 	bl	8001784 <HAL_Init>
  SystemClock_Config();
 8001118:	f7ff ffb6 	bl	8001088 <SystemClock_Config>
  MX_GPIO_Init();
 800111c:	f7ff fd14 	bl	8000b48 <MX_GPIO_Init>
  MX_DMA_Init();
 8001120:	f7ff fd96 	bl	8000c50 <MX_DMA_Init>
  MX_ADC1_Init();
 8001124:	f7ff fdd0 	bl	8000cc8 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001128:	f7ff fe4a 	bl	8000dc0 <MX_TIM1_Init>
  MX_SPI1_Init();
 800112c:	f7ff fed4 	bl	8000ed8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001130:	f7ff fef2 	bl	8000f18 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001134:	f7ff ff0a 	bl	8000f4c <MX_TIM2_Init>
  MX_I2C2_Init();
 8001138:	f7ff ff68 	bl	800100c <MX_I2C2_Init>
  MX_RTC_Init();
 800113c:	f7ff ff82 	bl	8001044 <MX_RTC_Init>
  MX_CRC_Init();
 8001140:	f7ff ff94 	bl	800106c <MX_CRC_Init>
  schedRun();
 8001144:	f004 fa5a 	bl	80055fc <schedRun>
  while (1)
 8001148:	e7fe      	b.n	8001148 <main+0x36>
	...

0800114c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800114c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800114e:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <HAL_MspInit+0x3c>)
 8001150:	699a      	ldr	r2, [r3, #24]
 8001152:	f042 0201 	orr.w	r2, r2, #1
 8001156:	619a      	str	r2, [r3, #24]
 8001158:	699a      	ldr	r2, [r3, #24]
 800115a:	f002 0201 	and.w	r2, r2, #1
 800115e:	9200      	str	r2, [sp, #0]
 8001160:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001162:	69da      	ldr	r2, [r3, #28]
 8001164:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001168:	61da      	str	r2, [r3, #28]
 800116a:	69db      	ldr	r3, [r3, #28]
 800116c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001174:	4a05      	ldr	r2, [pc, #20]	; (800118c <HAL_MspInit+0x40>)
 8001176:	6853      	ldr	r3, [r2, #4]
 8001178:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800117c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001180:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001182:	b002      	add	sp, #8
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40021000 	.word	0x40021000
 800118c:	40010000 	.word	0x40010000

08001190 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001190:	b510      	push	{r4, lr}
 8001192:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	2300      	movs	r3, #0
 8001196:	9302      	str	r3, [sp, #8]
 8001198:	9303      	str	r3, [sp, #12]
 800119a:	9304      	str	r3, [sp, #16]
 800119c:	9305      	str	r3, [sp, #20]
  if(hadc->Instance==ADC1)
 800119e:	6802      	ldr	r2, [r0, #0]
 80011a0:	4b1f      	ldr	r3, [pc, #124]	; (8001220 <HAL_ADC_MspInit+0x90>)
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d001      	beq.n	80011aa <HAL_ADC_MspInit+0x1a>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80011a6:	b006      	add	sp, #24
 80011a8:	bd10      	pop	{r4, pc}
 80011aa:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011ac:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80011b0:	699a      	ldr	r2, [r3, #24]
 80011b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011b6:	619a      	str	r2, [r3, #24]
 80011b8:	699a      	ldr	r2, [r3, #24]
 80011ba:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80011be:	9200      	str	r2, [sp, #0]
 80011c0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c2:	699a      	ldr	r2, [r3, #24]
 80011c4:	f042 0204 	orr.w	r2, r2, #4
 80011c8:	619a      	str	r2, [r3, #24]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ADC_RX_I_Pin|ADC_RX_Q_Pin|GPIO_PIN_2|GPIO_PIN_3
 80011d4:	233f      	movs	r3, #63	; 0x3f
 80011d6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011d8:	2303      	movs	r3, #3
 80011da:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011dc:	a902      	add	r1, sp, #8
 80011de:	4811      	ldr	r0, [pc, #68]	; (8001224 <HAL_ADC_MspInit+0x94>)
 80011e0:	f001 fab8 	bl	8002754 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80011e4:	4810      	ldr	r0, [pc, #64]	; (8001228 <HAL_ADC_MspInit+0x98>)
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <HAL_ADC_MspInit+0x9c>)
 80011e8:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ea:	2300      	movs	r3, #0
 80011ec:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011ee:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011f0:	2380      	movs	r3, #128	; 0x80
 80011f2:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011f8:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011fe:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001200:	2320      	movs	r3, #32
 8001202:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001204:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001208:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800120a:	f000 ffb9 	bl	8002180 <HAL_DMA_Init>
 800120e:	b918      	cbnz	r0, 8001218 <HAL_ADC_MspInit+0x88>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001210:	4b05      	ldr	r3, [pc, #20]	; (8001228 <HAL_ADC_MspInit+0x98>)
 8001212:	6223      	str	r3, [r4, #32]
 8001214:	625c      	str	r4, [r3, #36]	; 0x24
}
 8001216:	e7c6      	b.n	80011a6 <HAL_ADC_MspInit+0x16>
      Error_Handler();
 8001218:	f7ff fd54 	bl	8000cc4 <Error_Handler>
 800121c:	e7f8      	b.n	8001210 <HAL_ADC_MspInit+0x80>
 800121e:	bf00      	nop
 8001220:	40012400 	.word	0x40012400
 8001224:	40010800 	.word	0x40010800
 8001228:	200003fc 	.word	0x200003fc
 800122c:	40020008 	.word	0x40020008

08001230 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8001230:	6802      	ldr	r2, [r0, #0]
 8001232:	4b09      	ldr	r3, [pc, #36]	; (8001258 <HAL_CRC_MspInit+0x28>)
 8001234:	429a      	cmp	r2, r3
 8001236:	d000      	beq.n	800123a <HAL_CRC_MspInit+0xa>
 8001238:	4770      	bx	lr
{
 800123a:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800123c:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8001240:	695a      	ldr	r2, [r3, #20]
 8001242:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001246:	615a      	str	r2, [r3, #20]
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800124e:	9301      	str	r3, [sp, #4]
 8001250:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001252:	b002      	add	sp, #8
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	40023000 	.word	0x40023000

0800125c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800125c:	b510      	push	{r4, lr}
 800125e:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001260:	2300      	movs	r3, #0
 8001262:	9302      	str	r3, [sp, #8]
 8001264:	9303      	str	r3, [sp, #12]
 8001266:	9304      	str	r3, [sp, #16]
 8001268:	9305      	str	r3, [sp, #20]
  if(hi2c->Instance==I2C2)
 800126a:	6802      	ldr	r2, [r0, #0]
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <HAL_I2C_MspInit+0x58>)
 800126e:	429a      	cmp	r2, r3
 8001270:	d001      	beq.n	8001276 <HAL_I2C_MspInit+0x1a>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001272:	b006      	add	sp, #24
 8001274:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001276:	4c10      	ldr	r4, [pc, #64]	; (80012b8 <HAL_I2C_MspInit+0x5c>)
 8001278:	69a3      	ldr	r3, [r4, #24]
 800127a:	f043 0308 	orr.w	r3, r3, #8
 800127e:	61a3      	str	r3, [r4, #24]
 8001280:	69a3      	ldr	r3, [r4, #24]
 8001282:	f003 0308 	and.w	r3, r3, #8
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800128a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800128e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001290:	2312      	movs	r3, #18
 8001292:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001294:	2303      	movs	r3, #3
 8001296:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001298:	a902      	add	r1, sp, #8
 800129a:	4808      	ldr	r0, [pc, #32]	; (80012bc <HAL_I2C_MspInit+0x60>)
 800129c:	f001 fa5a 	bl	8002754 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80012a0:	69e3      	ldr	r3, [r4, #28]
 80012a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012a6:	61e3      	str	r3, [r4, #28]
 80012a8:	69e3      	ldr	r3, [r4, #28]
 80012aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ae:	9301      	str	r3, [sp, #4]
 80012b0:	9b01      	ldr	r3, [sp, #4]
}
 80012b2:	e7de      	b.n	8001272 <HAL_I2C_MspInit+0x16>
 80012b4:	40005800 	.word	0x40005800
 80012b8:	40021000 	.word	0x40021000
 80012bc:	40010c00 	.word	0x40010c00

080012c0 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 80012c0:	6802      	ldr	r2, [r0, #0]
 80012c2:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <HAL_RTC_MspInit+0x34>)
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d000      	beq.n	80012ca <HAL_RTC_MspInit+0xa>
 80012c8:	4770      	bx	lr
{
 80012ca:	b500      	push	{lr}
 80012cc:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80012ce:	f001 fc37 	bl	8002b40 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80012d2:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <HAL_RTC_MspInit+0x38>)
 80012d4:	69da      	ldr	r2, [r3, #28]
 80012d6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80012da:	61da      	str	r2, [r3, #28]
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012e2:	9301      	str	r3, [sp, #4]
 80012e4:	9b01      	ldr	r3, [sp, #4]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80012e6:	4b05      	ldr	r3, [pc, #20]	; (80012fc <HAL_RTC_MspInit+0x3c>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	f8c3 243c 	str.w	r2, [r3, #1084]	; 0x43c
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80012ee:	b003      	add	sp, #12
 80012f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80012f4:	40002800 	.word	0x40002800
 80012f8:	40021000 	.word	0x40021000
 80012fc:	42420000 	.word	0x42420000

08001300 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001302:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001304:	2300      	movs	r3, #0
 8001306:	9302      	str	r3, [sp, #8]
 8001308:	9303      	str	r3, [sp, #12]
 800130a:	9304      	str	r3, [sp, #16]
 800130c:	9305      	str	r3, [sp, #20]
  if(hspi->Instance==SPI1)
 800130e:	6802      	ldr	r2, [r0, #0]
 8001310:	4b25      	ldr	r3, [pc, #148]	; (80013a8 <HAL_SPI_MspInit+0xa8>)
 8001312:	429a      	cmp	r2, r3
 8001314:	d001      	beq.n	800131a <HAL_SPI_MspInit+0x1a>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001316:	b007      	add	sp, #28
 8001318:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800131a:	4604      	mov	r4, r0
    __HAL_RCC_SPI1_CLK_ENABLE();
 800131c:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8001320:	699a      	ldr	r2, [r3, #24]
 8001322:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001326:	619a      	str	r2, [r3, #24]
 8001328:	699a      	ldr	r2, [r3, #24]
 800132a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800132e:	9200      	str	r2, [sp, #0]
 8001330:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001332:	699a      	ldr	r2, [r3, #24]
 8001334:	f042 0208 	orr.w	r2, r2, #8
 8001338:	619a      	str	r2, [r3, #24]
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	f003 0308 	and.w	r3, r3, #8
 8001340:	9301      	str	r3, [sp, #4]
 8001342:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001344:	2328      	movs	r3, #40	; 0x28
 8001346:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001348:	2302      	movs	r3, #2
 800134a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800134c:	2303      	movs	r3, #3
 800134e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001350:	4f16      	ldr	r7, [pc, #88]	; (80013ac <HAL_SPI_MspInit+0xac>)
 8001352:	a902      	add	r1, sp, #8
 8001354:	4638      	mov	r0, r7
 8001356:	f001 f9fd 	bl	8002754 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800135a:	2610      	movs	r6, #16
 800135c:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800135e:	2500      	movs	r5, #0
 8001360:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001364:	a902      	add	r1, sp, #8
 8001366:	4638      	mov	r0, r7
 8001368:	f001 f9f4 	bl	8002754 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_SPI1_ENABLE();
 800136c:	4a10      	ldr	r2, [pc, #64]	; (80013b0 <HAL_SPI_MspInit+0xb0>)
 800136e:	6853      	ldr	r3, [r2, #4]
 8001370:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	6053      	str	r3, [r2, #4]
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800137a:	480e      	ldr	r0, [pc, #56]	; (80013b4 <HAL_SPI_MspInit+0xb4>)
 800137c:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <HAL_SPI_MspInit+0xb8>)
 800137e:	6003      	str	r3, [r0, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001380:	6046      	str	r6, [r0, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001382:	6085      	str	r5, [r0, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001384:	2380      	movs	r3, #128	; 0x80
 8001386:	60c3      	str	r3, [r0, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001388:	6105      	str	r5, [r0, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800138a:	6145      	str	r5, [r0, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800138c:	6185      	str	r5, [r0, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800138e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001392:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001394:	f000 fef4 	bl	8002180 <HAL_DMA_Init>
 8001398:	b918      	cbnz	r0, 80013a2 <HAL_SPI_MspInit+0xa2>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800139a:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <HAL_SPI_MspInit+0xb4>)
 800139c:	64a3      	str	r3, [r4, #72]	; 0x48
 800139e:	625c      	str	r4, [r3, #36]	; 0x24
}
 80013a0:	e7b9      	b.n	8001316 <HAL_SPI_MspInit+0x16>
      Error_Handler();
 80013a2:	f7ff fc8f 	bl	8000cc4 <Error_Handler>
 80013a6:	e7f8      	b.n	800139a <HAL_SPI_MspInit+0x9a>
 80013a8:	40013000 	.word	0x40013000
 80013ac:	40010c00 	.word	0x40010c00
 80013b0:	40010000 	.word	0x40010000
 80013b4:	20000440 	.word	0x20000440
 80013b8:	40020030 	.word	0x40020030

080013bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013bc:	b510      	push	{r4, lr}
 80013be:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 80013c0:	6803      	ldr	r3, [r0, #0]
 80013c2:	4a3a      	ldr	r2, [pc, #232]	; (80014ac <HAL_TIM_Base_MspInit+0xf0>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d004      	beq.n	80013d2 <HAL_TIM_Base_MspInit+0x16>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 80013c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013cc:	d061      	beq.n	8001492 <HAL_TIM_Base_MspInit+0xd6>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013ce:	b002      	add	sp, #8
 80013d0:	bd10      	pop	{r4, pc}
 80013d2:	4604      	mov	r4, r0
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013d4:	4b36      	ldr	r3, [pc, #216]	; (80014b0 <HAL_TIM_Base_MspInit+0xf4>)
 80013d6:	699a      	ldr	r2, [r3, #24]
 80013d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80013dc:	619a      	str	r2, [r3, #24]
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	9b00      	ldr	r3, [sp, #0]
    hdma_tim1_ch3.Instance = DMA1_Channel6;
 80013e8:	4832      	ldr	r0, [pc, #200]	; (80014b4 <HAL_TIM_Base_MspInit+0xf8>)
 80013ea:	4b33      	ldr	r3, [pc, #204]	; (80014b8 <HAL_TIM_Base_MspInit+0xfc>)
 80013ec:	6003      	str	r3, [r0, #0]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013ee:	2310      	movs	r3, #16
 80013f0:	6043      	str	r3, [r0, #4]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80013f2:	2300      	movs	r3, #0
 80013f4:	6083      	str	r3, [r0, #8]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80013f6:	2380      	movs	r3, #128	; 0x80
 80013f8:	60c3      	str	r3, [r0, #12]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013fe:	6103      	str	r3, [r0, #16]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001400:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001404:	6143      	str	r3, [r0, #20]
    hdma_tim1_ch3.Init.Mode = DMA_CIRCULAR;
 8001406:	2320      	movs	r3, #32
 8001408:	6183      	str	r3, [r0, #24]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 800140a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800140e:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8001410:	f000 feb6 	bl	8002180 <HAL_DMA_Init>
 8001414:	2800      	cmp	r0, #0
 8001416:	d133      	bne.n	8001480 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8001418:	4b26      	ldr	r3, [pc, #152]	; (80014b4 <HAL_TIM_Base_MspInit+0xf8>)
 800141a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800141c:	625c      	str	r4, [r3, #36]	; 0x24
    hdma_tim1_ch4_trig_com.Instance = DMA1_Channel4;
 800141e:	4827      	ldr	r0, [pc, #156]	; (80014bc <HAL_TIM_Base_MspInit+0x100>)
 8001420:	4b27      	ldr	r3, [pc, #156]	; (80014c0 <HAL_TIM_Base_MspInit+0x104>)
 8001422:	6003      	str	r3, [r0, #0]
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001424:	2310      	movs	r3, #16
 8001426:	6043      	str	r3, [r0, #4]
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8001428:	2300      	movs	r3, #0
 800142a:	6083      	str	r3, [r0, #8]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 800142c:	2280      	movs	r2, #128	; 0x80
 800142e:	60c2      	str	r2, [r0, #12]
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001430:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001434:	6102      	str	r2, [r0, #16]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001436:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800143a:	6142      	str	r2, [r0, #20]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_NORMAL;
 800143c:	6183      	str	r3, [r0, #24]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
 800143e:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 8001440:	f000 fe9e 	bl	8002180 <HAL_DMA_Init>
 8001444:	b9f8      	cbnz	r0, 8001486 <HAL_TIM_Base_MspInit+0xca>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 8001446:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <HAL_TIM_Base_MspInit+0x100>)
 8001448:	6323      	str	r3, [r4, #48]	; 0x30
 800144a:	625c      	str	r4, [r3, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 800144c:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 800144e:	6363      	str	r3, [r4, #52]	; 0x34
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8001450:	481c      	ldr	r0, [pc, #112]	; (80014c4 <HAL_TIM_Base_MspInit+0x108>)
 8001452:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <HAL_TIM_Base_MspInit+0x10c>)
 8001454:	6003      	str	r3, [r0, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001456:	2310      	movs	r3, #16
 8001458:	6043      	str	r3, [r0, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800145a:	2300      	movs	r3, #0
 800145c:	6083      	str	r3, [r0, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800145e:	2280      	movs	r2, #128	; 0x80
 8001460:	60c2      	str	r2, [r0, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001462:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001466:	6102      	str	r2, [r0, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001468:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800146c:	6142      	str	r2, [r0, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 800146e:	6183      	str	r3, [r0, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001470:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001472:	f000 fe85 	bl	8002180 <HAL_DMA_Init>
 8001476:	b948      	cbnz	r0, 800148c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001478:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <HAL_TIM_Base_MspInit+0x108>)
 800147a:	6263      	str	r3, [r4, #36]	; 0x24
 800147c:	625c      	str	r4, [r3, #36]	; 0x24
 800147e:	e7a6      	b.n	80013ce <HAL_TIM_Base_MspInit+0x12>
      Error_Handler();
 8001480:	f7ff fc20 	bl	8000cc4 <Error_Handler>
 8001484:	e7c8      	b.n	8001418 <HAL_TIM_Base_MspInit+0x5c>
      Error_Handler();
 8001486:	f7ff fc1d 	bl	8000cc4 <Error_Handler>
 800148a:	e7dc      	b.n	8001446 <HAL_TIM_Base_MspInit+0x8a>
      Error_Handler();
 800148c:	f7ff fc1a 	bl	8000cc4 <Error_Handler>
 8001490:	e7f2      	b.n	8001478 <HAL_TIM_Base_MspInit+0xbc>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001492:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001496:	69da      	ldr	r2, [r3, #28]
 8001498:	f042 0201 	orr.w	r2, r2, #1
 800149c:	61da      	str	r2, [r3, #28]
 800149e:	69db      	ldr	r3, [r3, #28]
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	9301      	str	r3, [sp, #4]
 80014a6:	9b01      	ldr	r3, [sp, #4]
}
 80014a8:	e791      	b.n	80013ce <HAL_TIM_Base_MspInit+0x12>
 80014aa:	bf00      	nop
 80014ac:	40012c00 	.word	0x40012c00
 80014b0:	40021000 	.word	0x40021000
 80014b4:	200004c8 	.word	0x200004c8
 80014b8:	4002006c 	.word	0x4002006c
 80014bc:	2000050c 	.word	0x2000050c
 80014c0:	40020044 	.word	0x40020044
 80014c4:	20000484 	.word	0x20000484
 80014c8:	4002001c 	.word	0x4002001c

080014cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014cc:	b500      	push	{lr}
 80014ce:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d0:	2300      	movs	r3, #0
 80014d2:	9302      	str	r3, [sp, #8]
 80014d4:	9303      	str	r3, [sp, #12]
 80014d6:	9304      	str	r3, [sp, #16]
 80014d8:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 80014da:	6802      	ldr	r2, [r0, #0]
 80014dc:	4b0d      	ldr	r3, [pc, #52]	; (8001514 <HAL_TIM_MspPostInit+0x48>)
 80014de:	429a      	cmp	r2, r3
 80014e0:	d002      	beq.n	80014e8 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80014e2:	b007      	add	sp, #28
 80014e4:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e8:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80014ec:	699a      	ldr	r2, [r3, #24]
 80014ee:	f042 0204 	orr.w	r2, r2, #4
 80014f2:	619a      	str	r2, [r3, #24]
 80014f4:	699b      	ldr	r3, [r3, #24]
 80014f6:	f003 0304 	and.w	r3, r3, #4
 80014fa:	9301      	str	r3, [sp, #4]
 80014fc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TX_Q_PWM_Pin|AUDIO_PWM_Pin|TX_Q_PWMA11_Pin;
 80014fe:	f44f 6350 	mov.w	r3, #3328	; 0xd00
 8001502:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001504:	2302      	movs	r3, #2
 8001506:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001508:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150a:	a902      	add	r1, sp, #8
 800150c:	4802      	ldr	r0, [pc, #8]	; (8001518 <HAL_TIM_MspPostInit+0x4c>)
 800150e:	f001 f921 	bl	8002754 <HAL_GPIO_Init>
}
 8001512:	e7e6      	b.n	80014e2 <HAL_TIM_MspPostInit+0x16>
 8001514:	40012c00 	.word	0x40012c00
 8001518:	40010800 	.word	0x40010800

0800151c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800151c:	b530      	push	{r4, r5, lr}
 800151e:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001520:	2300      	movs	r3, #0
 8001522:	9302      	str	r3, [sp, #8]
 8001524:	9303      	str	r3, [sp, #12]
 8001526:	9304      	str	r3, [sp, #16]
 8001528:	9305      	str	r3, [sp, #20]
  if(huart->Instance==USART1)
 800152a:	6802      	ldr	r2, [r0, #0]
 800152c:	4b1e      	ldr	r3, [pc, #120]	; (80015a8 <HAL_UART_MspInit+0x8c>)
 800152e:	429a      	cmp	r2, r3
 8001530:	d001      	beq.n	8001536 <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001532:	b007      	add	sp, #28
 8001534:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001536:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800153a:	699a      	ldr	r2, [r3, #24]
 800153c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001540:	619a      	str	r2, [r3, #24]
 8001542:	699a      	ldr	r2, [r3, #24]
 8001544:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001548:	9200      	str	r2, [sp, #0]
 800154a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800154c:	699a      	ldr	r2, [r3, #24]
 800154e:	f042 0208 	orr.w	r2, r2, #8
 8001552:	619a      	str	r2, [r3, #24]
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	f003 0308 	and.w	r3, r3, #8
 800155a:	9301      	str	r3, [sp, #4]
 800155c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800155e:	2340      	movs	r3, #64	; 0x40
 8001560:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001562:	2302      	movs	r3, #2
 8001564:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001566:	2303      	movs	r3, #3
 8001568:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156a:	4d10      	ldr	r5, [pc, #64]	; (80015ac <HAL_UART_MspInit+0x90>)
 800156c:	a902      	add	r1, sp, #8
 800156e:	4628      	mov	r0, r5
 8001570:	f001 f8f0 	bl	8002754 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001574:	2380      	movs	r3, #128	; 0x80
 8001576:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001578:	2400      	movs	r4, #0
 800157a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157e:	a902      	add	r1, sp, #8
 8001580:	4628      	mov	r0, r5
 8001582:	f001 f8e7 	bl	8002754 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001586:	4a0a      	ldr	r2, [pc, #40]	; (80015b0 <HAL_UART_MspInit+0x94>)
 8001588:	6853      	ldr	r3, [r2, #4]
 800158a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800158e:	f043 0304 	orr.w	r3, r3, #4
 8001592:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001594:	4622      	mov	r2, r4
 8001596:	4621      	mov	r1, r4
 8001598:	2025      	movs	r0, #37	; 0x25
 800159a:	f000 fd4d 	bl	8002038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800159e:	2025      	movs	r0, #37	; 0x25
 80015a0:	f000 fd82 	bl	80020a8 <HAL_NVIC_EnableIRQ>
}
 80015a4:	e7c5      	b.n	8001532 <HAL_UART_MspInit+0x16>
 80015a6:	bf00      	nop
 80015a8:	40013800 	.word	0x40013800
 80015ac:	40010c00 	.word	0x40010c00
 80015b0:	40010000 	.word	0x40010000

080015b4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015b4:	e7fe      	b.n	80015b4 <NMI_Handler>

080015b6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <HardFault_Handler>

080015b8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015b8:	e7fe      	b.n	80015b8 <MemManage_Handler>

080015ba <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ba:	e7fe      	b.n	80015ba <BusFault_Handler>

080015bc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015bc:	e7fe      	b.n	80015bc <UsageFault_Handler>

080015be <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015be:	4770      	bx	lr

080015c0 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015c0:	4770      	bx	lr

080015c2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c2:	4770      	bx	lr

080015c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015c4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015c6:	f000 f8ef 	bl	80017a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015ca:	bd08      	pop	{r3, pc}

080015cc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80015cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80015ce:	4802      	ldr	r0, [pc, #8]	; (80015d8 <DMA1_Channel1_IRQHandler+0xc>)
 80015d0:	f000 feb4 	bl	800233c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80015d4:	bd08      	pop	{r3, pc}
 80015d6:	bf00      	nop
 80015d8:	200003fc 	.word	0x200003fc

080015dc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80015dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 80015de:	4802      	ldr	r0, [pc, #8]	; (80015e8 <DMA1_Channel2_IRQHandler+0xc>)
 80015e0:	f000 feac 	bl	800233c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80015e4:	bd08      	pop	{r3, pc}
 80015e6:	bf00      	nop
 80015e8:	20000484 	.word	0x20000484

080015ec <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80015ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80015ee:	4802      	ldr	r0, [pc, #8]	; (80015f8 <DMA1_Channel3_IRQHandler+0xc>)
 80015f0:	f000 fea4 	bl	800233c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80015f4:	bd08      	pop	{r3, pc}
 80015f6:	bf00      	nop
 80015f8:	20000440 	.word	0x20000440

080015fc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80015fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch4_trig_com);
 80015fe:	4802      	ldr	r0, [pc, #8]	; (8001608 <DMA1_Channel4_IRQHandler+0xc>)
 8001600:	f000 fe9c 	bl	800233c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001604:	bd08      	pop	{r3, pc}
 8001606:	bf00      	nop
 8001608:	2000050c 	.word	0x2000050c

0800160c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800160c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 800160e:	4802      	ldr	r0, [pc, #8]	; (8001618 <DMA1_Channel6_IRQHandler+0xc>)
 8001610:	f000 fe94 	bl	800233c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001614:	bd08      	pop	{r3, pc}
 8001616:	bf00      	nop
 8001618:	200004c8 	.word	0x200004c8

0800161c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800161c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800161e:	4802      	ldr	r0, [pc, #8]	; (8001628 <USART1_IRQHandler+0xc>)
 8001620:	f003 f950 	bl	80048c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001624:	bd08      	pop	{r3, pc}
 8001626:	bf00      	nop
 8001628:	200006a0 	.word	0x200006a0

0800162c <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 800162c:	2001      	movs	r0, #1
 800162e:	4770      	bx	lr

08001630 <_kill>:

int _kill(int pid, int sig)
{
 8001630:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001632:	f005 f90f 	bl	8006854 <__errno>
 8001636:	2316      	movs	r3, #22
 8001638:	6003      	str	r3, [r0, #0]
	return -1;
}
 800163a:	f04f 30ff 	mov.w	r0, #4294967295
 800163e:	bd08      	pop	{r3, pc}

08001640 <_exit>:

void _exit (int status)
{
 8001640:	b508      	push	{r3, lr}
	_kill(status, -1);
 8001642:	f04f 31ff 	mov.w	r1, #4294967295
 8001646:	f7ff fff3 	bl	8001630 <_kill>
	while (1) {}		/* Make sure we hang here */
 800164a:	e7fe      	b.n	800164a <_exit+0xa>

0800164c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800164c:	b570      	push	{r4, r5, r6, lr}
 800164e:	460c      	mov	r4, r1
 8001650:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001652:	2500      	movs	r5, #0
 8001654:	e006      	b.n	8001664 <_read+0x18>
	{
		*ptr++ = __io_getchar();
 8001656:	f3af 8000 	nop.w
 800165a:	4621      	mov	r1, r4
 800165c:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001660:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 8001662:	460c      	mov	r4, r1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001664:	42b5      	cmp	r5, r6
 8001666:	dbf6      	blt.n	8001656 <_read+0xa>
	}

return len;
}
 8001668:	4630      	mov	r0, r6
 800166a:	bd70      	pop	{r4, r5, r6, pc}

0800166c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800166c:	b570      	push	{r4, r5, r6, lr}
 800166e:	460c      	mov	r4, r1
 8001670:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001672:	2500      	movs	r5, #0
 8001674:	e004      	b.n	8001680 <_write+0x14>
	{
		__io_putchar(*ptr++);
 8001676:	f814 0b01 	ldrb.w	r0, [r4], #1
 800167a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800167e:	3501      	adds	r5, #1
 8001680:	42b5      	cmp	r5, r6
 8001682:	dbf8      	blt.n	8001676 <_write+0xa>
	}
	return len;
}
 8001684:	4630      	mov	r0, r6
 8001686:	bd70      	pop	{r4, r5, r6, pc}

08001688 <_close>:

int _close(int file)
{
	return -1;
}
 8001688:	f04f 30ff 	mov.w	r0, #4294967295
 800168c:	4770      	bx	lr

0800168e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800168e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001692:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001694:	2000      	movs	r0, #0
 8001696:	4770      	bx	lr

08001698 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001698:	2001      	movs	r0, #1
 800169a:	4770      	bx	lr

0800169c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800169c:	2000      	movs	r0, #0
 800169e:	4770      	bx	lr

080016a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016a0:	b510      	push	{r4, lr}
 80016a2:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a4:	4a0c      	ldr	r2, [pc, #48]	; (80016d8 <_sbrk+0x38>)
 80016a6:	490d      	ldr	r1, [pc, #52]	; (80016dc <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a8:	480d      	ldr	r0, [pc, #52]	; (80016e0 <_sbrk+0x40>)
 80016aa:	6800      	ldr	r0, [r0, #0]
 80016ac:	b140      	cbz	r0, 80016c0 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ae:	480c      	ldr	r0, [pc, #48]	; (80016e0 <_sbrk+0x40>)
 80016b0:	6800      	ldr	r0, [r0, #0]
 80016b2:	4403      	add	r3, r0
 80016b4:	1a52      	subs	r2, r2, r1
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d806      	bhi.n	80016c8 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80016ba:	4a09      	ldr	r2, [pc, #36]	; (80016e0 <_sbrk+0x40>)
 80016bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80016be:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80016c0:	4807      	ldr	r0, [pc, #28]	; (80016e0 <_sbrk+0x40>)
 80016c2:	4c08      	ldr	r4, [pc, #32]	; (80016e4 <_sbrk+0x44>)
 80016c4:	6004      	str	r4, [r0, #0]
 80016c6:	e7f2      	b.n	80016ae <_sbrk+0xe>
    errno = ENOMEM;
 80016c8:	f005 f8c4 	bl	8006854 <__errno>
 80016cc:	230c      	movs	r3, #12
 80016ce:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80016d0:	f04f 30ff 	mov.w	r0, #4294967295
 80016d4:	e7f3      	b.n	80016be <_sbrk+0x1e>
 80016d6:	bf00      	nop
 80016d8:	20005000 	.word	0x20005000
 80016dc:	00000400 	.word	0x00000400
 80016e0:	200006e4 	.word	0x200006e4
 80016e4:	200028e0 	.word	0x200028e0

080016e8 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016e8:	4770      	bx	lr
	...

080016ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
     ldr r0, =_sdata
 80016ec:	480c      	ldr	r0, [pc, #48]	; (8001720 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016ee:	490d      	ldr	r1, [pc, #52]	; (8001724 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016f0:	4a0d      	ldr	r2, [pc, #52]	; (8001728 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016f4:	e002      	b.n	80016fc <LoopCopyDataInit>

080016f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016fa:	3304      	adds	r3, #4

080016fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001700:	d3f9      	bcc.n	80016f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001702:	4a0a      	ldr	r2, [pc, #40]	; (800172c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001704:	4c0a      	ldr	r4, [pc, #40]	; (8001730 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001706:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001708:	e001      	b.n	800170e <LoopFillZerobss>

0800170a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800170a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800170c:	3204      	adds	r2, #4

0800170e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800170e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001710:	d3fb      	bcc.n	800170a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001712:	f7ff ffe9 	bl	80016e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001716:	f005 f8a3 	bl	8006860 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800171a:	f7ff fcfa 	bl	8001112 <main>
  bx lr
 800171e:	4770      	bx	lr
     ldr r0, =_sdata
 8001720:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001724:	200003a4 	.word	0x200003a4
  ldr r2, =_sidata
 8001728:	08009c94 	.word	0x08009c94
  ldr r2, =_sbss
 800172c:	200003a8 	.word	0x200003a8
  ldr r4, =_ebss
 8001730:	200028e0 	.word	0x200028e0

08001734 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001734:	e7fe      	b.n	8001734 <ADC1_2_IRQHandler>
	...

08001738 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001738:	b510      	push	{r4, lr}
 800173a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800173c:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <HAL_InitTick+0x40>)
 800173e:	7818      	ldrb	r0, [r3, #0]
 8001740:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001744:	fbb3 f3f0 	udiv	r3, r3, r0
 8001748:	4a0c      	ldr	r2, [pc, #48]	; (800177c <HAL_InitTick+0x44>)
 800174a:	6810      	ldr	r0, [r2, #0]
 800174c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001750:	f000 fcb8 	bl	80020c4 <HAL_SYSTICK_Config>
 8001754:	b968      	cbnz	r0, 8001772 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001756:	2c0f      	cmp	r4, #15
 8001758:	d901      	bls.n	800175e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800175a:	2001      	movs	r0, #1
 800175c:	e00a      	b.n	8001774 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800175e:	2200      	movs	r2, #0
 8001760:	4621      	mov	r1, r4
 8001762:	f04f 30ff 	mov.w	r0, #4294967295
 8001766:	f000 fc67 	bl	8002038 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800176a:	4b05      	ldr	r3, [pc, #20]	; (8001780 <HAL_InitTick+0x48>)
 800176c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800176e:	2000      	movs	r0, #0
 8001770:	e000      	b.n	8001774 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001772:	2001      	movs	r0, #1
}
 8001774:	bd10      	pop	{r4, pc}
 8001776:	bf00      	nop
 8001778:	20000004 	.word	0x20000004
 800177c:	20000000 	.word	0x20000000
 8001780:	20000008 	.word	0x20000008

08001784 <HAL_Init>:
{
 8001784:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001786:	4a07      	ldr	r2, [pc, #28]	; (80017a4 <HAL_Init+0x20>)
 8001788:	6813      	ldr	r3, [r2, #0]
 800178a:	f043 0310 	orr.w	r3, r3, #16
 800178e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001790:	2003      	movs	r0, #3
 8001792:	f000 fc3f 	bl	8002014 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001796:	200f      	movs	r0, #15
 8001798:	f7ff ffce 	bl	8001738 <HAL_InitTick>
  HAL_MspInit();
 800179c:	f7ff fcd6 	bl	800114c <HAL_MspInit>
}
 80017a0:	2000      	movs	r0, #0
 80017a2:	bd08      	pop	{r3, pc}
 80017a4:	40022000 	.word	0x40022000

080017a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80017a8:	4a03      	ldr	r2, [pc, #12]	; (80017b8 <HAL_IncTick+0x10>)
 80017aa:	6811      	ldr	r1, [r2, #0]
 80017ac:	4b03      	ldr	r3, [pc, #12]	; (80017bc <HAL_IncTick+0x14>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	440b      	add	r3, r1
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	200006e8 	.word	0x200006e8
 80017bc:	20000004 	.word	0x20000004

080017c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80017c0:	4b01      	ldr	r3, [pc, #4]	; (80017c8 <HAL_GetTick+0x8>)
 80017c2:	6818      	ldr	r0, [r3, #0]
}
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	200006e8 	.word	0x200006e8

080017cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017cc:	b538      	push	{r3, r4, r5, lr}
 80017ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80017d0:	f7ff fff6 	bl	80017c0 <HAL_GetTick>
 80017d4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017d6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80017da:	d002      	beq.n	80017e2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80017dc:	4b04      	ldr	r3, [pc, #16]	; (80017f0 <HAL_Delay+0x24>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017e2:	f7ff ffed 	bl	80017c0 <HAL_GetTick>
 80017e6:	1b40      	subs	r0, r0, r5
 80017e8:	42a0      	cmp	r0, r4
 80017ea:	d3fa      	bcc.n	80017e2 <HAL_Delay+0x16>
  {
  }
}
 80017ec:	bd38      	pop	{r3, r4, r5, pc}
 80017ee:	bf00      	nop
 80017f0:	20000004 	.word	0x20000004

080017f4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80017f4:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017f6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80017f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017fa:	f012 0f50 	tst.w	r2, #80	; 0x50
 80017fe:	d11e      	bne.n	800183e <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001800:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001802:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001806:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	6892      	ldr	r2, [r2, #8]
 800180c:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001810:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001814:	d003      	beq.n	800181e <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001816:	4618      	mov	r0, r3
 8001818:	f003 fd1e 	bl	8005258 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800181c:	bd08      	pop	{r3, pc}
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800181e:	7b1a      	ldrb	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001820:	2a00      	cmp	r2, #0
 8001822:	d1f8      	bne.n	8001816 <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001824:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001826:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800182a:	629a      	str	r2, [r3, #40]	; 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800182c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800182e:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8001832:	d1f0      	bne.n	8001816 <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001834:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001836:	f042 0201 	orr.w	r2, r2, #1
 800183a:	629a      	str	r2, [r3, #40]	; 0x28
 800183c:	e7eb      	b.n	8001816 <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800183e:	6a1b      	ldr	r3, [r3, #32]
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	4798      	blx	r3
}
 8001844:	e7ea      	b.n	800181c <ADC_DMAConvCplt+0x28>

08001846 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001846:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001848:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800184a:	f003 fce7 	bl	800521c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800184e:	bd08      	pop	{r3, pc}

08001850 <HAL_ADC_ErrorCallback>:
}
 8001850:	4770      	bx	lr

08001852 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001852:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001854:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001856:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800185c:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800185e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001860:	f043 0304 	orr.w	r3, r3, #4
 8001864:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001866:	f7ff fff3 	bl	8001850 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800186a:	bd08      	pop	{r3, pc}

0800186c <HAL_ADC_ConfigChannel>:
{ 
 800186c:	b430      	push	{r4, r5}
 800186e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8001870:	2200      	movs	r2, #0
 8001872:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001874:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8001878:	2a01      	cmp	r2, #1
 800187a:	f000 8091 	beq.w	80019a0 <HAL_ADC_ConfigChannel+0x134>
 800187e:	4603      	mov	r3, r0
 8001880:	2201      	movs	r2, #1
 8001882:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8001886:	684a      	ldr	r2, [r1, #4]
 8001888:	2a06      	cmp	r2, #6
 800188a:	d82d      	bhi.n	80018e8 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800188c:	6804      	ldr	r4, [r0, #0]
 800188e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001890:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001894:	3a05      	subs	r2, #5
 8001896:	f04f 0c1f 	mov.w	ip, #31
 800189a:	fa0c fc02 	lsl.w	ip, ip, r2
 800189e:	ea20 000c 	bic.w	r0, r0, ip
 80018a2:	680d      	ldr	r5, [r1, #0]
 80018a4:	fa05 f202 	lsl.w	r2, r5, r2
 80018a8:	4302      	orrs	r2, r0
 80018aa:	6362      	str	r2, [r4, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80018ac:	680a      	ldr	r2, [r1, #0]
 80018ae:	2a09      	cmp	r2, #9
 80018b0:	d93a      	bls.n	8001928 <HAL_ADC_ConfigChannel+0xbc>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80018b2:	681c      	ldr	r4, [r3, #0]
 80018b4:	68e0      	ldr	r0, [r4, #12]
 80018b6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80018ba:	3a1e      	subs	r2, #30
 80018bc:	f04f 0c07 	mov.w	ip, #7
 80018c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80018c4:	ea20 000c 	bic.w	r0, r0, ip
 80018c8:	688d      	ldr	r5, [r1, #8]
 80018ca:	fa05 f202 	lsl.w	r2, r5, r2
 80018ce:	4302      	orrs	r2, r0
 80018d0:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80018d2:	680a      	ldr	r2, [r1, #0]
 80018d4:	3a10      	subs	r2, #16
 80018d6:	2a01      	cmp	r2, #1
 80018d8:	d936      	bls.n	8001948 <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018da:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 80018e2:	b002      	add	sp, #8
 80018e4:	bc30      	pop	{r4, r5}
 80018e6:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 80018e8:	2a0c      	cmp	r2, #12
 80018ea:	d80e      	bhi.n	800190a <HAL_ADC_ConfigChannel+0x9e>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80018ec:	6805      	ldr	r5, [r0, #0]
 80018ee:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80018f0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80018f4:	3a23      	subs	r2, #35	; 0x23
 80018f6:	241f      	movs	r4, #31
 80018f8:	4094      	lsls	r4, r2
 80018fa:	ea20 0004 	bic.w	r0, r0, r4
 80018fe:	680c      	ldr	r4, [r1, #0]
 8001900:	fa04 f202 	lsl.w	r2, r4, r2
 8001904:	4302      	orrs	r2, r0
 8001906:	632a      	str	r2, [r5, #48]	; 0x30
 8001908:	e7d0      	b.n	80018ac <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800190a:	6805      	ldr	r5, [r0, #0]
 800190c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800190e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001912:	3a41      	subs	r2, #65	; 0x41
 8001914:	241f      	movs	r4, #31
 8001916:	4094      	lsls	r4, r2
 8001918:	ea20 0004 	bic.w	r0, r0, r4
 800191c:	680c      	ldr	r4, [r1, #0]
 800191e:	fa04 f202 	lsl.w	r2, r4, r2
 8001922:	4302      	orrs	r2, r0
 8001924:	62ea      	str	r2, [r5, #44]	; 0x2c
 8001926:	e7c1      	b.n	80018ac <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001928:	681c      	ldr	r4, [r3, #0]
 800192a:	6920      	ldr	r0, [r4, #16]
 800192c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001930:	f04f 0c07 	mov.w	ip, #7
 8001934:	fa0c fc02 	lsl.w	ip, ip, r2
 8001938:	ea20 000c 	bic.w	r0, r0, ip
 800193c:	688d      	ldr	r5, [r1, #8]
 800193e:	fa05 f202 	lsl.w	r2, r5, r2
 8001942:	4302      	orrs	r2, r0
 8001944:	6122      	str	r2, [r4, #16]
 8001946:	e7c4      	b.n	80018d2 <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	4816      	ldr	r0, [pc, #88]	; (80019a4 <HAL_ADC_ConfigChannel+0x138>)
 800194c:	4282      	cmp	r2, r0
 800194e:	d005      	beq.n	800195c <HAL_ADC_ConfigChannel+0xf0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001950:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001952:	f042 0220 	orr.w	r2, r2, #32
 8001956:	629a      	str	r2, [r3, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8001958:	2001      	movs	r0, #1
 800195a:	e7bf      	b.n	80018dc <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800195c:	6890      	ldr	r0, [r2, #8]
 800195e:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8001962:	d11b      	bne.n	800199c <HAL_ADC_ConfigChannel+0x130>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001964:	6890      	ldr	r0, [r2, #8]
 8001966:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800196a:	6090      	str	r0, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800196c:	680a      	ldr	r2, [r1, #0]
 800196e:	2a10      	cmp	r2, #16
 8001970:	d001      	beq.n	8001976 <HAL_ADC_ConfigChannel+0x10a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001972:	2000      	movs	r0, #0
 8001974:	e7b2      	b.n	80018dc <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001976:	4a0c      	ldr	r2, [pc, #48]	; (80019a8 <HAL_ADC_ConfigChannel+0x13c>)
 8001978:	6812      	ldr	r2, [r2, #0]
 800197a:	490c      	ldr	r1, [pc, #48]	; (80019ac <HAL_ADC_ConfigChannel+0x140>)
 800197c:	fba1 1202 	umull	r1, r2, r1, r2
 8001980:	0c92      	lsrs	r2, r2, #18
 8001982:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001986:	0052      	lsls	r2, r2, #1
 8001988:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 800198a:	e002      	b.n	8001992 <HAL_ADC_ConfigChannel+0x126>
            wait_loop_index--;
 800198c:	9a01      	ldr	r2, [sp, #4]
 800198e:	3a01      	subs	r2, #1
 8001990:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001992:	9a01      	ldr	r2, [sp, #4]
 8001994:	2a00      	cmp	r2, #0
 8001996:	d1f9      	bne.n	800198c <HAL_ADC_ConfigChannel+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001998:	2000      	movs	r0, #0
 800199a:	e79f      	b.n	80018dc <HAL_ADC_ConfigChannel+0x70>
 800199c:	2000      	movs	r0, #0
 800199e:	e79d      	b.n	80018dc <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80019a0:	2002      	movs	r0, #2
 80019a2:	e79e      	b.n	80018e2 <HAL_ADC_ConfigChannel+0x76>
 80019a4:	40012400 	.word	0x40012400
 80019a8:	20000000 	.word	0x20000000
 80019ac:	431bde83 	.word	0x431bde83

080019b0 <ADC_Enable>:
{
 80019b0:	b530      	push	{r4, r5, lr}
 80019b2:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80019b8:	6803      	ldr	r3, [r0, #0]
 80019ba:	689a      	ldr	r2, [r3, #8]
 80019bc:	f012 0f01 	tst.w	r2, #1
 80019c0:	d133      	bne.n	8001a2a <ADC_Enable+0x7a>
 80019c2:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	f042 0201 	orr.w	r2, r2, #1
 80019ca:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80019cc:	4b18      	ldr	r3, [pc, #96]	; (8001a30 <ADC_Enable+0x80>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a18      	ldr	r2, [pc, #96]	; (8001a34 <ADC_Enable+0x84>)
 80019d2:	fba2 2303 	umull	r2, r3, r2, r3
 80019d6:	0c9b      	lsrs	r3, r3, #18
 80019d8:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80019da:	e002      	b.n	80019e2 <ADC_Enable+0x32>
      wait_loop_index--;
 80019dc:	9b01      	ldr	r3, [sp, #4]
 80019de:	3b01      	subs	r3, #1
 80019e0:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80019e2:	9b01      	ldr	r3, [sp, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f9      	bne.n	80019dc <ADC_Enable+0x2c>
    tickstart = HAL_GetTick();
 80019e8:	f7ff feea 	bl	80017c0 <HAL_GetTick>
 80019ec:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80019ee:	6823      	ldr	r3, [r4, #0]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f013 0f01 	tst.w	r3, #1
 80019f6:	d116      	bne.n	8001a26 <ADC_Enable+0x76>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80019f8:	f7ff fee2 	bl	80017c0 <HAL_GetTick>
 80019fc:	1b43      	subs	r3, r0, r5
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d9f5      	bls.n	80019ee <ADC_Enable+0x3e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001a02:	6823      	ldr	r3, [r4, #0]
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	f013 0f01 	tst.w	r3, #1
 8001a0a:	d1f0      	bne.n	80019ee <ADC_Enable+0x3e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a0c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a0e:	f043 0310 	orr.w	r3, r3, #16
 8001a12:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a14:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a16:	f043 0301 	orr.w	r3, r3, #1
 8001a1a:	62e3      	str	r3, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_ERROR;
 8001a22:	2001      	movs	r0, #1
 8001a24:	e002      	b.n	8001a2c <ADC_Enable+0x7c>
  return HAL_OK;
 8001a26:	2000      	movs	r0, #0
 8001a28:	e000      	b.n	8001a2c <ADC_Enable+0x7c>
 8001a2a:	2000      	movs	r0, #0
}
 8001a2c:	b003      	add	sp, #12
 8001a2e:	bd30      	pop	{r4, r5, pc}
 8001a30:	20000000 	.word	0x20000000
 8001a34:	431bde83 	.word	0x431bde83

08001a38 <HAL_ADC_Start_DMA>:
{
 8001a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a3a:	4604      	mov	r4, r0
 8001a3c:	460d      	mov	r5, r1
 8001a3e:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001a40:	6801      	ldr	r1, [r0, #0]
 8001a42:	4844      	ldr	r0, [pc, #272]	; (8001b54 <HAL_ADC_Start_DMA+0x11c>)
 8001a44:	4281      	cmp	r1, r0
 8001a46:	d059      	beq.n	8001afc <HAL_ADC_Start_DMA+0xc4>
 8001a48:	4b43      	ldr	r3, [pc, #268]	; (8001b58 <HAL_ADC_Start_DMA+0x120>)
 8001a4a:	4299      	cmp	r1, r3
 8001a4c:	d056      	beq.n	8001afc <HAL_ADC_Start_DMA+0xc4>
    __HAL_LOCK(hadc);
 8001a4e:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d07c      	beq.n	8001b50 <HAL_ADC_Start_DMA+0x118>
 8001a56:	2301      	movs	r3, #1
 8001a58:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8001a5c:	4620      	mov	r0, r4
 8001a5e:	f7ff ffa7 	bl	80019b0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001a62:	4607      	mov	r7, r0
 8001a64:	2800      	cmp	r0, #0
 8001a66:	d16e      	bne.n	8001b46 <HAL_ADC_Start_DMA+0x10e>
      ADC_STATE_CLR_SET(hadc->State,
 8001a68:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001a6a:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
 8001a6e:	f021 0101 	bic.w	r1, r1, #1
 8001a72:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001a76:	62a1      	str	r1, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001a78:	6822      	ldr	r2, [r4, #0]
 8001a7a:	4b37      	ldr	r3, [pc, #220]	; (8001b58 <HAL_ADC_Start_DMA+0x120>)
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d044      	beq.n	8001b0a <HAL_ADC_Start_DMA+0xd2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a80:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a82:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001a86:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a88:	6853      	ldr	r3, [r2, #4]
 8001a8a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001a8e:	d005      	beq.n	8001a9c <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a90:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a92:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a96:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a9a:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a9c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a9e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001aa2:	d048      	beq.n	8001b36 <HAL_ADC_Start_DMA+0xfe>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001aa4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001aa6:	f023 0306 	bic.w	r3, r3, #6
 8001aaa:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8001aac:	2300      	movs	r3, #0
 8001aae:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001ab2:	6a23      	ldr	r3, [r4, #32]
 8001ab4:	4a29      	ldr	r2, [pc, #164]	; (8001b5c <HAL_ADC_Start_DMA+0x124>)
 8001ab6:	629a      	str	r2, [r3, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ab8:	6a23      	ldr	r3, [r4, #32]
 8001aba:	4a29      	ldr	r2, [pc, #164]	; (8001b60 <HAL_ADC_Start_DMA+0x128>)
 8001abc:	62da      	str	r2, [r3, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001abe:	6a23      	ldr	r3, [r4, #32]
 8001ac0:	4a28      	ldr	r2, [pc, #160]	; (8001b64 <HAL_ADC_Start_DMA+0x12c>)
 8001ac2:	631a      	str	r2, [r3, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001ac4:	6823      	ldr	r3, [r4, #0]
 8001ac6:	f06f 0202 	mvn.w	r2, #2
 8001aca:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001acc:	6822      	ldr	r2, [r4, #0]
 8001ace:	6893      	ldr	r3, [r2, #8]
 8001ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ad4:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001ad6:	6821      	ldr	r1, [r4, #0]
 8001ad8:	4633      	mov	r3, r6
 8001ada:	462a      	mov	r2, r5
 8001adc:	314c      	adds	r1, #76	; 0x4c
 8001ade:	6a20      	ldr	r0, [r4, #32]
 8001ae0:	f000 fb84 	bl	80021ec <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001ae4:	6823      	ldr	r3, [r4, #0]
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001aec:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001af0:	d024      	beq.n	8001b3c <HAL_ADC_Start_DMA+0x104>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001af2:	689a      	ldr	r2, [r3, #8]
 8001af4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001af8:	609a      	str	r2, [r3, #8]
 8001afa:	e027      	b.n	8001b4c <HAL_ADC_Start_DMA+0x114>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001afc:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <HAL_ADC_Start_DMA+0x11c>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001b04:	d0a3      	beq.n	8001a4e <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 8001b06:	2701      	movs	r7, #1
 8001b08:	e020      	b.n	8001b4c <HAL_ADC_Start_DMA+0x114>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b0a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001b14:	d0b4      	beq.n	8001a80 <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b16:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b1c:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001b1e:	4b0d      	ldr	r3, [pc, #52]	; (8001b54 <HAL_ADC_Start_DMA+0x11c>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001b26:	d0b9      	beq.n	8001a9c <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b28:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b2a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b32:	62a3      	str	r3, [r4, #40]	; 0x28
 8001b34:	e7b2      	b.n	8001a9c <HAL_ADC_Start_DMA+0x64>
        ADC_CLEAR_ERRORCODE(hadc);
 8001b36:	2300      	movs	r3, #0
 8001b38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001b3a:	e7b7      	b.n	8001aac <HAL_ADC_Start_DMA+0x74>
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001b3c:	689a      	ldr	r2, [r3, #8]
 8001b3e:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	e002      	b.n	8001b4c <HAL_ADC_Start_DMA+0x114>
      __HAL_UNLOCK(hadc);
 8001b46:	2300      	movs	r3, #0
 8001b48:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8001b4c:	4638      	mov	r0, r7
 8001b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8001b50:	2702      	movs	r7, #2
 8001b52:	e7fb      	b.n	8001b4c <HAL_ADC_Start_DMA+0x114>
 8001b54:	40012400 	.word	0x40012400
 8001b58:	40012800 	.word	0x40012800
 8001b5c:	080017f5 	.word	0x080017f5
 8001b60:	08001847 	.word	0x08001847
 8001b64:	08001853 	.word	0x08001853

08001b68 <ADC_ConversionStop_Disable>:
{
 8001b68:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001b6a:	6803      	ldr	r3, [r0, #0]
 8001b6c:	689a      	ldr	r2, [r3, #8]
 8001b6e:	f012 0f01 	tst.w	r2, #1
 8001b72:	d101      	bne.n	8001b78 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8001b74:	2000      	movs	r0, #0
}
 8001b76:	bd38      	pop	{r3, r4, r5, pc}
 8001b78:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8001b7a:	689a      	ldr	r2, [r3, #8]
 8001b7c:	f022 0201 	bic.w	r2, r2, #1
 8001b80:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001b82:	f7ff fe1d 	bl	80017c0 <HAL_GetTick>
 8001b86:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b88:	6823      	ldr	r3, [r4, #0]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f013 0f01 	tst.w	r3, #1
 8001b90:	d013      	beq.n	8001bba <ADC_ConversionStop_Disable+0x52>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b92:	f7ff fe15 	bl	80017c0 <HAL_GetTick>
 8001b96:	1b43      	subs	r3, r0, r5
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d9f5      	bls.n	8001b88 <ADC_ConversionStop_Disable+0x20>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	f013 0f01 	tst.w	r3, #1
 8001ba4:	d0f0      	beq.n	8001b88 <ADC_ConversionStop_Disable+0x20>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ba6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001ba8:	f043 0310 	orr.w	r3, r3, #16
 8001bac:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 8001bb6:	2001      	movs	r0, #1
 8001bb8:	e7dd      	b.n	8001b76 <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 8001bba:	2000      	movs	r0, #0
 8001bbc:	e7db      	b.n	8001b76 <ADC_ConversionStop_Disable+0xe>
	...

08001bc0 <HAL_ADC_Init>:
  if(hadc == NULL)
 8001bc0:	2800      	cmp	r0, #0
 8001bc2:	d07b      	beq.n	8001cbc <HAL_ADC_Init+0xfc>
{
 8001bc4:	b570      	push	{r4, r5, r6, lr}
 8001bc6:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bc8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d04d      	beq.n	8001c6a <HAL_ADC_Init+0xaa>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001bce:	4620      	mov	r0, r4
 8001bd0:	f7ff ffca 	bl	8001b68 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001bd4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001bd6:	f013 0310 	ands.w	r3, r3, #16
 8001bda:	d169      	bne.n	8001cb0 <HAL_ADC_Init+0xf0>
 8001bdc:	2800      	cmp	r0, #0
 8001bde:	d167      	bne.n	8001cb0 <HAL_ADC_Init+0xf0>
    ADC_STATE_CLR_SET(hadc->State,
 8001be0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001be2:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8001be6:	f022 0202 	bic.w	r2, r2, #2
 8001bea:	f042 0202 	orr.w	r2, r2, #2
 8001bee:	62a2      	str	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001bf0:	6862      	ldr	r2, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001bf2:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001bf4:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001bf6:	7b21      	ldrb	r1, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001bf8:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001bfc:	68a5      	ldr	r5, [r4, #8]
 8001bfe:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8001c02:	d002      	beq.n	8001c0a <HAL_ADC_Init+0x4a>
 8001c04:	2d01      	cmp	r5, #1
 8001c06:	d036      	beq.n	8001c76 <HAL_ADC_Init+0xb6>
 8001c08:	461d      	mov	r5, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c0a:	7d26      	ldrb	r6, [r4, #20]
 8001c0c:	2e01      	cmp	r6, #1
 8001c0e:	d035      	beq.n	8001c7c <HAL_ADC_Init+0xbc>
      MODIFY_REG(hadc->Instance->CR1,
 8001c10:	6826      	ldr	r6, [r4, #0]
 8001c12:	6871      	ldr	r1, [r6, #4]
 8001c14:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8001c18:	4329      	orrs	r1, r5
 8001c1a:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001c1c:	6825      	ldr	r5, [r4, #0]
 8001c1e:	68ae      	ldr	r6, [r5, #8]
 8001c20:	4927      	ldr	r1, [pc, #156]	; (8001cc0 <HAL_ADC_Init+0x100>)
 8001c22:	4031      	ands	r1, r6
 8001c24:	4311      	orrs	r1, r2
 8001c26:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001c28:	68a1      	ldr	r1, [r4, #8]
 8001c2a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001c2e:	d001      	beq.n	8001c34 <HAL_ADC_Init+0x74>
 8001c30:	2901      	cmp	r1, #1
 8001c32:	d102      	bne.n	8001c3a <HAL_ADC_Init+0x7a>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001c34:	6923      	ldr	r3, [r4, #16]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001c3a:	6825      	ldr	r5, [r4, #0]
 8001c3c:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8001c3e:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 8001c42:	430b      	orrs	r3, r1
 8001c44:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c46:	6823      	ldr	r3, [r4, #0]
 8001c48:	6899      	ldr	r1, [r3, #8]
 8001c4a:	4b1e      	ldr	r3, [pc, #120]	; (8001cc4 <HAL_ADC_Init+0x104>)
 8001c4c:	400b      	ands	r3, r1
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d025      	beq.n	8001c9e <HAL_ADC_Init+0xde>
      ADC_STATE_CLR_SET(hadc->State,
 8001c52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001c54:	f023 0312 	bic.w	r3, r3, #18
 8001c58:	f043 0310 	orr.w	r3, r3, #16
 8001c5c:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c5e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 8001c66:	2001      	movs	r0, #1
 8001c68:	e027      	b.n	8001cba <HAL_ADC_Init+0xfa>
    ADC_CLEAR_ERRORCODE(hadc);
 8001c6a:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001c6c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8001c70:	f7ff fa8e 	bl	8001190 <HAL_ADC_MspInit>
 8001c74:	e7ab      	b.n	8001bce <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001c76:	f44f 7580 	mov.w	r5, #256	; 0x100
 8001c7a:	e7c6      	b.n	8001c0a <HAL_ADC_Init+0x4a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c7c:	b931      	cbnz	r1, 8001c8c <HAL_ADC_Init+0xcc>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001c7e:	69a1      	ldr	r1, [r4, #24]
 8001c80:	3901      	subs	r1, #1
 8001c82:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 8001c86:	f441 6500 	orr.w	r5, r1, #2048	; 0x800
 8001c8a:	e7c1      	b.n	8001c10 <HAL_ADC_Init+0x50>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c8c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001c8e:	f041 0120 	orr.w	r1, r1, #32
 8001c92:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c94:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001c96:	f041 0101 	orr.w	r1, r1, #1
 8001c9a:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001c9c:	e7b8      	b.n	8001c10 <HAL_ADC_Init+0x50>
      ADC_CLEAR_ERRORCODE(hadc);
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001ca2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001ca4:	f023 0303 	bic.w	r3, r3, #3
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	62a3      	str	r3, [r4, #40]	; 0x28
 8001cae:	e004      	b.n	8001cba <HAL_ADC_Init+0xfa>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cb0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001cb2:	f043 0310 	orr.w	r3, r3, #16
 8001cb6:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8001cb8:	2001      	movs	r0, #1
}
 8001cba:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001cbc:	2001      	movs	r0, #1
}
 8001cbe:	4770      	bx	lr
 8001cc0:	ffe1f7fd 	.word	0xffe1f7fd
 8001cc4:	ff1f0efe 	.word	0xff1f0efe

08001cc8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001cc8:	b570      	push	{r4, r5, r6, lr}
 8001cca:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cd0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d072      	beq.n	8001dbe <HAL_ADCEx_Calibration_Start+0xf6>
 8001cd8:	4604      	mov	r4, r0
 8001cda:	2301      	movs	r3, #1
 8001cdc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ce0:	f7ff ff42 	bl	8001b68 <ADC_ConversionStop_Disable>
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001ce4:	4605      	mov	r5, r0
 8001ce6:	b128      	cbz	r0, 8001cf4 <HAL_ADCEx_Calibration_Start+0x2c>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ce8:	2300      	movs	r3, #0
 8001cea:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8001cee:	4628      	mov	r0, r5
 8001cf0:	b002      	add	sp, #8
 8001cf2:	bd70      	pop	{r4, r5, r6, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8001cf4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001cf6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cfa:	f023 0302 	bic.w	r3, r3, #2
 8001cfe:	f043 0302 	orr.w	r3, r3, #2
 8001d02:	62a3      	str	r3, [r4, #40]	; 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001d04:	4b2f      	ldr	r3, [pc, #188]	; (8001dc4 <HAL_ADCEx_Calibration_Start+0xfc>)
 8001d06:	681e      	ldr	r6, [r3, #0]
 8001d08:	2002      	movs	r0, #2
 8001d0a:	f001 fadd 	bl	80032c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001d0e:	fbb6 f6f0 	udiv	r6, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001d12:	0076      	lsls	r6, r6, #1
    wait_loop_index = ((SystemCoreClock
 8001d14:	9601      	str	r6, [sp, #4]
    while(wait_loop_index != 0U)
 8001d16:	e002      	b.n	8001d1e <HAL_ADCEx_Calibration_Start+0x56>
      wait_loop_index--;
 8001d18:	9b01      	ldr	r3, [sp, #4]
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001d1e:	9b01      	ldr	r3, [sp, #4]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1f9      	bne.n	8001d18 <HAL_ADCEx_Calibration_Start+0x50>
    ADC_Enable(hadc);
 8001d24:	4620      	mov	r0, r4
 8001d26:	f7ff fe43 	bl	80019b0 <ADC_Enable>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001d2a:	6822      	ldr	r2, [r4, #0]
 8001d2c:	6893      	ldr	r3, [r2, #8]
 8001d2e:	f043 0308 	orr.w	r3, r3, #8
 8001d32:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 8001d34:	f7ff fd44 	bl	80017c0 <HAL_GetTick>
 8001d38:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001d3a:	6823      	ldr	r3, [r4, #0]
 8001d3c:	689a      	ldr	r2, [r3, #8]
 8001d3e:	f012 0f08 	tst.w	r2, #8
 8001d42:	d014      	beq.n	8001d6e <HAL_ADCEx_Calibration_Start+0xa6>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001d44:	f7ff fd3c 	bl	80017c0 <HAL_GetTick>
 8001d48:	1b80      	subs	r0, r0, r6
 8001d4a:	280a      	cmp	r0, #10
 8001d4c:	d9f5      	bls.n	8001d3a <HAL_ADCEx_Calibration_Start+0x72>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001d4e:	6823      	ldr	r3, [r4, #0]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f013 0f08 	tst.w	r3, #8
 8001d56:	d0f0      	beq.n	8001d3a <HAL_ADCEx_Calibration_Start+0x72>
          ADC_STATE_CLR_SET(hadc->State,
 8001d58:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d5a:	f023 0312 	bic.w	r3, r3, #18
 8001d5e:	f043 0310 	orr.w	r3, r3, #16
 8001d62:	62a3      	str	r3, [r4, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8001d64:	2300      	movs	r3, #0
 8001d66:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_ERROR;
 8001d6a:	2501      	movs	r5, #1
 8001d6c:	e7bf      	b.n	8001cee <HAL_ADCEx_Calibration_Start+0x26>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001d6e:	689a      	ldr	r2, [r3, #8]
 8001d70:	f042 0204 	orr.w	r2, r2, #4
 8001d74:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8001d76:	f7ff fd23 	bl	80017c0 <HAL_GetTick>
 8001d7a:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f013 0f04 	tst.w	r3, #4
 8001d84:	d014      	beq.n	8001db0 <HAL_ADCEx_Calibration_Start+0xe8>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001d86:	f7ff fd1b 	bl	80017c0 <HAL_GetTick>
 8001d8a:	1b80      	subs	r0, r0, r6
 8001d8c:	280a      	cmp	r0, #10
 8001d8e:	d9f5      	bls.n	8001d7c <HAL_ADCEx_Calibration_Start+0xb4>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001d90:	6823      	ldr	r3, [r4, #0]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f013 0f04 	tst.w	r3, #4
 8001d98:	d0f0      	beq.n	8001d7c <HAL_ADCEx_Calibration_Start+0xb4>
          ADC_STATE_CLR_SET(hadc->State,
 8001d9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d9c:	f023 0312 	bic.w	r3, r3, #18
 8001da0:	f043 0310 	orr.w	r3, r3, #16
 8001da4:	62a3      	str	r3, [r4, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8001da6:	2300      	movs	r3, #0
 8001da8:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_ERROR;
 8001dac:	2501      	movs	r5, #1
 8001dae:	e79e      	b.n	8001cee <HAL_ADCEx_Calibration_Start+0x26>
    ADC_STATE_CLR_SET(hadc->State,
 8001db0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001db2:	f023 0303 	bic.w	r3, r3, #3
 8001db6:	f043 0301 	orr.w	r3, r3, #1
 8001dba:	62a3      	str	r3, [r4, #40]	; 0x28
 8001dbc:	e794      	b.n	8001ce8 <HAL_ADCEx_Calibration_Start+0x20>
  __HAL_LOCK(hadc);
 8001dbe:	2502      	movs	r5, #2
 8001dc0:	e795      	b.n	8001cee <HAL_ADCEx_Calibration_Start+0x26>
 8001dc2:	bf00      	nop
 8001dc4:	20000000 	.word	0x20000000

08001dc8 <HAL_ADCEx_InjectedGetValue>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8001dc8:	2903      	cmp	r1, #3
 8001dca:	d009      	beq.n	8001de0 <HAL_ADCEx_InjectedGetValue+0x18>
 8001dcc:	2904      	cmp	r1, #4
 8001dce:	d004      	beq.n	8001dda <HAL_ADCEx_InjectedGetValue+0x12>
 8001dd0:	2902      	cmp	r1, #2
 8001dd2:	d008      	beq.n	8001de6 <HAL_ADCEx_InjectedGetValue+0x1e>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
      break;
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8001dd4:	6803      	ldr	r3, [r0, #0]
 8001dd6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
      break;
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
}
 8001dd8:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR4;
 8001dda:	6803      	ldr	r3, [r0, #0]
 8001ddc:	6c98      	ldr	r0, [r3, #72]	; 0x48
      break;
 8001dde:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR3;
 8001de0:	6803      	ldr	r3, [r0, #0]
 8001de2:	6c58      	ldr	r0, [r3, #68]	; 0x44
      break;
 8001de4:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR2;
 8001de6:	6803      	ldr	r3, [r0, #0]
 8001de8:	6c18      	ldr	r0, [r3, #64]	; 0x40
      break;
 8001dea:	4770      	bx	lr

08001dec <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8001dec:	b470      	push	{r4, r5, r6}
 8001dee:	b083      	sub	sp, #12
 8001df0:	4603      	mov	r3, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8001df2:	2200      	movs	r2, #0
 8001df4:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_SAMPLE_TIME(sConfigInjected->InjectedSamplingTime));
  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->AutoInjectedConv));
  assert_param(IS_ADC_EXTTRIGINJEC(sConfigInjected->ExternalTrigInjecConv));
  assert_param(IS_ADC_RANGE(sConfigInjected->InjectedOffset));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001df6:	6880      	ldr	r0, [r0, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001df8:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8001dfc:	2a01      	cmp	r2, #1
 8001dfe:	f000 8101 	beq.w	8002004 <HAL_ADCEx_InjectedConfigChannel+0x218>
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001e08:	2800      	cmp	r0, #0
 8001e0a:	d14e      	bne.n	8001eaa <HAL_ADCEx_InjectedConfigChannel+0xbe>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8001e0c:	684a      	ldr	r2, [r1, #4]
 8001e0e:	2a01      	cmp	r2, #1
 8001e10:	d041      	beq.n	8001e96 <HAL_ADCEx_InjectedConfigChannel+0xaa>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e14:	f042 0220 	orr.w	r2, r2, #32
 8001e18:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001e1a:	2001      	movs	r0, #1
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e1c:	681c      	ldr	r4, [r3, #0]
 8001e1e:	68a2      	ldr	r2, [r4, #8]
 8001e20:	f012 0f01 	tst.w	r2, #1
 8001e24:	d107      	bne.n	8001e36 <HAL_ADCEx_InjectedConfigChannel+0x4a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8001e26:	68a2      	ldr	r2, [r4, #8]
 8001e28:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8001e2c:	f022 0201 	bic.w	r2, r2, #1
 8001e30:	698d      	ldr	r5, [r1, #24]
 8001e32:	432a      	orrs	r2, r5
 8001e34:	60a2      	str	r2, [r4, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8001e36:	7d4a      	ldrb	r2, [r1, #21]
 8001e38:	2a01      	cmp	r2, #1
 8001e3a:	d061      	beq.n	8001f00 <HAL_ADCEx_InjectedConfigChannel+0x114>
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8001e3c:	7d0a      	ldrb	r2, [r1, #20]
 8001e3e:	2a01      	cmp	r2, #1
 8001e40:	d06e      	beq.n	8001f20 <HAL_ADCEx_InjectedConfigChannel+0x134>
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8001e42:	680a      	ldr	r2, [r1, #0]
 8001e44:	2a09      	cmp	r2, #9
 8001e46:	d979      	bls.n	8001f3c <HAL_ADCEx_InjectedConfigChannel+0x150>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8001e48:	681d      	ldr	r5, [r3, #0]
 8001e4a:	68ec      	ldr	r4, [r5, #12]
 8001e4c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001e50:	3a1e      	subs	r2, #30
 8001e52:	f04f 0c07 	mov.w	ip, #7
 8001e56:	fa0c fc02 	lsl.w	ip, ip, r2
 8001e5a:	ea24 040c 	bic.w	r4, r4, ip
 8001e5e:	688e      	ldr	r6, [r1, #8]
 8001e60:	fa06 f202 	lsl.w	r2, r6, r2
 8001e64:	4322      	orrs	r2, r4
 8001e66:	60ea      	str	r2, [r5, #12]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e68:	680a      	ldr	r2, [r1, #0]
 8001e6a:	3a10      	subs	r2, #16
 8001e6c:	2a01      	cmp	r2, #1
 8001e6e:	d975      	bls.n	8001f5c <HAL_ADCEx_InjectedConfigChannel+0x170>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8001e70:	684a      	ldr	r2, [r1, #4]
 8001e72:	2a02      	cmp	r2, #2
 8001e74:	f000 808b 	beq.w	8001f8e <HAL_ADCEx_InjectedConfigChannel+0x1a2>
 8001e78:	2a03      	cmp	r2, #3
 8001e7a:	f000 8092 	beq.w	8001fa2 <HAL_ADCEx_InjectedConfigChannel+0x1b6>
 8001e7e:	2a01      	cmp	r2, #1
 8001e80:	d072      	beq.n	8001f68 <HAL_ADCEx_InjectedConfigChannel+0x17c>
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8001e82:	681c      	ldr	r4, [r3, #0]
 8001e84:	6a22      	ldr	r2, [r4, #32]
 8001e86:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8001e8a:	f022 020f 	bic.w	r2, r2, #15
 8001e8e:	68cd      	ldr	r5, [r1, #12]
 8001e90:	432a      	orrs	r2, r5
 8001e92:	6222      	str	r2, [r4, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8001e94:	e071      	b.n	8001f7a <HAL_ADCEx_InjectedConfigChannel+0x18e>
      MODIFY_REG(hadc->Instance->JSQR                             ,
 8001e96:	6818      	ldr	r0, [r3, #0]
 8001e98:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8001e9a:	0d92      	lsrs	r2, r2, #22
 8001e9c:	0592      	lsls	r2, r2, #22
 8001e9e:	680c      	ldr	r4, [r1, #0]
 8001ea0:	ea42 32c4 	orr.w	r2, r2, r4, lsl #15
 8001ea4:	6382      	str	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	e7b8      	b.n	8001e1c <HAL_ADCEx_InjectedConfigChannel+0x30>
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8001eaa:	684a      	ldr	r2, [r1, #4]
 8001eac:	690c      	ldr	r4, [r1, #16]
 8001eae:	42a2      	cmp	r2, r4
 8001eb0:	d816      	bhi.n	8001ee0 <HAL_ADCEx_InjectedConfigChannel+0xf4>
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8001eb2:	681e      	ldr	r6, [r3, #0]
 8001eb4:	6bb5      	ldr	r5, [r6, #56]	; 0x38
 8001eb6:	1b12      	subs	r2, r2, r4
 8001eb8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001ebc:	f102 000f 	add.w	r0, r2, #15
 8001ec0:	221f      	movs	r2, #31
 8001ec2:	4082      	lsls	r2, r0
 8001ec4:	f442 1240 	orr.w	r2, r2, #3145728	; 0x300000
 8001ec8:	ea25 0502 	bic.w	r5, r5, r2
 8001ecc:	1e62      	subs	r2, r4, #1
 8001ece:	680c      	ldr	r4, [r1, #0]
 8001ed0:	fa04 f000 	lsl.w	r0, r4, r0
 8001ed4:	ea40 5202 	orr.w	r2, r0, r2, lsl #20
 8001ed8:	432a      	orrs	r2, r5
 8001eda:	63b2      	str	r2, [r6, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001edc:	2000      	movs	r0, #0
 8001ede:	e79d      	b.n	8001e1c <HAL_ADCEx_InjectedConfigChannel+0x30>
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 8001ee0:	681e      	ldr	r6, [r3, #0]
 8001ee2:	6bb5      	ldr	r5, [r6, #56]	; 0x38
 8001ee4:	1b12      	subs	r2, r2, r4
 8001ee6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001eea:	320f      	adds	r2, #15
 8001eec:	201f      	movs	r0, #31
 8001eee:	fa00 f202 	lsl.w	r2, r0, r2
 8001ef2:	f442 1240 	orr.w	r2, r2, #3145728	; 0x300000
 8001ef6:	ea25 0202 	bic.w	r2, r5, r2
 8001efa:	63b2      	str	r2, [r6, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001efc:	2000      	movs	r0, #0
 8001efe:	e78d      	b.n	8001e1c <HAL_ADCEx_InjectedConfigChannel+0x30>
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8001f00:	698c      	ldr	r4, [r1, #24]
 8001f02:	f5b4 4fe0 	cmp.w	r4, #28672	; 0x7000
 8001f06:	d005      	beq.n	8001f14 <HAL_ADCEx_InjectedConfigChannel+0x128>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f08:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001f0a:	f040 0020 	orr.w	r0, r0, #32
 8001f0e:	6298      	str	r0, [r3, #40]	; 0x28
        tmp_hal_status = HAL_ERROR;
 8001f10:	4610      	mov	r0, r2
 8001f12:	e793      	b.n	8001e3c <HAL_ADCEx_InjectedConfigChannel+0x50>
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8001f14:	681c      	ldr	r4, [r3, #0]
 8001f16:	6862      	ldr	r2, [r4, #4]
 8001f18:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001f1c:	6062      	str	r2, [r4, #4]
 8001f1e:	e78d      	b.n	8001e3c <HAL_ADCEx_InjectedConfigChannel+0x50>
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 8001f20:	7d4c      	ldrb	r4, [r1, #21]
 8001f22:	b92c      	cbnz	r4, 8001f30 <HAL_ADCEx_InjectedConfigChannel+0x144>
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8001f24:	681c      	ldr	r4, [r3, #0]
 8001f26:	6862      	ldr	r2, [r4, #4]
 8001f28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001f2c:	6062      	str	r2, [r4, #4]
 8001f2e:	e788      	b.n	8001e42 <HAL_ADCEx_InjectedConfigChannel+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f30:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001f32:	f040 0020 	orr.w	r0, r0, #32
 8001f36:	6298      	str	r0, [r3, #40]	; 0x28
        tmp_hal_status = HAL_ERROR;
 8001f38:	4610      	mov	r0, r2
 8001f3a:	e782      	b.n	8001e42 <HAL_ADCEx_InjectedConfigChannel+0x56>
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8001f3c:	681d      	ldr	r5, [r3, #0]
 8001f3e:	692c      	ldr	r4, [r5, #16]
 8001f40:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001f44:	f04f 0c07 	mov.w	ip, #7
 8001f48:	fa0c fc02 	lsl.w	ip, ip, r2
 8001f4c:	ea24 040c 	bic.w	r4, r4, ip
 8001f50:	688e      	ldr	r6, [r1, #8]
 8001f52:	fa06 f202 	lsl.w	r2, r6, r2
 8001f56:	4322      	orrs	r2, r4
 8001f58:	612a      	str	r2, [r5, #16]
 8001f5a:	e785      	b.n	8001e68 <HAL_ADCEx_InjectedConfigChannel+0x7c>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001f5c:	681c      	ldr	r4, [r3, #0]
 8001f5e:	68a2      	ldr	r2, [r4, #8]
 8001f60:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001f64:	60a2      	str	r2, [r4, #8]
 8001f66:	e783      	b.n	8001e70 <HAL_ADCEx_InjectedConfigChannel+0x84>
      MODIFY_REG(hadc->Instance->JOFR1,
 8001f68:	681c      	ldr	r4, [r3, #0]
 8001f6a:	6962      	ldr	r2, [r4, #20]
 8001f6c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8001f70:	f022 020f 	bic.w	r2, r2, #15
 8001f74:	68cd      	ldr	r5, [r1, #12]
 8001f76:	432a      	orrs	r2, r5
 8001f78:	6162      	str	r2, [r4, #20]
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f7a:	680a      	ldr	r2, [r1, #0]
 8001f7c:	3a10      	subs	r2, #16
 8001f7e:	2a01      	cmp	r2, #1
 8001f80:	d919      	bls.n	8001fb6 <HAL_ADCEx_InjectedConfigChannel+0x1ca>
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f82:	2200      	movs	r2, #0
 8001f84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8001f88:	b003      	add	sp, #12
 8001f8a:	bc70      	pop	{r4, r5, r6}
 8001f8c:	4770      	bx	lr
      MODIFY_REG(hadc->Instance->JOFR2,
 8001f8e:	681c      	ldr	r4, [r3, #0]
 8001f90:	69a2      	ldr	r2, [r4, #24]
 8001f92:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8001f96:	f022 020f 	bic.w	r2, r2, #15
 8001f9a:	68cd      	ldr	r5, [r1, #12]
 8001f9c:	432a      	orrs	r2, r5
 8001f9e:	61a2      	str	r2, [r4, #24]
      break;
 8001fa0:	e7eb      	b.n	8001f7a <HAL_ADCEx_InjectedConfigChannel+0x18e>
      MODIFY_REG(hadc->Instance->JOFR3,
 8001fa2:	681c      	ldr	r4, [r3, #0]
 8001fa4:	69e2      	ldr	r2, [r4, #28]
 8001fa6:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8001faa:	f022 020f 	bic.w	r2, r2, #15
 8001fae:	68cd      	ldr	r5, [r1, #12]
 8001fb0:	432a      	orrs	r2, r5
 8001fb2:	61e2      	str	r2, [r4, #28]
      break;
 8001fb4:	e7e1      	b.n	8001f7a <HAL_ADCEx_InjectedConfigChannel+0x18e>
    if (hadc->Instance == ADC1)
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	4c13      	ldr	r4, [pc, #76]	; (8002008 <HAL_ADCEx_InjectedConfigChannel+0x21c>)
 8001fba:	42a2      	cmp	r2, r4
 8001fbc:	d005      	beq.n	8001fca <HAL_ADCEx_InjectedConfigChannel+0x1de>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fbe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fc0:	f042 0220 	orr.w	r2, r2, #32
 8001fc4:	629a      	str	r2, [r3, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8001fc6:	2001      	movs	r0, #1
 8001fc8:	e7db      	b.n	8001f82 <HAL_ADCEx_InjectedConfigChannel+0x196>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001fca:	6894      	ldr	r4, [r2, #8]
 8001fcc:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
 8001fd0:	d1d7      	bne.n	8001f82 <HAL_ADCEx_InjectedConfigChannel+0x196>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001fd2:	6894      	ldr	r4, [r2, #8]
 8001fd4:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
 8001fd8:	6094      	str	r4, [r2, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8001fda:	680a      	ldr	r2, [r1, #0]
 8001fdc:	2a10      	cmp	r2, #16
 8001fde:	d1d0      	bne.n	8001f82 <HAL_ADCEx_InjectedConfigChannel+0x196>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fe0:	4a0a      	ldr	r2, [pc, #40]	; (800200c <HAL_ADCEx_InjectedConfigChannel+0x220>)
 8001fe2:	6812      	ldr	r2, [r2, #0]
 8001fe4:	490a      	ldr	r1, [pc, #40]	; (8002010 <HAL_ADCEx_InjectedConfigChannel+0x224>)
 8001fe6:	fba1 1202 	umull	r1, r2, r1, r2
 8001fea:	0c92      	lsrs	r2, r2, #18
 8001fec:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001ff0:	0052      	lsls	r2, r2, #1
 8001ff2:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001ff4:	e002      	b.n	8001ffc <HAL_ADCEx_InjectedConfigChannel+0x210>
            wait_loop_index--;
 8001ff6:	9a01      	ldr	r2, [sp, #4]
 8001ff8:	3a01      	subs	r2, #1
 8001ffa:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001ffc:	9a01      	ldr	r2, [sp, #4]
 8001ffe:	2a00      	cmp	r2, #0
 8002000:	d1f9      	bne.n	8001ff6 <HAL_ADCEx_InjectedConfigChannel+0x20a>
 8002002:	e7be      	b.n	8001f82 <HAL_ADCEx_InjectedConfigChannel+0x196>
  __HAL_LOCK(hadc);
 8002004:	2002      	movs	r0, #2
 8002006:	e7bf      	b.n	8001f88 <HAL_ADCEx_InjectedConfigChannel+0x19c>
 8002008:	40012400 	.word	0x40012400
 800200c:	20000000 	.word	0x20000000
 8002010:	431bde83 	.word	0x431bde83

08002014 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002014:	4a07      	ldr	r2, [pc, #28]	; (8002034 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002016:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002018:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800201c:	041b      	lsls	r3, r3, #16
 800201e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002020:	0200      	lsls	r0, r0, #8
 8002022:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002026:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002028:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800202c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002030:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002032:	4770      	bx	lr
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002038:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800203a:	4b19      	ldr	r3, [pc, #100]	; (80020a0 <HAL_NVIC_SetPriority+0x68>)
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002042:	f1c3 0c07 	rsb	ip, r3, #7
 8002046:	f1bc 0f04 	cmp.w	ip, #4
 800204a:	bf28      	it	cs
 800204c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002050:	f103 0e04 	add.w	lr, r3, #4
 8002054:	f1be 0f06 	cmp.w	lr, #6
 8002058:	d918      	bls.n	800208c <HAL_NVIC_SetPriority+0x54>
 800205a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800205c:	f04f 3eff 	mov.w	lr, #4294967295
 8002060:	fa0e fc0c 	lsl.w	ip, lr, ip
 8002064:	ea21 010c 	bic.w	r1, r1, ip
 8002068:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800206a:	fa0e f303 	lsl.w	r3, lr, r3
 800206e:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002072:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8002074:	2800      	cmp	r0, #0
 8002076:	db0b      	blt.n	8002090 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002078:	0109      	lsls	r1, r1, #4
 800207a:	b2c9      	uxtb	r1, r1
 800207c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002080:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002084:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002088:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800208c:	2300      	movs	r3, #0
 800208e:	e7e5      	b.n	800205c <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002090:	f000 000f 	and.w	r0, r0, #15
 8002094:	0109      	lsls	r1, r1, #4
 8002096:	b2c9      	uxtb	r1, r1
 8002098:	4b02      	ldr	r3, [pc, #8]	; (80020a4 <HAL_NVIC_SetPriority+0x6c>)
 800209a:	5419      	strb	r1, [r3, r0]
 800209c:	e7f4      	b.n	8002088 <HAL_NVIC_SetPriority+0x50>
 800209e:	bf00      	nop
 80020a0:	e000ed00 	.word	0xe000ed00
 80020a4:	e000ed14 	.word	0xe000ed14

080020a8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80020a8:	2800      	cmp	r0, #0
 80020aa:	db07      	blt.n	80020bc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ac:	f000 021f 	and.w	r2, r0, #31
 80020b0:	0940      	lsrs	r0, r0, #5
 80020b2:	2301      	movs	r3, #1
 80020b4:	4093      	lsls	r3, r2
 80020b6:	4a02      	ldr	r2, [pc, #8]	; (80020c0 <HAL_NVIC_EnableIRQ+0x18>)
 80020b8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	e000e100 	.word	0xe000e100

080020c4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c4:	3801      	subs	r0, #1
 80020c6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80020ca:	d20b      	bcs.n	80020e4 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020cc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80020d0:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d2:	4a05      	ldr	r2, [pc, #20]	; (80020e8 <HAL_SYSTICK_Config+0x24>)
 80020d4:	21f0      	movs	r1, #240	; 0xf0
 80020d6:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020da:	2000      	movs	r0, #0
 80020dc:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020de:	2207      	movs	r2, #7
 80020e0:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020e2:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80020e4:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80020e6:	4770      	bx	lr
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80020ec:	b158      	cbz	r0, 8002106 <HAL_CRC_Init+0x1a>
{
 80020ee:	b510      	push	{r4, lr}
 80020f0:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80020f2:	7943      	ldrb	r3, [r0, #5]
 80020f4:	b11b      	cbz	r3, 80020fe <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80020f6:	2301      	movs	r3, #1
 80020f8:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 80020fa:	2000      	movs	r0, #0
}
 80020fc:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 80020fe:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 8002100:	f7ff f896 	bl	8001230 <HAL_CRC_MspInit>
 8002104:	e7f7      	b.n	80020f6 <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 8002106:	2001      	movs	r0, #1
}
 8002108:	4770      	bx	lr

0800210a <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800210a:	4684      	mov	ip, r0
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800210c:	2302      	movs	r3, #2
 800210e:	7143      	strb	r3, [r0, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8002110:	6800      	ldr	r0, [r0, #0]
 8002112:	6883      	ldr	r3, [r0, #8]
 8002114:	f043 0301 	orr.w	r3, r3, #1
 8002118:	6083      	str	r3, [r0, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 800211a:	2300      	movs	r3, #0
 800211c:	4293      	cmp	r3, r2
 800211e:	d211      	bcs.n	8002144 <HAL_CRC_Calculate+0x3a>
{
 8002120:	b500      	push	{lr}
  {
    hcrc->Instance->DR = pBuffer[index];
 8002122:	f8dc 0000 	ldr.w	r0, [ip]
 8002126:	f851 e023 	ldr.w	lr, [r1, r3, lsl #2]
 800212a:	f8c0 e000 	str.w	lr, [r0]
  for (index = 0U; index < BufferLength; index++)
 800212e:	3301      	adds	r3, #1
 8002130:	4293      	cmp	r3, r2
 8002132:	d3f6      	bcc.n	8002122 <HAL_CRC_Calculate+0x18>
  }
  temp = hcrc->Instance->DR;
 8002134:	f8dc 3000 	ldr.w	r3, [ip]
 8002138:	6818      	ldr	r0, [r3, #0]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800213a:	2301      	movs	r3, #1
 800213c:	f88c 3005 	strb.w	r3, [ip, #5]

  /* Return the CRC computed value */
  return temp;
}
 8002140:	f85d fb04 	ldr.w	pc, [sp], #4
  temp = hcrc->Instance->DR;
 8002144:	f8dc 3000 	ldr.w	r3, [ip]
 8002148:	6818      	ldr	r0, [r3, #0]
  hcrc->State = HAL_CRC_STATE_READY;
 800214a:	2301      	movs	r3, #1
 800214c:	f88c 3005 	strb.w	r3, [ip, #5]
}
 8002150:	4770      	bx	lr

08002152 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002152:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002154:	2401      	movs	r4, #1
 8002156:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8002158:	40ac      	lsls	r4, r5
 800215a:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 800215c:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800215e:	6804      	ldr	r4, [r0, #0]
 8002160:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002162:	6843      	ldr	r3, [r0, #4]
 8002164:	2b10      	cmp	r3, #16
 8002166:	d005      	beq.n	8002174 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002168:	6803      	ldr	r3, [r0, #0]
 800216a:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800216c:	6803      	ldr	r3, [r0, #0]
 800216e:	60da      	str	r2, [r3, #12]
  }
}
 8002170:	bc30      	pop	{r4, r5}
 8002172:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8002174:	6803      	ldr	r3, [r0, #0]
 8002176:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002178:	6803      	ldr	r3, [r0, #0]
 800217a:	60d9      	str	r1, [r3, #12]
 800217c:	e7f8      	b.n	8002170 <DMA_SetConfig+0x1e>
	...

08002180 <HAL_DMA_Init>:
  if(hdma == NULL)
 8002180:	b360      	cbz	r0, 80021dc <HAL_DMA_Init+0x5c>
{
 8002182:	b410      	push	{r4}
 8002184:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002186:	6801      	ldr	r1, [r0, #0]
 8002188:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <HAL_DMA_Init+0x60>)
 800218a:	440b      	add	r3, r1
 800218c:	4815      	ldr	r0, [pc, #84]	; (80021e4 <HAL_DMA_Init+0x64>)
 800218e:	fba0 0303 	umull	r0, r3, r0, r3
 8002192:	091b      	lsrs	r3, r3, #4
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002198:	4b13      	ldr	r3, [pc, #76]	; (80021e8 <HAL_DMA_Init+0x68>)
 800219a:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 800219c:	2302      	movs	r3, #2
 800219e:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 80021a2:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021a4:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 80021a8:	f020 0030 	bic.w	r0, r0, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 80021ac:	6853      	ldr	r3, [r2, #4]
 80021ae:	6894      	ldr	r4, [r2, #8]
 80021b0:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021b2:	68d4      	ldr	r4, [r2, #12]
 80021b4:	4323      	orrs	r3, r4
 80021b6:	6914      	ldr	r4, [r2, #16]
 80021b8:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021ba:	6954      	ldr	r4, [r2, #20]
 80021bc:	4323      	orrs	r3, r4
 80021be:	6994      	ldr	r4, [r2, #24]
 80021c0:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80021c2:	69d4      	ldr	r4, [r2, #28]
 80021c4:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80021c6:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 80021c8:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021ca:	2000      	movs	r0, #0
 80021cc:	6390      	str	r0, [r2, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80021ce:	2301      	movs	r3, #1
 80021d0:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 80021d4:	f882 0020 	strb.w	r0, [r2, #32]
}
 80021d8:	bc10      	pop	{r4}
 80021da:	4770      	bx	lr
    return HAL_ERROR;
 80021dc:	2001      	movs	r0, #1
}
 80021de:	4770      	bx	lr
 80021e0:	bffdfff8 	.word	0xbffdfff8
 80021e4:	cccccccd 	.word	0xcccccccd
 80021e8:	40020000 	.word	0x40020000

080021ec <HAL_DMA_Start_IT>:
{
 80021ec:	b538      	push	{r3, r4, r5, lr}
 80021ee:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80021f0:	f890 0020 	ldrb.w	r0, [r0, #32]
 80021f4:	2801      	cmp	r0, #1
 80021f6:	d031      	beq.n	800225c <HAL_DMA_Start_IT+0x70>
 80021f8:	2001      	movs	r0, #1
 80021fa:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80021fe:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
 8002202:	2801      	cmp	r0, #1
 8002204:	d004      	beq.n	8002210 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8002206:	2300      	movs	r3, #0
 8002208:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 800220c:	2002      	movs	r0, #2
}
 800220e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8002210:	2002      	movs	r0, #2
 8002212:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002216:	2000      	movs	r0, #0
 8002218:	63a0      	str	r0, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 800221a:	6825      	ldr	r5, [r4, #0]
 800221c:	6828      	ldr	r0, [r5, #0]
 800221e:	f020 0001 	bic.w	r0, r0, #1
 8002222:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002224:	4620      	mov	r0, r4
 8002226:	f7ff ff94 	bl	8002152 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 800222a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800222c:	b15b      	cbz	r3, 8002246 <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800222e:	6822      	ldr	r2, [r4, #0]
 8002230:	6813      	ldr	r3, [r2, #0]
 8002232:	f043 030e 	orr.w	r3, r3, #14
 8002236:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8002238:	6822      	ldr	r2, [r4, #0]
 800223a:	6813      	ldr	r3, [r2, #0]
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002242:	2000      	movs	r0, #0
 8002244:	e7e3      	b.n	800220e <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002246:	6822      	ldr	r2, [r4, #0]
 8002248:	6813      	ldr	r3, [r2, #0]
 800224a:	f023 0304 	bic.w	r3, r3, #4
 800224e:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002250:	6822      	ldr	r2, [r4, #0]
 8002252:	6813      	ldr	r3, [r2, #0]
 8002254:	f043 030a 	orr.w	r3, r3, #10
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	e7ed      	b.n	8002238 <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 800225c:	2002      	movs	r0, #2
 800225e:	e7d6      	b.n	800220e <HAL_DMA_Start_IT+0x22>

08002260 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002260:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002264:	2b02      	cmp	r3, #2
 8002266:	d006      	beq.n	8002276 <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002268:	2304      	movs	r3, #4
 800226a:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 800226c:	2300      	movs	r3, #0
 800226e:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8002272:	2001      	movs	r0, #1
 8002274:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002276:	6802      	ldr	r2, [r0, #0]
 8002278:	6813      	ldr	r3, [r2, #0]
 800227a:	f023 030e 	bic.w	r3, r3, #14
 800227e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002280:	6802      	ldr	r2, [r0, #0]
 8002282:	6813      	ldr	r3, [r2, #0]
 8002284:	f023 0301 	bic.w	r3, r3, #1
 8002288:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800228a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800228c:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800228e:	2201      	movs	r2, #1
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	604b      	str	r3, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8002296:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 800229a:	2300      	movs	r3, #0
 800229c:	f880 3020 	strb.w	r3, [r0, #32]
  return status; 
 80022a0:	4618      	mov	r0, r3
}
 80022a2:	4770      	bx	lr

080022a4 <HAL_DMA_Abort_IT>:
{  
 80022a4:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80022a6:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d003      	beq.n	80022b6 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022ae:	2304      	movs	r3, #4
 80022b0:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80022b2:	2001      	movs	r0, #1
}
 80022b4:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022b6:	6802      	ldr	r2, [r0, #0]
 80022b8:	6813      	ldr	r3, [r2, #0]
 80022ba:	f023 030e 	bic.w	r3, r3, #14
 80022be:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80022c0:	6802      	ldr	r2, [r0, #0]
 80022c2:	6813      	ldr	r3, [r2, #0]
 80022c4:	f023 0301 	bic.w	r3, r3, #1
 80022c8:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80022ca:	6803      	ldr	r3, [r0, #0]
 80022cc:	4a19      	ldr	r2, [pc, #100]	; (8002334 <HAL_DMA_Abort_IT+0x90>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d014      	beq.n	80022fc <HAL_DMA_Abort_IT+0x58>
 80022d2:	3214      	adds	r2, #20
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d01f      	beq.n	8002318 <HAL_DMA_Abort_IT+0x74>
 80022d8:	3214      	adds	r2, #20
 80022da:	4293      	cmp	r3, r2
 80022dc:	d01e      	beq.n	800231c <HAL_DMA_Abort_IT+0x78>
 80022de:	3214      	adds	r2, #20
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d01e      	beq.n	8002322 <HAL_DMA_Abort_IT+0x7e>
 80022e4:	3214      	adds	r2, #20
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d01e      	beq.n	8002328 <HAL_DMA_Abort_IT+0x84>
 80022ea:	3214      	adds	r2, #20
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d002      	beq.n	80022f6 <HAL_DMA_Abort_IT+0x52>
 80022f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80022f4:	e003      	b.n	80022fe <HAL_DMA_Abort_IT+0x5a>
 80022f6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80022fa:	e000      	b.n	80022fe <HAL_DMA_Abort_IT+0x5a>
 80022fc:	2201      	movs	r2, #1
 80022fe:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <HAL_DMA_Abort_IT+0x94>)
 8002300:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002302:	2301      	movs	r3, #1
 8002304:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002308:	2300      	movs	r3, #0
 800230a:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800230e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002310:	b16b      	cbz	r3, 800232e <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 8002312:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8002314:	2000      	movs	r0, #0
 8002316:	e7cd      	b.n	80022b4 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002318:	2210      	movs	r2, #16
 800231a:	e7f0      	b.n	80022fe <HAL_DMA_Abort_IT+0x5a>
 800231c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002320:	e7ed      	b.n	80022fe <HAL_DMA_Abort_IT+0x5a>
 8002322:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002326:	e7ea      	b.n	80022fe <HAL_DMA_Abort_IT+0x5a>
 8002328:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800232c:	e7e7      	b.n	80022fe <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 800232e:	2000      	movs	r0, #0
 8002330:	e7c0      	b.n	80022b4 <HAL_DMA_Abort_IT+0x10>
 8002332:	bf00      	nop
 8002334:	40020008 	.word	0x40020008
 8002338:	40020000 	.word	0x40020000

0800233c <HAL_DMA_IRQHandler>:
{
 800233c:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800233e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002340:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002342:	6804      	ldr	r4, [r0, #0]
 8002344:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002346:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002348:	2304      	movs	r3, #4
 800234a:	408b      	lsls	r3, r1
 800234c:	4213      	tst	r3, r2
 800234e:	d035      	beq.n	80023bc <HAL_DMA_IRQHandler+0x80>
 8002350:	f015 0f04 	tst.w	r5, #4
 8002354:	d032      	beq.n	80023bc <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002356:	6823      	ldr	r3, [r4, #0]
 8002358:	f013 0f20 	tst.w	r3, #32
 800235c:	d103      	bne.n	8002366 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800235e:	6823      	ldr	r3, [r4, #0]
 8002360:	f023 0304 	bic.w	r3, r3, #4
 8002364:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002366:	6803      	ldr	r3, [r0, #0]
 8002368:	4a43      	ldr	r2, [pc, #268]	; (8002478 <HAL_DMA_IRQHandler+0x13c>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d014      	beq.n	8002398 <HAL_DMA_IRQHandler+0x5c>
 800236e:	3214      	adds	r2, #20
 8002370:	4293      	cmp	r3, r2
 8002372:	d018      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x6a>
 8002374:	3214      	adds	r2, #20
 8002376:	4293      	cmp	r3, r2
 8002378:	d017      	beq.n	80023aa <HAL_DMA_IRQHandler+0x6e>
 800237a:	3214      	adds	r2, #20
 800237c:	4293      	cmp	r3, r2
 800237e:	d017      	beq.n	80023b0 <HAL_DMA_IRQHandler+0x74>
 8002380:	3214      	adds	r2, #20
 8002382:	4293      	cmp	r3, r2
 8002384:	d017      	beq.n	80023b6 <HAL_DMA_IRQHandler+0x7a>
 8002386:	3214      	adds	r2, #20
 8002388:	4293      	cmp	r3, r2
 800238a:	d002      	beq.n	8002392 <HAL_DMA_IRQHandler+0x56>
 800238c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002390:	e003      	b.n	800239a <HAL_DMA_IRQHandler+0x5e>
 8002392:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002396:	e000      	b.n	800239a <HAL_DMA_IRQHandler+0x5e>
 8002398:	2204      	movs	r2, #4
 800239a:	4b38      	ldr	r3, [pc, #224]	; (800247c <HAL_DMA_IRQHandler+0x140>)
 800239c:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800239e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80023a0:	b103      	cbz	r3, 80023a4 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 80023a2:	4798      	blx	r3
}
 80023a4:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80023a6:	2240      	movs	r2, #64	; 0x40
 80023a8:	e7f7      	b.n	800239a <HAL_DMA_IRQHandler+0x5e>
 80023aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023ae:	e7f4      	b.n	800239a <HAL_DMA_IRQHandler+0x5e>
 80023b0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023b4:	e7f1      	b.n	800239a <HAL_DMA_IRQHandler+0x5e>
 80023b6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80023ba:	e7ee      	b.n	800239a <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80023bc:	2302      	movs	r3, #2
 80023be:	408b      	lsls	r3, r1
 80023c0:	4213      	tst	r3, r2
 80023c2:	d03c      	beq.n	800243e <HAL_DMA_IRQHandler+0x102>
 80023c4:	f015 0f02 	tst.w	r5, #2
 80023c8:	d039      	beq.n	800243e <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023ca:	6823      	ldr	r3, [r4, #0]
 80023cc:	f013 0f20 	tst.w	r3, #32
 80023d0:	d106      	bne.n	80023e0 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80023d2:	6823      	ldr	r3, [r4, #0]
 80023d4:	f023 030a 	bic.w	r3, r3, #10
 80023d8:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80023da:	2301      	movs	r3, #1
 80023dc:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80023e0:	6803      	ldr	r3, [r0, #0]
 80023e2:	4a25      	ldr	r2, [pc, #148]	; (8002478 <HAL_DMA_IRQHandler+0x13c>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d014      	beq.n	8002412 <HAL_DMA_IRQHandler+0xd6>
 80023e8:	3214      	adds	r2, #20
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d01c      	beq.n	8002428 <HAL_DMA_IRQHandler+0xec>
 80023ee:	3214      	adds	r2, #20
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d01b      	beq.n	800242c <HAL_DMA_IRQHandler+0xf0>
 80023f4:	3214      	adds	r2, #20
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d01b      	beq.n	8002432 <HAL_DMA_IRQHandler+0xf6>
 80023fa:	3214      	adds	r2, #20
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d01b      	beq.n	8002438 <HAL_DMA_IRQHandler+0xfc>
 8002400:	3214      	adds	r2, #20
 8002402:	4293      	cmp	r3, r2
 8002404:	d002      	beq.n	800240c <HAL_DMA_IRQHandler+0xd0>
 8002406:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800240a:	e003      	b.n	8002414 <HAL_DMA_IRQHandler+0xd8>
 800240c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002410:	e000      	b.n	8002414 <HAL_DMA_IRQHandler+0xd8>
 8002412:	2202      	movs	r2, #2
 8002414:	4b19      	ldr	r3, [pc, #100]	; (800247c <HAL_DMA_IRQHandler+0x140>)
 8002416:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 8002418:	2300      	movs	r3, #0
 800241a:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 800241e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002420:	2b00      	cmp	r3, #0
 8002422:	d0bf      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 8002424:	4798      	blx	r3
 8002426:	e7bd      	b.n	80023a4 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002428:	2220      	movs	r2, #32
 800242a:	e7f3      	b.n	8002414 <HAL_DMA_IRQHandler+0xd8>
 800242c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002430:	e7f0      	b.n	8002414 <HAL_DMA_IRQHandler+0xd8>
 8002432:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002436:	e7ed      	b.n	8002414 <HAL_DMA_IRQHandler+0xd8>
 8002438:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800243c:	e7ea      	b.n	8002414 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800243e:	2308      	movs	r3, #8
 8002440:	fa03 f101 	lsl.w	r1, r3, r1
 8002444:	4211      	tst	r1, r2
 8002446:	d0ad      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x68>
 8002448:	f015 0f08 	tst.w	r5, #8
 800244c:	d0aa      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800244e:	6823      	ldr	r3, [r4, #0]
 8002450:	f023 030e 	bic.w	r3, r3, #14
 8002454:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002456:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002458:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800245a:	2301      	movs	r3, #1
 800245c:	fa03 f202 	lsl.w	r2, r3, r2
 8002460:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002462:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002464:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002468:	2300      	movs	r3, #0
 800246a:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800246e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002470:	2b00      	cmp	r3, #0
 8002472:	d097      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 8002474:	4798      	blx	r3
  return;
 8002476:	e795      	b.n	80023a4 <HAL_DMA_IRQHandler+0x68>
 8002478:	40020008 	.word	0x40020008
 800247c:	40020000 	.word	0x40020000

08002480 <FLASH_Program_HalfWord>:
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002480:	4b04      	ldr	r3, [pc, #16]	; (8002494 <FLASH_Program_HalfWord+0x14>)
 8002482:	2200      	movs	r2, #0
 8002484:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002486:	4a04      	ldr	r2, [pc, #16]	; (8002498 <FLASH_Program_HalfWord+0x18>)
 8002488:	6913      	ldr	r3, [r2, #16]
 800248a:	f043 0301 	orr.w	r3, r3, #1
 800248e:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002490:	8001      	strh	r1, [r0, #0]
}
 8002492:	4770      	bx	lr
 8002494:	200006f0 	.word	0x200006f0
 8002498:	40022000 	.word	0x40022000

0800249c <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800249c:	4b19      	ldr	r3, [pc, #100]	; (8002504 <FLASH_SetErrorCode+0x68>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	f013 0310 	ands.w	r3, r3, #16
 80024a4:	d005      	beq.n	80024b2 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80024a6:	4a18      	ldr	r2, [pc, #96]	; (8002508 <FLASH_SetErrorCode+0x6c>)
 80024a8:	69d3      	ldr	r3, [r2, #28]
 80024aa:	f043 0302 	orr.w	r3, r3, #2
 80024ae:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80024b0:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80024b2:	4a14      	ldr	r2, [pc, #80]	; (8002504 <FLASH_SetErrorCode+0x68>)
 80024b4:	68d2      	ldr	r2, [r2, #12]
 80024b6:	f012 0f04 	tst.w	r2, #4
 80024ba:	d006      	beq.n	80024ca <FLASH_SetErrorCode+0x2e>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80024bc:	4912      	ldr	r1, [pc, #72]	; (8002508 <FLASH_SetErrorCode+0x6c>)
 80024be:	69ca      	ldr	r2, [r1, #28]
 80024c0:	f042 0201 	orr.w	r2, r2, #1
 80024c4:	61ca      	str	r2, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80024c6:	f043 0304 	orr.w	r3, r3, #4
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80024ca:	4a0e      	ldr	r2, [pc, #56]	; (8002504 <FLASH_SetErrorCode+0x68>)
 80024cc:	69d2      	ldr	r2, [r2, #28]
 80024ce:	f012 0f01 	tst.w	r2, #1
 80024d2:	d009      	beq.n	80024e8 <FLASH_SetErrorCode+0x4c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80024d4:	490c      	ldr	r1, [pc, #48]	; (8002508 <FLASH_SetErrorCode+0x6c>)
 80024d6:	69ca      	ldr	r2, [r1, #28]
 80024d8:	f042 0204 	orr.w	r2, r2, #4
 80024dc:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80024de:	4909      	ldr	r1, [pc, #36]	; (8002504 <FLASH_SetErrorCode+0x68>)
 80024e0:	69ca      	ldr	r2, [r1, #28]
 80024e2:	f022 0201 	bic.w	r2, r2, #1
 80024e6:	61ca      	str	r2, [r1, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80024e8:	f240 1201 	movw	r2, #257	; 0x101
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d002      	beq.n	80024f6 <FLASH_SetErrorCode+0x5a>
 80024f0:	4a04      	ldr	r2, [pc, #16]	; (8002504 <FLASH_SetErrorCode+0x68>)
 80024f2:	60d3      	str	r3, [r2, #12]
}  
 80024f4:	4770      	bx	lr
  __HAL_FLASH_CLEAR_FLAG(flags);
 80024f6:	4a03      	ldr	r2, [pc, #12]	; (8002504 <FLASH_SetErrorCode+0x68>)
 80024f8:	69d3      	ldr	r3, [r2, #28]
 80024fa:	f023 0301 	bic.w	r3, r3, #1
 80024fe:	61d3      	str	r3, [r2, #28]
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40022000 	.word	0x40022000
 8002508:	200006f0 	.word	0x200006f0

0800250c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800250c:	4b0a      	ldr	r3, [pc, #40]	; (8002538 <HAL_FLASH_Unlock+0x2c>)
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002514:	d00b      	beq.n	800252e <HAL_FLASH_Unlock+0x22>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002516:	4b08      	ldr	r3, [pc, #32]	; (8002538 <HAL_FLASH_Unlock+0x2c>)
 8002518:	4a08      	ldr	r2, [pc, #32]	; (800253c <HAL_FLASH_Unlock+0x30>)
 800251a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800251c:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8002520:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002528:	d103      	bne.n	8002532 <HAL_FLASH_Unlock+0x26>
  HAL_StatusTypeDef status = HAL_OK;
 800252a:	2000      	movs	r0, #0
 800252c:	4770      	bx	lr
 800252e:	2000      	movs	r0, #0
 8002530:	4770      	bx	lr
      status = HAL_ERROR;
 8002532:	2001      	movs	r0, #1
}
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40022000 	.word	0x40022000
 800253c:	45670123 	.word	0x45670123

08002540 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002540:	4a03      	ldr	r2, [pc, #12]	; (8002550 <HAL_FLASH_Lock+0x10>)
 8002542:	6913      	ldr	r3, [r2, #16]
 8002544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002548:	6113      	str	r3, [r2, #16]
}
 800254a:	2000      	movs	r0, #0
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	40022000 	.word	0x40022000

08002554 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8002554:	4b01      	ldr	r3, [pc, #4]	; (800255c <HAL_FLASH_GetError+0x8>)
 8002556:	69d8      	ldr	r0, [r3, #28]
}
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	200006f0 	.word	0x200006f0

08002560 <FLASH_WaitForLastOperation>:
{
 8002560:	b538      	push	{r3, r4, r5, lr}
 8002562:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002564:	f7ff f92c 	bl	80017c0 <HAL_GetTick>
 8002568:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800256a:	4b16      	ldr	r3, [pc, #88]	; (80025c4 <FLASH_WaitForLastOperation+0x64>)
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	f013 0f01 	tst.w	r3, #1
 8002572:	d00a      	beq.n	800258a <FLASH_WaitForLastOperation+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8002574:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002578:	d0f7      	beq.n	800256a <FLASH_WaitForLastOperation+0xa>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800257a:	b124      	cbz	r4, 8002586 <FLASH_WaitForLastOperation+0x26>
 800257c:	f7ff f920 	bl	80017c0 <HAL_GetTick>
 8002580:	1b40      	subs	r0, r0, r5
 8002582:	42a0      	cmp	r0, r4
 8002584:	d9f1      	bls.n	800256a <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 8002586:	2003      	movs	r0, #3
 8002588:	e01b      	b.n	80025c2 <FLASH_WaitForLastOperation+0x62>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800258a:	4b0e      	ldr	r3, [pc, #56]	; (80025c4 <FLASH_WaitForLastOperation+0x64>)
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	f013 0f20 	tst.w	r3, #32
 8002592:	d002      	beq.n	800259a <FLASH_WaitForLastOperation+0x3a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002594:	4b0b      	ldr	r3, [pc, #44]	; (80025c4 <FLASH_WaitForLastOperation+0x64>)
 8002596:	2220      	movs	r2, #32
 8002598:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800259a:	4b0a      	ldr	r3, [pc, #40]	; (80025c4 <FLASH_WaitForLastOperation+0x64>)
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	f013 0f10 	tst.w	r3, #16
 80025a2:	d10b      	bne.n	80025bc <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80025a4:	4b07      	ldr	r3, [pc, #28]	; (80025c4 <FLASH_WaitForLastOperation+0x64>)
 80025a6:	69db      	ldr	r3, [r3, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80025a8:	f013 0f01 	tst.w	r3, #1
 80025ac:	d106      	bne.n	80025bc <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80025ae:	4b05      	ldr	r3, [pc, #20]	; (80025c4 <FLASH_WaitForLastOperation+0x64>)
 80025b0:	68db      	ldr	r3, [r3, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80025b2:	f013 0f04 	tst.w	r3, #4
 80025b6:	d101      	bne.n	80025bc <FLASH_WaitForLastOperation+0x5c>
  return HAL_OK;
 80025b8:	2000      	movs	r0, #0
 80025ba:	e002      	b.n	80025c2 <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 80025bc:	f7ff ff6e 	bl	800249c <FLASH_SetErrorCode>
    return HAL_ERROR;
 80025c0:	2001      	movs	r0, #1
}
 80025c2:	bd38      	pop	{r3, r4, r5, pc}
 80025c4:	40022000 	.word	0x40022000

080025c8 <HAL_FLASH_Program>:
{
 80025c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025cc:	461e      	mov	r6, r3
  __HAL_LOCK(&pFlash);
 80025ce:	4b24      	ldr	r3, [pc, #144]	; (8002660 <HAL_FLASH_Program+0x98>)
 80025d0:	7e1b      	ldrb	r3, [r3, #24]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d041      	beq.n	800265a <HAL_FLASH_Program+0x92>
 80025d6:	4604      	mov	r4, r0
 80025d8:	460f      	mov	r7, r1
 80025da:	4690      	mov	r8, r2
 80025dc:	4b20      	ldr	r3, [pc, #128]	; (8002660 <HAL_FLASH_Program+0x98>)
 80025de:	2201      	movs	r2, #1
 80025e0:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80025e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80025e6:	f7ff ffbb 	bl	8002560 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80025ea:	4603      	mov	r3, r0
 80025ec:	bb78      	cbnz	r0, 800264e <HAL_FLASH_Program+0x86>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80025ee:	2c01      	cmp	r4, #1
 80025f0:	d008      	beq.n	8002604 <HAL_FLASH_Program+0x3c>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80025f2:	2c02      	cmp	r4, #2
 80025f4:	d003      	beq.n	80025fe <HAL_FLASH_Program+0x36>
      nbiterations = 4U;
 80025f6:	f04f 0904 	mov.w	r9, #4
    for (index = 0U; index < nbiterations; index++)
 80025fa:	461c      	mov	r4, r3
 80025fc:	e007      	b.n	800260e <HAL_FLASH_Program+0x46>
      nbiterations = 2U;
 80025fe:	f04f 0902 	mov.w	r9, #2
 8002602:	e7fa      	b.n	80025fa <HAL_FLASH_Program+0x32>
      nbiterations = 1U;
 8002604:	f04f 0901 	mov.w	r9, #1
 8002608:	e7f7      	b.n	80025fa <HAL_FLASH_Program+0x32>
    for (index = 0U; index < nbiterations; index++)
 800260a:	3401      	adds	r4, #1
 800260c:	b2e4      	uxtb	r4, r4
 800260e:	454c      	cmp	r4, r9
 8002610:	d21d      	bcs.n	800264e <HAL_FLASH_Program+0x86>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002612:	0121      	lsls	r1, r4, #4
 8002614:	f1c1 0220 	rsb	r2, r1, #32
 8002618:	f1a1 0320 	sub.w	r3, r1, #32
 800261c:	fa28 f101 	lsr.w	r1, r8, r1
 8002620:	fa06 f202 	lsl.w	r2, r6, r2
 8002624:	4311      	orrs	r1, r2
 8002626:	fa26 f303 	lsr.w	r3, r6, r3
 800262a:	4319      	orrs	r1, r3
 800262c:	b289      	uxth	r1, r1
 800262e:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 8002632:	f7ff ff25 	bl	8002480 <FLASH_Program_HalfWord>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002636:	f24c 3050 	movw	r0, #50000	; 0xc350
 800263a:	f7ff ff91 	bl	8002560 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800263e:	4b09      	ldr	r3, [pc, #36]	; (8002664 <HAL_FLASH_Program+0x9c>)
 8002640:	691d      	ldr	r5, [r3, #16]
 8002642:	f025 0501 	bic.w	r5, r5, #1
 8002646:	611d      	str	r5, [r3, #16]
      if (status != HAL_OK)
 8002648:	4603      	mov	r3, r0
 800264a:	2800      	cmp	r0, #0
 800264c:	d0dd      	beq.n	800260a <HAL_FLASH_Program+0x42>
  __HAL_UNLOCK(&pFlash);
 800264e:	4a04      	ldr	r2, [pc, #16]	; (8002660 <HAL_FLASH_Program+0x98>)
 8002650:	2100      	movs	r1, #0
 8002652:	7611      	strb	r1, [r2, #24]
}
 8002654:	4618      	mov	r0, r3
 8002656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 800265a:	2302      	movs	r3, #2
 800265c:	e7fa      	b.n	8002654 <HAL_FLASH_Program+0x8c>
 800265e:	bf00      	nop
 8002660:	200006f0 	.word	0x200006f0
 8002664:	40022000 	.word	0x40022000

08002668 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <FLASH_MassErase+0x1c>)
 800266a:	2200      	movs	r2, #0
 800266c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800266e:	4b06      	ldr	r3, [pc, #24]	; (8002688 <FLASH_MassErase+0x20>)
 8002670:	691a      	ldr	r2, [r3, #16]
 8002672:	f042 0204 	orr.w	r2, r2, #4
 8002676:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002678:	691a      	ldr	r2, [r3, #16]
 800267a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800267e:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	200006f0 	.word	0x200006f0
 8002688:	40022000 	.word	0x40022000

0800268c <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800268c:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <FLASH_PageErase+0x1c>)
 800268e:	2200      	movs	r2, #0
 8002690:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002692:	4b06      	ldr	r3, [pc, #24]	; (80026ac <FLASH_PageErase+0x20>)
 8002694:	691a      	ldr	r2, [r3, #16]
 8002696:	f042 0202 	orr.w	r2, r2, #2
 800269a:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800269c:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800269e:	691a      	ldr	r2, [r3, #16]
 80026a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026a4:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80026a6:	4770      	bx	lr
 80026a8:	200006f0 	.word	0x200006f0
 80026ac:	40022000 	.word	0x40022000

080026b0 <HAL_FLASHEx_Erase>:
  __HAL_LOCK(&pFlash);
 80026b0:	4b26      	ldr	r3, [pc, #152]	; (800274c <HAL_FLASHEx_Erase+0x9c>)
 80026b2:	7e1b      	ldrb	r3, [r3, #24]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d046      	beq.n	8002746 <HAL_FLASHEx_Erase+0x96>
{
 80026b8:	b570      	push	{r4, r5, r6, lr}
 80026ba:	4605      	mov	r5, r0
 80026bc:	460e      	mov	r6, r1
  __HAL_LOCK(&pFlash);
 80026be:	4b23      	ldr	r3, [pc, #140]	; (800274c <HAL_FLASHEx_Erase+0x9c>)
 80026c0:	2201      	movs	r2, #1
 80026c2:	761a      	strb	r2, [r3, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80026c4:	6803      	ldr	r3, [r0, #0]
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d020      	beq.n	800270c <HAL_FLASHEx_Erase+0x5c>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80026ca:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026ce:	f7ff ff47 	bl	8002560 <FLASH_WaitForLastOperation>
 80026d2:	bb90      	cbnz	r0, 800273a <HAL_FLASHEx_Erase+0x8a>
        *PageError = 0xFFFFFFFFU;
 80026d4:	f04f 33ff 	mov.w	r3, #4294967295
 80026d8:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 80026da:	68ac      	ldr	r4, [r5, #8]
  HAL_StatusTypeDef status = HAL_ERROR;
 80026dc:	2101      	movs	r1, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80026de:	68ea      	ldr	r2, [r5, #12]
 80026e0:	68ab      	ldr	r3, [r5, #8]
 80026e2:	eb03 2382 	add.w	r3, r3, r2, lsl #10
        for(address = pEraseInit->PageAddress;
 80026e6:	42a3      	cmp	r3, r4
 80026e8:	d928      	bls.n	800273c <HAL_FLASHEx_Erase+0x8c>
          FLASH_PageErase(address);
 80026ea:	4620      	mov	r0, r4
 80026ec:	f7ff ffce 	bl	800268c <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80026f0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026f4:	f7ff ff34 	bl	8002560 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80026f8:	4a15      	ldr	r2, [pc, #84]	; (8002750 <HAL_FLASHEx_Erase+0xa0>)
 80026fa:	6913      	ldr	r3, [r2, #16]
 80026fc:	f023 0302 	bic.w	r3, r3, #2
 8002700:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 8002702:	4601      	mov	r1, r0
 8002704:	b9b8      	cbnz	r0, 8002736 <HAL_FLASHEx_Erase+0x86>
            address += FLASH_PAGE_SIZE)
 8002706:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800270a:	e7e8      	b.n	80026de <HAL_FLASHEx_Erase+0x2e>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800270c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002710:	f7ff ff26 	bl	8002560 <FLASH_WaitForLastOperation>
 8002714:	b108      	cbz	r0, 800271a <HAL_FLASHEx_Erase+0x6a>
  HAL_StatusTypeDef status = HAL_ERROR;
 8002716:	2101      	movs	r1, #1
 8002718:	e010      	b.n	800273c <HAL_FLASHEx_Erase+0x8c>
        FLASH_MassErase(FLASH_BANK_1);
 800271a:	2001      	movs	r0, #1
 800271c:	f7ff ffa4 	bl	8002668 <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002720:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002724:	f7ff ff1c 	bl	8002560 <FLASH_WaitForLastOperation>
 8002728:	4601      	mov	r1, r0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800272a:	4a09      	ldr	r2, [pc, #36]	; (8002750 <HAL_FLASHEx_Erase+0xa0>)
 800272c:	6913      	ldr	r3, [r2, #16]
 800272e:	f023 0304 	bic.w	r3, r3, #4
 8002732:	6113      	str	r3, [r2, #16]
 8002734:	e002      	b.n	800273c <HAL_FLASHEx_Erase+0x8c>
            *PageError = address;
 8002736:	6034      	str	r4, [r6, #0]
            break;
 8002738:	e000      	b.n	800273c <HAL_FLASHEx_Erase+0x8c>
  HAL_StatusTypeDef status = HAL_ERROR;
 800273a:	2101      	movs	r1, #1
  __HAL_UNLOCK(&pFlash);
 800273c:	4b03      	ldr	r3, [pc, #12]	; (800274c <HAL_FLASHEx_Erase+0x9c>)
 800273e:	2200      	movs	r2, #0
 8002740:	761a      	strb	r2, [r3, #24]
}
 8002742:	4608      	mov	r0, r1
 8002744:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(&pFlash);
 8002746:	2102      	movs	r1, #2
}
 8002748:	4608      	mov	r0, r1
 800274a:	4770      	bx	lr
 800274c:	200006f0 	.word	0x200006f0
 8002750:	40022000 	.word	0x40022000

08002754 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002754:	b570      	push	{r4, r5, r6, lr}
 8002756:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002758:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800275a:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800275c:	e0a6      	b.n	80028ac <HAL_GPIO_Init+0x158>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800275e:	4d80      	ldr	r5, [pc, #512]	; (8002960 <HAL_GPIO_Init+0x20c>)
 8002760:	42aa      	cmp	r2, r5
 8002762:	d010      	beq.n	8002786 <HAL_GPIO_Init+0x32>
 8002764:	d907      	bls.n	8002776 <HAL_GPIO_Init+0x22>
 8002766:	4d7f      	ldr	r5, [pc, #508]	; (8002964 <HAL_GPIO_Init+0x210>)
 8002768:	42aa      	cmp	r2, r5
 800276a:	d00c      	beq.n	8002786 <HAL_GPIO_Init+0x32>
 800276c:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
 8002770:	42aa      	cmp	r2, r5
 8002772:	d008      	beq.n	8002786 <HAL_GPIO_Init+0x32>
 8002774:	e013      	b.n	800279e <HAL_GPIO_Init+0x4a>
 8002776:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800277a:	42aa      	cmp	r2, r5
 800277c:	d003      	beq.n	8002786 <HAL_GPIO_Init+0x32>
 800277e:	f505 2570 	add.w	r5, r5, #983040	; 0xf0000
 8002782:	42aa      	cmp	r2, r5
 8002784:	d107      	bne.n	8002796 <HAL_GPIO_Init+0x42>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002786:	688a      	ldr	r2, [r1, #8]
 8002788:	2a00      	cmp	r2, #0
 800278a:	d058      	beq.n	800283e <HAL_GPIO_Init+0xea>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800278c:	2a01      	cmp	r2, #1
 800278e:	d051      	beq.n	8002834 <HAL_GPIO_Init+0xe0>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8002790:	6143      	str	r3, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002792:	2408      	movs	r4, #8
 8002794:	e003      	b.n	800279e <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8002796:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800279a:	42aa      	cmp	r2, r5
 800279c:	d0f3      	beq.n	8002786 <HAL_GPIO_Init+0x32>
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800279e:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 80027a2:	d84e      	bhi.n	8002842 <HAL_GPIO_Init+0xee>
 80027a4:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027a6:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 80027aa:	d84c      	bhi.n	8002846 <HAL_GPIO_Init+0xf2>
 80027ac:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027b0:	6833      	ldr	r3, [r6, #0]
 80027b2:	250f      	movs	r5, #15
 80027b4:	4095      	lsls	r5, r2
 80027b6:	ea23 0305 	bic.w	r3, r3, r5
 80027ba:	fa04 f202 	lsl.w	r2, r4, r2
 80027be:	4313      	orrs	r3, r2
 80027c0:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027c2:	684b      	ldr	r3, [r1, #4]
 80027c4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80027c8:	d06e      	beq.n	80028a8 <HAL_GPIO_Init+0x154>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027ca:	4b67      	ldr	r3, [pc, #412]	; (8002968 <HAL_GPIO_Init+0x214>)
 80027cc:	699a      	ldr	r2, [r3, #24]
 80027ce:	f042 0201 	orr.w	r2, r2, #1
 80027d2:	619a      	str	r2, [r3, #24]
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	9301      	str	r3, [sp, #4]
 80027dc:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 80027de:	ea4f 029c 	mov.w	r2, ip, lsr #2
 80027e2:	1c95      	adds	r5, r2, #2
 80027e4:	4b61      	ldr	r3, [pc, #388]	; (800296c <HAL_GPIO_Init+0x218>)
 80027e6:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027ea:	f00c 0303 	and.w	r3, ip, #3
 80027ee:	009d      	lsls	r5, r3, #2
 80027f0:	230f      	movs	r3, #15
 80027f2:	40ab      	lsls	r3, r5
 80027f4:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027f8:	4b5d      	ldr	r3, [pc, #372]	; (8002970 <HAL_GPIO_Init+0x21c>)
 80027fa:	4298      	cmp	r0, r3
 80027fc:	d029      	beq.n	8002852 <HAL_GPIO_Init+0xfe>
 80027fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002802:	4298      	cmp	r0, r3
 8002804:	f000 808e 	beq.w	8002924 <HAL_GPIO_Init+0x1d0>
 8002808:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800280c:	4298      	cmp	r0, r3
 800280e:	f000 808b 	beq.w	8002928 <HAL_GPIO_Init+0x1d4>
 8002812:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002816:	4298      	cmp	r0, r3
 8002818:	d019      	beq.n	800284e <HAL_GPIO_Init+0xfa>
 800281a:	2304      	movs	r3, #4
 800281c:	e01a      	b.n	8002854 <HAL_GPIO_Init+0x100>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800281e:	68cc      	ldr	r4, [r1, #12]
          break;
 8002820:	e7bd      	b.n	800279e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002822:	68cc      	ldr	r4, [r1, #12]
 8002824:	3404      	adds	r4, #4
          break;
 8002826:	e7ba      	b.n	800279e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002828:	68cc      	ldr	r4, [r1, #12]
 800282a:	3408      	adds	r4, #8
          break;
 800282c:	e7b7      	b.n	800279e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800282e:	68cc      	ldr	r4, [r1, #12]
 8002830:	340c      	adds	r4, #12
          break;
 8002832:	e7b4      	b.n	800279e <HAL_GPIO_Init+0x4a>
            GPIOx->BSRR = ioposition;
 8002834:	6103      	str	r3, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002836:	2408      	movs	r4, #8
 8002838:	e7b1      	b.n	800279e <HAL_GPIO_Init+0x4a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800283a:	2400      	movs	r4, #0
 800283c:	e7af      	b.n	800279e <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800283e:	2404      	movs	r4, #4
 8002840:	e7ad      	b.n	800279e <HAL_GPIO_Init+0x4a>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002842:	1d06      	adds	r6, r0, #4
 8002844:	e7af      	b.n	80027a6 <HAL_GPIO_Init+0x52>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002846:	f1ac 0208 	sub.w	r2, ip, #8
 800284a:	0092      	lsls	r2, r2, #2
 800284c:	e7b0      	b.n	80027b0 <HAL_GPIO_Init+0x5c>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800284e:	2303      	movs	r3, #3
 8002850:	e000      	b.n	8002854 <HAL_GPIO_Init+0x100>
 8002852:	2300      	movs	r3, #0
 8002854:	40ab      	lsls	r3, r5
 8002856:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 8002858:	3202      	adds	r2, #2
 800285a:	4d44      	ldr	r5, [pc, #272]	; (800296c <HAL_GPIO_Init+0x218>)
 800285c:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002860:	684b      	ldr	r3, [r1, #4]
 8002862:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002866:	d061      	beq.n	800292c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002868:	4a42      	ldr	r2, [pc, #264]	; (8002974 <HAL_GPIO_Init+0x220>)
 800286a:	6813      	ldr	r3, [r2, #0]
 800286c:	ea43 030e 	orr.w	r3, r3, lr
 8002870:	6013      	str	r3, [r2, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002872:	684b      	ldr	r3, [r1, #4]
 8002874:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002878:	d05e      	beq.n	8002938 <HAL_GPIO_Init+0x1e4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800287a:	4a3e      	ldr	r2, [pc, #248]	; (8002974 <HAL_GPIO_Init+0x220>)
 800287c:	6853      	ldr	r3, [r2, #4]
 800287e:	ea43 030e 	orr.w	r3, r3, lr
 8002882:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002884:	684b      	ldr	r3, [r1, #4]
 8002886:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800288a:	d05b      	beq.n	8002944 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800288c:	4a39      	ldr	r2, [pc, #228]	; (8002974 <HAL_GPIO_Init+0x220>)
 800288e:	6893      	ldr	r3, [r2, #8]
 8002890:	ea43 030e 	orr.w	r3, r3, lr
 8002894:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002896:	684b      	ldr	r3, [r1, #4]
 8002898:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 800289c:	d058      	beq.n	8002950 <HAL_GPIO_Init+0x1fc>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800289e:	4a35      	ldr	r2, [pc, #212]	; (8002974 <HAL_GPIO_Init+0x220>)
 80028a0:	68d3      	ldr	r3, [r2, #12]
 80028a2:	ea43 030e 	orr.w	r3, r3, lr
 80028a6:	60d3      	str	r3, [r2, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 80028a8:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ac:	680a      	ldr	r2, [r1, #0]
 80028ae:	fa32 f30c 	lsrs.w	r3, r2, ip
 80028b2:	d053      	beq.n	800295c <HAL_GPIO_Init+0x208>
    ioposition = (0x01uL << position);
 80028b4:	2301      	movs	r3, #1
 80028b6:	fa03 f30c 	lsl.w	r3, r3, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ba:	ea02 0e03 	and.w	lr, r2, r3
    if (iocurrent == ioposition)
 80028be:	ea33 0202 	bics.w	r2, r3, r2
 80028c2:	d1f1      	bne.n	80028a8 <HAL_GPIO_Init+0x154>
      switch (GPIO_Init->Mode)
 80028c4:	684a      	ldr	r2, [r1, #4]
 80028c6:	2a12      	cmp	r2, #18
 80028c8:	f63f af49 	bhi.w	800275e <HAL_GPIO_Init+0xa>
 80028cc:	2a12      	cmp	r2, #18
 80028ce:	f63f af66 	bhi.w	800279e <HAL_GPIO_Init+0x4a>
 80028d2:	a501      	add	r5, pc, #4	; (adr r5, 80028d8 <HAL_GPIO_Init+0x184>)
 80028d4:	f855 f022 	ldr.w	pc, [r5, r2, lsl #2]
 80028d8:	08002787 	.word	0x08002787
 80028dc:	0800281f 	.word	0x0800281f
 80028e0:	08002829 	.word	0x08002829
 80028e4:	0800283b 	.word	0x0800283b
 80028e8:	0800279f 	.word	0x0800279f
 80028ec:	0800279f 	.word	0x0800279f
 80028f0:	0800279f 	.word	0x0800279f
 80028f4:	0800279f 	.word	0x0800279f
 80028f8:	0800279f 	.word	0x0800279f
 80028fc:	0800279f 	.word	0x0800279f
 8002900:	0800279f 	.word	0x0800279f
 8002904:	0800279f 	.word	0x0800279f
 8002908:	0800279f 	.word	0x0800279f
 800290c:	0800279f 	.word	0x0800279f
 8002910:	0800279f 	.word	0x0800279f
 8002914:	0800279f 	.word	0x0800279f
 8002918:	0800279f 	.word	0x0800279f
 800291c:	08002823 	.word	0x08002823
 8002920:	0800282f 	.word	0x0800282f
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002924:	2301      	movs	r3, #1
 8002926:	e795      	b.n	8002854 <HAL_GPIO_Init+0x100>
 8002928:	2302      	movs	r3, #2
 800292a:	e793      	b.n	8002854 <HAL_GPIO_Init+0x100>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800292c:	4a11      	ldr	r2, [pc, #68]	; (8002974 <HAL_GPIO_Init+0x220>)
 800292e:	6813      	ldr	r3, [r2, #0]
 8002930:	ea23 030e 	bic.w	r3, r3, lr
 8002934:	6013      	str	r3, [r2, #0]
 8002936:	e79c      	b.n	8002872 <HAL_GPIO_Init+0x11e>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002938:	4a0e      	ldr	r2, [pc, #56]	; (8002974 <HAL_GPIO_Init+0x220>)
 800293a:	6853      	ldr	r3, [r2, #4]
 800293c:	ea23 030e 	bic.w	r3, r3, lr
 8002940:	6053      	str	r3, [r2, #4]
 8002942:	e79f      	b.n	8002884 <HAL_GPIO_Init+0x130>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002944:	4a0b      	ldr	r2, [pc, #44]	; (8002974 <HAL_GPIO_Init+0x220>)
 8002946:	6893      	ldr	r3, [r2, #8]
 8002948:	ea23 030e 	bic.w	r3, r3, lr
 800294c:	6093      	str	r3, [r2, #8]
 800294e:	e7a2      	b.n	8002896 <HAL_GPIO_Init+0x142>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002950:	4a08      	ldr	r2, [pc, #32]	; (8002974 <HAL_GPIO_Init+0x220>)
 8002952:	68d3      	ldr	r3, [r2, #12]
 8002954:	ea23 030e 	bic.w	r3, r3, lr
 8002958:	60d3      	str	r3, [r2, #12]
 800295a:	e7a5      	b.n	80028a8 <HAL_GPIO_Init+0x154>
  }
}
 800295c:	b002      	add	sp, #8
 800295e:	bd70      	pop	{r4, r5, r6, pc}
 8002960:	10220000 	.word	0x10220000
 8002964:	10310000 	.word	0x10310000
 8002968:	40021000 	.word	0x40021000
 800296c:	40010000 	.word	0x40010000
 8002970:	40010800 	.word	0x40010800
 8002974:	40010400 	.word	0x40010400

08002978 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002978:	b10a      	cbz	r2, 800297e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800297a:	6101      	str	r1, [r0, #16]
 800297c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800297e:	0409      	lsls	r1, r1, #16
 8002980:	6101      	str	r1, [r0, #16]
  }
}
 8002982:	4770      	bx	lr

08002984 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002984:	2800      	cmp	r0, #0
 8002986:	f000 80cc 	beq.w	8002b22 <HAL_I2C_Init+0x19e>
{
 800298a:	b570      	push	{r4, r5, r6, lr}
 800298c:	4604      	mov	r4, r0
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800298e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002992:	2b00      	cmp	r3, #0
 8002994:	d077      	beq.n	8002a86 <HAL_I2C_Init+0x102>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002996:	2324      	movs	r3, #36	; 0x24
 8002998:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800299c:	6822      	ldr	r2, [r4, #0]
 800299e:	6813      	ldr	r3, [r2, #0]
 80029a0:	f023 0301 	bic.w	r3, r3, #1
 80029a4:	6013      	str	r3, [r2, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029a6:	6822      	ldr	r2, [r4, #0]
 80029a8:	6813      	ldr	r3, [r2, #0]
 80029aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029ae:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029b0:	6822      	ldr	r2, [r4, #0]
 80029b2:	6813      	ldr	r3, [r2, #0]
 80029b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80029b8:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029ba:	f000 fbd9 	bl	8003170 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029be:	6862      	ldr	r2, [r4, #4]
 80029c0:	4b5a      	ldr	r3, [pc, #360]	; (8002b2c <HAL_I2C_Init+0x1a8>)
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d864      	bhi.n	8002a90 <HAL_I2C_Init+0x10c>
 80029c6:	4b5a      	ldr	r3, [pc, #360]	; (8002b30 <HAL_I2C_Init+0x1ac>)
 80029c8:	4298      	cmp	r0, r3
 80029ca:	bf8c      	ite	hi
 80029cc:	2300      	movhi	r3, #0
 80029ce:	2301      	movls	r3, #1
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f040 80a8 	bne.w	8002b26 <HAL_I2C_Init+0x1a2>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029d6:	4957      	ldr	r1, [pc, #348]	; (8002b34 <HAL_I2C_Init+0x1b0>)
 80029d8:	fba1 3100 	umull	r3, r1, r1, r0
 80029dc:	0c8b      	lsrs	r3, r1, #18

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029de:	6825      	ldr	r5, [r4, #0]
 80029e0:	686a      	ldr	r2, [r5, #4]
 80029e2:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80029e6:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 80029ea:	606a      	str	r2, [r5, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029ec:	6821      	ldr	r1, [r4, #0]
 80029ee:	6a0a      	ldr	r2, [r1, #32]
 80029f0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80029f4:	6866      	ldr	r6, [r4, #4]
 80029f6:	4d4d      	ldr	r5, [pc, #308]	; (8002b2c <HAL_I2C_Init+0x1a8>)
 80029f8:	42ae      	cmp	r6, r5
 80029fa:	d84f      	bhi.n	8002a9c <HAL_I2C_Init+0x118>
 80029fc:	3301      	adds	r3, #1
 80029fe:	4313      	orrs	r3, r2
 8002a00:	620b      	str	r3, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a02:	6821      	ldr	r1, [r4, #0]
 8002a04:	69ca      	ldr	r2, [r1, #28]
 8002a06:	f422 424f 	bic.w	r2, r2, #52992	; 0xcf00
 8002a0a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a0e:	6866      	ldr	r6, [r4, #4]
 8002a10:	4b46      	ldr	r3, [pc, #280]	; (8002b2c <HAL_I2C_Init+0x1a8>)
 8002a12:	429e      	cmp	r6, r3
 8002a14:	d84c      	bhi.n	8002ab0 <HAL_I2C_Init+0x12c>
 8002a16:	1e43      	subs	r3, r0, #1
 8002a18:	0076      	lsls	r6, r6, #1
 8002a1a:	fbb3 f3f6 	udiv	r3, r3, r6
 8002a1e:	3301      	adds	r3, #1
 8002a20:	f640 70fc 	movw	r0, #4092	; 0xffc
 8002a24:	4203      	tst	r3, r0
 8002a26:	d078      	beq.n	8002b1a <HAL_I2C_Init+0x196>
 8002a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a30:	6821      	ldr	r1, [r4, #0]
 8002a32:	680b      	ldr	r3, [r1, #0]
 8002a34:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002a38:	69e2      	ldr	r2, [r4, #28]
 8002a3a:	6a20      	ldr	r0, [r4, #32]
 8002a3c:	4302      	orrs	r2, r0
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	600b      	str	r3, [r1, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a42:	6821      	ldr	r1, [r4, #0]
 8002a44:	688b      	ldr	r3, [r1, #8]
 8002a46:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a4a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a4e:	6922      	ldr	r2, [r4, #16]
 8002a50:	68e0      	ldr	r0, [r4, #12]
 8002a52:	4302      	orrs	r2, r0
 8002a54:	4313      	orrs	r3, r2
 8002a56:	608b      	str	r3, [r1, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a58:	6821      	ldr	r1, [r4, #0]
 8002a5a:	68cb      	ldr	r3, [r1, #12]
 8002a5c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a60:	6962      	ldr	r2, [r4, #20]
 8002a62:	69a0      	ldr	r0, [r4, #24]
 8002a64:	4302      	orrs	r2, r0
 8002a66:	4313      	orrs	r3, r2
 8002a68:	60cb      	str	r3, [r1, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a6a:	6822      	ldr	r2, [r4, #0]
 8002a6c:	6813      	ldr	r3, [r2, #0]
 8002a6e:	f043 0301 	orr.w	r3, r3, #1
 8002a72:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a74:	2000      	movs	r0, #0
 8002a76:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a78:	2320      	movs	r3, #32
 8002a7a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a7e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a80:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
}
 8002a84:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002a86:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002a8a:	f7fe fbe7 	bl	800125c <HAL_I2C_MspInit>
 8002a8e:	e782      	b.n	8002996 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a90:	4b29      	ldr	r3, [pc, #164]	; (8002b38 <HAL_I2C_Init+0x1b4>)
 8002a92:	4298      	cmp	r0, r3
 8002a94:	bf8c      	ite	hi
 8002a96:	2300      	movhi	r3, #0
 8002a98:	2301      	movls	r3, #1
 8002a9a:	e799      	b.n	80029d0 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a9c:	f44f 7596 	mov.w	r5, #300	; 0x12c
 8002aa0:	fb05 f303 	mul.w	r3, r5, r3
 8002aa4:	4d25      	ldr	r5, [pc, #148]	; (8002b3c <HAL_I2C_Init+0x1b8>)
 8002aa6:	fba5 5303 	umull	r5, r3, r5, r3
 8002aaa:	099b      	lsrs	r3, r3, #6
 8002aac:	3301      	adds	r3, #1
 8002aae:	e7a6      	b.n	80029fe <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ab0:	68a3      	ldr	r3, [r4, #8]
 8002ab2:	b9bb      	cbnz	r3, 8002ae4 <HAL_I2C_Init+0x160>
 8002ab4:	1e45      	subs	r5, r0, #1
 8002ab6:	eb06 0c46 	add.w	ip, r6, r6, lsl #1
 8002aba:	fbb5 f5fc 	udiv	r5, r5, ip
 8002abe:	3501      	adds	r5, #1
 8002ac0:	f3c5 050b 	ubfx	r5, r5, #0, #12
 8002ac4:	fab5 f585 	clz	r5, r5
 8002ac8:	096d      	lsrs	r5, r5, #5
 8002aca:	bb45      	cbnz	r5, 8002b1e <HAL_I2C_Init+0x19a>
 8002acc:	b9c3      	cbnz	r3, 8002b00 <HAL_I2C_Init+0x17c>
 8002ace:	3801      	subs	r0, #1
 8002ad0:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8002ad4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ad8:	3301      	adds	r3, #1
 8002ada:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ade:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ae2:	e7a3      	b.n	8002a2c <HAL_I2C_Init+0xa8>
 8002ae4:	1e45      	subs	r5, r0, #1
 8002ae6:	eb06 0c86 	add.w	ip, r6, r6, lsl #2
 8002aea:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8002aee:	fbb5 f5fc 	udiv	r5, r5, ip
 8002af2:	3501      	adds	r5, #1
 8002af4:	f3c5 050b 	ubfx	r5, r5, #0, #12
 8002af8:	fab5 f585 	clz	r5, r5
 8002afc:	096d      	lsrs	r5, r5, #5
 8002afe:	e7e4      	b.n	8002aca <HAL_I2C_Init+0x146>
 8002b00:	3801      	subs	r0, #1
 8002b02:	eb06 0386 	add.w	r3, r6, r6, lsl #2
 8002b06:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002b0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b0e:	3301      	adds	r3, #1
 8002b10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b14:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b18:	e788      	b.n	8002a2c <HAL_I2C_Init+0xa8>
 8002b1a:	2304      	movs	r3, #4
 8002b1c:	e786      	b.n	8002a2c <HAL_I2C_Init+0xa8>
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e784      	b.n	8002a2c <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 8002b22:	2001      	movs	r0, #1
}
 8002b24:	4770      	bx	lr
    return HAL_ERROR;
 8002b26:	2001      	movs	r0, #1
 8002b28:	e7ac      	b.n	8002a84 <HAL_I2C_Init+0x100>
 8002b2a:	bf00      	nop
 8002b2c:	000186a0 	.word	0x000186a0
 8002b30:	001e847f 	.word	0x001e847f
 8002b34:	431bde83 	.word	0x431bde83
 8002b38:	003d08ff 	.word	0x003d08ff
 8002b3c:	10624dd3 	.word	0x10624dd3

08002b40 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002b40:	4b01      	ldr	r3, [pc, #4]	; (8002b48 <HAL_PWR_EnableBkUpAccess+0x8>)
 8002b42:	2201      	movs	r2, #1
 8002b44:	621a      	str	r2, [r3, #32]
}
 8002b46:	4770      	bx	lr
 8002b48:	420e0000 	.word	0x420e0000

08002b4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b4c:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b4e:	4b08      	ldr	r3, [pc, #32]	; (8002b70 <RCC_Delay+0x24>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a08      	ldr	r2, [pc, #32]	; (8002b74 <RCC_Delay+0x28>)
 8002b54:	fba2 2303 	umull	r2, r3, r2, r3
 8002b58:	0a5b      	lsrs	r3, r3, #9
 8002b5a:	fb00 f303 	mul.w	r3, r0, r3
 8002b5e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8002b60:	bf00      	nop
  }
  while (Delay --);
 8002b62:	9b01      	ldr	r3, [sp, #4]
 8002b64:	1e5a      	subs	r2, r3, #1
 8002b66:	9201      	str	r2, [sp, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d1f9      	bne.n	8002b60 <RCC_Delay+0x14>
}
 8002b6c:	b002      	add	sp, #8
 8002b6e:	4770      	bx	lr
 8002b70:	20000000 	.word	0x20000000
 8002b74:	10624dd3 	.word	0x10624dd3

08002b78 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8002b78:	2800      	cmp	r0, #0
 8002b7a:	f000 81f1 	beq.w	8002f60 <HAL_RCC_OscConfig+0x3e8>
{
 8002b7e:	b570      	push	{r4, r5, r6, lr}
 8002b80:	b082      	sub	sp, #8
 8002b82:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b84:	6803      	ldr	r3, [r0, #0]
 8002b86:	f013 0f01 	tst.w	r3, #1
 8002b8a:	d02c      	beq.n	8002be6 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b8c:	4b99      	ldr	r3, [pc, #612]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 030c 	and.w	r3, r3, #12
 8002b94:	2b04      	cmp	r3, #4
 8002b96:	d01d      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b98:	4b96      	ldr	r3, [pc, #600]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f003 030c 	and.w	r3, r3, #12
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	d012      	beq.n	8002bca <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ba4:	6863      	ldr	r3, [r4, #4]
 8002ba6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002baa:	d041      	beq.n	8002c30 <HAL_RCC_OscConfig+0xb8>
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d155      	bne.n	8002c5c <HAL_RCC_OscConfig+0xe4>
 8002bb0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002bb4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002bc6:	601a      	str	r2, [r3, #0]
 8002bc8:	e037      	b.n	8002c3a <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bca:	4b8a      	ldr	r3, [pc, #552]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002bd2:	d0e7      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd4:	4b87      	ldr	r3, [pc, #540]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002bdc:	d003      	beq.n	8002be6 <HAL_RCC_OscConfig+0x6e>
 8002bde:	6863      	ldr	r3, [r4, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 81bf 	beq.w	8002f64 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002be6:	6823      	ldr	r3, [r4, #0]
 8002be8:	f013 0f02 	tst.w	r3, #2
 8002bec:	d075      	beq.n	8002cda <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bee:	4b81      	ldr	r3, [pc, #516]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f013 0f0c 	tst.w	r3, #12
 8002bf6:	d05f      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002bf8:	4b7e      	ldr	r3, [pc, #504]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f003 030c 	and.w	r3, r3, #12
 8002c00:	2b08      	cmp	r3, #8
 8002c02:	d054      	beq.n	8002cae <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c04:	6923      	ldr	r3, [r4, #16]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f000 808a 	beq.w	8002d20 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8002c0c:	4b7a      	ldr	r3, [pc, #488]	; (8002df8 <HAL_RCC_OscConfig+0x280>)
 8002c0e:	2201      	movs	r2, #1
 8002c10:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c12:	f7fe fdd5 	bl	80017c0 <HAL_GetTick>
 8002c16:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c18:	4b76      	ldr	r3, [pc, #472]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f013 0f02 	tst.w	r3, #2
 8002c20:	d175      	bne.n	8002d0e <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c22:	f7fe fdcd 	bl	80017c0 <HAL_GetTick>
 8002c26:	1b40      	subs	r0, r0, r5
 8002c28:	2802      	cmp	r0, #2
 8002c2a:	d9f5      	bls.n	8002c18 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8002c2c:	2003      	movs	r0, #3
 8002c2e:	e19e      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c30:	4a70      	ldr	r2, [pc, #448]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002c32:	6813      	ldr	r3, [r2, #0]
 8002c34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c38:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c3a:	6863      	ldr	r3, [r4, #4]
 8002c3c:	b343      	cbz	r3, 8002c90 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8002c3e:	f7fe fdbf 	bl	80017c0 <HAL_GetTick>
 8002c42:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c44:	4b6b      	ldr	r3, [pc, #428]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002c4c:	d1cb      	bne.n	8002be6 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c4e:	f7fe fdb7 	bl	80017c0 <HAL_GetTick>
 8002c52:	1b40      	subs	r0, r0, r5
 8002c54:	2864      	cmp	r0, #100	; 0x64
 8002c56:	d9f5      	bls.n	8002c44 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8002c58:	2003      	movs	r0, #3
 8002c5a:	e188      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c60:	d009      	beq.n	8002c76 <HAL_RCC_OscConfig+0xfe>
 8002c62:	4b64      	ldr	r3, [pc, #400]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	e7e1      	b.n	8002c3a <HAL_RCC_OscConfig+0xc2>
 8002c76:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002c7a:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	e7d4      	b.n	8002c3a <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8002c90:	f7fe fd96 	bl	80017c0 <HAL_GetTick>
 8002c94:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c96:	4b57      	ldr	r3, [pc, #348]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002c9e:	d0a2      	beq.n	8002be6 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca0:	f7fe fd8e 	bl	80017c0 <HAL_GetTick>
 8002ca4:	1b40      	subs	r0, r0, r5
 8002ca6:	2864      	cmp	r0, #100	; 0x64
 8002ca8:	d9f5      	bls.n	8002c96 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8002caa:	2003      	movs	r0, #3
 8002cac:	e15f      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002cae:	4b51      	ldr	r3, [pc, #324]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002cb6:	d1a5      	bne.n	8002c04 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cb8:	4b4e      	ldr	r3, [pc, #312]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f013 0f02 	tst.w	r3, #2
 8002cc0:	d003      	beq.n	8002cca <HAL_RCC_OscConfig+0x152>
 8002cc2:	6923      	ldr	r3, [r4, #16]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	f040 814f 	bne.w	8002f68 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cca:	4a4a      	ldr	r2, [pc, #296]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002ccc:	6813      	ldr	r3, [r2, #0]
 8002cce:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002cd2:	6961      	ldr	r1, [r4, #20]
 8002cd4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002cd8:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cda:	6823      	ldr	r3, [r4, #0]
 8002cdc:	f013 0f08 	tst.w	r3, #8
 8002ce0:	d033      	beq.n	8002d4a <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ce2:	69a3      	ldr	r3, [r4, #24]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d05c      	beq.n	8002da2 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8002ce8:	4b43      	ldr	r3, [pc, #268]	; (8002df8 <HAL_RCC_OscConfig+0x280>)
 8002cea:	2201      	movs	r2, #1
 8002cec:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8002cf0:	f7fe fd66 	bl	80017c0 <HAL_GetTick>
 8002cf4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf6:	4b3f      	ldr	r3, [pc, #252]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfa:	f013 0f02 	tst.w	r3, #2
 8002cfe:	d121      	bne.n	8002d44 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d00:	f7fe fd5e 	bl	80017c0 <HAL_GetTick>
 8002d04:	1b40      	subs	r0, r0, r5
 8002d06:	2802      	cmp	r0, #2
 8002d08:	d9f5      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 8002d0a:	2003      	movs	r0, #3
 8002d0c:	e12f      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d0e:	4a39      	ldr	r2, [pc, #228]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002d10:	6813      	ldr	r3, [r2, #0]
 8002d12:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002d16:	6961      	ldr	r1, [r4, #20]
 8002d18:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002d1c:	6013      	str	r3, [r2, #0]
 8002d1e:	e7dc      	b.n	8002cda <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8002d20:	4b35      	ldr	r3, [pc, #212]	; (8002df8 <HAL_RCC_OscConfig+0x280>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d26:	f7fe fd4b 	bl	80017c0 <HAL_GetTick>
 8002d2a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d2c:	4b31      	ldr	r3, [pc, #196]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f013 0f02 	tst.w	r3, #2
 8002d34:	d0d1      	beq.n	8002cda <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d36:	f7fe fd43 	bl	80017c0 <HAL_GetTick>
 8002d3a:	1b40      	subs	r0, r0, r5
 8002d3c:	2802      	cmp	r0, #2
 8002d3e:	d9f5      	bls.n	8002d2c <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8002d40:	2003      	movs	r0, #3
 8002d42:	e114      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8002d44:	2001      	movs	r0, #1
 8002d46:	f7ff ff01 	bl	8002b4c <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d4a:	6823      	ldr	r3, [r4, #0]
 8002d4c:	f013 0f04 	tst.w	r3, #4
 8002d50:	f000 8096 	beq.w	8002e80 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d54:	4b27      	ldr	r3, [pc, #156]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002d56:	69db      	ldr	r3, [r3, #28]
 8002d58:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002d5c:	d134      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d5e:	4b25      	ldr	r3, [pc, #148]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002d60:	69da      	ldr	r2, [r3, #28]
 8002d62:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002d66:	61da      	str	r2, [r3, #28]
 8002d68:	69db      	ldr	r3, [r3, #28]
 8002d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d6e:	9301      	str	r3, [sp, #4]
 8002d70:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002d72:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d74:	4b21      	ldr	r3, [pc, #132]	; (8002dfc <HAL_RCC_OscConfig+0x284>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002d7c:	d026      	beq.n	8002dcc <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d7e:	68e3      	ldr	r3, [r4, #12]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d03d      	beq.n	8002e00 <HAL_RCC_OscConfig+0x288>
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d153      	bne.n	8002e30 <HAL_RCC_OscConfig+0x2b8>
 8002d88:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d8c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002d90:	6a1a      	ldr	r2, [r3, #32]
 8002d92:	f022 0201 	bic.w	r2, r2, #1
 8002d96:	621a      	str	r2, [r3, #32]
 8002d98:	6a1a      	ldr	r2, [r3, #32]
 8002d9a:	f022 0204 	bic.w	r2, r2, #4
 8002d9e:	621a      	str	r2, [r3, #32]
 8002da0:	e033      	b.n	8002e0a <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 8002da2:	4b15      	ldr	r3, [pc, #84]	; (8002df8 <HAL_RCC_OscConfig+0x280>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8002daa:	f7fe fd09 	bl	80017c0 <HAL_GetTick>
 8002dae:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002db0:	4b10      	ldr	r3, [pc, #64]	; (8002df4 <HAL_RCC_OscConfig+0x27c>)
 8002db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db4:	f013 0f02 	tst.w	r3, #2
 8002db8:	d0c7      	beq.n	8002d4a <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dba:	f7fe fd01 	bl	80017c0 <HAL_GetTick>
 8002dbe:	1b40      	subs	r0, r0, r5
 8002dc0:	2802      	cmp	r0, #2
 8002dc2:	d9f5      	bls.n	8002db0 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 8002dc4:	2003      	movs	r0, #3
 8002dc6:	e0d2      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8002dc8:	2500      	movs	r5, #0
 8002dca:	e7d3      	b.n	8002d74 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dcc:	4a0b      	ldr	r2, [pc, #44]	; (8002dfc <HAL_RCC_OscConfig+0x284>)
 8002dce:	6813      	ldr	r3, [r2, #0]
 8002dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002dd6:	f7fe fcf3 	bl	80017c0 <HAL_GetTick>
 8002dda:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ddc:	4b07      	ldr	r3, [pc, #28]	; (8002dfc <HAL_RCC_OscConfig+0x284>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002de4:	d1cb      	bne.n	8002d7e <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de6:	f7fe fceb 	bl	80017c0 <HAL_GetTick>
 8002dea:	1b80      	subs	r0, r0, r6
 8002dec:	2864      	cmp	r0, #100	; 0x64
 8002dee:	d9f5      	bls.n	8002ddc <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8002df0:	2003      	movs	r0, #3
 8002df2:	e0bc      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
 8002df4:	40021000 	.word	0x40021000
 8002df8:	42420000 	.word	0x42420000
 8002dfc:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e00:	4a5f      	ldr	r2, [pc, #380]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002e02:	6a13      	ldr	r3, [r2, #32]
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e0a:	68e3      	ldr	r3, [r4, #12]
 8002e0c:	b333      	cbz	r3, 8002e5c <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8002e0e:	f7fe fcd7 	bl	80017c0 <HAL_GetTick>
 8002e12:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e14:	4b5a      	ldr	r3, [pc, #360]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	f013 0f02 	tst.w	r3, #2
 8002e1c:	d12f      	bne.n	8002e7e <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e1e:	f7fe fccf 	bl	80017c0 <HAL_GetTick>
 8002e22:	1b80      	subs	r0, r0, r6
 8002e24:	f241 3388 	movw	r3, #5000	; 0x1388
 8002e28:	4298      	cmp	r0, r3
 8002e2a:	d9f3      	bls.n	8002e14 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8002e2c:	2003      	movs	r0, #3
 8002e2e:	e09e      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e30:	2b05      	cmp	r3, #5
 8002e32:	d009      	beq.n	8002e48 <HAL_RCC_OscConfig+0x2d0>
 8002e34:	4b52      	ldr	r3, [pc, #328]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002e36:	6a1a      	ldr	r2, [r3, #32]
 8002e38:	f022 0201 	bic.w	r2, r2, #1
 8002e3c:	621a      	str	r2, [r3, #32]
 8002e3e:	6a1a      	ldr	r2, [r3, #32]
 8002e40:	f022 0204 	bic.w	r2, r2, #4
 8002e44:	621a      	str	r2, [r3, #32]
 8002e46:	e7e0      	b.n	8002e0a <HAL_RCC_OscConfig+0x292>
 8002e48:	4b4d      	ldr	r3, [pc, #308]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002e4a:	6a1a      	ldr	r2, [r3, #32]
 8002e4c:	f042 0204 	orr.w	r2, r2, #4
 8002e50:	621a      	str	r2, [r3, #32]
 8002e52:	6a1a      	ldr	r2, [r3, #32]
 8002e54:	f042 0201 	orr.w	r2, r2, #1
 8002e58:	621a      	str	r2, [r3, #32]
 8002e5a:	e7d6      	b.n	8002e0a <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8002e5c:	f7fe fcb0 	bl	80017c0 <HAL_GetTick>
 8002e60:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e62:	4b47      	ldr	r3, [pc, #284]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	f013 0f02 	tst.w	r3, #2
 8002e6a:	d008      	beq.n	8002e7e <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6c:	f7fe fca8 	bl	80017c0 <HAL_GetTick>
 8002e70:	1b80      	subs	r0, r0, r6
 8002e72:	f241 3388 	movw	r3, #5000	; 0x1388
 8002e76:	4298      	cmp	r0, r3
 8002e78:	d9f3      	bls.n	8002e62 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8002e7a:	2003      	movs	r0, #3
 8002e7c:	e077      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8002e7e:	b9e5      	cbnz	r5, 8002eba <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e80:	69e3      	ldr	r3, [r4, #28]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d072      	beq.n	8002f6c <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e86:	4a3e      	ldr	r2, [pc, #248]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002e88:	6852      	ldr	r2, [r2, #4]
 8002e8a:	f002 020c 	and.w	r2, r2, #12
 8002e8e:	2a08      	cmp	r2, #8
 8002e90:	d056      	beq.n	8002f40 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d017      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8002e96:	4b3b      	ldr	r3, [pc, #236]	; (8002f84 <HAL_RCC_OscConfig+0x40c>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002e9c:	f7fe fc90 	bl	80017c0 <HAL_GetTick>
 8002ea0:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ea2:	4b37      	ldr	r3, [pc, #220]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002eaa:	d047      	beq.n	8002f3c <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eac:	f7fe fc88 	bl	80017c0 <HAL_GetTick>
 8002eb0:	1b00      	subs	r0, r0, r4
 8002eb2:	2802      	cmp	r0, #2
 8002eb4:	d9f5      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8002eb6:	2003      	movs	r0, #3
 8002eb8:	e059      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eba:	4a31      	ldr	r2, [pc, #196]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002ebc:	69d3      	ldr	r3, [r2, #28]
 8002ebe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ec2:	61d3      	str	r3, [r2, #28]
 8002ec4:	e7dc      	b.n	8002e80 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8002ec6:	4b2f      	ldr	r3, [pc, #188]	; (8002f84 <HAL_RCC_OscConfig+0x40c>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002ecc:	f7fe fc78 	bl	80017c0 <HAL_GetTick>
 8002ed0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ed2:	4b2b      	ldr	r3, [pc, #172]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002eda:	d006      	beq.n	8002eea <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002edc:	f7fe fc70 	bl	80017c0 <HAL_GetTick>
 8002ee0:	1b40      	subs	r0, r0, r5
 8002ee2:	2802      	cmp	r0, #2
 8002ee4:	d9f5      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8002ee6:	2003      	movs	r0, #3
 8002ee8:	e041      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002eea:	6a23      	ldr	r3, [r4, #32]
 8002eec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ef0:	d01a      	beq.n	8002f28 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ef2:	4923      	ldr	r1, [pc, #140]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002ef4:	684b      	ldr	r3, [r1, #4]
 8002ef6:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8002efa:	6a22      	ldr	r2, [r4, #32]
 8002efc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002efe:	4302      	orrs	r2, r0
 8002f00:	4313      	orrs	r3, r2
 8002f02:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8002f04:	4b1f      	ldr	r3, [pc, #124]	; (8002f84 <HAL_RCC_OscConfig+0x40c>)
 8002f06:	2201      	movs	r2, #1
 8002f08:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002f0a:	f7fe fc59 	bl	80017c0 <HAL_GetTick>
 8002f0e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f10:	4b1b      	ldr	r3, [pc, #108]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002f18:	d10e      	bne.n	8002f38 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f1a:	f7fe fc51 	bl	80017c0 <HAL_GetTick>
 8002f1e:	1b00      	subs	r0, r0, r4
 8002f20:	2802      	cmp	r0, #2
 8002f22:	d9f5      	bls.n	8002f10 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8002f24:	2003      	movs	r0, #3
 8002f26:	e022      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f28:	4a15      	ldr	r2, [pc, #84]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002f2a:	6853      	ldr	r3, [r2, #4]
 8002f2c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002f30:	68a1      	ldr	r1, [r4, #8]
 8002f32:	430b      	orrs	r3, r1
 8002f34:	6053      	str	r3, [r2, #4]
 8002f36:	e7dc      	b.n	8002ef2 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8002f38:	2000      	movs	r0, #0
 8002f3a:	e018      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	e016      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d016      	beq.n	8002f72 <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8002f44:	4b0e      	ldr	r3, [pc, #56]	; (8002f80 <HAL_RCC_OscConfig+0x408>)
 8002f46:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f48:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002f4c:	6a22      	ldr	r2, [r4, #32]
 8002f4e:	4291      	cmp	r1, r2
 8002f50:	d111      	bne.n	8002f76 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f52:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002f56:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d10e      	bne.n	8002f7a <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	e006      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8002f60:	2001      	movs	r0, #1
}
 8002f62:	4770      	bx	lr
        return HAL_ERROR;
 8002f64:	2001      	movs	r0, #1
 8002f66:	e002      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8002f68:	2001      	movs	r0, #1
 8002f6a:	e000      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8002f6c:	2000      	movs	r0, #0
}
 8002f6e:	b002      	add	sp, #8
 8002f70:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002f72:	2001      	movs	r0, #1
 8002f74:	e7fb      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8002f76:	2001      	movs	r0, #1
 8002f78:	e7f9      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
 8002f7a:	2001      	movs	r0, #1
 8002f7c:	e7f7      	b.n	8002f6e <HAL_RCC_OscConfig+0x3f6>
 8002f7e:	bf00      	nop
 8002f80:	40021000 	.word	0x40021000
 8002f84:	42420000 	.word	0x42420000

08002f88 <HAL_RCC_GetSysClockFreq>:
{
 8002f88:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002f8a:	4b17      	ldr	r3, [pc, #92]	; (8002fe8 <HAL_RCC_GetSysClockFreq+0x60>)
 8002f8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f8e:	f10d 0c18 	add.w	ip, sp, #24
 8002f92:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f96:	f240 2301 	movw	r3, #513	; 0x201
 8002f9a:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8002f9e:	4b13      	ldr	r3, [pc, #76]	; (8002fec <HAL_RCC_GetSysClockFreq+0x64>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002fa2:	f003 020c 	and.w	r2, r3, #12
 8002fa6:	2a08      	cmp	r2, #8
 8002fa8:	d002      	beq.n	8002fb0 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8002faa:	4811      	ldr	r0, [pc, #68]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8002fac:	b006      	add	sp, #24
 8002fae:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fb0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002fb4:	3218      	adds	r2, #24
 8002fb6:	446a      	add	r2, sp
 8002fb8:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fbc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002fc0:	d00d      	beq.n	8002fde <HAL_RCC_GetSysClockFreq+0x56>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fc2:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <HAL_RCC_GetSysClockFreq+0x64>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002fca:	3318      	adds	r3, #24
 8002fcc:	446b      	add	r3, sp
 8002fce:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002fd2:	4a07      	ldr	r2, [pc, #28]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x68>)
 8002fd4:	fb02 f000 	mul.w	r0, r2, r0
 8002fd8:	fbb0 f0f3 	udiv	r0, r0, r3
 8002fdc:	e7e6      	b.n	8002fac <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002fde:	4b05      	ldr	r3, [pc, #20]	; (8002ff4 <HAL_RCC_GetSysClockFreq+0x6c>)
 8002fe0:	fb03 f000 	mul.w	r0, r3, r0
 8002fe4:	e7e2      	b.n	8002fac <HAL_RCC_GetSysClockFreq+0x24>
 8002fe6:	bf00      	nop
 8002fe8:	08009758 	.word	0x08009758
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	007a1200 	.word	0x007a1200
 8002ff4:	003d0900 	.word	0x003d0900

08002ff8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002ff8:	2800      	cmp	r0, #0
 8002ffa:	f000 80a0 	beq.w	800313e <HAL_RCC_ClockConfig+0x146>
{
 8002ffe:	b570      	push	{r4, r5, r6, lr}
 8003000:	460d      	mov	r5, r1
 8003002:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003004:	4b52      	ldr	r3, [pc, #328]	; (8003150 <HAL_RCC_ClockConfig+0x158>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	428b      	cmp	r3, r1
 800300e:	d20b      	bcs.n	8003028 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003010:	4a4f      	ldr	r2, [pc, #316]	; (8003150 <HAL_RCC_ClockConfig+0x158>)
 8003012:	6813      	ldr	r3, [r2, #0]
 8003014:	f023 0307 	bic.w	r3, r3, #7
 8003018:	430b      	orrs	r3, r1
 800301a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800301c:	6813      	ldr	r3, [r2, #0]
 800301e:	f003 0307 	and.w	r3, r3, #7
 8003022:	428b      	cmp	r3, r1
 8003024:	f040 808d 	bne.w	8003142 <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	f013 0f02 	tst.w	r3, #2
 800302e:	d017      	beq.n	8003060 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003030:	f013 0f04 	tst.w	r3, #4
 8003034:	d004      	beq.n	8003040 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003036:	4a47      	ldr	r2, [pc, #284]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 8003038:	6853      	ldr	r3, [r2, #4]
 800303a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800303e:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003040:	6823      	ldr	r3, [r4, #0]
 8003042:	f013 0f08 	tst.w	r3, #8
 8003046:	d004      	beq.n	8003052 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003048:	4a42      	ldr	r2, [pc, #264]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 800304a:	6853      	ldr	r3, [r2, #4]
 800304c:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003050:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003052:	4a40      	ldr	r2, [pc, #256]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 8003054:	6853      	ldr	r3, [r2, #4]
 8003056:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800305a:	68a1      	ldr	r1, [r4, #8]
 800305c:	430b      	orrs	r3, r1
 800305e:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003060:	6823      	ldr	r3, [r4, #0]
 8003062:	f013 0f01 	tst.w	r3, #1
 8003066:	d031      	beq.n	80030cc <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003068:	6863      	ldr	r3, [r4, #4]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d020      	beq.n	80030b0 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800306e:	2b02      	cmp	r3, #2
 8003070:	d025      	beq.n	80030be <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003072:	4a38      	ldr	r2, [pc, #224]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 8003074:	6812      	ldr	r2, [r2, #0]
 8003076:	f012 0f02 	tst.w	r2, #2
 800307a:	d064      	beq.n	8003146 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800307c:	4935      	ldr	r1, [pc, #212]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 800307e:	684a      	ldr	r2, [r1, #4]
 8003080:	f022 0203 	bic.w	r2, r2, #3
 8003084:	4313      	orrs	r3, r2
 8003086:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8003088:	f7fe fb9a 	bl	80017c0 <HAL_GetTick>
 800308c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800308e:	4b31      	ldr	r3, [pc, #196]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f003 030c 	and.w	r3, r3, #12
 8003096:	6862      	ldr	r2, [r4, #4]
 8003098:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800309c:	d016      	beq.n	80030cc <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800309e:	f7fe fb8f 	bl	80017c0 <HAL_GetTick>
 80030a2:	1b80      	subs	r0, r0, r6
 80030a4:	f241 3388 	movw	r3, #5000	; 0x1388
 80030a8:	4298      	cmp	r0, r3
 80030aa:	d9f0      	bls.n	800308e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 80030ac:	2003      	movs	r0, #3
 80030ae:	e045      	b.n	800313c <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030b0:	4a28      	ldr	r2, [pc, #160]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80030b8:	d1e0      	bne.n	800307c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80030ba:	2001      	movs	r0, #1
 80030bc:	e03e      	b.n	800313c <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030be:	4a25      	ldr	r2, [pc, #148]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 80030c0:	6812      	ldr	r2, [r2, #0]
 80030c2:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80030c6:	d1d9      	bne.n	800307c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80030c8:	2001      	movs	r0, #1
 80030ca:	e037      	b.n	800313c <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030cc:	4b20      	ldr	r3, [pc, #128]	; (8003150 <HAL_RCC_ClockConfig+0x158>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	42ab      	cmp	r3, r5
 80030d6:	d90a      	bls.n	80030ee <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030d8:	4a1d      	ldr	r2, [pc, #116]	; (8003150 <HAL_RCC_ClockConfig+0x158>)
 80030da:	6813      	ldr	r3, [r2, #0]
 80030dc:	f023 0307 	bic.w	r3, r3, #7
 80030e0:	432b      	orrs	r3, r5
 80030e2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030e4:	6813      	ldr	r3, [r2, #0]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	42ab      	cmp	r3, r5
 80030ec:	d12d      	bne.n	800314a <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ee:	6823      	ldr	r3, [r4, #0]
 80030f0:	f013 0f04 	tst.w	r3, #4
 80030f4:	d006      	beq.n	8003104 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030f6:	4a17      	ldr	r2, [pc, #92]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 80030f8:	6853      	ldr	r3, [r2, #4]
 80030fa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80030fe:	68e1      	ldr	r1, [r4, #12]
 8003100:	430b      	orrs	r3, r1
 8003102:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003104:	6823      	ldr	r3, [r4, #0]
 8003106:	f013 0f08 	tst.w	r3, #8
 800310a:	d007      	beq.n	800311c <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800310c:	4a11      	ldr	r2, [pc, #68]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 800310e:	6853      	ldr	r3, [r2, #4]
 8003110:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003114:	6921      	ldr	r1, [r4, #16]
 8003116:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800311a:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800311c:	f7ff ff34 	bl	8002f88 <HAL_RCC_GetSysClockFreq>
 8003120:	4b0c      	ldr	r3, [pc, #48]	; (8003154 <HAL_RCC_ClockConfig+0x15c>)
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003128:	4a0b      	ldr	r2, [pc, #44]	; (8003158 <HAL_RCC_ClockConfig+0x160>)
 800312a:	5cd3      	ldrb	r3, [r2, r3]
 800312c:	40d8      	lsrs	r0, r3
 800312e:	4b0b      	ldr	r3, [pc, #44]	; (800315c <HAL_RCC_ClockConfig+0x164>)
 8003130:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8003132:	4b0b      	ldr	r3, [pc, #44]	; (8003160 <HAL_RCC_ClockConfig+0x168>)
 8003134:	6818      	ldr	r0, [r3, #0]
 8003136:	f7fe faff 	bl	8001738 <HAL_InitTick>
  return HAL_OK;
 800313a:	2000      	movs	r0, #0
}
 800313c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800313e:	2001      	movs	r0, #1
}
 8003140:	4770      	bx	lr
    return HAL_ERROR;
 8003142:	2001      	movs	r0, #1
 8003144:	e7fa      	b.n	800313c <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8003146:	2001      	movs	r0, #1
 8003148:	e7f8      	b.n	800313c <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 800314a:	2001      	movs	r0, #1
 800314c:	e7f6      	b.n	800313c <HAL_RCC_ClockConfig+0x144>
 800314e:	bf00      	nop
 8003150:	40022000 	.word	0x40022000
 8003154:	40021000 	.word	0x40021000
 8003158:	08009740 	.word	0x08009740
 800315c:	20000000 	.word	0x20000000
 8003160:	20000008 	.word	0x20000008

08003164 <HAL_RCC_GetHCLKFreq>:
}
 8003164:	4b01      	ldr	r3, [pc, #4]	; (800316c <HAL_RCC_GetHCLKFreq+0x8>)
 8003166:	6818      	ldr	r0, [r3, #0]
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	20000000 	.word	0x20000000

08003170 <HAL_RCC_GetPCLK1Freq>:
{
 8003170:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003172:	f7ff fff7 	bl	8003164 <HAL_RCC_GetHCLKFreq>
 8003176:	4b04      	ldr	r3, [pc, #16]	; (8003188 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800317e:	4a03      	ldr	r2, [pc, #12]	; (800318c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003180:	5cd3      	ldrb	r3, [r2, r3]
}
 8003182:	40d8      	lsrs	r0, r3
 8003184:	bd08      	pop	{r3, pc}
 8003186:	bf00      	nop
 8003188:	40021000 	.word	0x40021000
 800318c:	08009750 	.word	0x08009750

08003190 <HAL_RCC_GetPCLK2Freq>:
{
 8003190:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003192:	f7ff ffe7 	bl	8003164 <HAL_RCC_GetHCLKFreq>
 8003196:	4b04      	ldr	r3, [pc, #16]	; (80031a8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800319e:	4a03      	ldr	r2, [pc, #12]	; (80031ac <HAL_RCC_GetPCLK2Freq+0x1c>)
 80031a0:	5cd3      	ldrb	r3, [r2, r3]
}
 80031a2:	40d8      	lsrs	r0, r3
 80031a4:	bd08      	pop	{r3, pc}
 80031a6:	bf00      	nop
 80031a8:	40021000 	.word	0x40021000
 80031ac:	08009750 	.word	0x08009750

080031b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031b0:	b570      	push	{r4, r5, r6, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80031b6:	6803      	ldr	r3, [r0, #0]
 80031b8:	f013 0f01 	tst.w	r3, #1
 80031bc:	d036      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031be:	4b3f      	ldr	r3, [pc, #252]	; (80032bc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80031c6:	d149      	bne.n	800325c <HAL_RCCEx_PeriphCLKConfig+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031c8:	4b3c      	ldr	r3, [pc, #240]	; (80032bc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80031ca:	69da      	ldr	r2, [r3, #28]
 80031cc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80031d0:	61da      	str	r2, [r3, #28]
 80031d2:	69db      	ldr	r3, [r3, #28]
 80031d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031d8:	9301      	str	r3, [sp, #4]
 80031da:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80031dc:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031de:	4b38      	ldr	r3, [pc, #224]	; (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80031e6:	d03b      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xb0>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80031e8:	4b34      	ldr	r3, [pc, #208]	; (80032bc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80031ea:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80031ec:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80031f0:	d013      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80031f2:	6862      	ldr	r2, [r4, #4]
 80031f4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d00e      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80031fc:	4a2f      	ldr	r2, [pc, #188]	; (80032bc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80031fe:	6a13      	ldr	r3, [r2, #32]
 8003200:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003204:	492f      	ldr	r1, [pc, #188]	; (80032c4 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8003206:	2601      	movs	r6, #1
 8003208:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 800320c:	2600      	movs	r6, #0
 800320e:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003212:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003214:	f013 0f01 	tst.w	r3, #1
 8003218:	d136      	bne.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0xd8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800321a:	4a28      	ldr	r2, [pc, #160]	; (80032bc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800321c:	6a13      	ldr	r3, [r2, #32]
 800321e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003222:	6861      	ldr	r1, [r4, #4]
 8003224:	430b      	orrs	r3, r1
 8003226:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003228:	2d00      	cmp	r5, #0
 800322a:	d13e      	bne.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800322c:	6823      	ldr	r3, [r4, #0]
 800322e:	f013 0f02 	tst.w	r3, #2
 8003232:	d006      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003234:	4a21      	ldr	r2, [pc, #132]	; (80032bc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8003236:	6853      	ldr	r3, [r2, #4]
 8003238:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800323c:	68a1      	ldr	r1, [r4, #8]
 800323e:	430b      	orrs	r3, r1
 8003240:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003242:	6823      	ldr	r3, [r4, #0]
 8003244:	f013 0f10 	tst.w	r3, #16
 8003248:	d034      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800324a:	4a1c      	ldr	r2, [pc, #112]	; (80032bc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800324c:	6853      	ldr	r3, [r2, #4]
 800324e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003252:	68e1      	ldr	r1, [r4, #12]
 8003254:	430b      	orrs	r3, r1
 8003256:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003258:	2000      	movs	r0, #0
 800325a:	e02c      	b.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    FlagStatus pwrclkchanged = RESET;
 800325c:	2500      	movs	r5, #0
 800325e:	e7be      	b.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003260:	4a17      	ldr	r2, [pc, #92]	; (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003262:	6813      	ldr	r3, [r2, #0]
 8003264:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003268:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800326a:	f7fe faa9 	bl	80017c0 <HAL_GetTick>
 800326e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003270:	4b13      	ldr	r3, [pc, #76]	; (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003278:	d1b6      	bne.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800327a:	f7fe faa1 	bl	80017c0 <HAL_GetTick>
 800327e:	1b80      	subs	r0, r0, r6
 8003280:	2864      	cmp	r0, #100	; 0x64
 8003282:	d9f5      	bls.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 8003284:	2003      	movs	r0, #3
 8003286:	e016      	b.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
        tickstart = HAL_GetTick();
 8003288:	f7fe fa9a 	bl	80017c0 <HAL_GetTick>
 800328c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800328e:	4b0b      	ldr	r3, [pc, #44]	; (80032bc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8003290:	6a1b      	ldr	r3, [r3, #32]
 8003292:	f013 0f02 	tst.w	r3, #2
 8003296:	d1c0      	bne.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003298:	f7fe fa92 	bl	80017c0 <HAL_GetTick>
 800329c:	1b80      	subs	r0, r0, r6
 800329e:	f241 3388 	movw	r3, #5000	; 0x1388
 80032a2:	4298      	cmp	r0, r3
 80032a4:	d9f3      	bls.n	800328e <HAL_RCCEx_PeriphCLKConfig+0xde>
            return HAL_TIMEOUT;
 80032a6:	2003      	movs	r0, #3
 80032a8:	e005      	b.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      __HAL_RCC_PWR_CLK_DISABLE();
 80032aa:	69d3      	ldr	r3, [r2, #28]
 80032ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032b0:	61d3      	str	r3, [r2, #28]
 80032b2:	e7bb      	b.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 80032b4:	2000      	movs	r0, #0
}
 80032b6:	b002      	add	sp, #8
 80032b8:	bd70      	pop	{r4, r5, r6, pc}
 80032ba:	bf00      	nop
 80032bc:	40021000 	.word	0x40021000
 80032c0:	40007000 	.word	0x40007000
 80032c4:	42420000 	.word	0x42420000

080032c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80032c8:	b500      	push	{lr}
 80032ca:	b087      	sub	sp, #28
 80032cc:	4684      	mov	ip, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80032ce:	4b39      	ldr	r3, [pc, #228]	; (80033b4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 80032d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032d2:	f10d 0e18 	add.w	lr, sp, #24
 80032d6:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80032da:	f240 2301 	movw	r3, #513	; 0x201
 80032de:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80032e2:	f1bc 0f02 	cmp.w	ip, #2
 80032e6:	d056      	beq.n	8003396 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
 80032e8:	f1bc 0f10 	cmp.w	ip, #16
 80032ec:	d006      	beq.n	80032fc <HAL_RCCEx_GetPeriphCLKFreq+0x34>
 80032ee:	f1bc 0f01 	cmp.w	ip, #1
 80032f2:	d02e      	beq.n	8003352 <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
 80032f4:	2000      	movs	r0, #0
    {
      break;
    }
  }
  return (frequency);
}
 80032f6:	b007      	add	sp, #28
 80032f8:	f85d fb04 	ldr.w	pc, [sp], #4
      temp_reg = RCC->CFGR;
 80032fc:	4b2e      	ldr	r3, [pc, #184]	; (80033b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 80032fe:	685a      	ldr	r2, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003300:	6818      	ldr	r0, [r3, #0]
 8003302:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8003306:	d0f6      	beq.n	80032f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003308:	f3c2 4383 	ubfx	r3, r2, #18, #4
 800330c:	3318      	adds	r3, #24
 800330e:	446b      	add	r3, sp
 8003310:	f813 0c10 	ldrb.w	r0, [r3, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003314:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8003318:	d017      	beq.n	800334a <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800331a:	4b27      	ldr	r3, [pc, #156]	; (80033b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8003322:	3318      	adds	r3, #24
 8003324:	446b      	add	r3, sp
 8003326:	f813 2c14 	ldrb.w	r2, [r3, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800332a:	4b24      	ldr	r3, [pc, #144]	; (80033bc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
 800332c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003330:	fb03 f000 	mul.w	r0, r3, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003334:	4b20      	ldr	r3, [pc, #128]	; (80033b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800333c:	d1db      	bne.n	80032f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
          frequency = (pllclk * 2) / 3;
 800333e:	0040      	lsls	r0, r0, #1
 8003340:	4b1f      	ldr	r3, [pc, #124]	; (80033c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>)
 8003342:	fba3 3000 	umull	r3, r0, r3, r0
 8003346:	0840      	lsrs	r0, r0, #1
 8003348:	e7d5      	b.n	80032f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800334a:	4b1e      	ldr	r3, [pc, #120]	; (80033c4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>)
 800334c:	fb03 f000 	mul.w	r0, r3, r0
 8003350:	e7f0      	b.n	8003334 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
      temp_reg = RCC->BDCR;
 8003352:	4b19      	ldr	r3, [pc, #100]	; (80033b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 8003354:	6a1b      	ldr	r3, [r3, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003356:	f240 3202 	movw	r2, #770	; 0x302
 800335a:	401a      	ands	r2, r3
 800335c:	f5b2 7f81 	cmp.w	r2, #258	; 0x102
 8003360:	d024      	beq.n	80033ac <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003362:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003366:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800336a:	d004      	beq.n	8003376 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800336c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003370:	d009      	beq.n	8003386 <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
  uint32_t temp_reg = 0U, frequency = 0U;
 8003372:	2000      	movs	r0, #0
 8003374:	e7bf      	b.n	80032f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003376:	4a10      	ldr	r2, [pc, #64]	; (80033b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 8003378:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800337a:	f012 0f02 	tst.w	r2, #2
 800337e:	d0f5      	beq.n	800336c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
        frequency = LSI_VALUE;
 8003380:	f649 4040 	movw	r0, #40000	; 0x9c40
 8003384:	e7b7      	b.n	80032f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003386:	4b0c      	ldr	r3, [pc, #48]	; (80033b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 8003388:	6818      	ldr	r0, [r3, #0]
 800338a:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800338e:	d0b2      	beq.n	80032f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
        frequency = HSE_VALUE / 128U;
 8003390:	f24f 4024 	movw	r0, #62500	; 0xf424
  return (frequency);
 8003394:	e7af      	b.n	80032f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003396:	f7ff fefb 	bl	8003190 <HAL_RCC_GetPCLK2Freq>
 800339a:	4b07      	ldr	r3, [pc, #28]	; (80033b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f3c3 3381 	ubfx	r3, r3, #14, #2
 80033a2:	3301      	adds	r3, #1
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80033aa:	e7a4      	b.n	80032f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
        frequency = LSE_VALUE;
 80033ac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80033b0:	e7a1      	b.n	80032f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
 80033b2:	bf00      	nop
 80033b4:	08009758 	.word	0x08009758
 80033b8:	40021000 	.word	0x40021000
 80033bc:	007a1200 	.word	0x007a1200
 80033c0:	aaaaaaab 	.word	0xaaaaaaab
 80033c4:	003d0900 	.word	0x003d0900

080033c8 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80033c8:	b538      	push	{r3, r4, r5, lr}
 80033ca:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  tickstart = HAL_GetTick();
 80033cc:	f7fe f9f8 	bl	80017c0 <HAL_GetTick>
 80033d0:	4605      	mov	r5, r0
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80033d2:	6823      	ldr	r3, [r4, #0]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	f012 0f20 	tst.w	r2, #32
 80033da:	d107      	bne.n	80033ec <RTC_EnterInitMode+0x24>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80033dc:	f7fe f9f0 	bl	80017c0 <HAL_GetTick>
 80033e0:	1b40      	subs	r0, r0, r5
 80033e2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80033e6:	d9f4      	bls.n	80033d2 <RTC_EnterInitMode+0xa>
    {
      return HAL_TIMEOUT;
 80033e8:	2003      	movs	r0, #3
 80033ea:	e004      	b.n	80033f6 <RTC_EnterInitMode+0x2e>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	f042 0210 	orr.w	r2, r2, #16
 80033f2:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80033f4:	2000      	movs	r0, #0
}
 80033f6:	bd38      	pop	{r3, r4, r5, pc}

080033f8 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80033f8:	b538      	push	{r3, r4, r5, lr}
 80033fa:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033fc:	6802      	ldr	r2, [r0, #0]
 80033fe:	6853      	ldr	r3, [r2, #4]
 8003400:	f023 0310 	bic.w	r3, r3, #16
 8003404:	6053      	str	r3, [r2, #4]

  tickstart = HAL_GetTick();
 8003406:	f7fe f9db 	bl	80017c0 <HAL_GetTick>
 800340a:	4605      	mov	r5, r0
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800340c:	6823      	ldr	r3, [r4, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f013 0f20 	tst.w	r3, #32
 8003414:	d107      	bne.n	8003426 <RTC_ExitInitMode+0x2e>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003416:	f7fe f9d3 	bl	80017c0 <HAL_GetTick>
 800341a:	1b40      	subs	r0, r0, r5
 800341c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003420:	d9f4      	bls.n	800340c <RTC_ExitInitMode+0x14>
    {
      return HAL_TIMEOUT;
 8003422:	2003      	movs	r0, #3
 8003424:	e000      	b.n	8003428 <RTC_ExitInitMode+0x30>
    }
  }

  return HAL_OK;
 8003426:	2000      	movs	r0, #0
}
 8003428:	bd38      	pop	{r3, r4, r5, pc}

0800342a <HAL_RTC_WaitForSynchro>:
  if (hrtc == NULL)
 800342a:	b1c0      	cbz	r0, 800345e <HAL_RTC_WaitForSynchro+0x34>
{
 800342c:	b538      	push	{r3, r4, r5, lr}
 800342e:	4605      	mov	r5, r0
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003430:	6802      	ldr	r2, [r0, #0]
 8003432:	6853      	ldr	r3, [r2, #4]
 8003434:	f023 0308 	bic.w	r3, r3, #8
 8003438:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 800343a:	f7fe f9c1 	bl	80017c0 <HAL_GetTick>
 800343e:	4604      	mov	r4, r0
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003440:	682b      	ldr	r3, [r5, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f013 0f08 	tst.w	r3, #8
 8003448:	d107      	bne.n	800345a <HAL_RTC_WaitForSynchro+0x30>
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800344a:	f7fe f9b9 	bl	80017c0 <HAL_GetTick>
 800344e:	1b00      	subs	r0, r0, r4
 8003450:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003454:	d9f4      	bls.n	8003440 <HAL_RTC_WaitForSynchro+0x16>
      return HAL_TIMEOUT;
 8003456:	2003      	movs	r0, #3
 8003458:	e000      	b.n	800345c <HAL_RTC_WaitForSynchro+0x32>
  return HAL_OK;
 800345a:	2000      	movs	r0, #0
}
 800345c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800345e:	2001      	movs	r0, #1
}
 8003460:	4770      	bx	lr
	...

08003464 <HAL_RTC_Init>:
  if (hrtc == NULL)
 8003464:	2800      	cmp	r0, #0
 8003466:	d057      	beq.n	8003518 <HAL_RTC_Init+0xb4>
{
 8003468:	b510      	push	{r4, lr}
 800346a:	4604      	mov	r4, r0
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800346c:	7c43      	ldrb	r3, [r0, #17]
 800346e:	b14b      	cbz	r3, 8003484 <HAL_RTC_Init+0x20>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003470:	2302      	movs	r3, #2
 8003472:	7463      	strb	r3, [r4, #17]
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003474:	4620      	mov	r0, r4
 8003476:	f7ff ffd8 	bl	800342a <HAL_RTC_WaitForSynchro>
 800347a:	b138      	cbz	r0, 800348c <HAL_RTC_Init+0x28>
    hrtc->State = HAL_RTC_STATE_ERROR;
 800347c:	2304      	movs	r3, #4
 800347e:	7463      	strb	r3, [r4, #17]
    return HAL_ERROR;
 8003480:	2001      	movs	r0, #1
}
 8003482:	bd10      	pop	{r4, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8003484:	7403      	strb	r3, [r0, #16]
    HAL_RTC_MspInit(hrtc);
 8003486:	f7fd ff1b 	bl	80012c0 <HAL_RTC_MspInit>
 800348a:	e7f1      	b.n	8003470 <HAL_RTC_Init+0xc>
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800348c:	4620      	mov	r0, r4
 800348e:	f7ff ff9b 	bl	80033c8 <RTC_EnterInitMode>
 8003492:	bb60      	cbnz	r0, 80034ee <HAL_RTC_Init+0x8a>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003494:	6822      	ldr	r2, [r4, #0]
 8003496:	6853      	ldr	r3, [r2, #4]
 8003498:	f023 0307 	bic.w	r3, r3, #7
 800349c:	6053      	str	r3, [r2, #4]
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800349e:	68a3      	ldr	r3, [r4, #8]
 80034a0:	b123      	cbz	r3, 80034ac <HAL_RTC_Init+0x48>
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80034a2:	4a1e      	ldr	r2, [pc, #120]	; (800351c <HAL_RTC_Init+0xb8>)
 80034a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80034a6:	f023 0301 	bic.w	r3, r3, #1
 80034aa:	6313      	str	r3, [r2, #48]	; 0x30
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80034ac:	4a1b      	ldr	r2, [pc, #108]	; (800351c <HAL_RTC_Init+0xb8>)
 80034ae:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80034b0:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 80034b4:	68a1      	ldr	r1, [r4, #8]
 80034b6:	430b      	orrs	r3, r1
 80034b8:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80034ba:	6862      	ldr	r2, [r4, #4]
 80034bc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80034c0:	d019      	beq.n	80034f6 <HAL_RTC_Init+0x92>
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80034c2:	6821      	ldr	r1, [r4, #0]
 80034c4:	688b      	ldr	r3, [r1, #8]
 80034c6:	f023 030f 	bic.w	r3, r3, #15
 80034ca:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 80034ce:	608b      	str	r3, [r1, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80034d0:	6821      	ldr	r1, [r4, #0]
 80034d2:	68cb      	ldr	r3, [r1, #12]
 80034d4:	0c1b      	lsrs	r3, r3, #16
 80034d6:	041b      	lsls	r3, r3, #16
 80034d8:	b292      	uxth	r2, r2
 80034da:	4313      	orrs	r3, r2
 80034dc:	60cb      	str	r3, [r1, #12]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80034de:	4620      	mov	r0, r4
 80034e0:	f7ff ff8a 	bl	80033f8 <RTC_ExitInitMode>
 80034e4:	b188      	cbz	r0, 800350a <HAL_RTC_Init+0xa6>
      hrtc->State = HAL_RTC_STATE_ERROR;
 80034e6:	2304      	movs	r3, #4
 80034e8:	7463      	strb	r3, [r4, #17]
      return HAL_ERROR;
 80034ea:	2001      	movs	r0, #1
 80034ec:	e7c9      	b.n	8003482 <HAL_RTC_Init+0x1e>
    hrtc->State = HAL_RTC_STATE_ERROR;
 80034ee:	2304      	movs	r3, #4
 80034f0:	7463      	strb	r3, [r4, #17]
    return HAL_ERROR;
 80034f2:	2001      	movs	r0, #1
 80034f4:	e7c5      	b.n	8003482 <HAL_RTC_Init+0x1e>
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80034f6:	2001      	movs	r0, #1
 80034f8:	f7ff fee6 	bl	80032c8 <HAL_RCCEx_GetPeriphCLKFreq>
      if (prescaler == 0U)
 80034fc:	b108      	cbz	r0, 8003502 <HAL_RTC_Init+0x9e>
        prescaler = prescaler - 1U;
 80034fe:	1e42      	subs	r2, r0, #1
 8003500:	e7df      	b.n	80034c2 <HAL_RTC_Init+0x5e>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003502:	2304      	movs	r3, #4
 8003504:	7463      	strb	r3, [r4, #17]
        return HAL_ERROR;
 8003506:	2001      	movs	r0, #1
 8003508:	e7bb      	b.n	8003482 <HAL_RTC_Init+0x1e>
    hrtc->DateToUpdate.Year = 0x00U;
 800350a:	2300      	movs	r3, #0
 800350c:	73e3      	strb	r3, [r4, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800350e:	2301      	movs	r3, #1
 8003510:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003512:	73a3      	strb	r3, [r4, #14]
    hrtc->State = HAL_RTC_STATE_READY;
 8003514:	7463      	strb	r3, [r4, #17]
    return HAL_OK;
 8003516:	e7b4      	b.n	8003482 <HAL_RTC_Init+0x1e>
    return HAL_ERROR;
 8003518:	2001      	movs	r0, #1
}
 800351a:	4770      	bx	lr
 800351c:	40006c00 	.word	0x40006c00

08003520 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	4605      	mov	r5, r0
 8003528:	4688      	mov	r8, r1
 800352a:	4617      	mov	r7, r2
 800352c:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800352e:	f7fe f947 	bl	80017c0 <HAL_GetTick>
 8003532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003534:	1a1b      	subs	r3, r3, r0
 8003536:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 800353a:	f7fe f941 	bl	80017c0 <HAL_GetTick>
 800353e:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003540:	4b2b      	ldr	r3, [pc, #172]	; (80035f0 <SPI_WaitFlagStateUntilTimeout+0xd0>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8003548:	fb09 f303 	mul.w	r3, r9, r3
 800354c:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800354e:	682b      	ldr	r3, [r5, #0]
 8003550:	689c      	ldr	r4, [r3, #8]
 8003552:	ea38 0304 	bics.w	r3, r8, r4
 8003556:	bf0c      	ite	eq
 8003558:	f04f 0c01 	moveq.w	ip, #1
 800355c:	f04f 0c00 	movne.w	ip, #0
 8003560:	45bc      	cmp	ip, r7
 8003562:	d040      	beq.n	80035e6 <SPI_WaitFlagStateUntilTimeout+0xc6>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003564:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003568:	d0f1      	beq.n	800354e <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800356a:	f7fe f929 	bl	80017c0 <HAL_GetTick>
 800356e:	eba0 000a 	sub.w	r0, r0, sl
 8003572:	4548      	cmp	r0, r9
 8003574:	d20a      	bcs.n	800358c <SPI_WaitFlagStateUntilTimeout+0x6c>
 8003576:	f1b9 0f00 	cmp.w	r9, #0
 800357a:	d007      	beq.n	800358c <SPI_WaitFlagStateUntilTimeout+0x6c>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800357c:	9a01      	ldr	r2, [sp, #4]
 800357e:	b102      	cbz	r2, 8003582 <SPI_WaitFlagStateUntilTimeout+0x62>
 8003580:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8003582:	9b01      	ldr	r3, [sp, #4]
 8003584:	3b01      	subs	r3, #1
 8003586:	9301      	str	r3, [sp, #4]
 8003588:	4691      	mov	r9, r2
 800358a:	e7e0      	b.n	800354e <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800358c:	682a      	ldr	r2, [r5, #0]
 800358e:	6853      	ldr	r3, [r2, #4]
 8003590:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003594:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003596:	686b      	ldr	r3, [r5, #4]
 8003598:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800359c:	d00b      	beq.n	80035b6 <SPI_WaitFlagStateUntilTimeout+0x96>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800359e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80035a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035a4:	d014      	beq.n	80035d0 <SPI_WaitFlagStateUntilTimeout+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 80035a6:	2301      	movs	r3, #1
 80035a8:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80035ac:	2300      	movs	r3, #0
 80035ae:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
        return HAL_TIMEOUT;
 80035b2:	2003      	movs	r0, #3
 80035b4:	e018      	b.n	80035e8 <SPI_WaitFlagStateUntilTimeout+0xc8>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035b6:	68ab      	ldr	r3, [r5, #8]
 80035b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035bc:	d002      	beq.n	80035c4 <SPI_WaitFlagStateUntilTimeout+0xa4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035c2:	d1ec      	bne.n	800359e <SPI_WaitFlagStateUntilTimeout+0x7e>
          __HAL_SPI_DISABLE(hspi);
 80035c4:	682a      	ldr	r2, [r5, #0]
 80035c6:	6813      	ldr	r3, [r2, #0]
 80035c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035cc:	6013      	str	r3, [r2, #0]
 80035ce:	e7e6      	b.n	800359e <SPI_WaitFlagStateUntilTimeout+0x7e>
          SPI_RESET_CRC(hspi);
 80035d0:	682a      	ldr	r2, [r5, #0]
 80035d2:	6813      	ldr	r3, [r2, #0]
 80035d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	682a      	ldr	r2, [r5, #0]
 80035dc:	6813      	ldr	r3, [r2, #0]
 80035de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80035e2:	6013      	str	r3, [r2, #0]
 80035e4:	e7df      	b.n	80035a6 <SPI_WaitFlagStateUntilTimeout+0x86>
    }
  }

  return HAL_OK;
 80035e6:	2000      	movs	r0, #0
}
 80035e8:	b002      	add	sp, #8
 80035ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035ee:	bf00      	nop
 80035f0:	20000000 	.word	0x20000000

080035f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035f4:	b510      	push	{r4, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	4604      	mov	r4, r0
 80035fa:	460b      	mov	r3, r1
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035fc:	9200      	str	r2, [sp, #0]
 80035fe:	2200      	movs	r2, #0
 8003600:	2180      	movs	r1, #128	; 0x80
 8003602:	f7ff ff8d 	bl	8003520 <SPI_WaitFlagStateUntilTimeout>
 8003606:	b908      	cbnz	r0, 800360c <SPI_EndRxTxTransaction+0x18>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 8003608:	b002      	add	sp, #8
 800360a:	bd10      	pop	{r4, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800360c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800360e:	f043 0320 	orr.w	r3, r3, #32
 8003612:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8003614:	2003      	movs	r0, #3
 8003616:	e7f7      	b.n	8003608 <SPI_EndRxTxTransaction+0x14>

08003618 <HAL_SPI_Init>:
  if (hspi == NULL)
 8003618:	2800      	cmp	r0, #0
 800361a:	d056      	beq.n	80036ca <HAL_SPI_Init+0xb2>
{
 800361c:	b510      	push	{r4, lr}
 800361e:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003620:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003622:	b933      	cbnz	r3, 8003632 <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003624:	6843      	ldr	r3, [r0, #4]
 8003626:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800362a:	d005      	beq.n	8003638 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800362c:	2300      	movs	r3, #0
 800362e:	61c3      	str	r3, [r0, #28]
 8003630:	e002      	b.n	8003638 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003632:	2300      	movs	r3, #0
 8003634:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003636:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003638:	2300      	movs	r3, #0
 800363a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800363c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8003640:	2b00      	cmp	r3, #0
 8003642:	d03c      	beq.n	80036be <HAL_SPI_Init+0xa6>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003644:	2302      	movs	r3, #2
 8003646:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 800364a:	6822      	ldr	r2, [r4, #0]
 800364c:	6813      	ldr	r3, [r2, #0]
 800364e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003652:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003654:	6863      	ldr	r3, [r4, #4]
 8003656:	f403 7382 	and.w	r3, r3, #260	; 0x104
 800365a:	68a2      	ldr	r2, [r4, #8]
 800365c:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8003660:	4313      	orrs	r3, r2
 8003662:	68e2      	ldr	r2, [r4, #12]
 8003664:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003668:	4313      	orrs	r3, r2
 800366a:	6922      	ldr	r2, [r4, #16]
 800366c:	f002 0202 	and.w	r2, r2, #2
 8003670:	4313      	orrs	r3, r2
 8003672:	6962      	ldr	r2, [r4, #20]
 8003674:	f002 0201 	and.w	r2, r2, #1
 8003678:	4313      	orrs	r3, r2
 800367a:	69a2      	ldr	r2, [r4, #24]
 800367c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003680:	4313      	orrs	r3, r2
 8003682:	69e2      	ldr	r2, [r4, #28]
 8003684:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8003688:	4313      	orrs	r3, r2
 800368a:	6a22      	ldr	r2, [r4, #32]
 800368c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003690:	4313      	orrs	r3, r2
 8003692:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003694:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003698:	6821      	ldr	r1, [r4, #0]
 800369a:	4313      	orrs	r3, r2
 800369c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800369e:	8b63      	ldrh	r3, [r4, #26]
 80036a0:	6822      	ldr	r2, [r4, #0]
 80036a2:	f003 0304 	and.w	r3, r3, #4
 80036a6:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036a8:	6822      	ldr	r2, [r4, #0]
 80036aa:	69d3      	ldr	r3, [r2, #28]
 80036ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036b0:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036b2:	2000      	movs	r0, #0
 80036b4:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80036b6:	2301      	movs	r3, #1
 80036b8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 80036bc:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 80036be:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80036c2:	4620      	mov	r0, r4
 80036c4:	f7fd fe1c 	bl	8001300 <HAL_SPI_MspInit>
 80036c8:	e7bc      	b.n	8003644 <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 80036ca:	2001      	movs	r0, #1
}
 80036cc:	4770      	bx	lr

080036ce <HAL_SPI_Transmit>:
{
 80036ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036d2:	b083      	sub	sp, #12
 80036d4:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 80036d6:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80036da:	2b01      	cmp	r3, #1
 80036dc:	f000 80d1 	beq.w	8003882 <HAL_SPI_Transmit+0x1b4>
 80036e0:	4604      	mov	r4, r0
 80036e2:	4688      	mov	r8, r1
 80036e4:	4691      	mov	r9, r2
 80036e6:	2301      	movs	r3, #1
 80036e8:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80036ec:	f7fe f868 	bl	80017c0 <HAL_GetTick>
 80036f0:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80036f2:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
 80036f6:	b2f6      	uxtb	r6, r6
 80036f8:	2e01      	cmp	r6, #1
 80036fa:	f040 80af 	bne.w	800385c <HAL_SPI_Transmit+0x18e>
  if ((pData == NULL) || (Size == 0U))
 80036fe:	f1b8 0f00 	cmp.w	r8, #0
 8003702:	f000 80ac 	beq.w	800385e <HAL_SPI_Transmit+0x190>
 8003706:	f1b9 0f00 	cmp.w	r9, #0
 800370a:	f000 80a8 	beq.w	800385e <HAL_SPI_Transmit+0x190>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800370e:	2303      	movs	r3, #3
 8003710:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003714:	2300      	movs	r3, #0
 8003716:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003718:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800371c:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003720:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003724:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003726:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003728:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800372a:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 800372c:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800372e:	68a3      	ldr	r3, [r4, #8]
 8003730:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003734:	d01e      	beq.n	8003774 <HAL_SPI_Transmit+0xa6>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003736:	6823      	ldr	r3, [r4, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800373e:	d103      	bne.n	8003748 <HAL_SPI_Transmit+0x7a>
    __HAL_SPI_ENABLE(hspi);
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003746:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003748:	68e3      	ldr	r3, [r4, #12]
 800374a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800374e:	d01c      	beq.n	800378a <HAL_SPI_Transmit+0xbc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003750:	6863      	ldr	r3, [r4, #4]
 8003752:	b113      	cbz	r3, 800375a <HAL_SPI_Transmit+0x8c>
 8003754:	f1b9 0f01 	cmp.w	r9, #1
 8003758:	d152      	bne.n	8003800 <HAL_SPI_Transmit+0x132>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800375a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800375c:	6823      	ldr	r3, [r4, #0]
 800375e:	7812      	ldrb	r2, [r2, #0]
 8003760:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003762:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003764:	3301      	adds	r3, #1
 8003766:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003768:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800376a:	b29b      	uxth	r3, r3
 800376c:	3b01      	subs	r3, #1
 800376e:	b29b      	uxth	r3, r3
 8003770:	86e3      	strh	r3, [r4, #54]	; 0x36
 8003772:	e045      	b.n	8003800 <HAL_SPI_Transmit+0x132>
    __HAL_SPI_DISABLE(hspi);
 8003774:	6822      	ldr	r2, [r4, #0]
 8003776:	6813      	ldr	r3, [r2, #0]
 8003778:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800377c:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 800377e:	6822      	ldr	r2, [r4, #0]
 8003780:	6813      	ldr	r3, [r2, #0]
 8003782:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003786:	6013      	str	r3, [r2, #0]
 8003788:	e7d5      	b.n	8003736 <HAL_SPI_Transmit+0x68>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800378a:	6863      	ldr	r3, [r4, #4]
 800378c:	b113      	cbz	r3, 8003794 <HAL_SPI_Transmit+0xc6>
 800378e:	f1b9 0f01 	cmp.w	r9, #1
 8003792:	d116      	bne.n	80037c2 <HAL_SPI_Transmit+0xf4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003794:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003796:	6823      	ldr	r3, [r4, #0]
 8003798:	8812      	ldrh	r2, [r2, #0]
 800379a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800379c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800379e:	3302      	adds	r3, #2
 80037a0:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80037a2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	3b01      	subs	r3, #1
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	86e3      	strh	r3, [r4, #54]	; 0x36
 80037ac:	e009      	b.n	80037c2 <HAL_SPI_Transmit+0xf4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037ae:	f7fe f807 	bl	80017c0 <HAL_GetTick>
 80037b2:	1bc0      	subs	r0, r0, r7
 80037b4:	42a8      	cmp	r0, r5
 80037b6:	d302      	bcc.n	80037be <HAL_SPI_Transmit+0xf0>
 80037b8:	f1b5 3fff 	cmp.w	r5, #4294967295
 80037bc:	d159      	bne.n	8003872 <HAL_SPI_Transmit+0x1a4>
 80037be:	2d00      	cmp	r5, #0
 80037c0:	d059      	beq.n	8003876 <HAL_SPI_Transmit+0x1a8>
    while (hspi->TxXferCount > 0U)
 80037c2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d033      	beq.n	8003832 <HAL_SPI_Transmit+0x164>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037ca:	6823      	ldr	r3, [r4, #0]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	f012 0f02 	tst.w	r2, #2
 80037d2:	d0ec      	beq.n	80037ae <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037d4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80037d6:	8812      	ldrh	r2, [r2, #0]
 80037d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80037dc:	3302      	adds	r3, #2
 80037de:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80037e0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	3b01      	subs	r3, #1
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	86e3      	strh	r3, [r4, #54]	; 0x36
 80037ea:	e7ea      	b.n	80037c2 <HAL_SPI_Transmit+0xf4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037ec:	f7fd ffe8 	bl	80017c0 <HAL_GetTick>
 80037f0:	1bc0      	subs	r0, r0, r7
 80037f2:	42a8      	cmp	r0, r5
 80037f4:	d302      	bcc.n	80037fc <HAL_SPI_Transmit+0x12e>
 80037f6:	f1b5 3fff 	cmp.w	r5, #4294967295
 80037fa:	d13e      	bne.n	800387a <HAL_SPI_Transmit+0x1ac>
 80037fc:	2d00      	cmp	r5, #0
 80037fe:	d03e      	beq.n	800387e <HAL_SPI_Transmit+0x1b0>
    while (hspi->TxXferCount > 0U)
 8003800:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003802:	b29b      	uxth	r3, r3
 8003804:	b1ab      	cbz	r3, 8003832 <HAL_SPI_Transmit+0x164>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003806:	6823      	ldr	r3, [r4, #0]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	f012 0f02 	tst.w	r2, #2
 800380e:	d0ed      	beq.n	80037ec <HAL_SPI_Transmit+0x11e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003810:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003812:	7812      	ldrb	r2, [r2, #0]
 8003814:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003816:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003818:	3301      	adds	r3, #1
 800381a:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800381c:	f8b4 c036 	ldrh.w	ip, [r4, #54]	; 0x36
 8003820:	fa1f fc8c 	uxth.w	ip, ip
 8003824:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003828:	fa1f fc8c 	uxth.w	ip, ip
 800382c:	f8a4 c036 	strh.w	ip, [r4, #54]	; 0x36
 8003830:	e7e6      	b.n	8003800 <HAL_SPI_Transmit+0x132>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003832:	463a      	mov	r2, r7
 8003834:	4629      	mov	r1, r5
 8003836:	4620      	mov	r0, r4
 8003838:	f7ff fedc 	bl	80035f4 <SPI_EndRxTxTransaction>
 800383c:	b108      	cbz	r0, 8003842 <HAL_SPI_Transmit+0x174>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800383e:	2320      	movs	r3, #32
 8003840:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003842:	68a3      	ldr	r3, [r4, #8]
 8003844:	b933      	cbnz	r3, 8003854 <HAL_SPI_Transmit+0x186>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003846:	9301      	str	r3, [sp, #4]
 8003848:	6823      	ldr	r3, [r4, #0]
 800384a:	68da      	ldr	r2, [r3, #12]
 800384c:	9201      	str	r2, [sp, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	9301      	str	r3, [sp, #4]
 8003852:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003854:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003856:	b913      	cbnz	r3, 800385e <HAL_SPI_Transmit+0x190>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003858:	2600      	movs	r6, #0
 800385a:	e000      	b.n	800385e <HAL_SPI_Transmit+0x190>
    errorcode = HAL_BUSY;
 800385c:	2602      	movs	r6, #2
  hspi->State = HAL_SPI_STATE_READY;
 800385e:	2301      	movs	r3, #1
 8003860:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003864:	2300      	movs	r3, #0
 8003866:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800386a:	4630      	mov	r0, r6
 800386c:	b003      	add	sp, #12
 800386e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          errorcode = HAL_TIMEOUT;
 8003872:	2603      	movs	r6, #3
 8003874:	e7f3      	b.n	800385e <HAL_SPI_Transmit+0x190>
 8003876:	2603      	movs	r6, #3
 8003878:	e7f1      	b.n	800385e <HAL_SPI_Transmit+0x190>
          errorcode = HAL_TIMEOUT;
 800387a:	2603      	movs	r6, #3
 800387c:	e7ef      	b.n	800385e <HAL_SPI_Transmit+0x190>
 800387e:	2603      	movs	r6, #3
 8003880:	e7ed      	b.n	800385e <HAL_SPI_Transmit+0x190>
  __HAL_LOCK(hspi);
 8003882:	2602      	movs	r6, #2
 8003884:	e7f1      	b.n	800386a <HAL_SPI_Transmit+0x19c>
	...

08003888 <HAL_SPI_Transmit_DMA>:
{
 8003888:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hspi);
 800388a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800388e:	2b01      	cmp	r3, #1
 8003890:	d061      	beq.n	8003956 <HAL_SPI_Transmit_DMA+0xce>
 8003892:	4604      	mov	r4, r0
 8003894:	2301      	movs	r3, #1
 8003896:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 800389a:	f890 5051 	ldrb.w	r5, [r0, #81]	; 0x51
 800389e:	b2ed      	uxtb	r5, r5
 80038a0:	429d      	cmp	r5, r3
 80038a2:	d152      	bne.n	800394a <HAL_SPI_Transmit_DMA+0xc2>
  if ((pData == NULL) || (Size == 0U))
 80038a4:	2900      	cmp	r1, #0
 80038a6:	d051      	beq.n	800394c <HAL_SPI_Transmit_DMA+0xc4>
 80038a8:	2a00      	cmp	r2, #0
 80038aa:	d04f      	beq.n	800394c <HAL_SPI_Transmit_DMA+0xc4>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80038ac:	2303      	movs	r3, #3
 80038ae:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038b2:	2300      	movs	r3, #0
 80038b4:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80038b6:	6301      	str	r1, [r0, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80038b8:	8682      	strh	r2, [r0, #52]	; 0x34
  hspi->TxXferCount = Size;
 80038ba:	86c2      	strh	r2, [r0, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80038bc:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxISR       = NULL;
 80038be:	6443      	str	r3, [r0, #68]	; 0x44
  hspi->RxISR       = NULL;
 80038c0:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80038c2:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80038c4:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038c6:	6883      	ldr	r3, [r0, #8]
 80038c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038cc:	d02a      	beq.n	8003924 <HAL_SPI_Transmit_DMA+0x9c>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80038ce:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80038d0:	4a22      	ldr	r2, [pc, #136]	; (800395c <HAL_SPI_Transmit_DMA+0xd4>)
 80038d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80038d4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80038d6:	4a22      	ldr	r2, [pc, #136]	; (8003960 <HAL_SPI_Transmit_DMA+0xd8>)
 80038d8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80038da:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80038dc:	4a21      	ldr	r2, [pc, #132]	; (8003964 <HAL_SPI_Transmit_DMA+0xdc>)
 80038de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback = NULL;
 80038e0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80038e2:	2200      	movs	r2, #0
 80038e4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80038e6:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 80038e8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	320c      	adds	r2, #12
 80038ee:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80038f0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80038f2:	f7fe fc7b 	bl	80021ec <HAL_DMA_Start_IT>
 80038f6:	4601      	mov	r1, r0
 80038f8:	b9f8      	cbnz	r0, 800393a <HAL_SPI_Transmit_DMA+0xb2>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038fa:	6823      	ldr	r3, [r4, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003902:	d103      	bne.n	800390c <HAL_SPI_Transmit_DMA+0x84>
    __HAL_SPI_ENABLE(hspi);
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800390a:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800390c:	6822      	ldr	r2, [r4, #0]
 800390e:	6853      	ldr	r3, [r2, #4]
 8003910:	f043 0320 	orr.w	r3, r3, #32
 8003914:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003916:	6822      	ldr	r2, [r4, #0]
 8003918:	6853      	ldr	r3, [r2, #4]
 800391a:	f043 0302 	orr.w	r3, r3, #2
 800391e:	6053      	str	r3, [r2, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003920:	460d      	mov	r5, r1
 8003922:	e013      	b.n	800394c <HAL_SPI_Transmit_DMA+0xc4>
    __HAL_SPI_DISABLE(hspi);
 8003924:	6802      	ldr	r2, [r0, #0]
 8003926:	6813      	ldr	r3, [r2, #0]
 8003928:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800392c:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 800392e:	6802      	ldr	r2, [r0, #0]
 8003930:	6813      	ldr	r3, [r2, #0]
 8003932:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003936:	6013      	str	r3, [r2, #0]
 8003938:	e7c9      	b.n	80038ce <HAL_SPI_Transmit_DMA+0x46>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800393a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800393c:	f043 0310 	orr.w	r3, r3, #16
 8003940:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8003942:	2301      	movs	r3, #1
 8003944:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 8003948:	e000      	b.n	800394c <HAL_SPI_Transmit_DMA+0xc4>
    errorcode = HAL_BUSY;
 800394a:	2502      	movs	r5, #2
  __HAL_UNLOCK(hspi);
 800394c:	2300      	movs	r3, #0
 800394e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003952:	4628      	mov	r0, r5
 8003954:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hspi);
 8003956:	2502      	movs	r5, #2
 8003958:	e7fb      	b.n	8003952 <HAL_SPI_Transmit_DMA+0xca>
 800395a:	bf00      	nop
 800395c:	0800396b 	.word	0x0800396b
 8003960:	08003999 	.word	0x08003999
 8003964:	08003977 	.word	0x08003977

08003968 <HAL_SPI_TxHalfCpltCallback>:
}
 8003968:	4770      	bx	lr

0800396a <SPI_DMAHalfTransmitCplt>:
{
 800396a:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800396c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800396e:	f7ff fffb 	bl	8003968 <HAL_SPI_TxHalfCpltCallback>
}
 8003972:	bd08      	pop	{r3, pc}

08003974 <HAL_SPI_ErrorCallback>:
}
 8003974:	4770      	bx	lr

08003976 <SPI_DMAError>:
{
 8003976:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003978:	6a40      	ldr	r0, [r0, #36]	; 0x24
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800397a:	6802      	ldr	r2, [r0, #0]
 800397c:	6853      	ldr	r3, [r2, #4]
 800397e:	f023 0303 	bic.w	r3, r3, #3
 8003982:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003984:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003986:	f043 0310 	orr.w	r3, r3, #16
 800398a:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800398c:	2301      	movs	r3, #1
 800398e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 8003992:	f7ff ffef 	bl	8003974 <HAL_SPI_ErrorCallback>
}
 8003996:	bd08      	pop	{r3, pc}

08003998 <SPI_DMATransmitCplt>:
{
 8003998:	b530      	push	{r4, r5, lr}
 800399a:	b083      	sub	sp, #12
 800399c:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800399e:	6a44      	ldr	r4, [r0, #36]	; 0x24
  tickstart = HAL_GetTick();
 80039a0:	f7fd ff0e 	bl	80017c0 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80039a4:	682b      	ldr	r3, [r5, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f013 0f20 	tst.w	r3, #32
 80039ac:	d123      	bne.n	80039f6 <SPI_DMATransmitCplt+0x5e>
 80039ae:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80039b0:	6821      	ldr	r1, [r4, #0]
 80039b2:	684b      	ldr	r3, [r1, #4]
 80039b4:	f023 0320 	bic.w	r3, r3, #32
 80039b8:	604b      	str	r3, [r1, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80039ba:	6821      	ldr	r1, [r4, #0]
 80039bc:	684b      	ldr	r3, [r1, #4]
 80039be:	f023 0302 	bic.w	r3, r3, #2
 80039c2:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80039c4:	2164      	movs	r1, #100	; 0x64
 80039c6:	4620      	mov	r0, r4
 80039c8:	f7ff fe14 	bl	80035f4 <SPI_EndRxTxTransaction>
 80039cc:	b118      	cbz	r0, 80039d6 <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039ce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80039d0:	f043 0320 	orr.w	r3, r3, #32
 80039d4:	6563      	str	r3, [r4, #84]	; 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80039d6:	68a3      	ldr	r3, [r4, #8]
 80039d8:	b933      	cbnz	r3, 80039e8 <SPI_DMATransmitCplt+0x50>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039da:	9301      	str	r3, [sp, #4]
 80039dc:	6823      	ldr	r3, [r4, #0]
 80039de:	68da      	ldr	r2, [r3, #12]
 80039e0:	9201      	str	r2, [sp, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	9301      	str	r3, [sp, #4]
 80039e6:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80039ec:	2301      	movs	r3, #1
 80039ee:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039f2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80039f4:	b923      	cbnz	r3, 8003a00 <SPI_DMATransmitCplt+0x68>
  HAL_SPI_TxCpltCallback(hspi);
 80039f6:	4620      	mov	r0, r4
 80039f8:	f001 f902 	bl	8004c00 <HAL_SPI_TxCpltCallback>
}
 80039fc:	b003      	add	sp, #12
 80039fe:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8003a00:	4620      	mov	r0, r4
 8003a02:	f7ff ffb7 	bl	8003974 <HAL_SPI_ErrorCallback>
      return;
 8003a06:	e7f9      	b.n	80039fc <SPI_DMATransmitCplt+0x64>

08003a08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a08:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a0a:	6a03      	ldr	r3, [r0, #32]
 8003a0c:	f023 0301 	bic.w	r3, r3, #1
 8003a10:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a12:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a14:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a16:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a18:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a1c:	680c      	ldr	r4, [r1, #0]
 8003a1e:	ea44 0502 	orr.w	r5, r4, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a22:	f023 0202 	bic.w	r2, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a26:	688b      	ldr	r3, [r1, #8]
 8003a28:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a2a:	4c0d      	ldr	r4, [pc, #52]	; (8003a60 <TIM_OC1_SetConfig+0x58>)
 8003a2c:	42a0      	cmp	r0, r4
 8003a2e:	d009      	beq.n	8003a44 <TIM_OC1_SetConfig+0x3c>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a30:	4c0b      	ldr	r4, [pc, #44]	; (8003a60 <TIM_OC1_SetConfig+0x58>)
 8003a32:	42a0      	cmp	r0, r4
 8003a34:	d00d      	beq.n	8003a52 <TIM_OC1_SetConfig+0x4a>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a36:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a38:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a3a:	684a      	ldr	r2, [r1, #4]
 8003a3c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a3e:	6203      	str	r3, [r0, #32]
}
 8003a40:	bc70      	pop	{r4, r5, r6}
 8003a42:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a44:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003a48:	68ca      	ldr	r2, [r1, #12]
 8003a4a:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a4c:	f023 0304 	bic.w	r3, r3, #4
 8003a50:	e7ee      	b.n	8003a30 <TIM_OC1_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a52:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8003a56:	694a      	ldr	r2, [r1, #20]
 8003a58:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a5a:	698e      	ldr	r6, [r1, #24]
 8003a5c:	4316      	orrs	r6, r2
 8003a5e:	e7ea      	b.n	8003a36 <TIM_OC1_SetConfig+0x2e>
 8003a60:	40012c00 	.word	0x40012c00

08003a64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a64:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a66:	6a03      	ldr	r3, [r0, #32]
 8003a68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a6c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a6e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a70:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a72:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a74:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a78:	680c      	ldr	r4, [r1, #0]
 8003a7a:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a80:	688c      	ldr	r4, [r1, #8]
 8003a82:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a86:	4c0f      	ldr	r4, [pc, #60]	; (8003ac4 <TIM_OC3_SetConfig+0x60>)
 8003a88:	42a0      	cmp	r0, r4
 8003a8a:	d009      	beq.n	8003aa0 <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a8c:	4c0d      	ldr	r4, [pc, #52]	; (8003ac4 <TIM_OC3_SetConfig+0x60>)
 8003a8e:	42a0      	cmp	r0, r4
 8003a90:	d00e      	beq.n	8003ab0 <TIM_OC3_SetConfig+0x4c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a92:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a94:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a96:	684a      	ldr	r2, [r1, #4]
 8003a98:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a9a:	6203      	str	r3, [r0, #32]
}
 8003a9c:	bc30      	pop	{r4, r5}
 8003a9e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8003aa0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003aa4:	68cc      	ldr	r4, [r1, #12]
 8003aa6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003aaa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003aae:	e7ed      	b.n	8003a8c <TIM_OC3_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ab0:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ab4:	694c      	ldr	r4, [r1, #20]
 8003ab6:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003aba:	698c      	ldr	r4, [r1, #24]
 8003abc:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
 8003ac0:	e7e7      	b.n	8003a92 <TIM_OC3_SetConfig+0x2e>
 8003ac2:	bf00      	nop
 8003ac4:	40012c00 	.word	0x40012c00

08003ac8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ac8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003aca:	6a03      	ldr	r3, [r0, #32]
 8003acc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ad0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ad2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ad4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ad6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ad8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003adc:	680d      	ldr	r5, [r1, #0]
 8003ade:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ae2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ae6:	688d      	ldr	r5, [r1, #8]
 8003ae8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aec:	4d07      	ldr	r5, [pc, #28]	; (8003b0c <TIM_OC4_SetConfig+0x44>)
 8003aee:	42a8      	cmp	r0, r5
 8003af0:	d006      	beq.n	8003b00 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003af2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003af4:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003af6:	684a      	ldr	r2, [r1, #4]
 8003af8:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003afa:	6203      	str	r3, [r0, #32]
}
 8003afc:	bc30      	pop	{r4, r5}
 8003afe:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b00:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b04:	694d      	ldr	r5, [r1, #20]
 8003b06:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8003b0a:	e7f2      	b.n	8003af2 <TIM_OC4_SetConfig+0x2a>
 8003b0c:	40012c00 	.word	0x40012c00

08003b10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b10:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b12:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b14:	6a04      	ldr	r4, [r0, #32]
 8003b16:	f024 0401 	bic.w	r4, r4, #1
 8003b1a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b1c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b1e:	f024 0cf0 	bic.w	ip, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b22:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b26:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8003b2a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b2c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003b2e:	6203      	str	r3, [r0, #32]
}
 8003b30:	bc10      	pop	{r4}
 8003b32:	4770      	bx	lr

08003b34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b34:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b36:	6a04      	ldr	r4, [r0, #32]
 8003b38:	f024 0410 	bic.w	r4, r4, #16
 8003b3c:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b3e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8003b40:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b42:	f424 4c70 	bic.w	ip, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b46:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b4e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b52:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003b54:	6203      	str	r3, [r0, #32]
}
 8003b56:	bc10      	pop	{r4}
 8003b58:	4770      	bx	lr

08003b5a <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b5a:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b60:	430b      	orrs	r3, r1
 8003b62:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b66:	6083      	str	r3, [r0, #8]
}
 8003b68:	4770      	bx	lr
	...

08003b6c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003b6c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d122      	bne.n	8003bbc <HAL_TIM_Base_Start+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 8003b76:	2302      	movs	r3, #2
 8003b78:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b7c:	6803      	ldr	r3, [r0, #0]
 8003b7e:	4a11      	ldr	r2, [pc, #68]	; (8003bc4 <HAL_TIM_Base_Start+0x58>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d010      	beq.n	8003ba6 <HAL_TIM_Base_Start+0x3a>
 8003b84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b88:	d00d      	beq.n	8003ba6 <HAL_TIM_Base_Start+0x3a>
 8003b8a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d009      	beq.n	8003ba6 <HAL_TIM_Base_Start+0x3a>
 8003b92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d005      	beq.n	8003ba6 <HAL_TIM_Base_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	f042 0201 	orr.w	r2, r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003ba2:	2000      	movs	r0, #0
 8003ba4:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bac:	2a06      	cmp	r2, #6
 8003bae:	d007      	beq.n	8003bc0 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	f042 0201 	orr.w	r2, r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003bb8:	2000      	movs	r0, #0
 8003bba:	4770      	bx	lr
    return HAL_ERROR;
 8003bbc:	2001      	movs	r0, #1
 8003bbe:	4770      	bx	lr
  return HAL_OK;
 8003bc0:	2000      	movs	r0, #0
}
 8003bc2:	4770      	bx	lr
 8003bc4:	40012c00 	.word	0x40012c00

08003bc8 <HAL_TIM_PWM_MspInit>:
}
 8003bc8:	4770      	bx	lr

08003bca <TIM_DMADelayPulseCplt>:
{
 8003bca:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bcc:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003bce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003bd0:	4283      	cmp	r3, r0
 8003bd2:	d00e      	beq.n	8003bf2 <TIM_DMADelayPulseCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003bd4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003bd6:	4283      	cmp	r3, r0
 8003bd8:	d014      	beq.n	8003c04 <TIM_DMADelayPulseCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003bda:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003bdc:	4283      	cmp	r3, r0
 8003bde:	d01a      	beq.n	8003c16 <TIM_DMADelayPulseCplt+0x4c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003be0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003be2:	4283      	cmp	r3, r0
 8003be4:	d020      	beq.n	8003c28 <TIM_DMADelayPulseCplt+0x5e>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003be6:	4620      	mov	r0, r4
 8003be8:	f001 fb55 	bl	8005296 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bec:	2300      	movs	r3, #0
 8003bee:	7723      	strb	r3, [r4, #28]
}
 8003bf0:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8003bf6:	6983      	ldr	r3, [r0, #24]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1f4      	bne.n	8003be6 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003c02:	e7f0      	b.n	8003be6 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c04:	2302      	movs	r3, #2
 8003c06:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8003c08:	6983      	ldr	r3, [r0, #24]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1eb      	bne.n	8003be6 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c0e:	2301      	movs	r3, #1
 8003c10:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003c14:	e7e7      	b.n	8003be6 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c16:	2304      	movs	r3, #4
 8003c18:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8003c1a:	6983      	ldr	r3, [r0, #24]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1e2      	bne.n	8003be6 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003c20:	2301      	movs	r3, #1
 8003c22:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003c26:	e7de      	b.n	8003be6 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c28:	2308      	movs	r3, #8
 8003c2a:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8003c2c:	6983      	ldr	r3, [r0, #24]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1d9      	bne.n	8003be6 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003c32:	2301      	movs	r3, #1
 8003c34:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003c38:	e7d5      	b.n	8003be6 <TIM_DMADelayPulseCplt+0x1c>

08003c3a <TIM_DMADelayPulseHalfCplt>:
{
 8003c3a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c3c:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003c3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c40:	4283      	cmp	r3, r0
 8003c42:	d00b      	beq.n	8003c5c <TIM_DMADelayPulseHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003c44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003c46:	4283      	cmp	r3, r0
 8003c48:	d010      	beq.n	8003c6c <TIM_DMADelayPulseHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003c4a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003c4c:	4283      	cmp	r3, r0
 8003c4e:	d010      	beq.n	8003c72 <TIM_DMADelayPulseHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003c50:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003c52:	4283      	cmp	r3, r0
 8003c54:	d104      	bne.n	8003c60 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c56:	2308      	movs	r3, #8
 8003c58:	7723      	strb	r3, [r4, #28]
 8003c5a:	e001      	b.n	8003c60 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003c60:	4620      	mov	r0, r4
 8003c62:	f001 fb17 	bl	8005294 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c66:	2300      	movs	r3, #0
 8003c68:	7723      	strb	r3, [r4, #28]
}
 8003c6a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	7723      	strb	r3, [r4, #28]
 8003c70:	e7f6      	b.n	8003c60 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c72:	2304      	movs	r3, #4
 8003c74:	7723      	strb	r3, [r4, #28]
 8003c76:	e7f3      	b.n	8003c60 <TIM_DMADelayPulseHalfCplt+0x26>

08003c78 <HAL_TIM_ErrorCallback>:
}
 8003c78:	4770      	bx	lr

08003c7a <TIM_DMAError>:
{
 8003c7a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c7c:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003c7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c80:	4283      	cmp	r3, r0
 8003c82:	d00c      	beq.n	8003c9e <TIM_DMAError+0x24>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003c84:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003c86:	4283      	cmp	r3, r0
 8003c88:	d013      	beq.n	8003cb2 <TIM_DMAError+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003c8a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003c8c:	4283      	cmp	r3, r0
 8003c8e:	d016      	beq.n	8003cbe <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003c90:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003c92:	4283      	cmp	r3, r0
 8003c94:	d019      	beq.n	8003cca <TIM_DMAError+0x50>
    htim->State = HAL_TIM_STATE_READY;
 8003c96:	2301      	movs	r3, #1
 8003c98:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8003c9c:	e003      	b.n	8003ca6 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ca2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 8003ca6:	4620      	mov	r0, r4
 8003ca8:	f7ff ffe6 	bl	8003c78 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cac:	2300      	movs	r3, #0
 8003cae:	7723      	strb	r3, [r4, #28]
}
 8003cb0:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003cbc:	e7f3      	b.n	8003ca6 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cbe:	2304      	movs	r3, #4
 8003cc0:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003cc8:	e7ed      	b.n	8003ca6 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003cca:	2308      	movs	r3, #8
 8003ccc:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003cce:	2301      	movs	r3, #1
 8003cd0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003cd4:	e7e7      	b.n	8003ca6 <TIM_DMAError+0x2c>
	...

08003cd8 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003cd8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cda:	4a1b      	ldr	r2, [pc, #108]	; (8003d48 <TIM_Base_SetConfig+0x70>)
 8003cdc:	4290      	cmp	r0, r2
 8003cde:	d00a      	beq.n	8003cf6 <TIM_Base_SetConfig+0x1e>
 8003ce0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003ce4:	d007      	beq.n	8003cf6 <TIM_Base_SetConfig+0x1e>
 8003ce6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003cea:	4290      	cmp	r0, r2
 8003cec:	d003      	beq.n	8003cf6 <TIM_Base_SetConfig+0x1e>
 8003cee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003cf2:	4290      	cmp	r0, r2
 8003cf4:	d103      	bne.n	8003cfe <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003cfa:	684a      	ldr	r2, [r1, #4]
 8003cfc:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cfe:	4a12      	ldr	r2, [pc, #72]	; (8003d48 <TIM_Base_SetConfig+0x70>)
 8003d00:	4290      	cmp	r0, r2
 8003d02:	d00a      	beq.n	8003d1a <TIM_Base_SetConfig+0x42>
 8003d04:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003d08:	d007      	beq.n	8003d1a <TIM_Base_SetConfig+0x42>
 8003d0a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003d0e:	4290      	cmp	r0, r2
 8003d10:	d003      	beq.n	8003d1a <TIM_Base_SetConfig+0x42>
 8003d12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003d16:	4290      	cmp	r0, r2
 8003d18:	d103      	bne.n	8003d22 <TIM_Base_SetConfig+0x4a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d1e:	68ca      	ldr	r2, [r1, #12]
 8003d20:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d26:	694a      	ldr	r2, [r1, #20]
 8003d28:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003d2a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d2c:	688b      	ldr	r3, [r1, #8]
 8003d2e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003d30:	680b      	ldr	r3, [r1, #0]
 8003d32:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d34:	4b04      	ldr	r3, [pc, #16]	; (8003d48 <TIM_Base_SetConfig+0x70>)
 8003d36:	4298      	cmp	r0, r3
 8003d38:	d002      	beq.n	8003d40 <TIM_Base_SetConfig+0x68>
  TIMx->EGR = TIM_EGR_UG;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	6143      	str	r3, [r0, #20]
}
 8003d3e:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8003d40:	690b      	ldr	r3, [r1, #16]
 8003d42:	6303      	str	r3, [r0, #48]	; 0x30
 8003d44:	e7f9      	b.n	8003d3a <TIM_Base_SetConfig+0x62>
 8003d46:	bf00      	nop
 8003d48:	40012c00 	.word	0x40012c00

08003d4c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003d4c:	b340      	cbz	r0, 8003da0 <HAL_TIM_Base_Init+0x54>
{
 8003d4e:	b510      	push	{r4, lr}
 8003d50:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003d52:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003d56:	b1f3      	cbz	r3, 8003d96 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003d58:	2302      	movs	r3, #2
 8003d5a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d5e:	4621      	mov	r1, r4
 8003d60:	f851 0b04 	ldr.w	r0, [r1], #4
 8003d64:	f7ff ffb8 	bl	8003cd8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d6e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003d72:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003d76:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003d7a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d7e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d86:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003d8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003d8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003d92:	2000      	movs	r0, #0
}
 8003d94:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003d96:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003d9a:	f7fd fb0f 	bl	80013bc <HAL_TIM_Base_MspInit>
 8003d9e:	e7db      	b.n	8003d58 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003da0:	2001      	movs	r0, #1
}
 8003da2:	4770      	bx	lr

08003da4 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003da4:	b340      	cbz	r0, 8003df8 <HAL_TIM_PWM_Init+0x54>
{
 8003da6:	b510      	push	{r4, lr}
 8003da8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003daa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003dae:	b1f3      	cbz	r3, 8003dee <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003db0:	2302      	movs	r3, #2
 8003db2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003db6:	4621      	mov	r1, r4
 8003db8:	f851 0b04 	ldr.w	r0, [r1], #4
 8003dbc:	f7ff ff8c 	bl	8003cd8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dc6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003dca:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003dce:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003dd2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003dda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dde:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003de2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003de6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003dea:	2000      	movs	r0, #0
}
 8003dec:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003dee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003df2:	f7ff fee9 	bl	8003bc8 <HAL_TIM_PWM_MspInit>
 8003df6:	e7db      	b.n	8003db0 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003df8:	2001      	movs	r0, #1
}
 8003dfa:	4770      	bx	lr

08003dfc <TIM_OC2_SetConfig>:
{
 8003dfc:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dfe:	6a03      	ldr	r3, [r0, #32]
 8003e00:	f023 0310 	bic.w	r3, r3, #16
 8003e04:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003e06:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003e08:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003e0a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e0c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e10:	680d      	ldr	r5, [r1, #0]
 8003e12:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003e16:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e1a:	688d      	ldr	r5, [r1, #8]
 8003e1c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e20:	4d0e      	ldr	r5, [pc, #56]	; (8003e5c <TIM_OC2_SetConfig+0x60>)
 8003e22:	42a8      	cmp	r0, r5
 8003e24:	d009      	beq.n	8003e3a <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e26:	4d0d      	ldr	r5, [pc, #52]	; (8003e5c <TIM_OC2_SetConfig+0x60>)
 8003e28:	42a8      	cmp	r0, r5
 8003e2a:	d00e      	beq.n	8003e4a <TIM_OC2_SetConfig+0x4e>
  TIMx->CR2 = tmpcr2;
 8003e2c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003e2e:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003e30:	684a      	ldr	r2, [r1, #4]
 8003e32:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003e34:	6203      	str	r3, [r0, #32]
}
 8003e36:	bc30      	pop	{r4, r5}
 8003e38:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e3e:	68cd      	ldr	r5, [r1, #12]
 8003e40:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e48:	e7ed      	b.n	8003e26 <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e4a:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e4e:	694d      	ldr	r5, [r1, #20]
 8003e50:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e54:	698d      	ldr	r5, [r1, #24]
 8003e56:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8003e5a:	e7e7      	b.n	8003e2c <TIM_OC2_SetConfig+0x30>
 8003e5c:	40012c00 	.word	0x40012c00

08003e60 <HAL_TIM_PWM_ConfigChannel>:
{
 8003e60:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003e62:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d060      	beq.n	8003f2c <HAL_TIM_PWM_ConfigChannel+0xcc>
 8003e6a:	4604      	mov	r4, r0
 8003e6c:	460d      	mov	r5, r1
 8003e6e:	2301      	movs	r3, #1
 8003e70:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8003e74:	2a0c      	cmp	r2, #12
 8003e76:	d81a      	bhi.n	8003eae <HAL_TIM_PWM_ConfigChannel+0x4e>
 8003e78:	e8df f002 	tbb	[pc, r2]
 8003e7c:	19191907 	.word	0x19191907
 8003e80:	1919191d 	.word	0x1919191d
 8003e84:	19191931 	.word	0x19191931
 8003e88:	44          	.byte	0x44
 8003e89:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e8a:	6800      	ldr	r0, [r0, #0]
 8003e8c:	f7ff fdbc 	bl	8003a08 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e90:	6822      	ldr	r2, [r4, #0]
 8003e92:	6993      	ldr	r3, [r2, #24]
 8003e94:	f043 0308 	orr.w	r3, r3, #8
 8003e98:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e9a:	6822      	ldr	r2, [r4, #0]
 8003e9c:	6993      	ldr	r3, [r2, #24]
 8003e9e:	f023 0304 	bic.w	r3, r3, #4
 8003ea2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ea4:	6822      	ldr	r2, [r4, #0]
 8003ea6:	6993      	ldr	r3, [r2, #24]
 8003ea8:	6929      	ldr	r1, [r5, #16]
 8003eaa:	430b      	orrs	r3, r1
 8003eac:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 8003eae:	2000      	movs	r0, #0
 8003eb0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003eb4:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003eb6:	6800      	ldr	r0, [r0, #0]
 8003eb8:	f7ff ffa0 	bl	8003dfc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ebc:	6822      	ldr	r2, [r4, #0]
 8003ebe:	6993      	ldr	r3, [r2, #24]
 8003ec0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ec4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ec6:	6822      	ldr	r2, [r4, #0]
 8003ec8:	6993      	ldr	r3, [r2, #24]
 8003eca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ece:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ed0:	6822      	ldr	r2, [r4, #0]
 8003ed2:	6993      	ldr	r3, [r2, #24]
 8003ed4:	6929      	ldr	r1, [r5, #16]
 8003ed6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003eda:	6193      	str	r3, [r2, #24]
      break;
 8003edc:	e7e7      	b.n	8003eae <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ede:	6800      	ldr	r0, [r0, #0]
 8003ee0:	f7ff fdc0 	bl	8003a64 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ee4:	6822      	ldr	r2, [r4, #0]
 8003ee6:	69d3      	ldr	r3, [r2, #28]
 8003ee8:	f043 0308 	orr.w	r3, r3, #8
 8003eec:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003eee:	6822      	ldr	r2, [r4, #0]
 8003ef0:	69d3      	ldr	r3, [r2, #28]
 8003ef2:	f023 0304 	bic.w	r3, r3, #4
 8003ef6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ef8:	6822      	ldr	r2, [r4, #0]
 8003efa:	69d3      	ldr	r3, [r2, #28]
 8003efc:	6929      	ldr	r1, [r5, #16]
 8003efe:	430b      	orrs	r3, r1
 8003f00:	61d3      	str	r3, [r2, #28]
      break;
 8003f02:	e7d4      	b.n	8003eae <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f04:	6800      	ldr	r0, [r0, #0]
 8003f06:	f7ff fddf 	bl	8003ac8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f0a:	6822      	ldr	r2, [r4, #0]
 8003f0c:	69d3      	ldr	r3, [r2, #28]
 8003f0e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003f12:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f14:	6822      	ldr	r2, [r4, #0]
 8003f16:	69d3      	ldr	r3, [r2, #28]
 8003f18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f1c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f1e:	6822      	ldr	r2, [r4, #0]
 8003f20:	69d3      	ldr	r3, [r2, #28]
 8003f22:	6929      	ldr	r1, [r5, #16]
 8003f24:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003f28:	61d3      	str	r3, [r2, #28]
      break;
 8003f2a:	e7c0      	b.n	8003eae <HAL_TIM_PWM_ConfigChannel+0x4e>
  __HAL_LOCK(htim);
 8003f2c:	2002      	movs	r0, #2
 8003f2e:	e7c1      	b.n	8003eb4 <HAL_TIM_PWM_ConfigChannel+0x54>

08003f30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f30:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f32:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f34:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f38:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f42:	6082      	str	r2, [r0, #8]
}
 8003f44:	bc10      	pop	{r4}
 8003f46:	4770      	bx	lr

08003f48 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003f48:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d066      	beq.n	800401e <HAL_TIM_ConfigClockSource+0xd6>
{
 8003f50:	b510      	push	{r4, lr}
 8003f52:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003f54:	2301      	movs	r3, #1
 8003f56:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003f60:	6802      	ldr	r2, [r0, #0]
 8003f62:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f64:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f68:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003f6c:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003f6e:	680b      	ldr	r3, [r1, #0]
 8003f70:	2b60      	cmp	r3, #96	; 0x60
 8003f72:	d040      	beq.n	8003ff6 <HAL_TIM_ConfigClockSource+0xae>
 8003f74:	d822      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x74>
 8003f76:	2b40      	cmp	r3, #64	; 0x40
 8003f78:	d047      	beq.n	800400a <HAL_TIM_ConfigClockSource+0xc2>
 8003f7a:	d90b      	bls.n	8003f94 <HAL_TIM_ConfigClockSource+0x4c>
 8003f7c:	2b50      	cmp	r3, #80	; 0x50
 8003f7e:	d10e      	bne.n	8003f9e <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f80:	68ca      	ldr	r2, [r1, #12]
 8003f82:	6849      	ldr	r1, [r1, #4]
 8003f84:	6800      	ldr	r0, [r0, #0]
 8003f86:	f7ff fdc3 	bl	8003b10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f8a:	2150      	movs	r1, #80	; 0x50
 8003f8c:	6820      	ldr	r0, [r4, #0]
 8003f8e:	f7ff fde4 	bl	8003b5a <TIM_ITRx_SetConfig>
      break;
 8003f92:	e004      	b.n	8003f9e <HAL_TIM_ConfigClockSource+0x56>
  switch (sClockSourceConfig->ClockSource)
 8003f94:	2b20      	cmp	r3, #32
 8003f96:	d00c      	beq.n	8003fb2 <HAL_TIM_ConfigClockSource+0x6a>
 8003f98:	d908      	bls.n	8003fac <HAL_TIM_ConfigClockSource+0x64>
 8003f9a:	2b30      	cmp	r3, #48	; 0x30
 8003f9c:	d009      	beq.n	8003fb2 <HAL_TIM_ConfigClockSource+0x6a>
  htim->State = HAL_TIM_STATE_READY;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003fa4:	2000      	movs	r0, #0
 8003fa6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003faa:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8003fac:	b10b      	cbz	r3, 8003fb2 <HAL_TIM_ConfigClockSource+0x6a>
 8003fae:	2b10      	cmp	r3, #16
 8003fb0:	d1f5      	bne.n	8003f9e <HAL_TIM_ConfigClockSource+0x56>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	6820      	ldr	r0, [r4, #0]
 8003fb6:	f7ff fdd0 	bl	8003b5a <TIM_ITRx_SetConfig>
        break;
 8003fba:	e7f0      	b.n	8003f9e <HAL_TIM_ConfigClockSource+0x56>
  switch (sClockSourceConfig->ClockSource)
 8003fbc:	2b70      	cmp	r3, #112	; 0x70
 8003fbe:	d00e      	beq.n	8003fde <HAL_TIM_ConfigClockSource+0x96>
 8003fc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fc4:	d1eb      	bne.n	8003f9e <HAL_TIM_ConfigClockSource+0x56>
      TIM_ETR_SetConfig(htim->Instance,
 8003fc6:	68cb      	ldr	r3, [r1, #12]
 8003fc8:	684a      	ldr	r2, [r1, #4]
 8003fca:	6889      	ldr	r1, [r1, #8]
 8003fcc:	6800      	ldr	r0, [r0, #0]
 8003fce:	f7ff ffaf 	bl	8003f30 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fd2:	6822      	ldr	r2, [r4, #0]
 8003fd4:	6893      	ldr	r3, [r2, #8]
 8003fd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fda:	6093      	str	r3, [r2, #8]
      break;
 8003fdc:	e7df      	b.n	8003f9e <HAL_TIM_ConfigClockSource+0x56>
      TIM_ETR_SetConfig(htim->Instance,
 8003fde:	68cb      	ldr	r3, [r1, #12]
 8003fe0:	684a      	ldr	r2, [r1, #4]
 8003fe2:	6889      	ldr	r1, [r1, #8]
 8003fe4:	6800      	ldr	r0, [r0, #0]
 8003fe6:	f7ff ffa3 	bl	8003f30 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003fea:	6822      	ldr	r2, [r4, #0]
 8003fec:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003ff2:	6093      	str	r3, [r2, #8]
      break;
 8003ff4:	e7d3      	b.n	8003f9e <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ff6:	68ca      	ldr	r2, [r1, #12]
 8003ff8:	6849      	ldr	r1, [r1, #4]
 8003ffa:	6800      	ldr	r0, [r0, #0]
 8003ffc:	f7ff fd9a 	bl	8003b34 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004000:	2160      	movs	r1, #96	; 0x60
 8004002:	6820      	ldr	r0, [r4, #0]
 8004004:	f7ff fda9 	bl	8003b5a <TIM_ITRx_SetConfig>
      break;
 8004008:	e7c9      	b.n	8003f9e <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800400a:	68ca      	ldr	r2, [r1, #12]
 800400c:	6849      	ldr	r1, [r1, #4]
 800400e:	6800      	ldr	r0, [r0, #0]
 8004010:	f7ff fd7e 	bl	8003b10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004014:	2140      	movs	r1, #64	; 0x40
 8004016:	6820      	ldr	r0, [r4, #0]
 8004018:	f7ff fd9f 	bl	8003b5a <TIM_ITRx_SetConfig>
      break;
 800401c:	e7bf      	b.n	8003f9e <HAL_TIM_ConfigClockSource+0x56>
  __HAL_LOCK(htim);
 800401e:	2002      	movs	r0, #2
}
 8004020:	4770      	bx	lr

08004022 <TIM_SlaveTimer_SetConfig>:
{
 8004022:	b510      	push	{r4, lr}
  tmpsmcr = htim->Instance->SMCR;
 8004024:	6804      	ldr	r4, [r0, #0]
 8004026:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004028:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800402c:	684b      	ldr	r3, [r1, #4]
 800402e:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004030:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004034:	680a      	ldr	r2, [r1, #0]
 8004036:	4313      	orrs	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8004038:	60a3      	str	r3, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 800403a:	684b      	ldr	r3, [r1, #4]
 800403c:	2b60      	cmp	r3, #96	; 0x60
 800403e:	d02c      	beq.n	800409a <TIM_SlaveTimer_SetConfig+0x78>
 8004040:	d80c      	bhi.n	800405c <TIM_SlaveTimer_SetConfig+0x3a>
 8004042:	2b40      	cmp	r3, #64	; 0x40
 8004044:	d014      	beq.n	8004070 <TIM_SlaveTimer_SetConfig+0x4e>
 8004046:	2b50      	cmp	r3, #80	; 0x50
 8004048:	d106      	bne.n	8004058 <TIM_SlaveTimer_SetConfig+0x36>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800404a:	690a      	ldr	r2, [r1, #16]
 800404c:	6889      	ldr	r1, [r1, #8]
 800404e:	6800      	ldr	r0, [r0, #0]
 8004050:	f7ff fd5e 	bl	8003b10 <TIM_TI1_ConfigInputStage>
  return HAL_OK;
 8004054:	2000      	movs	r0, #0
      break;
 8004056:	e028      	b.n	80040aa <TIM_SlaveTimer_SetConfig+0x88>
  switch (sSlaveConfig->InputTrigger)
 8004058:	2000      	movs	r0, #0
 800405a:	e026      	b.n	80040aa <TIM_SlaveTimer_SetConfig+0x88>
 800405c:	2b70      	cmp	r3, #112	; 0x70
 800405e:	d123      	bne.n	80040a8 <TIM_SlaveTimer_SetConfig+0x86>
      TIM_ETR_SetConfig(htim->Instance,
 8004060:	690b      	ldr	r3, [r1, #16]
 8004062:	688a      	ldr	r2, [r1, #8]
 8004064:	68c9      	ldr	r1, [r1, #12]
 8004066:	6800      	ldr	r0, [r0, #0]
 8004068:	f7ff ff62 	bl	8003f30 <TIM_ETR_SetConfig>
  return HAL_OK;
 800406c:	2000      	movs	r0, #0
      break;
 800406e:	e01c      	b.n	80040aa <TIM_SlaveTimer_SetConfig+0x88>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004070:	680b      	ldr	r3, [r1, #0]
 8004072:	2b05      	cmp	r3, #5
 8004074:	d01a      	beq.n	80040ac <TIM_SlaveTimer_SetConfig+0x8a>
      tmpccer = htim->Instance->CCER;
 8004076:	6803      	ldr	r3, [r0, #0]
 8004078:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800407a:	6a1a      	ldr	r2, [r3, #32]
 800407c:	f022 0201 	bic.w	r2, r2, #1
 8004080:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004082:	6802      	ldr	r2, [r0, #0]
 8004084:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004086:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800408a:	6909      	ldr	r1, [r1, #16]
 800408c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8004090:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 8004092:	6803      	ldr	r3, [r0, #0]
 8004094:	621c      	str	r4, [r3, #32]
  return HAL_OK;
 8004096:	2000      	movs	r0, #0
      break;
 8004098:	e007      	b.n	80040aa <TIM_SlaveTimer_SetConfig+0x88>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800409a:	690a      	ldr	r2, [r1, #16]
 800409c:	6889      	ldr	r1, [r1, #8]
 800409e:	6800      	ldr	r0, [r0, #0]
 80040a0:	f7ff fd48 	bl	8003b34 <TIM_TI2_ConfigInputStage>
  return HAL_OK;
 80040a4:	2000      	movs	r0, #0
      break;
 80040a6:	e000      	b.n	80040aa <TIM_SlaveTimer_SetConfig+0x88>
  switch (sSlaveConfig->InputTrigger)
 80040a8:	2000      	movs	r0, #0
}
 80040aa:	bd10      	pop	{r4, pc}
        return HAL_ERROR;
 80040ac:	2001      	movs	r0, #1
 80040ae:	e7fc      	b.n	80040aa <TIM_SlaveTimer_SetConfig+0x88>

080040b0 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 80040b0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d022      	beq.n	80040fe <HAL_TIM_SlaveConfigSynchro+0x4e>
{
 80040b8:	b510      	push	{r4, lr}
 80040ba:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80040bc:	2301      	movs	r3, #1
 80040be:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80040c2:	2302      	movs	r3, #2
 80040c4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80040c8:	f7ff ffab 	bl	8004022 <TIM_SlaveTimer_SetConfig>
 80040cc:	b980      	cbnz	r0, 80040f0 <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80040ce:	6822      	ldr	r2, [r4, #0]
 80040d0:	68d3      	ldr	r3, [r2, #12]
 80040d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040d6:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80040d8:	6822      	ldr	r2, [r4, #0]
 80040da:	68d3      	ldr	r3, [r2, #12]
 80040dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040e0:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 80040e2:	2301      	movs	r3, #1
 80040e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80040e8:	2300      	movs	r3, #0
 80040ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80040ee:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 80040f0:	2001      	movs	r0, #1
 80040f2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80040f6:	2300      	movs	r3, #0
 80040f8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 80040fc:	e7f7      	b.n	80040ee <HAL_TIM_SlaveConfigSynchro+0x3e>
  __HAL_LOCK(htim);
 80040fe:	2002      	movs	r0, #2
}
 8004100:	4770      	bx	lr

08004102 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004102:	f001 011f 	and.w	r1, r1, #31
 8004106:	2301      	movs	r3, #1
 8004108:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800410c:	6a03      	ldr	r3, [r0, #32]
 800410e:	ea23 030c 	bic.w	r3, r3, ip
 8004112:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004114:	6a03      	ldr	r3, [r0, #32]
 8004116:	fa02 f101 	lsl.w	r1, r2, r1
 800411a:	430b      	orrs	r3, r1
 800411c:	6203      	str	r3, [r0, #32]
}
 800411e:	4770      	bx	lr

08004120 <HAL_TIM_PWM_Start>:
{
 8004120:	b510      	push	{r4, lr}
 8004122:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004124:	4608      	mov	r0, r1
 8004126:	bb51      	cbnz	r1, 800417e <HAL_TIM_PWM_Start+0x5e>
 8004128:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800412c:	b2db      	uxtb	r3, r3
 800412e:	3b01      	subs	r3, #1
 8004130:	bf18      	it	ne
 8004132:	2301      	movne	r3, #1
 8004134:	2b00      	cmp	r3, #0
 8004136:	d15b      	bne.n	80041f0 <HAL_TIM_PWM_Start+0xd0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004138:	2800      	cmp	r0, #0
 800413a:	d139      	bne.n	80041b0 <HAL_TIM_PWM_Start+0x90>
 800413c:	2302      	movs	r3, #2
 800413e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004142:	2201      	movs	r2, #1
 8004144:	4601      	mov	r1, r0
 8004146:	6820      	ldr	r0, [r4, #0]
 8004148:	f7ff ffdb 	bl	8004102 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800414c:	6823      	ldr	r3, [r4, #0]
 800414e:	4a2a      	ldr	r2, [pc, #168]	; (80041f8 <HAL_TIM_PWM_Start+0xd8>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d03d      	beq.n	80041d0 <HAL_TIM_PWM_Start+0xb0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004154:	6823      	ldr	r3, [r4, #0]
 8004156:	4a28      	ldr	r2, [pc, #160]	; (80041f8 <HAL_TIM_PWM_Start+0xd8>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d03e      	beq.n	80041da <HAL_TIM_PWM_Start+0xba>
 800415c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004160:	d03b      	beq.n	80041da <HAL_TIM_PWM_Start+0xba>
 8004162:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004166:	4293      	cmp	r3, r2
 8004168:	d037      	beq.n	80041da <HAL_TIM_PWM_Start+0xba>
 800416a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800416e:	4293      	cmp	r3, r2
 8004170:	d033      	beq.n	80041da <HAL_TIM_PWM_Start+0xba>
    __HAL_TIM_ENABLE(htim);
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	f042 0201 	orr.w	r2, r2, #1
 8004178:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800417a:	2000      	movs	r0, #0
 800417c:	e039      	b.n	80041f2 <HAL_TIM_PWM_Start+0xd2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800417e:	2904      	cmp	r1, #4
 8004180:	d008      	beq.n	8004194 <HAL_TIM_PWM_Start+0x74>
 8004182:	2908      	cmp	r1, #8
 8004184:	d00d      	beq.n	80041a2 <HAL_TIM_PWM_Start+0x82>
 8004186:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800418a:	b2db      	uxtb	r3, r3
 800418c:	3b01      	subs	r3, #1
 800418e:	bf18      	it	ne
 8004190:	2301      	movne	r3, #1
 8004192:	e7cf      	b.n	8004134 <HAL_TIM_PWM_Start+0x14>
 8004194:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8004198:	b2db      	uxtb	r3, r3
 800419a:	3b01      	subs	r3, #1
 800419c:	bf18      	it	ne
 800419e:	2301      	movne	r3, #1
 80041a0:	e7c8      	b.n	8004134 <HAL_TIM_PWM_Start+0x14>
 80041a2:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	3b01      	subs	r3, #1
 80041aa:	bf18      	it	ne
 80041ac:	2301      	movne	r3, #1
 80041ae:	e7c1      	b.n	8004134 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041b0:	2804      	cmp	r0, #4
 80041b2:	d005      	beq.n	80041c0 <HAL_TIM_PWM_Start+0xa0>
 80041b4:	2808      	cmp	r0, #8
 80041b6:	d007      	beq.n	80041c8 <HAL_TIM_PWM_Start+0xa8>
 80041b8:	2302      	movs	r3, #2
 80041ba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80041be:	e7c0      	b.n	8004142 <HAL_TIM_PWM_Start+0x22>
 80041c0:	2302      	movs	r3, #2
 80041c2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80041c6:	e7bc      	b.n	8004142 <HAL_TIM_PWM_Start+0x22>
 80041c8:	2302      	movs	r3, #2
 80041ca:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80041ce:	e7b8      	b.n	8004142 <HAL_TIM_PWM_Start+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 80041d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041d6:	645a      	str	r2, [r3, #68]	; 0x44
 80041d8:	e7bc      	b.n	8004154 <HAL_TIM_PWM_Start+0x34>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041da:	689a      	ldr	r2, [r3, #8]
 80041dc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041e0:	2a06      	cmp	r2, #6
 80041e2:	d007      	beq.n	80041f4 <HAL_TIM_PWM_Start+0xd4>
      __HAL_TIM_ENABLE(htim);
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	f042 0201 	orr.w	r2, r2, #1
 80041ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80041ec:	2000      	movs	r0, #0
 80041ee:	e000      	b.n	80041f2 <HAL_TIM_PWM_Start+0xd2>
    return HAL_ERROR;
 80041f0:	2001      	movs	r0, #1
}
 80041f2:	bd10      	pop	{r4, pc}
  return HAL_OK;
 80041f4:	2000      	movs	r0, #0
 80041f6:	e7fc      	b.n	80041f2 <HAL_TIM_PWM_Start+0xd2>
 80041f8:	40012c00 	.word	0x40012c00

080041fc <HAL_TIM_PWM_Start_DMA>:
{
 80041fc:	b570      	push	{r4, r5, r6, lr}
 80041fe:	4604      	mov	r4, r0
 8004200:	4616      	mov	r6, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004202:	460d      	mov	r5, r1
 8004204:	2900      	cmp	r1, #0
 8004206:	d12d      	bne.n	8004264 <HAL_TIM_PWM_Start_DMA+0x68>
 8004208:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 800420c:	b2c0      	uxtb	r0, r0
 800420e:	2802      	cmp	r0, #2
 8004210:	bf14      	ite	ne
 8004212:	2000      	movne	r0, #0
 8004214:	2001      	moveq	r0, #1
 8004216:	2800      	cmp	r0, #0
 8004218:	f040 80f8 	bne.w	800440c <HAL_TIM_PWM_Start_DMA+0x210>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800421c:	2d00      	cmp	r5, #0
 800421e:	d13d      	bne.n	800429c <HAL_TIM_PWM_Start_DMA+0xa0>
 8004220:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8004224:	b2d2      	uxtb	r2, r2
 8004226:	2a01      	cmp	r2, #1
 8004228:	bf14      	ite	ne
 800422a:	2200      	movne	r2, #0
 800422c:	2201      	moveq	r2, #1
 800422e:	2a00      	cmp	r2, #0
 8004230:	f000 80ee 	beq.w	8004410 <HAL_TIM_PWM_Start_DMA+0x214>
    if ((pData == NULL) && (Length > 0U))
 8004234:	2e00      	cmp	r6, #0
 8004236:	d04d      	beq.n	80042d4 <HAL_TIM_PWM_Start_DMA+0xd8>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004238:	2d00      	cmp	r5, #0
 800423a:	d14f      	bne.n	80042dc <HAL_TIM_PWM_Start_DMA+0xe0>
 800423c:	2202      	movs	r2, #2
 800423e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  switch (Channel)
 8004242:	2d0c      	cmp	r5, #12
 8004244:	d870      	bhi.n	8004328 <HAL_TIM_PWM_Start_DMA+0x12c>
 8004246:	e8df f015 	tbh	[pc, r5, lsl #1]
 800424a:	0059      	.short	0x0059
 800424c:	006f006f 	.word	0x006f006f
 8004250:	008d006f 	.word	0x008d006f
 8004254:	006f006f 	.word	0x006f006f
 8004258:	00a4006f 	.word	0x00a4006f
 800425c:	006f006f 	.word	0x006f006f
 8004260:	00bb006f 	.word	0x00bb006f
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004264:	2904      	cmp	r1, #4
 8004266:	d009      	beq.n	800427c <HAL_TIM_PWM_Start_DMA+0x80>
 8004268:	2908      	cmp	r1, #8
 800426a:	d00f      	beq.n	800428c <HAL_TIM_PWM_Start_DMA+0x90>
 800426c:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 8004270:	b2c0      	uxtb	r0, r0
 8004272:	2802      	cmp	r0, #2
 8004274:	bf14      	ite	ne
 8004276:	2000      	movne	r0, #0
 8004278:	2001      	moveq	r0, #1
 800427a:	e7cc      	b.n	8004216 <HAL_TIM_PWM_Start_DMA+0x1a>
 800427c:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 8004280:	b2c0      	uxtb	r0, r0
 8004282:	2802      	cmp	r0, #2
 8004284:	bf14      	ite	ne
 8004286:	2000      	movne	r0, #0
 8004288:	2001      	moveq	r0, #1
 800428a:	e7c4      	b.n	8004216 <HAL_TIM_PWM_Start_DMA+0x1a>
 800428c:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8004290:	b2c0      	uxtb	r0, r0
 8004292:	2802      	cmp	r0, #2
 8004294:	bf14      	ite	ne
 8004296:	2000      	movne	r0, #0
 8004298:	2001      	moveq	r0, #1
 800429a:	e7bc      	b.n	8004216 <HAL_TIM_PWM_Start_DMA+0x1a>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800429c:	2d04      	cmp	r5, #4
 800429e:	d009      	beq.n	80042b4 <HAL_TIM_PWM_Start_DMA+0xb8>
 80042a0:	2d08      	cmp	r5, #8
 80042a2:	d00f      	beq.n	80042c4 <HAL_TIM_PWM_Start_DMA+0xc8>
 80042a4:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 80042a8:	b2d2      	uxtb	r2, r2
 80042aa:	2a01      	cmp	r2, #1
 80042ac:	bf14      	ite	ne
 80042ae:	2200      	movne	r2, #0
 80042b0:	2201      	moveq	r2, #1
 80042b2:	e7bc      	b.n	800422e <HAL_TIM_PWM_Start_DMA+0x32>
 80042b4:	f894 203f 	ldrb.w	r2, [r4, #63]	; 0x3f
 80042b8:	b2d2      	uxtb	r2, r2
 80042ba:	2a01      	cmp	r2, #1
 80042bc:	bf14      	ite	ne
 80042be:	2200      	movne	r2, #0
 80042c0:	2201      	moveq	r2, #1
 80042c2:	e7b4      	b.n	800422e <HAL_TIM_PWM_Start_DMA+0x32>
 80042c4:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 80042c8:	b2d2      	uxtb	r2, r2
 80042ca:	2a01      	cmp	r2, #1
 80042cc:	bf14      	ite	ne
 80042ce:	2200      	movne	r2, #0
 80042d0:	2201      	moveq	r2, #1
 80042d2:	e7ac      	b.n	800422e <HAL_TIM_PWM_Start_DMA+0x32>
    if ((pData == NULL) && (Length > 0U))
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0af      	beq.n	8004238 <HAL_TIM_PWM_Start_DMA+0x3c>
      return HAL_ERROR;
 80042d8:	2001      	movs	r0, #1
 80042da:	e09a      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x216>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042dc:	2d04      	cmp	r5, #4
 80042de:	d005      	beq.n	80042ec <HAL_TIM_PWM_Start_DMA+0xf0>
 80042e0:	2d08      	cmp	r5, #8
 80042e2:	d007      	beq.n	80042f4 <HAL_TIM_PWM_Start_DMA+0xf8>
 80042e4:	2202      	movs	r2, #2
 80042e6:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
 80042ea:	e7aa      	b.n	8004242 <HAL_TIM_PWM_Start_DMA+0x46>
 80042ec:	2202      	movs	r2, #2
 80042ee:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
 80042f2:	e7a6      	b.n	8004242 <HAL_TIM_PWM_Start_DMA+0x46>
 80042f4:	2202      	movs	r2, #2
 80042f6:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
 80042fa:	e7a2      	b.n	8004242 <HAL_TIM_PWM_Start_DMA+0x46>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80042fc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80042fe:	494a      	ldr	r1, [pc, #296]	; (8004428 <HAL_TIM_PWM_Start_DMA+0x22c>)
 8004300:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004302:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004304:	4949      	ldr	r1, [pc, #292]	; (800442c <HAL_TIM_PWM_Start_DMA+0x230>)
 8004306:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004308:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800430a:	4949      	ldr	r1, [pc, #292]	; (8004430 <HAL_TIM_PWM_Start_DMA+0x234>)
 800430c:	6311      	str	r1, [r2, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800430e:	6822      	ldr	r2, [r4, #0]
 8004310:	3234      	adds	r2, #52	; 0x34
 8004312:	4631      	mov	r1, r6
 8004314:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004316:	f7fd ff69 	bl	80021ec <HAL_DMA_Start_IT>
 800431a:	2800      	cmp	r0, #0
 800431c:	d17a      	bne.n	8004414 <HAL_TIM_PWM_Start_DMA+0x218>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800431e:	6822      	ldr	r2, [r4, #0]
 8004320:	68d3      	ldr	r3, [r2, #12]
 8004322:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004326:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004328:	2201      	movs	r2, #1
 800432a:	4629      	mov	r1, r5
 800432c:	6820      	ldr	r0, [r4, #0]
 800432e:	f7ff fee8 	bl	8004102 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	4a3f      	ldr	r2, [pc, #252]	; (8004434 <HAL_TIM_PWM_Start_DMA+0x238>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d058      	beq.n	80043ec <HAL_TIM_PWM_Start_DMA+0x1f0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800433a:	6823      	ldr	r3, [r4, #0]
 800433c:	4a3d      	ldr	r2, [pc, #244]	; (8004434 <HAL_TIM_PWM_Start_DMA+0x238>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d059      	beq.n	80043f6 <HAL_TIM_PWM_Start_DMA+0x1fa>
 8004342:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004346:	d056      	beq.n	80043f6 <HAL_TIM_PWM_Start_DMA+0x1fa>
 8004348:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800434c:	4293      	cmp	r3, r2
 800434e:	d052      	beq.n	80043f6 <HAL_TIM_PWM_Start_DMA+0x1fa>
 8004350:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004354:	4293      	cmp	r3, r2
 8004356:	d04e      	beq.n	80043f6 <HAL_TIM_PWM_Start_DMA+0x1fa>
    __HAL_TIM_ENABLE(htim);
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	f042 0201 	orr.w	r2, r2, #1
 800435e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004360:	2000      	movs	r0, #0
 8004362:	e056      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x216>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004364:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004366:	4930      	ldr	r1, [pc, #192]	; (8004428 <HAL_TIM_PWM_Start_DMA+0x22c>)
 8004368:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800436a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800436c:	492f      	ldr	r1, [pc, #188]	; (800442c <HAL_TIM_PWM_Start_DMA+0x230>)
 800436e:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004370:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004372:	492f      	ldr	r1, [pc, #188]	; (8004430 <HAL_TIM_PWM_Start_DMA+0x234>)
 8004374:	6311      	str	r1, [r2, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004376:	6822      	ldr	r2, [r4, #0]
 8004378:	3238      	adds	r2, #56	; 0x38
 800437a:	4631      	mov	r1, r6
 800437c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800437e:	f7fd ff35 	bl	80021ec <HAL_DMA_Start_IT>
 8004382:	2800      	cmp	r0, #0
 8004384:	d148      	bne.n	8004418 <HAL_TIM_PWM_Start_DMA+0x21c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004386:	6822      	ldr	r2, [r4, #0]
 8004388:	68d3      	ldr	r3, [r2, #12]
 800438a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800438e:	60d3      	str	r3, [r2, #12]
      break;
 8004390:	e7ca      	b.n	8004328 <HAL_TIM_PWM_Start_DMA+0x12c>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004392:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004394:	4924      	ldr	r1, [pc, #144]	; (8004428 <HAL_TIM_PWM_Start_DMA+0x22c>)
 8004396:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004398:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800439a:	4924      	ldr	r1, [pc, #144]	; (800442c <HAL_TIM_PWM_Start_DMA+0x230>)
 800439c:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800439e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80043a0:	4923      	ldr	r1, [pc, #140]	; (8004430 <HAL_TIM_PWM_Start_DMA+0x234>)
 80043a2:	6311      	str	r1, [r2, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80043a4:	6822      	ldr	r2, [r4, #0]
 80043a6:	323c      	adds	r2, #60	; 0x3c
 80043a8:	4631      	mov	r1, r6
 80043aa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80043ac:	f7fd ff1e 	bl	80021ec <HAL_DMA_Start_IT>
 80043b0:	2800      	cmp	r0, #0
 80043b2:	d133      	bne.n	800441c <HAL_TIM_PWM_Start_DMA+0x220>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80043b4:	6822      	ldr	r2, [r4, #0]
 80043b6:	68d3      	ldr	r3, [r2, #12]
 80043b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80043bc:	60d3      	str	r3, [r2, #12]
      break;
 80043be:	e7b3      	b.n	8004328 <HAL_TIM_PWM_Start_DMA+0x12c>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80043c0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80043c2:	4919      	ldr	r1, [pc, #100]	; (8004428 <HAL_TIM_PWM_Start_DMA+0x22c>)
 80043c4:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80043c6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80043c8:	4918      	ldr	r1, [pc, #96]	; (800442c <HAL_TIM_PWM_Start_DMA+0x230>)
 80043ca:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80043cc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80043ce:	4918      	ldr	r1, [pc, #96]	; (8004430 <HAL_TIM_PWM_Start_DMA+0x234>)
 80043d0:	6311      	str	r1, [r2, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80043d2:	6822      	ldr	r2, [r4, #0]
 80043d4:	3240      	adds	r2, #64	; 0x40
 80043d6:	4631      	mov	r1, r6
 80043d8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80043da:	f7fd ff07 	bl	80021ec <HAL_DMA_Start_IT>
 80043de:	b9f8      	cbnz	r0, 8004420 <HAL_TIM_PWM_Start_DMA+0x224>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80043e0:	6822      	ldr	r2, [r4, #0]
 80043e2:	68d3      	ldr	r3, [r2, #12]
 80043e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043e8:	60d3      	str	r3, [r2, #12]
      break;
 80043ea:	e79d      	b.n	8004328 <HAL_TIM_PWM_Start_DMA+0x12c>
    __HAL_TIM_MOE_ENABLE(htim);
 80043ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043f2:	645a      	str	r2, [r3, #68]	; 0x44
 80043f4:	e7a1      	b.n	800433a <HAL_TIM_PWM_Start_DMA+0x13e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043fc:	2a06      	cmp	r2, #6
 80043fe:	d011      	beq.n	8004424 <HAL_TIM_PWM_Start_DMA+0x228>
      __HAL_TIM_ENABLE(htim);
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	f042 0201 	orr.w	r2, r2, #1
 8004406:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004408:	2000      	movs	r0, #0
 800440a:	e002      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x216>
    return HAL_BUSY;
 800440c:	2002      	movs	r0, #2
 800440e:	e000      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x216>
    return HAL_ERROR;
 8004410:	2001      	movs	r0, #1
}
 8004412:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8004414:	2001      	movs	r0, #1
 8004416:	e7fc      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x216>
        return HAL_ERROR;
 8004418:	2001      	movs	r0, #1
 800441a:	e7fa      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x216>
        return HAL_ERROR;
 800441c:	2001      	movs	r0, #1
 800441e:	e7f8      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x216>
        return HAL_ERROR;
 8004420:	2001      	movs	r0, #1
 8004422:	e7f6      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x216>
  return HAL_OK;
 8004424:	2000      	movs	r0, #0
 8004426:	e7f4      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x216>
 8004428:	08003bcb 	.word	0x08003bcb
 800442c:	08003c3b 	.word	0x08003c3b
 8004430:	08003c7b 	.word	0x08003c7b
 8004434:	40012c00 	.word	0x40012c00

08004438 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004438:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800443c:	2b01      	cmp	r3, #1
 800443e:	d02c      	beq.n	800449a <HAL_TIMEx_MasterConfigSynchronization+0x62>
{
 8004440:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8004442:	2301      	movs	r3, #1
 8004444:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004448:	2302      	movs	r3, #2
 800444a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800444e:	6803      	ldr	r3, [r0, #0]
 8004450:	685a      	ldr	r2, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004452:	689c      	ldr	r4, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004454:	f022 0c70 	bic.w	ip, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004458:	680a      	ldr	r2, [r1, #0]
 800445a:	ea42 020c 	orr.w	r2, r2, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800445e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004460:	6803      	ldr	r3, [r0, #0]
 8004462:	4a0f      	ldr	r2, [pc, #60]	; (80044a0 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d00a      	beq.n	800447e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8004468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800446c:	d007      	beq.n	800447e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800446e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004472:	4293      	cmp	r3, r2
 8004474:	d003      	beq.n	800447e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8004476:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800447a:	4293      	cmp	r3, r2
 800447c:	d104      	bne.n	8004488 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800447e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004482:	684a      	ldr	r2, [r1, #4]
 8004484:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004486:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004488:	2301      	movs	r3, #1
 800448a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800448e:	2300      	movs	r3, #0
 8004490:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8004494:	4618      	mov	r0, r3
}
 8004496:	bc10      	pop	{r4}
 8004498:	4770      	bx	lr
  __HAL_LOCK(htim);
 800449a:	2002      	movs	r0, #2
}
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	40012c00 	.word	0x40012c00

080044a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80044a4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d022      	beq.n	80044f2 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 80044ac:	2301      	movs	r3, #1
 80044ae:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80044b2:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80044b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044b8:	688a      	ldr	r2, [r1, #8]
 80044ba:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80044bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044c0:	684a      	ldr	r2, [r1, #4]
 80044c2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80044c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044c8:	680a      	ldr	r2, [r1, #0]
 80044ca:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80044cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80044d0:	690a      	ldr	r2, [r1, #16]
 80044d2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80044d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044d8:	694a      	ldr	r2, [r1, #20]
 80044da:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80044dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044e0:	69ca      	ldr	r2, [r1, #28]
 80044e2:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80044e4:	6802      	ldr	r2, [r0, #0]
 80044e6:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80044e8:	2300      	movs	r3, #0
 80044ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80044ee:	4618      	mov	r0, r3
 80044f0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80044f2:	2002      	movs	r0, #2
}
 80044f4:	4770      	bx	lr

080044f6 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044f6:	6802      	ldr	r2, [r0, #0]
 80044f8:	68d3      	ldr	r3, [r2, #12]
 80044fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80044fe:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004500:	6802      	ldr	r2, [r0, #0]
 8004502:	6953      	ldr	r3, [r2, #20]
 8004504:	f023 0301 	bic.w	r3, r3, #1
 8004508:	6153      	str	r3, [r2, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800450a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800450c:	2b01      	cmp	r3, #1
 800450e:	d005      	beq.n	800451c <UART_EndRxTransfer+0x26>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004510:	2320      	movs	r3, #32
 8004512:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004516:	2300      	movs	r3, #0
 8004518:	6303      	str	r3, [r0, #48]	; 0x30
}
 800451a:	4770      	bx	lr
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800451c:	6802      	ldr	r2, [r0, #0]
 800451e:	68d3      	ldr	r3, [r2, #12]
 8004520:	f023 0310 	bic.w	r3, r3, #16
 8004524:	60d3      	str	r3, [r2, #12]
 8004526:	e7f3      	b.n	8004510 <UART_EndRxTransfer+0x1a>

08004528 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004528:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b21      	cmp	r3, #33	; 0x21
 8004530:	d001      	beq.n	8004536 <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004532:	2002      	movs	r0, #2
  }
}
 8004534:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004536:	6883      	ldr	r3, [r0, #8]
 8004538:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800453c:	d017      	beq.n	800456e <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800453e:	6a03      	ldr	r3, [r0, #32]
 8004540:	1c5a      	adds	r2, r3, #1
 8004542:	6202      	str	r2, [r0, #32]
 8004544:	781a      	ldrb	r2, [r3, #0]
 8004546:	6803      	ldr	r3, [r0, #0]
 8004548:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 800454a:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 800454c:	b29b      	uxth	r3, r3
 800454e:	3b01      	subs	r3, #1
 8004550:	b29b      	uxth	r3, r3
 8004552:	84c3      	strh	r3, [r0, #38]	; 0x26
 8004554:	b94b      	cbnz	r3, 800456a <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004556:	6802      	ldr	r2, [r0, #0]
 8004558:	68d3      	ldr	r3, [r2, #12]
 800455a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800455e:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004560:	6802      	ldr	r2, [r0, #0]
 8004562:	68d3      	ldr	r3, [r2, #12]
 8004564:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004568:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 800456a:	2000      	movs	r0, #0
 800456c:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800456e:	6903      	ldr	r3, [r0, #16]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d1e4      	bne.n	800453e <UART_Transmit_IT+0x16>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004574:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004576:	881b      	ldrh	r3, [r3, #0]
 8004578:	6802      	ldr	r2, [r0, #0]
 800457a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800457e:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8004580:	6a03      	ldr	r3, [r0, #32]
 8004582:	3302      	adds	r3, #2
 8004584:	6203      	str	r3, [r0, #32]
 8004586:	e7e0      	b.n	800454a <UART_Transmit_IT+0x22>

08004588 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004588:	b510      	push	{r4, lr}
 800458a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800458c:	6802      	ldr	r2, [r0, #0]
 800458e:	6913      	ldr	r3, [r2, #16]
 8004590:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004594:	68c1      	ldr	r1, [r0, #12]
 8004596:	430b      	orrs	r3, r1
 8004598:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800459a:	6883      	ldr	r3, [r0, #8]
 800459c:	6902      	ldr	r2, [r0, #16]
 800459e:	4313      	orrs	r3, r2
 80045a0:	6942      	ldr	r2, [r0, #20]
 80045a2:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80045a4:	6801      	ldr	r1, [r0, #0]
 80045a6:	68cb      	ldr	r3, [r1, #12]
 80045a8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80045ac:	f023 030c 	bic.w	r3, r3, #12
 80045b0:	4313      	orrs	r3, r2
 80045b2:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045b4:	6802      	ldr	r2, [r0, #0]
 80045b6:	6953      	ldr	r3, [r2, #20]
 80045b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045bc:	6981      	ldr	r1, [r0, #24]
 80045be:	430b      	orrs	r3, r1
 80045c0:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 80045c2:	6802      	ldr	r2, [r0, #0]
 80045c4:	4b13      	ldr	r3, [pc, #76]	; (8004614 <UART_SetConfig+0x8c>)
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d020      	beq.n	800460c <UART_SetConfig+0x84>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80045ca:	f7fe fdd1 	bl	8003170 <HAL_RCC_GetPCLK1Freq>
 80045ce:	4602      	mov	r2, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045d0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80045d4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80045d8:	6863      	ldr	r3, [r4, #4]
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80045e0:	480d      	ldr	r0, [pc, #52]	; (8004618 <UART_SetConfig+0x90>)
 80045e2:	fba0 3102 	umull	r3, r1, r0, r2
 80045e6:	0949      	lsrs	r1, r1, #5
 80045e8:	2364      	movs	r3, #100	; 0x64
 80045ea:	fb03 2311 	mls	r3, r3, r1, r2
 80045ee:	011b      	lsls	r3, r3, #4
 80045f0:	3332      	adds	r3, #50	; 0x32
 80045f2:	fba0 2303 	umull	r2, r3, r0, r3
 80045f6:	095b      	lsrs	r3, r3, #5
 80045f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80045fc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8004600:	f003 030f 	and.w	r3, r3, #15
 8004604:	6821      	ldr	r1, [r4, #0]
 8004606:	4413      	add	r3, r2
 8004608:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 800460a:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 800460c:	f7fe fdc0 	bl	8003190 <HAL_RCC_GetPCLK2Freq>
 8004610:	4602      	mov	r2, r0
 8004612:	e7dd      	b.n	80045d0 <UART_SetConfig+0x48>
 8004614:	40013800 	.word	0x40013800
 8004618:	51eb851f 	.word	0x51eb851f

0800461c <UART_WaitOnFlagUntilTimeout>:
{
 800461c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004620:	4605      	mov	r5, r0
 8004622:	460f      	mov	r7, r1
 8004624:	4616      	mov	r6, r2
 8004626:	4699      	mov	r9, r3
 8004628:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800462c:	682c      	ldr	r4, [r5, #0]
 800462e:	6824      	ldr	r4, [r4, #0]
 8004630:	ea37 0304 	bics.w	r3, r7, r4
 8004634:	bf0c      	ite	eq
 8004636:	f04f 0c01 	moveq.w	ip, #1
 800463a:	f04f 0c00 	movne.w	ip, #0
 800463e:	45b4      	cmp	ip, r6
 8004640:	d11f      	bne.n	8004682 <UART_WaitOnFlagUntilTimeout+0x66>
    if (Timeout != HAL_MAX_DELAY)
 8004642:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004646:	d0f1      	beq.n	800462c <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004648:	f1b8 0f00 	cmp.w	r8, #0
 800464c:	d005      	beq.n	800465a <UART_WaitOnFlagUntilTimeout+0x3e>
 800464e:	f7fd f8b7 	bl	80017c0 <HAL_GetTick>
 8004652:	eba0 0009 	sub.w	r0, r0, r9
 8004656:	4540      	cmp	r0, r8
 8004658:	d9e8      	bls.n	800462c <UART_WaitOnFlagUntilTimeout+0x10>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800465a:	682a      	ldr	r2, [r5, #0]
 800465c:	68d3      	ldr	r3, [r2, #12]
 800465e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004662:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004664:	682a      	ldr	r2, [r5, #0]
 8004666:	6953      	ldr	r3, [r2, #20]
 8004668:	f023 0301 	bic.w	r3, r3, #1
 800466c:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800466e:	2320      	movs	r3, #32
 8004670:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004674:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
        __HAL_UNLOCK(huart);
 8004678:	2300      	movs	r3, #0
 800467a:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        return HAL_TIMEOUT;
 800467e:	2003      	movs	r0, #3
 8004680:	e000      	b.n	8004684 <UART_WaitOnFlagUntilTimeout+0x68>
  return HAL_OK;
 8004682:	2000      	movs	r0, #0
}
 8004684:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08004688 <HAL_UART_Init>:
  if (huart == NULL)
 8004688:	b358      	cbz	r0, 80046e2 <HAL_UART_Init+0x5a>
{
 800468a:	b510      	push	{r4, lr}
 800468c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800468e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004692:	b30b      	cbz	r3, 80046d8 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8004694:	2324      	movs	r3, #36	; 0x24
 8004696:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 800469a:	6822      	ldr	r2, [r4, #0]
 800469c:	68d3      	ldr	r3, [r2, #12]
 800469e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046a2:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80046a4:	4620      	mov	r0, r4
 80046a6:	f7ff ff6f 	bl	8004588 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046aa:	6822      	ldr	r2, [r4, #0]
 80046ac:	6913      	ldr	r3, [r2, #16]
 80046ae:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80046b2:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046b4:	6822      	ldr	r2, [r4, #0]
 80046b6:	6953      	ldr	r3, [r2, #20]
 80046b8:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80046bc:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80046be:	6822      	ldr	r2, [r4, #0]
 80046c0:	68d3      	ldr	r3, [r2, #12]
 80046c2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80046c6:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046c8:	2000      	movs	r0, #0
 80046ca:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80046cc:	2320      	movs	r3, #32
 80046ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80046d2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 80046d6:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80046d8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 80046dc:	f7fc ff1e 	bl	800151c <HAL_UART_MspInit>
 80046e0:	e7d8      	b.n	8004694 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80046e2:	2001      	movs	r0, #1
}
 80046e4:	4770      	bx	lr

080046e6 <HAL_UART_Transmit>:
{
 80046e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80046ee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b20      	cmp	r3, #32
 80046f6:	d154      	bne.n	80047a2 <HAL_UART_Transmit+0xbc>
 80046f8:	4604      	mov	r4, r0
 80046fa:	460d      	mov	r5, r1
 80046fc:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80046fe:	2900      	cmp	r1, #0
 8004700:	d053      	beq.n	80047aa <HAL_UART_Transmit+0xc4>
 8004702:	2a00      	cmp	r2, #0
 8004704:	d053      	beq.n	80047ae <HAL_UART_Transmit+0xc8>
    __HAL_LOCK(huart);
 8004706:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800470a:	2b01      	cmp	r3, #1
 800470c:	d051      	beq.n	80047b2 <HAL_UART_Transmit+0xcc>
 800470e:	2301      	movs	r3, #1
 8004710:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004714:	2300      	movs	r3, #0
 8004716:	6403      	str	r3, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004718:	2321      	movs	r3, #33	; 0x21
 800471a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    tickstart = HAL_GetTick();
 800471e:	f7fd f84f 	bl	80017c0 <HAL_GetTick>
 8004722:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8004724:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8004728:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800472c:	68a3      	ldr	r3, [r4, #8]
 800472e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004732:	d005      	beq.n	8004740 <HAL_UART_Transmit+0x5a>
      pdata16bits = NULL;
 8004734:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 8004738:	2300      	movs	r3, #0
 800473a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 800473e:	e012      	b.n	8004766 <HAL_UART_Transmit+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004740:	6923      	ldr	r3, [r4, #16]
 8004742:	b113      	cbz	r3, 800474a <HAL_UART_Transmit+0x64>
      pdata16bits = NULL;
 8004744:	f04f 0800 	mov.w	r8, #0
 8004748:	e7f6      	b.n	8004738 <HAL_UART_Transmit+0x52>
      pdata16bits = (uint16_t *) pData;
 800474a:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800474c:	2500      	movs	r5, #0
 800474e:	e7f3      	b.n	8004738 <HAL_UART_Transmit+0x52>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004750:	f838 3b02 	ldrh.w	r3, [r8], #2
 8004754:	6822      	ldr	r2, [r4, #0]
 8004756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800475a:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 800475c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800475e:	b292      	uxth	r2, r2
 8004760:	3a01      	subs	r2, #1
 8004762:	b292      	uxth	r2, r2
 8004764:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004766:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8004768:	b29b      	uxth	r3, r3
 800476a:	b173      	cbz	r3, 800478a <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800476c:	9600      	str	r6, [sp, #0]
 800476e:	463b      	mov	r3, r7
 8004770:	2200      	movs	r2, #0
 8004772:	2180      	movs	r1, #128	; 0x80
 8004774:	4620      	mov	r0, r4
 8004776:	f7ff ff51 	bl	800461c <UART_WaitOnFlagUntilTimeout>
 800477a:	b9e0      	cbnz	r0, 80047b6 <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 800477c:	2d00      	cmp	r5, #0
 800477e:	d0e7      	beq.n	8004750 <HAL_UART_Transmit+0x6a>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004780:	f815 2b01 	ldrb.w	r2, [r5], #1
 8004784:	6823      	ldr	r3, [r4, #0]
 8004786:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004788:	e7e8      	b.n	800475c <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800478a:	9600      	str	r6, [sp, #0]
 800478c:	463b      	mov	r3, r7
 800478e:	2200      	movs	r2, #0
 8004790:	2140      	movs	r1, #64	; 0x40
 8004792:	4620      	mov	r0, r4
 8004794:	f7ff ff42 	bl	800461c <UART_WaitOnFlagUntilTimeout>
 8004798:	b978      	cbnz	r0, 80047ba <HAL_UART_Transmit+0xd4>
    huart->gState = HAL_UART_STATE_READY;
 800479a:	2320      	movs	r3, #32
 800479c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 80047a0:	e000      	b.n	80047a4 <HAL_UART_Transmit+0xbe>
    return HAL_BUSY;
 80047a2:	2002      	movs	r0, #2
}
 80047a4:	b002      	add	sp, #8
 80047a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80047aa:	2001      	movs	r0, #1
 80047ac:	e7fa      	b.n	80047a4 <HAL_UART_Transmit+0xbe>
 80047ae:	2001      	movs	r0, #1
 80047b0:	e7f8      	b.n	80047a4 <HAL_UART_Transmit+0xbe>
    __HAL_LOCK(huart);
 80047b2:	2002      	movs	r0, #2
 80047b4:	e7f6      	b.n	80047a4 <HAL_UART_Transmit+0xbe>
        return HAL_TIMEOUT;
 80047b6:	2003      	movs	r0, #3
 80047b8:	e7f4      	b.n	80047a4 <HAL_UART_Transmit+0xbe>
      return HAL_TIMEOUT;
 80047ba:	2003      	movs	r0, #3
 80047bc:	e7f2      	b.n	80047a4 <HAL_UART_Transmit+0xbe>

080047be <HAL_UART_TxCpltCallback>:
}
 80047be:	4770      	bx	lr

080047c0 <UART_EndTransmit_IT>:
{
 80047c0:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80047c2:	6801      	ldr	r1, [r0, #0]
 80047c4:	68ca      	ldr	r2, [r1, #12]
 80047c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047ca:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 80047cc:	2220      	movs	r2, #32
 80047ce:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 80047d2:	f7ff fff4 	bl	80047be <HAL_UART_TxCpltCallback>
}
 80047d6:	2000      	movs	r0, #0
 80047d8:	bd08      	pop	{r3, pc}

080047da <HAL_UART_RxCpltCallback>:
}
 80047da:	4770      	bx	lr

080047dc <HAL_UART_ErrorCallback>:
}
 80047dc:	4770      	bx	lr

080047de <UART_DMAAbortOnError>:
{
 80047de:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047e0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80047e2:	2300      	movs	r3, #0
 80047e4:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80047e6:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80047e8:	f7ff fff8 	bl	80047dc <HAL_UART_ErrorCallback>
}
 80047ec:	bd08      	pop	{r3, pc}

080047ee <HAL_UARTEx_RxEventCallback>:
}
 80047ee:	4770      	bx	lr

080047f0 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047f0:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	2b22      	cmp	r3, #34	; 0x22
 80047f8:	d160      	bne.n	80048bc <UART_Receive_IT+0xcc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047fa:	6883      	ldr	r3, [r0, #8]
 80047fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004800:	d046      	beq.n	8004890 <UART_Receive_IT+0xa0>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004802:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004804:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004808:	d004      	beq.n	8004814 <UART_Receive_IT+0x24>
 800480a:	2b00      	cmp	r3, #0
 800480c:	d14d      	bne.n	80048aa <UART_Receive_IT+0xba>
 800480e:	6903      	ldr	r3, [r0, #16]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d14a      	bne.n	80048aa <UART_Receive_IT+0xba>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004814:	6803      	ldr	r3, [r0, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 800481a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800481c:	3301      	adds	r3, #1
 800481e:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8004820:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8004822:	b29b      	uxth	r3, r3
 8004824:	3b01      	subs	r3, #1
 8004826:	b29b      	uxth	r3, r3
 8004828:	85c3      	strh	r3, [r0, #46]	; 0x2e
 800482a:	2b00      	cmp	r3, #0
 800482c:	d148      	bne.n	80048c0 <UART_Receive_IT+0xd0>
{
 800482e:	b500      	push	{lr}
 8004830:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004832:	6802      	ldr	r2, [r0, #0]
 8004834:	68d3      	ldr	r3, [r2, #12]
 8004836:	f023 0320 	bic.w	r3, r3, #32
 800483a:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800483c:	6802      	ldr	r2, [r0, #0]
 800483e:	68d3      	ldr	r3, [r2, #12]
 8004840:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004844:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004846:	6802      	ldr	r2, [r0, #0]
 8004848:	6953      	ldr	r3, [r2, #20]
 800484a:	f023 0301 	bic.w	r3, r3, #1
 800484e:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8004850:	2320      	movs	r3, #32
 8004852:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004856:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004858:	2b01      	cmp	r3, #1
 800485a:	d12c      	bne.n	80048b6 <UART_Receive_IT+0xc6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800485c:	2300      	movs	r3, #0
 800485e:	6303      	str	r3, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004860:	6802      	ldr	r2, [r0, #0]
 8004862:	68d3      	ldr	r3, [r2, #12]
 8004864:	f023 0310 	bic.w	r3, r3, #16
 8004868:	60d3      	str	r3, [r2, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800486a:	6803      	ldr	r3, [r0, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	f012 0f10 	tst.w	r2, #16
 8004872:	d006      	beq.n	8004882 <UART_Receive_IT+0x92>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004874:	2200      	movs	r2, #0
 8004876:	9201      	str	r2, [sp, #4]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	9201      	str	r2, [sp, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	9301      	str	r3, [sp, #4]
 8004880:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004882:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8004884:	f7ff ffb3 	bl	80047ee <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 8004888:	2000      	movs	r0, #0
}
 800488a:	b003      	add	sp, #12
 800488c:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004890:	6902      	ldr	r2, [r0, #16]
 8004892:	2a00      	cmp	r2, #0
 8004894:	d1b5      	bne.n	8004802 <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004896:	6a82      	ldr	r2, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004898:	6803      	ldr	r3, [r0, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048a0:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 80048a2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80048a4:	3302      	adds	r3, #2
 80048a6:	6283      	str	r3, [r0, #40]	; 0x28
 80048a8:	e7ba      	b.n	8004820 <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80048aa:	6803      	ldr	r3, [r0, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048b2:	7013      	strb	r3, [r2, #0]
 80048b4:	e7b1      	b.n	800481a <UART_Receive_IT+0x2a>
       HAL_UART_RxCpltCallback(huart);
 80048b6:	f7ff ff90 	bl	80047da <HAL_UART_RxCpltCallback>
 80048ba:	e7e5      	b.n	8004888 <UART_Receive_IT+0x98>
    return HAL_BUSY;
 80048bc:	2002      	movs	r0, #2
 80048be:	4770      	bx	lr
    return HAL_OK;
 80048c0:	2000      	movs	r0, #0
}
 80048c2:	4770      	bx	lr

080048c4 <HAL_UART_IRQHandler>:
{
 80048c4:	b530      	push	{r4, r5, lr}
 80048c6:	b083      	sub	sp, #12
 80048c8:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80048ca:	6802      	ldr	r2, [r0, #0]
 80048cc:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048ce:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048d0:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 80048d2:	f013 050f 	ands.w	r5, r3, #15
 80048d6:	d105      	bne.n	80048e4 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048d8:	f013 0f20 	tst.w	r3, #32
 80048dc:	d002      	beq.n	80048e4 <HAL_UART_IRQHandler+0x20>
 80048de:	f010 0f20 	tst.w	r0, #32
 80048e2:	d119      	bne.n	8004918 <HAL_UART_IRQHandler+0x54>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80048e4:	b12d      	cbz	r5, 80048f2 <HAL_UART_IRQHandler+0x2e>
 80048e6:	f011 0101 	ands.w	r1, r1, #1
 80048ea:	d119      	bne.n	8004920 <HAL_UART_IRQHandler+0x5c>
 80048ec:	f410 7f90 	tst.w	r0, #288	; 0x120
 80048f0:	d116      	bne.n	8004920 <HAL_UART_IRQHandler+0x5c>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048f2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80048f4:	2901      	cmp	r1, #1
 80048f6:	d075      	beq.n	80049e4 <HAL_UART_IRQHandler+0x120>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80048f8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80048fc:	d003      	beq.n	8004906 <HAL_UART_IRQHandler+0x42>
 80048fe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004902:	f040 80d7 	bne.w	8004ab4 <HAL_UART_IRQHandler+0x1f0>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004906:	f013 0f40 	tst.w	r3, #64	; 0x40
 800490a:	d003      	beq.n	8004914 <HAL_UART_IRQHandler+0x50>
 800490c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004910:	f040 80d4 	bne.w	8004abc <HAL_UART_IRQHandler+0x1f8>
}
 8004914:	b003      	add	sp, #12
 8004916:	bd30      	pop	{r4, r5, pc}
      UART_Receive_IT(huart);
 8004918:	4620      	mov	r0, r4
 800491a:	f7ff ff69 	bl	80047f0 <UART_Receive_IT>
      return;
 800491e:	e7f9      	b.n	8004914 <HAL_UART_IRQHandler+0x50>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004920:	f013 0f01 	tst.w	r3, #1
 8004924:	d006      	beq.n	8004934 <HAL_UART_IRQHandler+0x70>
 8004926:	f410 7f80 	tst.w	r0, #256	; 0x100
 800492a:	d003      	beq.n	8004934 <HAL_UART_IRQHandler+0x70>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800492c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800492e:	f042 0201 	orr.w	r2, r2, #1
 8004932:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004934:	f013 0f04 	tst.w	r3, #4
 8004938:	d004      	beq.n	8004944 <HAL_UART_IRQHandler+0x80>
 800493a:	b119      	cbz	r1, 8004944 <HAL_UART_IRQHandler+0x80>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800493c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800493e:	f042 0202 	orr.w	r2, r2, #2
 8004942:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004944:	f013 0f02 	tst.w	r3, #2
 8004948:	d004      	beq.n	8004954 <HAL_UART_IRQHandler+0x90>
 800494a:	b119      	cbz	r1, 8004954 <HAL_UART_IRQHandler+0x90>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800494c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800494e:	f042 0204 	orr.w	r2, r2, #4
 8004952:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004954:	f013 0f08 	tst.w	r3, #8
 8004958:	d007      	beq.n	800496a <HAL_UART_IRQHandler+0xa6>
 800495a:	f010 0f20 	tst.w	r0, #32
 800495e:	d100      	bne.n	8004962 <HAL_UART_IRQHandler+0x9e>
 8004960:	b119      	cbz	r1, 800496a <HAL_UART_IRQHandler+0xa6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004962:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004964:	f042 0208 	orr.w	r2, r2, #8
 8004968:	6422      	str	r2, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800496a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800496c:	2a00      	cmp	r2, #0
 800496e:	d0d1      	beq.n	8004914 <HAL_UART_IRQHandler+0x50>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004970:	f013 0f20 	tst.w	r3, #32
 8004974:	d002      	beq.n	800497c <HAL_UART_IRQHandler+0xb8>
 8004976:	f010 0f20 	tst.w	r0, #32
 800497a:	d121      	bne.n	80049c0 <HAL_UART_IRQHandler+0xfc>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800497c:	6823      	ldr	r3, [r4, #0]
 800497e:	695b      	ldr	r3, [r3, #20]
 8004980:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004984:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004986:	f012 0f08 	tst.w	r2, #8
 800498a:	d100      	bne.n	800498e <HAL_UART_IRQHandler+0xca>
 800498c:	b323      	cbz	r3, 80049d8 <HAL_UART_IRQHandler+0x114>
        UART_EndRxTransfer(huart);
 800498e:	4620      	mov	r0, r4
 8004990:	f7ff fdb1 	bl	80044f6 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004994:	6823      	ldr	r3, [r4, #0]
 8004996:	695a      	ldr	r2, [r3, #20]
 8004998:	f012 0f40 	tst.w	r2, #64	; 0x40
 800499c:	d018      	beq.n	80049d0 <HAL_UART_IRQHandler+0x10c>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800499e:	695a      	ldr	r2, [r3, #20]
 80049a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049a4:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80049a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80049a8:	b173      	cbz	r3, 80049c8 <HAL_UART_IRQHandler+0x104>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049aa:	4a46      	ldr	r2, [pc, #280]	; (8004ac4 <HAL_UART_IRQHandler+0x200>)
 80049ac:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049ae:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80049b0:	f7fd fc78 	bl	80022a4 <HAL_DMA_Abort_IT>
 80049b4:	2800      	cmp	r0, #0
 80049b6:	d0ad      	beq.n	8004914 <HAL_UART_IRQHandler+0x50>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049b8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80049ba:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80049bc:	4798      	blx	r3
 80049be:	e7a9      	b.n	8004914 <HAL_UART_IRQHandler+0x50>
        UART_Receive_IT(huart);
 80049c0:	4620      	mov	r0, r4
 80049c2:	f7ff ff15 	bl	80047f0 <UART_Receive_IT>
 80049c6:	e7d9      	b.n	800497c <HAL_UART_IRQHandler+0xb8>
            HAL_UART_ErrorCallback(huart);
 80049c8:	4620      	mov	r0, r4
 80049ca:	f7ff ff07 	bl	80047dc <HAL_UART_ErrorCallback>
 80049ce:	e7a1      	b.n	8004914 <HAL_UART_IRQHandler+0x50>
          HAL_UART_ErrorCallback(huart);
 80049d0:	4620      	mov	r0, r4
 80049d2:	f7ff ff03 	bl	80047dc <HAL_UART_ErrorCallback>
 80049d6:	e79d      	b.n	8004914 <HAL_UART_IRQHandler+0x50>
        HAL_UART_ErrorCallback(huart);
 80049d8:	4620      	mov	r0, r4
 80049da:	f7ff feff 	bl	80047dc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049de:	2300      	movs	r3, #0
 80049e0:	6423      	str	r3, [r4, #64]	; 0x40
    return;
 80049e2:	e797      	b.n	8004914 <HAL_UART_IRQHandler+0x50>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80049e4:	f013 0f10 	tst.w	r3, #16
 80049e8:	d086      	beq.n	80048f8 <HAL_UART_IRQHandler+0x34>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80049ea:	f010 0f10 	tst.w	r0, #16
 80049ee:	d083      	beq.n	80048f8 <HAL_UART_IRQHandler+0x34>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049f0:	2300      	movs	r3, #0
 80049f2:	9301      	str	r3, [sp, #4]
 80049f4:	6813      	ldr	r3, [r2, #0]
 80049f6:	9301      	str	r3, [sp, #4]
 80049f8:	6853      	ldr	r3, [r2, #4]
 80049fa:	9301      	str	r3, [sp, #4]
 80049fc:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049fe:	6953      	ldr	r3, [r2, #20]
 8004a00:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004a04:	d032      	beq.n	8004a6c <HAL_UART_IRQHandler+0x1a8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a06:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004a08:	680b      	ldr	r3, [r1, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	b29b      	uxth	r3, r3
      if (  (nb_remaining_rx_data > 0U)
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d080      	beq.n	8004914 <HAL_UART_IRQHandler+0x50>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004a12:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 8004a14:	4298      	cmp	r0, r3
 8004a16:	f67f af7d 	bls.w	8004914 <HAL_UART_IRQHandler+0x50>
        huart->RxXferCount = nb_remaining_rx_data;
 8004a1a:	85e3      	strh	r3, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a1c:	698b      	ldr	r3, [r1, #24]
 8004a1e:	2b20      	cmp	r3, #32
 8004a20:	d108      	bne.n	8004a34 <HAL_UART_IRQHandler+0x170>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a22:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8004a24:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	1ac9      	subs	r1, r1, r3
 8004a2a:	b289      	uxth	r1, r1
 8004a2c:	4620      	mov	r0, r4
 8004a2e:	f7ff fede 	bl	80047ee <HAL_UARTEx_RxEventCallback>
      return;
 8004a32:	e76f      	b.n	8004914 <HAL_UART_IRQHandler+0x50>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a34:	68d3      	ldr	r3, [r2, #12]
 8004a36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a3a:	60d3      	str	r3, [r2, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a3c:	6822      	ldr	r2, [r4, #0]
 8004a3e:	6953      	ldr	r3, [r2, #20]
 8004a40:	f023 0301 	bic.w	r3, r3, #1
 8004a44:	6153      	str	r3, [r2, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a46:	6822      	ldr	r2, [r4, #0]
 8004a48:	6953      	ldr	r3, [r2, #20]
 8004a4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a4e:	6153      	str	r3, [r2, #20]
          huart->RxState = HAL_UART_STATE_READY;
 8004a50:	2320      	movs	r3, #32
 8004a52:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a56:	2300      	movs	r3, #0
 8004a58:	6323      	str	r3, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a5a:	6822      	ldr	r2, [r4, #0]
 8004a5c:	68d3      	ldr	r3, [r2, #12]
 8004a5e:	f023 0310 	bic.w	r3, r3, #16
 8004a62:	60d3      	str	r3, [r2, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a64:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004a66:	f7fd fbfb 	bl	8002260 <HAL_DMA_Abort>
 8004a6a:	e7da      	b.n	8004a22 <HAL_UART_IRQHandler+0x15e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a6c:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8004a6e:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	1ac9      	subs	r1, r1, r3
 8004a74:	b289      	uxth	r1, r1
      if (  (huart->RxXferCount > 0U)
 8004a76:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f43f af4a 	beq.w	8004914 <HAL_UART_IRQHandler+0x50>
          &&(nb_rx_data > 0U) )
 8004a80:	2900      	cmp	r1, #0
 8004a82:	f43f af47 	beq.w	8004914 <HAL_UART_IRQHandler+0x50>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a86:	68d3      	ldr	r3, [r2, #12]
 8004a88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a8c:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a8e:	6822      	ldr	r2, [r4, #0]
 8004a90:	6953      	ldr	r3, [r2, #20]
 8004a92:	f023 0301 	bic.w	r3, r3, #1
 8004a96:	6153      	str	r3, [r2, #20]
        huart->RxState = HAL_UART_STATE_READY;
 8004a98:	2320      	movs	r3, #32
 8004a9a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	6323      	str	r3, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aa2:	6822      	ldr	r2, [r4, #0]
 8004aa4:	68d3      	ldr	r3, [r2, #12]
 8004aa6:	f023 0310 	bic.w	r3, r3, #16
 8004aaa:	60d3      	str	r3, [r2, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004aac:	4620      	mov	r0, r4
 8004aae:	f7ff fe9e 	bl	80047ee <HAL_UARTEx_RxEventCallback>
      return;
 8004ab2:	e72f      	b.n	8004914 <HAL_UART_IRQHandler+0x50>
    UART_Transmit_IT(huart);
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	f7ff fd37 	bl	8004528 <UART_Transmit_IT>
    return;
 8004aba:	e72b      	b.n	8004914 <HAL_UART_IRQHandler+0x50>
    UART_EndTransmit_IT(huart);
 8004abc:	4620      	mov	r0, r4
 8004abe:	f7ff fe7f 	bl	80047c0 <UART_EndTransmit_IT>
    return;
 8004ac2:	e727      	b.n	8004914 <HAL_UART_IRQHandler+0x50>
 8004ac4:	080047df 	.word	0x080047df

08004ac8 <writeCmd>:
	{};
	displayDeselect();
}
*/

void writeCmd(uint8_t Command2Write){
 8004ac8:	b510      	push	{r4, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	f88d 0007 	strb.w	r0, [sp, #7]
inline void displaySetCmd(void) 	{HAL_GPIO_WritePin(DISP_DC_GPIO, DISP_DC_PIN, 0);}
 8004ad0:	4c0d      	ldr	r4, [pc, #52]	; (8004b08 <writeCmd+0x40>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ad8:	4620      	mov	r0, r4
 8004ada:	f7fd ff4d 	bl	8002978 <HAL_GPIO_WritePin>
inline void displaySelect(void) 	{HAL_GPIO_WritePin(DISP_CS_GPIO, DISP_CS_PIN, 0);}
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ae4:	4620      	mov	r0, r4
 8004ae6:	f7fd ff47 	bl	8002978 <HAL_GPIO_WritePin>
	displaySetCmd();
	displaySelect();
		HAL_SPI_Transmit(DISP_SPI_HANDLE, &Command2Write, 1, 1);
 8004aea:	2301      	movs	r3, #1
 8004aec:	461a      	mov	r2, r3
 8004aee:	f10d 0107 	add.w	r1, sp, #7
 8004af2:	4806      	ldr	r0, [pc, #24]	; (8004b0c <writeCmd+0x44>)
 8004af4:	f7fe fdeb 	bl	80036ce <HAL_SPI_Transmit>
inline void displayDeselect(void) 	{HAL_GPIO_WritePin(DISP_CS_GPIO, DISP_CS_PIN, 1);}
 8004af8:	2201      	movs	r2, #1
 8004afa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004afe:	4620      	mov	r0, r4
 8004b00:	f7fd ff3a 	bl	8002978 <HAL_GPIO_WritePin>
	displayDeselect();
}
 8004b04:	b002      	add	sp, #8
 8004b06:	bd10      	pop	{r4, pc}
 8004b08:	40010800 	.word	0x40010800
 8004b0c:	200005b8 	.word	0x200005b8

08004b10 <cmd_AddressingMode>:
	displaySelect();
		HAL_SPI_Transmit(DISP_SPI_HANDLE, &Data2Write, 1, 1);
	displayDeselect();
}

void cmd_AddressingMode(uint8_t mode){
 8004b10:	b510      	push	{r4, lr}
 8004b12:	4604      	mov	r4, r0
	writeCmd(0x20);			// Set Memory Addressing Mode
 8004b14:	2020      	movs	r0, #32
 8004b16:	f7ff ffd7 	bl	8004ac8 <writeCmd>
	writeCmd(mode);			//   Default => 2
 8004b1a:	4620      	mov	r0, r4
 8004b1c:	f7ff ffd4 	bl	8004ac8 <writeCmd>
}
 8004b20:	bd10      	pop	{r4, pc}

08004b22 <cmd_StartLine>:

void cmd_PageStartAddress(uint8_t page){
	writeCmd(0xB0|page);			// Set Page Start Address for Page Addressing Mode
}

void cmd_StartLine(uint8_t line){
 8004b22:	b508      	push	{r3, lr}
	writeCmd(0x40|line);			// Set Display Start Line
 8004b24:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 8004b28:	f7ff ffce 	bl	8004ac8 <writeCmd>
	//   Default => 64 (0x00)
}
 8004b2c:	bd08      	pop	{r3, pc}

08004b2e <cmd_ContrastControl>:


void cmd_ContrastControl(uint8_t contrast){
 8004b2e:	b510      	push	{r4, lr}
 8004b30:	4604      	mov	r4, r0
	writeCmd(0x81);			// Set Contrast Control for Bank 0
 8004b32:	2081      	movs	r0, #129	; 0x81
 8004b34:	f7ff ffc8 	bl	8004ac8 <writeCmd>
	writeCmd(contrast);		//
 8004b38:	4620      	mov	r0, r4
 8004b3a:	f7ff ffc5 	bl	8004ac8 <writeCmd>
}
 8004b3e:	bd10      	pop	{r4, pc}

08004b40 <cmd_SegmentRemap>:


void cmd_SegmentRemap(bool remap){
 8004b40:	b508      	push	{r3, lr}
	writeCmd(0xA1 + 0x01*remap);	// 0xA1 => Column Address 0 Mapped to SEG131									// 0xA0 => Column Address 0 Mapped to SEG0
 8004b42:	385f      	subs	r0, #95	; 0x5f
 8004b44:	b2c0      	uxtb	r0, r0
 8004b46:	f7ff ffbf 	bl	8004ac8 <writeCmd>
}
 8004b4a:	bd08      	pop	{r3, pc}

08004b4c <cmd_ComRemap>:


void cmd_ComRemap(bool remap){
 8004b4c:	b508      	push	{r3, lr}
	writeCmd(0xC0+0x08*remap);	// 0xC0 (0x00) => Scan from COM0 to 63
 8004b4e:	3018      	adds	r0, #24
 8004b50:	00c0      	lsls	r0, r0, #3
 8004b52:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
 8004b56:	f7ff ffb7 	bl	8004ac8 <writeCmd>
}
 8004b5a:	bd08      	pop	{r3, pc}

08004b5c <cmd_EntireDisplayON>:


void cmd_EntireDisplayON(bool on){
 8004b5c:	b508      	push	{r3, lr}
//     0xA5 => Entire Display On
	writeCmd(0xA4+0x01*on);	//     0xA4 => Normal Display
 8004b5e:	385c      	subs	r0, #92	; 0x5c
 8004b60:	b2c0      	uxtb	r0, r0
 8004b62:	f7ff ffb1 	bl	8004ac8 <writeCmd>
}
 8004b66:	bd08      	pop	{r3, pc}

08004b68 <cmd_InverseDisplay>:


void cmd_InverseDisplay(bool inverse){
 8004b68:	b508      	push	{r3, lr}
//     0xA7 => Inverse Display On
		writeCmd(0xA6+inverse);	//     0xA6 => Normal Display
 8004b6a:	385a      	subs	r0, #90	; 0x5a
 8004b6c:	b2c0      	uxtb	r0, r0
 8004b6e:	f7ff ffab 	bl	8004ac8 <writeCmd>
}
 8004b72:	bd08      	pop	{r3, pc}

08004b74 <cmd_MultiplexRatio>:


void cmd_MultiplexRatio(uint8_t mux){
 8004b74:	b510      	push	{r4, lr}
 8004b76:	4604      	mov	r4, r0
	writeCmd(0xA8);			// Set Multiplex Ratio
 8004b78:	20a8      	movs	r0, #168	; 0xa8
 8004b7a:	f7ff ffa5 	bl	8004ac8 <writeCmd>
	writeCmd(mux-1);			//   Default => 64 (1/64 Duty)
 8004b7e:	1e60      	subs	r0, r4, #1
 8004b80:	b2c0      	uxtb	r0, r0
 8004b82:	f7ff ffa1 	bl	8004ac8 <writeCmd>
}
 8004b86:	bd10      	pop	{r4, pc}

08004b88 <cmd_DisplayOn>:

void cmd_DisplayOn(bool on){
 8004b88:	b508      	push	{r3, lr}
	if (on)
 8004b8a:	b118      	cbz	r0, 8004b94 <cmd_DisplayOn+0xc>
		writeCmd(0xAF);	//     0xAF => Display On
 8004b8c:	20af      	movs	r0, #175	; 0xaf
 8004b8e:	f7ff ff9b 	bl	8004ac8 <writeCmd>
	else
		writeCmd(0xAE);	//     0xAE => Display Off
}
 8004b92:	bd08      	pop	{r3, pc}
		writeCmd(0xAE);	//     0xAE => Display Off
 8004b94:	20ae      	movs	r0, #174	; 0xae
 8004b96:	f7ff ff97 	bl	8004ac8 <writeCmd>
}
 8004b9a:	e7fa      	b.n	8004b92 <cmd_DisplayOn+0xa>

08004b9c <cmd_DisplayOffset>:


void cmd_DisplayOffset(uint8_t offset){
 8004b9c:	b510      	push	{r4, lr}
 8004b9e:	4604      	mov	r4, r0
	writeCmd(0xD3);			// Set Display Offset
 8004ba0:	20d3      	movs	r0, #211	; 0xd3
 8004ba2:	f7ff ff91 	bl	8004ac8 <writeCmd>
	writeCmd(offset);		//   Default => 0
 8004ba6:	4620      	mov	r0, r4
 8004ba8:	f7ff ff8e 	bl	8004ac8 <writeCmd>
}
 8004bac:	bd10      	pop	{r4, pc}

08004bae <cmd_DisplayClock>:

void cmd_DisplayClock(uint8_t value){
 8004bae:	b510      	push	{r4, lr}
 8004bb0:	4604      	mov	r4, r0
	writeCmd(0xD5);			// Set Display Clock Divide Ratio / Oscillator Frequency
 8004bb2:	20d5      	movs	r0, #213	; 0xd5
 8004bb4:	f7ff ff88 	bl	8004ac8 <writeCmd>
	writeCmd(value);		// Default => 0x70
 8004bb8:	4620      	mov	r0, r4
 8004bba:	f7ff ff85 	bl	8004ac8 <writeCmd>
	//     D[3:0] => Display Clock Divider
	//     D[7:4] => Oscillator Frequency
}
 8004bbe:	bd10      	pop	{r4, pc}

08004bc0 <cmd_PrechargePeriod>:


void cmd_PrechargePeriod(uint8_t value){
 8004bc0:	b510      	push	{r4, lr}
 8004bc2:	4604      	mov	r4, r0
	writeCmd(0xD9);			// Set Pre-Charge Period
 8004bc4:	20d9      	movs	r0, #217	; 0xd9
 8004bc6:	f7ff ff7f 	bl	8004ac8 <writeCmd>
	writeCmd(value);		//   Default => 0x22 (2 Display Clocks [Phase 2] / 2 Display Clocks [Phase 1])
 8004bca:	4620      	mov	r0, r4
 8004bcc:	f7ff ff7c 	bl	8004ac8 <writeCmd>
	//     D[3:0] => Phase 1 Period in 1~15 Display Clocks
	//     D[7:4] => Phase 2 Period in 1~15 Display Clocks
}
 8004bd0:	bd10      	pop	{r4, pc}

08004bd2 <cmd_ComPins>:


void cmd_ComPins(uint8_t config){
 8004bd2:	b510      	push	{r4, lr}
 8004bd4:	4604      	mov	r4, r0
	writeCmd(0xDA);				// Set COM Pins Hardware Configuration
 8004bd6:	20da      	movs	r0, #218	; 0xda
 8004bd8:	f7ff ff76 	bl	8004ac8 <writeCmd>
	writeCmd((config<<4)|0x02);	// Default => 0x12
 8004bdc:	0120      	lsls	r0, r4, #4
 8004bde:	f040 0002 	orr.w	r0, r0, #2
 8004be2:	f000 00f2 	and.w	r0, r0, #242	; 0xf2
 8004be6:	f7ff ff6f 	bl	8004ac8 <writeCmd>
}
 8004bea:	bd10      	pop	{r4, pc}

08004bec <cmd_Vcomh>:

void cmd_Vcomh(uint8_t value){
 8004bec:	b510      	push	{r4, lr}
 8004bee:	4604      	mov	r4, r0
	writeCmd(0xDB);			// Set VCOMH deselect Level
 8004bf0:	20db      	movs	r0, #219	; 0xdb
 8004bf2:	f7ff ff69 	bl	8004ac8 <writeCmd>
	writeCmd(value);		// Default => 52 (0.78*VCC)
 8004bf6:	4620      	mov	r0, r4
 8004bf8:	f7ff ff66 	bl	8004ac8 <writeCmd>
}
 8004bfc:	bd10      	pop	{r4, pc}
	...

08004c00 <HAL_SPI_TxCpltCallback>:

int currPage = 0;
bool lcdUpdateAllowed = 0;
bool lcdDmaDone = 1;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi1){
 8004c00:	b510      	push	{r4, lr}
inline void displaySetCmd(void) 	{HAL_GPIO_WritePin(DISP_DC_GPIO, DISP_DC_PIN, 0);}
 8004c02:	4c08      	ldr	r4, [pc, #32]	; (8004c24 <HAL_SPI_TxCpltCallback+0x24>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004c0a:	4620      	mov	r0, r4
 8004c0c:	f7fd feb4 	bl	8002978 <HAL_GPIO_WritePin>
inline void displayDeselect(void) 	{HAL_GPIO_WritePin(DISP_CS_GPIO, DISP_CS_PIN, 1);}
 8004c10:	2201      	movs	r2, #1
 8004c12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004c16:	4620      	mov	r0, r4
 8004c18:	f7fd feae 	bl	8002978 <HAL_GPIO_WritePin>
	displaySetCmd();
	displayDeselect();
	lcdDmaDone = 1;
 8004c1c:	4b02      	ldr	r3, [pc, #8]	; (8004c28 <HAL_SPI_TxCpltCallback+0x28>)
 8004c1e:	2201      	movs	r2, #1
 8004c20:	701a      	strb	r2, [r3, #0]
}
 8004c22:	bd10      	pop	{r4, pc}
 8004c24:	40010800 	.word	0x40010800
 8004c28:	2000000c 	.word	0x2000000c

08004c2c <ssd1309PageUpdRoutine>:
void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi1);
void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi1);
void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi1);
*/

void ssd1309PageUpdRoutine(void){
 8004c2c:	b508      	push	{r3, lr}
			}

	}
*/

	HAL_SPI_Transmit_DMA(DISP_SPI_HANDLE, &GLCD_Buf[0], SSD1309_COL*8);
 8004c2e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004c32:	4902      	ldr	r1, [pc, #8]	; (8004c3c <ssd1309PageUpdRoutine+0x10>)
 8004c34:	4802      	ldr	r0, [pc, #8]	; (8004c40 <ssd1309PageUpdRoutine+0x14>)
 8004c36:	f7fe fe27 	bl	8003888 <HAL_SPI_Transmit_DMA>

}
 8004c3a:	bd08      	pop	{r3, pc}
 8004c3c:	200022b8 	.word	0x200022b8
 8004c40:	200005b8 	.word	0x200005b8

08004c44 <ssd1309Init>:
*/

#define	LCD_ROTATE_180	(0)
#define	LCD_INVERT		(0)

void ssd1309Init(void){
 8004c44:	b508      	push	{r3, lr}
inline void displayDeselect(void) 	{HAL_GPIO_WritePin(DISP_CS_GPIO, DISP_CS_PIN, 1);}
 8004c46:	2201      	movs	r2, #1
 8004c48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004c4c:	4819      	ldr	r0, [pc, #100]	; (8004cb4 <ssd1309Init+0x70>)
 8004c4e:	f7fd fe93 	bl	8002978 <HAL_GPIO_WritePin>
	displayDeselect();
	HAL_Delay(100);
 8004c52:	2064      	movs	r0, #100	; 0x64
 8004c54:	f7fc fdba 	bl	80017cc <HAL_Delay>

	cmd_DisplayOn(false);				// Display Off
 8004c58:	2000      	movs	r0, #0
 8004c5a:	f7ff ff95 	bl	8004b88 <cmd_DisplayOn>
	cmd_DisplayClock(0xF0);				// Set Clock as 80 Frames/Sec
 8004c5e:	20f0      	movs	r0, #240	; 0xf0
 8004c60:	f7ff ffa5 	bl	8004bae <cmd_DisplayClock>
	cmd_MultiplexRatio(SSD1309_ROW);	// 1/64 Duty (16-64)
 8004c64:	2040      	movs	r0, #64	; 0x40
 8004c66:	f7ff ff85 	bl	8004b74 <cmd_MultiplexRatio>
	cmd_DisplayOffset(0);				// Shift Mapping RAM Counter (0~63)
 8004c6a:	2000      	movs	r0, #0
 8004c6c:	f7ff ff96 	bl	8004b9c <cmd_DisplayOffset>
	cmd_StartLine(0);					// Set Mapping RAM Display Start Line (0~63)
 8004c70:	2000      	movs	r0, #0
 8004c72:	f7ff ff56 	bl	8004b22 <cmd_StartLine>
	cmd_AddressingMode(0);				// Set Page Addressing Mode
 8004c76:	2000      	movs	r0, #0
 8004c78:	f7ff ff4a 	bl	8004b10 <cmd_AddressingMode>
	cmd_SegmentRemap(LCD_ROTATE_180);			// standard segment mapping
 8004c7c:	2000      	movs	r0, #0
 8004c7e:	f7ff ff5f 	bl	8004b40 <cmd_SegmentRemap>
	cmd_ComRemap(!LCD_ROTATE_180);				// standard col mapping
 8004c82:	2001      	movs	r0, #1
 8004c84:	f7ff ff62 	bl	8004b4c <cmd_ComRemap>
	cmd_ComPins(1);						// default com pins
 8004c88:	2001      	movs	r0, #1
 8004c8a:	f7ff ffa2 	bl	8004bd2 <cmd_ComPins>
	cmd_ContrastControl(10);			// Set SEG Output Current //Brightness
 8004c8e:	200a      	movs	r0, #10
 8004c90:	f7ff ff4d 	bl	8004b2e <cmd_ContrastControl>
	cmd_PrechargePeriod(0xF1);	 		// Set Pre-Charge as 16 Clocks & Discharge as 1 Clocks
 8004c94:	20f1      	movs	r0, #241	; 0xf1
 8004c96:	f7ff ff93 	bl	8004bc0 <cmd_PrechargePeriod>
	cmd_Vcomh(55);						// Set VCOM Deselect Level //55
 8004c9a:	2037      	movs	r0, #55	; 0x37
 8004c9c:	f7ff ffa6 	bl	8004bec <cmd_Vcomh>
	cmd_EntireDisplayON(false);			// Disable Entire Display On
 8004ca0:	2000      	movs	r0, #0
 8004ca2:	f7ff ff5b 	bl	8004b5c <cmd_EntireDisplayON>
	cmd_InverseDisplay(LCD_INVERT);			// Disable Inverse Display
 8004ca6:	2000      	movs	r0, #0
 8004ca8:	f7ff ff5e 	bl	8004b68 <cmd_InverseDisplay>
	//ssd1309Update();					// Clear Screen
	cmd_DisplayOn(true);				// Display On
 8004cac:	2001      	movs	r0, #1
 8004cae:	f7ff ff6b 	bl	8004b88 <cmd_DisplayOn>
}
 8004cb2:	bd08      	pop	{r3, pc}
 8004cb4:	40010800 	.word	0x40010800

08004cb8 <adcInjInit>:

#if (ADC_INJ_CHANNELS > 4)
	#error Max umber of injected channels is 4!
#endif

void adcInjInit(void){
 8004cb8:	b500      	push	{lr}
 8004cba:	b089      	sub	sp, #36	; 0x24
	adcActveInjStruct = 0;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	4a10      	ldr	r2, [pc, #64]	; (8004d00 <adcInjInit+0x48>)
 8004cc0:	6013      	str	r3, [r2, #0]

	ADC_InjectionConfTypeDef sConfigInjected = {0};
 8004cc2:	9301      	str	r3, [sp, #4]
 8004cc4:	9302      	str	r3, [sp, #8]
 8004cc6:	9303      	str	r3, [sp, #12]
 8004cc8:	9304      	str	r3, [sp, #16]
 8004cca:	9305      	str	r3, [sp, #20]
 8004ccc:	9306      	str	r3, [sp, #24]
 8004cce:	9307      	str	r3, [sp, #28]
	sConfigInjected.InjectedChannel = adcCh[adcActveInjStruct].channel;// adcActveInjChannels[0];
 8004cd0:	4b0c      	ldr	r3, [pc, #48]	; (8004d04 <adcInjInit+0x4c>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	9301      	str	r3, [sp, #4]
	sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	9302      	str	r3, [sp, #8]
	sConfigInjected.InjectedNbrOfConversion = ADC_INJ_CHANNELS;
 8004cda:	9305      	str	r3, [sp, #20]
	sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8004cdc:	2203      	movs	r2, #3
 8004cde:	9203      	str	r2, [sp, #12]
	sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8004ce0:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8004ce4:	9207      	str	r2, [sp, #28]
	sConfigInjected.AutoInjectedConv = ENABLE;
 8004ce6:	f88d 3019 	strb.w	r3, [sp, #25]
	sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
	sConfigInjected.InjectedOffset = 0;
	if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8004cea:	a901      	add	r1, sp, #4
 8004cec:	4806      	ldr	r0, [pc, #24]	; (8004d08 <adcInjInit+0x50>)
 8004cee:	f7fd f87d 	bl	8001dec <HAL_ADCEx_InjectedConfigChannel>
 8004cf2:	b910      	cbnz	r0, 8004cfa <adcInjInit+0x42>
	{
		Error_Handler();
	}
}
 8004cf4:	b009      	add	sp, #36	; 0x24
 8004cf6:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 8004cfa:	f7fb ffe3 	bl	8000cc4 <Error_Handler>
}
 8004cfe:	e7f9      	b.n	8004cf4 <adcInjInit+0x3c>
 8004d00:	20000714 	.word	0x20000714
 8004d04:	20000010 	.word	0x20000010
 8004d08:	200003c4 	.word	0x200003c4

08004d0c <adcInjCycleUpdate>:
	  else
		  adcActveInjStruct = ADCid;

}

void adcInjCycleUpdate(void){
 8004d0c:	b510      	push	{r4, lr}
 8004d0e:	b088      	sub	sp, #32
	static int currCh;
	adcInjSwitch(currCh);
 8004d10:	4b19      	ldr	r3, [pc, #100]	; (8004d78 <adcInjCycleUpdate+0x6c>)
 8004d12:	781c      	ldrb	r4, [r3, #0]
	  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8004d14:	2300      	movs	r3, #0
 8004d16:	9301      	str	r3, [sp, #4]
 8004d18:	9302      	str	r3, [sp, #8]
 8004d1a:	9303      	str	r3, [sp, #12]
 8004d1c:	9304      	str	r3, [sp, #16]
 8004d1e:	9305      	str	r3, [sp, #20]
 8004d20:	9306      	str	r3, [sp, #24]
 8004d22:	9307      	str	r3, [sp, #28]
	  sConfigInjected.InjectedChannel = adcCh[ADCid].channel;
 8004d24:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8004d28:	4b14      	ldr	r3, [pc, #80]	; (8004d7c <adcInjCycleUpdate+0x70>)
 8004d2a:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8004d2e:	9301      	str	r3, [sp, #4]
	  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8004d30:	2301      	movs	r3, #1
 8004d32:	9302      	str	r3, [sp, #8]
	  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8004d34:	a901      	add	r1, sp, #4
 8004d36:	4812      	ldr	r0, [pc, #72]	; (8004d80 <adcInjCycleUpdate+0x74>)
 8004d38:	f7fd f858 	bl	8001dec <HAL_ADCEx_InjectedConfigChannel>
 8004d3c:	b9c0      	cbnz	r0, 8004d70 <adcInjCycleUpdate+0x64>
		  adcActveInjStruct = ADCid;
 8004d3e:	4b11      	ldr	r3, [pc, #68]	; (8004d84 <adcInjCycleUpdate+0x78>)
 8004d40:	601c      	str	r4, [r3, #0]
		currCh = 0;

}

inline void adcInjRead(void){
	adcCh[adcActveInjStruct].ADCraw = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8004d42:	2101      	movs	r1, #1
 8004d44:	480e      	ldr	r0, [pc, #56]	; (8004d80 <adcInjCycleUpdate+0x74>)
 8004d46:	f7fd f83f 	bl	8001dc8 <HAL_ADCEx_InjectedGetValue>
 8004d4a:	4b0e      	ldr	r3, [pc, #56]	; (8004d84 <adcInjCycleUpdate+0x78>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004d52:	4a0a      	ldr	r2, [pc, #40]	; (8004d7c <adcInjCycleUpdate+0x70>)
 8004d54:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004d58:	80d8      	strh	r0, [r3, #6]
	currCh++;
 8004d5a:	4a07      	ldr	r2, [pc, #28]	; (8004d78 <adcInjCycleUpdate+0x6c>)
 8004d5c:	6813      	ldr	r3, [r2, #0]
 8004d5e:	3301      	adds	r3, #1
 8004d60:	6013      	str	r3, [r2, #0]
	if (currCh > ADC_CHANNELS)
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	dd02      	ble.n	8004d6c <adcInjCycleUpdate+0x60>
		currCh = 0;
 8004d66:	4613      	mov	r3, r2
 8004d68:	2200      	movs	r2, #0
 8004d6a:	601a      	str	r2, [r3, #0]
}
 8004d6c:	b008      	add	sp, #32
 8004d6e:	bd10      	pop	{r4, pc}
	    Error_Handler();
 8004d70:	f7fb ffa8 	bl	8000cc4 <Error_Handler>
 8004d74:	e7e5      	b.n	8004d42 <adcInjCycleUpdate+0x36>
 8004d76:	bf00      	nop
 8004d78:	20000718 	.word	0x20000718
 8004d7c:	20000010 	.word	0x20000010
 8004d80:	200003c4 	.word	0x200003c4
 8004d84:	20000714 	.word	0x20000714

08004d88 <adcInjRead>:
inline void adcInjRead(void){
 8004d88:	b508      	push	{r3, lr}
	adcCh[adcActveInjStruct].ADCraw = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8004d8a:	2101      	movs	r1, #1
 8004d8c:	4805      	ldr	r0, [pc, #20]	; (8004da4 <adcInjRead+0x1c>)
 8004d8e:	f7fd f81b 	bl	8001dc8 <HAL_ADCEx_InjectedGetValue>
 8004d92:	4b05      	ldr	r3, [pc, #20]	; (8004da8 <adcInjRead+0x20>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004d9a:	4a04      	ldr	r2, [pc, #16]	; (8004dac <adcInjRead+0x24>)
 8004d9c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004da0:	80d8      	strh	r0, [r3, #6]
}
 8004da2:	bd08      	pop	{r3, pc}
 8004da4:	200003c4 	.word	0x200003c4
 8004da8:	20000714 	.word	0x20000714
 8004dac:	20000010 	.word	0x20000010

08004db0 <softClip>:
#include "audio.h"
#include "arm_math.h"
#include <stdbool.h>
#include <stdint.h>

q31_t softClip(q31_t* source, q31_t* destination, uint16_t blockSize){
 8004db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004db4:	b082      	sub	sp, #8
 8004db6:	af02      	add	r7, sp, #8
 8004db8:	4606      	mov	r6, r0
 8004dba:	4688      	mov	r8, r1
 8004dbc:	4614      	mov	r4, r2
	//in = in - 0.33333333333333f * in * in * in;
	//if (in > 0.999) in = 0.999;
	//if (in < -0.999) in = -0.999;

	q31_t multResult[blockSize];
 8004dbe:	0093      	lsls	r3, r2, #2
 8004dc0:	3307      	adds	r3, #7
 8004dc2:	08db      	lsrs	r3, r3, #3
 8004dc4:	466a      	mov	r2, sp
 8004dc6:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
 8004dca:	469d      	mov	sp, r3
 8004dcc:	ad02      	add	r5, sp, #8
	q31_t cilpA = FtoQ31(0.333333333f);

	arm_mult_q31(source, source, multResult, blockSize); // in^2
 8004dce:	4623      	mov	r3, r4
 8004dd0:	462a      	mov	r2, r5
 8004dd2:	4601      	mov	r1, r0
 8004dd4:	f001 fcd6 	bl	8006784 <arm_mult_q31>
	arm_mult_q31(source, multResult, multResult, blockSize); // in^3
 8004dd8:	4623      	mov	r3, r4
 8004dda:	462a      	mov	r2, r5
 8004ddc:	4629      	mov	r1, r5
 8004dde:	4630      	mov	r0, r6
 8004de0:	f001 fcd0 	bl	8006784 <arm_mult_q31>
	arm_scale_q31(multResult, cilpA, 0, multResult, blockSize); // in^3 * 1/3
 8004de4:	9400      	str	r4, [sp, #0]
 8004de6:	462b      	mov	r3, r5
 8004de8:	2200      	movs	r2, #0
 8004dea:	4906      	ldr	r1, [pc, #24]	; (8004e04 <softClip+0x54>)
 8004dec:	4628      	mov	r0, r5
 8004dee:	f001 fbf3 	bl	80065d8 <arm_scale_q31>
	//arm_negate_q31(multResult, multResult, blockSize); // - (in^3 * 1/3)
	//arm_add_q31(source, multResult, destination, blockSize); // in - (in^3 * 1/3)
	arm_sub_q31(source, multResult, destination, blockSize); // in - (in^3 * 1/3)
 8004df2:	4623      	mov	r3, r4
 8004df4:	4642      	mov	r2, r8
 8004df6:	4629      	mov	r1, r5
 8004df8:	4630      	mov	r0, r6
 8004dfa:	f001 fb61 	bl	80064c0 <arm_sub_q31>

		destination[i] = input - cube;

	}
	*/
}
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e04:	2aaaaac0 	.word	0x2aaaaac0

08004e08 <dspInit>:
arm_fir_decimate_instance_q31	firInstanceDecI;
arm_fir_decimate_instance_q31	firInstanceDecQ;
arm_fir_interpolate_instance_q31 firInstanceInter;

int outStarted = 0;
void dspInit(void){
 8004e08:	b570      	push	{r4, r5, r6, lr}
 8004e0a:	b082      	sub	sp, #8
	outStarted = 0;
 8004e0c:	4d12      	ldr	r5, [pc, #72]	; (8004e58 <dspInit+0x50>)
 8004e0e:	2300      	movs	r3, #0
 8004e10:	602b      	str	r3, [r5, #0]
	firInit();
 8004e12:	f000 faaf 	bl	8005374 <firInit>


#ifdef DSP_DECIMATED
	arm_fir_decimate_init_q31(&firInstanceDecI, 	FIR_NUM_TAPS, 			DSP_DECIMATION_RATE, 	firCoeffs, 		firStateI, 		DSP_BLOCK_SIZE);
 8004e16:	4e11      	ldr	r6, [pc, #68]	; (8004e5c <dspInit+0x54>)
 8004e18:	2480      	movs	r4, #128	; 0x80
 8004e1a:	9401      	str	r4, [sp, #4]
 8004e1c:	4b10      	ldr	r3, [pc, #64]	; (8004e60 <dspInit+0x58>)
 8004e1e:	9300      	str	r3, [sp, #0]
 8004e20:	4633      	mov	r3, r6
 8004e22:	2202      	movs	r2, #2
 8004e24:	2120      	movs	r1, #32
 8004e26:	480f      	ldr	r0, [pc, #60]	; (8004e64 <dspInit+0x5c>)
 8004e28:	f001 fb2e 	bl	8006488 <arm_fir_decimate_init_q31>
	arm_fir_decimate_init_q31(&firInstanceDecQ, 	FIR_NUM_TAPS, 			DSP_DECIMATION_RATE, 	firCoeffs, 		firStateQ,		DSP_BLOCK_SIZE);
 8004e2c:	9401      	str	r4, [sp, #4]
 8004e2e:	4b0e      	ldr	r3, [pc, #56]	; (8004e68 <dspInit+0x60>)
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	4633      	mov	r3, r6
 8004e34:	2202      	movs	r2, #2
 8004e36:	2120      	movs	r1, #32
 8004e38:	480c      	ldr	r0, [pc, #48]	; (8004e6c <dspInit+0x64>)
 8004e3a:	f001 fb25 	bl	8006488 <arm_fir_decimate_init_q31>
	arm_fir_interpolate_init_q31(&firInstanceInter, DSP_DECIMATION_RATE, 	FIR_NUM_TAPS_INTER, 	firCoeffsInter, firStateInter, 	DSP_BLOCK_SIZE);
 8004e3e:	9401      	str	r4, [sp, #4]
 8004e40:	4b0b      	ldr	r3, [pc, #44]	; (8004e70 <dspInit+0x68>)
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	4b0b      	ldr	r3, [pc, #44]	; (8004e74 <dspInit+0x6c>)
 8004e46:	2208      	movs	r2, #8
 8004e48:	2102      	movs	r1, #2
 8004e4a:	480b      	ldr	r0, [pc, #44]	; (8004e78 <dspInit+0x70>)
 8004e4c:	f001 fa44 	bl	80062d8 <arm_fir_interpolate_init_q31>
#ifndef DSP_DECIMATED
	arm_fir_init_q31(&firInstanceI, FIR_NUM_TAPS, firCoeffs, firStateI, DSP_BLOCK_SIZE);
	arm_fir_init_q31(&firInstanceQ, FIR_NUM_TAPS, firCoeffs, firStateQ, DSP_BLOCK_SIZE);
#endif

	 outStarted = 1;
 8004e50:	2301      	movs	r3, #1
 8004e52:	602b      	str	r3, [r5, #0]

}
 8004e54:	b002      	add	sp, #8
 8004e56:	bd70      	pop	{r4, r5, r6, pc}
 8004e58:	20002298 	.word	0x20002298
 8004e5c:	0800976c 	.word	0x0800976c
 8004e60:	2000156c 	.word	0x2000156c
 8004e64:	20001548 	.word	0x20001548
 8004e68:	20001a14 	.word	0x20001a14
 8004e6c:	20001554 	.word	0x20001554
 8004e70:	200017f0 	.word	0x200017f0
 8004e74:	080097ec 	.word	0x080097ec
 8004e78:	20001560 	.word	0x20001560

08004e7c <dspStart>:

void dspStart(void){
 8004e7c:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim1);
 8004e7e:	4c0b      	ldr	r4, [pc, #44]	; (8004eac <dspStart+0x30>)
 8004e80:	4620      	mov	r0, r4
 8004e82:	f7fe fe73 	bl	8003b6c <HAL_TIM_Base_Start>
	//HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // TIM1 CH2 = ADC trigger
 8004e86:	2104      	movs	r1, #4
 8004e88:	4620      	mov	r0, r4
 8004e8a:	f7ff f949 	bl	8004120 <HAL_TIM_PWM_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)inBuf, ADC_BUFFER_LEN); // CH3 = audio output
 8004e8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e92:	4907      	ldr	r1, [pc, #28]	; (8004eb0 <dspStart+0x34>)
 8004e94:	4807      	ldr	r0, [pc, #28]	; (8004eb4 <dspStart+0x38>)
 8004e96:	f7fc fdcf 	bl	8001a38 <HAL_ADC_Start_DMA>

	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t*)outBuf, ADC_BUFFER_LEN/(ADC_DMA_CHANNELS));
 8004e9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e9e:	4a06      	ldr	r2, [pc, #24]	; (8004eb8 <dspStart+0x3c>)
 8004ea0:	2108      	movs	r1, #8
 8004ea2:	4620      	mov	r0, r4
 8004ea4:	f7ff f9aa 	bl	80041fc <HAL_TIM_PWM_Start_DMA>
}
 8004ea8:	bd10      	pop	{r4, pc}
 8004eaa:	bf00      	nop
 8004eac:	20000610 	.word	0x20000610
 8004eb0:	20001c98 	.word	0x20001c98
 8004eb4:	200003c4 	.word	0x200003c4
 8004eb8:	20002098 	.word	0x20002098

08004ebc <dspPrepareInput>:
int start = 0;
int end  = 0;
//int adcBuffStart = 0;


__attribute__((optimize("unroll-loops"))) void dspPrepareInput(void) {
 8004ebc:	b510      	push	{r4, lr}
	int adcBuffStart = ADC_BUFFER_LEN/2 * (dspRingHalf == HALF_LOWER);
 8004ebe:	4b2f      	ldr	r3, [pc, #188]	; (8004f7c <dspPrepareInput+0xc0>)
 8004ec0:	f893 e000 	ldrb.w	lr, [r3]
 8004ec4:	f08e 0e01 	eor.w	lr, lr, #1
 8004ec8:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8004ecc:	2100      	movs	r1, #0
 8004ece:	e051      	b.n	8004f74 <dspPrepareInput+0xb8>
		int ptr = i * ADC_DMA_CHANNELS + adcBuffStart;
 8004ed0:	eb0e 0241 	add.w	r2, lr, r1, lsl #1
		dspInI[i] = adcToQ31(inBuf[ptr]);
 8004ed4:	482a      	ldr	r0, [pc, #168]	; (8004f80 <dspPrepareInput+0xc4>)
 8004ed6:	f930 3012 	ldrsh.w	r3, [r0, r2, lsl #1]
#define FtoQ31(x) 			(q31_t)(x * 2147483648.0f) //2147483648.0f
#define Q31toF(x) 			(float)(x / 2147483648.0f)	//2147483648.0f
//#define q31ToPwm(x)			(uint16_t)((x >> 21) + PWM_HALF)
//#define adcToQ31(x)			(q31_t)((x - ADC_HALF) << 20)
inline uint16_t q31toPwm(q31_t input)	{return ((input >> 21) + PWM_HALF);}
inline q31_t	adcToQ31(int16_t input)	{return ((input - ADC_HALF) << 20);}
 8004eda:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004ede:	051b      	lsls	r3, r3, #20
 8004ee0:	4c28      	ldr	r4, [pc, #160]	; (8004f84 <dspPrepareInput+0xc8>)
 8004ee2:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
		dspInQ[i] = adcToQ31(inBuf[ptr + 1]);
 8004ee6:	3201      	adds	r2, #1
 8004ee8:	f930 3012 	ldrsh.w	r3, [r0, r2, lsl #1]
 8004eec:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004ef0:	051b      	lsls	r3, r3, #20
 8004ef2:	4a25      	ldr	r2, [pc, #148]	; (8004f88 <dspPrepareInput+0xcc>)
 8004ef4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8004ef8:	f101 0c01 	add.w	ip, r1, #1
		int ptr = i * ADC_DMA_CHANNELS + adcBuffStart;
 8004efc:	eb0e 024c 	add.w	r2, lr, ip, lsl #1
		dspInI[i] = adcToQ31(inBuf[ptr]);
 8004f00:	f930 3012 	ldrsh.w	r3, [r0, r2, lsl #1]
 8004f04:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004f08:	051b      	lsls	r3, r3, #20
 8004f0a:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
		dspInQ[i] = adcToQ31(inBuf[ptr + 1]);
 8004f0e:	3201      	adds	r2, #1
 8004f10:	f930 3012 	ldrsh.w	r3, [r0, r2, lsl #1]
 8004f14:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004f18:	051b      	lsls	r3, r3, #20
 8004f1a:	4a1b      	ldr	r2, [pc, #108]	; (8004f88 <dspPrepareInput+0xcc>)
 8004f1c:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8004f20:	f10c 0101 	add.w	r1, ip, #1
		int ptr = i * ADC_DMA_CHANNELS + adcBuffStart;
 8004f24:	eb0e 0241 	add.w	r2, lr, r1, lsl #1
		dspInI[i] = adcToQ31(inBuf[ptr]);
 8004f28:	f930 3012 	ldrsh.w	r3, [r0, r2, lsl #1]
 8004f2c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004f30:	051b      	lsls	r3, r3, #20
 8004f32:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
		dspInQ[i] = adcToQ31(inBuf[ptr + 1]);
 8004f36:	3201      	adds	r2, #1
 8004f38:	f930 3012 	ldrsh.w	r3, [r0, r2, lsl #1]
 8004f3c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004f40:	051b      	lsls	r3, r3, #20
 8004f42:	4a11      	ldr	r2, [pc, #68]	; (8004f88 <dspPrepareInput+0xcc>)
 8004f44:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8004f48:	f10c 0102 	add.w	r1, ip, #2
		int ptr = i * ADC_DMA_CHANNELS + adcBuffStart;
 8004f4c:	eb0e 0241 	add.w	r2, lr, r1, lsl #1
		dspInI[i] = adcToQ31(inBuf[ptr]);
 8004f50:	f930 3012 	ldrsh.w	r3, [r0, r2, lsl #1]
 8004f54:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004f58:	051b      	lsls	r3, r3, #20
 8004f5a:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
		dspInQ[i] = adcToQ31(inBuf[ptr + 1]);
 8004f5e:	3201      	adds	r2, #1
 8004f60:	f930 3012 	ldrsh.w	r3, [r0, r2, lsl #1]
 8004f64:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004f68:	051b      	lsls	r3, r3, #20
 8004f6a:	4a07      	ldr	r2, [pc, #28]	; (8004f88 <dspPrepareInput+0xcc>)
 8004f6c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8004f70:	f10c 0103 	add.w	r1, ip, #3
 8004f74:	297f      	cmp	r1, #127	; 0x7f
 8004f76:	ddab      	ble.n	8004ed0 <dspPrepareInput+0x14>
	}

}
 8004f78:	bd10      	pop	{r4, pc}
 8004f7a:	bf00      	nop
 8004f7c:	20000d31 	.word	0x20000d31
 8004f80:	20001c98 	.word	0x20001c98
 8004f84:	20000728 	.word	0x20000728
 8004f88:	20000928 	.word	0x20000928

08004f8c <dspPrepareOutput>:


__attribute__((optimize("unroll-loops"))) void dspPrepareOutput(void){
 8004f8c:	b500      	push	{lr}

	#ifdef DSP_DECIMATED_NO_INTERPOLATION
			int adcBuffStart = ADC_BUFFER_LEN/(ADC_DMA_CHANNELS*2) * (dspRingHalf == HALF_LOWER);
 8004f8e:	4b47      	ldr	r3, [pc, #284]	; (80050ac <dspPrepareOutput+0x120>)
 8004f90:	f893 e000 	ldrb.w	lr, [r3]
 8004f94:	f08e 0e01 	eor.w	lr, lr, #1
 8004f98:	ea4f 1ece 	mov.w	lr, lr, lsl #7

			for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 8004f9c:	2100      	movs	r1, #0
 8004f9e:	e080      	b.n	80050a2 <dspPrepareOutput+0x116>
				int ptr = adcBuffStart + k*2;
 8004fa0:	eb0e 0241 	add.w	r2, lr, r1, lsl #1
				outBuf[ptr] = 		q31toPwm(dspOut[k]);
 8004fa4:	4b42      	ldr	r3, [pc, #264]	; (80050b0 <dspPrepareOutput+0x124>)
 8004fa6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
inline uint16_t q31toPwm(q31_t input)	{return ((input >> 21) + PWM_HALF);}
 8004faa:	155b      	asrs	r3, r3, #21
 8004fac:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	4840      	ldr	r0, [pc, #256]	; (80050b4 <dspPrepareOutput+0x128>)
 8004fb4:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
				outBuf[ptr + 1] = 	q31toPwm(dspOut[k]);
 8004fb8:	3201      	adds	r2, #1
 8004fba:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
			for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 8004fbe:	f101 0c01 	add.w	ip, r1, #1
				int ptr = adcBuffStart + k*2;
 8004fc2:	eb0e 024c 	add.w	r2, lr, ip, lsl #1
				outBuf[ptr] = 		q31toPwm(dspOut[k]);
 8004fc6:	4b3a      	ldr	r3, [pc, #232]	; (80050b0 <dspPrepareOutput+0x124>)
 8004fc8:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8004fcc:	155b      	asrs	r3, r3, #21
 8004fce:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
				outBuf[ptr + 1] = 	q31toPwm(dspOut[k]);
 8004fd8:	3201      	adds	r2, #1
 8004fda:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
			for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 8004fde:	f10c 0101 	add.w	r1, ip, #1
				int ptr = adcBuffStart + k*2;
 8004fe2:	eb0e 0241 	add.w	r2, lr, r1, lsl #1
				outBuf[ptr] = 		q31toPwm(dspOut[k]);
 8004fe6:	4b32      	ldr	r3, [pc, #200]	; (80050b0 <dspPrepareOutput+0x124>)
 8004fe8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004fec:	155b      	asrs	r3, r3, #21
 8004fee:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
				outBuf[ptr + 1] = 	q31toPwm(dspOut[k]);
 8004ff8:	3201      	adds	r2, #1
 8004ffa:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
			for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 8004ffe:	f10c 0102 	add.w	r1, ip, #2
				int ptr = adcBuffStart + k*2;
 8005002:	eb0e 0241 	add.w	r2, lr, r1, lsl #1
				outBuf[ptr] = 		q31toPwm(dspOut[k]);
 8005006:	4b2a      	ldr	r3, [pc, #168]	; (80050b0 <dspPrepareOutput+0x124>)
 8005008:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800500c:	155b      	asrs	r3, r3, #21
 800500e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005012:	b29b      	uxth	r3, r3
 8005014:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
				outBuf[ptr + 1] = 	q31toPwm(dspOut[k]);
 8005018:	3201      	adds	r2, #1
 800501a:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
			for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 800501e:	f10c 0103 	add.w	r1, ip, #3
				int ptr = adcBuffStart + k*2;
 8005022:	eb0e 0241 	add.w	r2, lr, r1, lsl #1
				outBuf[ptr] = 		q31toPwm(dspOut[k]);
 8005026:	4b22      	ldr	r3, [pc, #136]	; (80050b0 <dspPrepareOutput+0x124>)
 8005028:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800502c:	155b      	asrs	r3, r3, #21
 800502e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005032:	b29b      	uxth	r3, r3
 8005034:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
				outBuf[ptr + 1] = 	q31toPwm(dspOut[k]);
 8005038:	3201      	adds	r2, #1
 800503a:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
			for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 800503e:	f10c 0104 	add.w	r1, ip, #4
				int ptr = adcBuffStart + k*2;
 8005042:	eb0e 0241 	add.w	r2, lr, r1, lsl #1
				outBuf[ptr] = 		q31toPwm(dspOut[k]);
 8005046:	4b1a      	ldr	r3, [pc, #104]	; (80050b0 <dspPrepareOutput+0x124>)
 8005048:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800504c:	155b      	asrs	r3, r3, #21
 800504e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005052:	b29b      	uxth	r3, r3
 8005054:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
				outBuf[ptr + 1] = 	q31toPwm(dspOut[k]);
 8005058:	3201      	adds	r2, #1
 800505a:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
			for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 800505e:	f10c 0105 	add.w	r1, ip, #5
				int ptr = adcBuffStart + k*2;
 8005062:	eb0e 0241 	add.w	r2, lr, r1, lsl #1
				outBuf[ptr] = 		q31toPwm(dspOut[k]);
 8005066:	4b12      	ldr	r3, [pc, #72]	; (80050b0 <dspPrepareOutput+0x124>)
 8005068:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800506c:	155b      	asrs	r3, r3, #21
 800506e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005072:	b29b      	uxth	r3, r3
 8005074:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
				outBuf[ptr + 1] = 	q31toPwm(dspOut[k]);
 8005078:	3201      	adds	r2, #1
 800507a:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
			for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 800507e:	f10c 0106 	add.w	r1, ip, #6
				int ptr = adcBuffStart + k*2;
 8005082:	eb0e 0241 	add.w	r2, lr, r1, lsl #1
				outBuf[ptr] = 		q31toPwm(dspOut[k]);
 8005086:	4b0a      	ldr	r3, [pc, #40]	; (80050b0 <dspPrepareOutput+0x124>)
 8005088:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800508c:	155b      	asrs	r3, r3, #21
 800508e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005092:	b29b      	uxth	r3, r3
 8005094:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
				outBuf[ptr + 1] = 	q31toPwm(dspOut[k]);
 8005098:	3201      	adds	r2, #1
 800509a:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
			for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 800509e:	f10c 0107 	add.w	r1, ip, #7
 80050a2:	293f      	cmp	r1, #63	; 0x3f
 80050a4:	f77f af7c 	ble.w	8004fa0 <dspPrepareOutput+0x14>

		for (int k=0; k < DSP_BLOCK_SIZE; k++)
			outBuf[adcBuffStart + k] = 		q31toPwm(dspOut[k]);
	#endif

}
 80050a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80050ac:	20000d31 	.word	0x20000d31
 80050b0:	20000b30 	.word	0x20000b30
 80050b4:	20002098 	.word	0x20002098

080050b8 <setTime>:
	uint32_t time = __HAL_DMA_GET_COUNTER(&hdma_adc1);
	return time;
}

void setTime(int i){
	metrics.metric[i].time = __HAL_DMA_GET_COUNTER(&hdma_adc1);
 80050b8:	4b04      	ldr	r3, [pc, #16]	; (80050cc <setTime+0x14>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80050c2:	4b03      	ldr	r3, [pc, #12]	; (80050d0 <setTime+0x18>)
 80050c4:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80050c8:	6102      	str	r2, [r0, #16]
}
 80050ca:	4770      	bx	lr
 80050cc:	200003fc 	.word	0x200003fc
 80050d0:	20000094 	.word	0x20000094

080050d4 <dspProc>:
uint32_t dspLastBlock = 0;
uint32_t dspBlockSkippedCounter = 0;

//__attribute__ ((section(".RamFunc")))
void dspProc(void){
	if (!dspProcDone){
 80050d4:	4b3f      	ldr	r3, [pc, #252]	; (80051d4 <dspProc+0x100>)
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	b103      	cbz	r3, 80050dc <dspProc+0x8>
 80050da:	4770      	bx	lr
void dspProc(void){
 80050dc:	b510      	push	{r4, lr}
 80050de:	b0c0      	sub	sp, #256	; 0x100
		dspLastBlock = dspBlockCounter;
 80050e0:	4b3d      	ldr	r3, [pc, #244]	; (80051d8 <dspProc+0x104>)
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	4b3d      	ldr	r3, [pc, #244]	; (80051dc <dspProc+0x108>)
 80050e6:	601a      	str	r2, [r3, #0]
		setTime(METRIC_DSP_START);
 80050e8:	2000      	movs	r0, #0
 80050ea:	f7ff ffe5 	bl	80050b8 <setTime>
		dspStartTime = __HAL_DMA_GET_COUNTER(&hdma_adc1);
 80050ee:	4b3c      	ldr	r3, [pc, #240]	; (80051e0 <dspProc+0x10c>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	4b3b      	ldr	r3, [pc, #236]	; (80051e4 <dspProc+0x110>)
 80050f6:	601a      	str	r2, [r3, #0]
		if(radio.txState == RX){
 80050f8:	4b3b      	ldr	r3, [pc, #236]	; (80051e8 <dspProc+0x114>)
 80050fa:	7f1b      	ldrb	r3, [r3, #28]
 80050fc:	b33b      	cbz	r3, 800514e <dspProc+0x7a>

		else {
			// transmit DSP
		}

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 80050fe:	2200      	movs	r2, #0
 8005100:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005104:	4839      	ldr	r0, [pc, #228]	; (80051ec <dspProc+0x118>)
 8005106:	f7fd fc37 	bl	8002978 <HAL_GPIO_WritePin>


		setTime(METRIC_DSP_TOTAL);
 800510a:	2008      	movs	r0, #8
 800510c:	f7ff ffd4 	bl	80050b8 <setTime>
		dspEndTime = __HAL_DMA_GET_COUNTER(&hdma_adc1);
 8005110:	4b33      	ldr	r3, [pc, #204]	; (80051e0 <dspProc+0x10c>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	685a      	ldr	r2, [r3, #4]
 8005116:	4b36      	ldr	r3, [pc, #216]	; (80051f0 <dspProc+0x11c>)
 8005118:	601a      	str	r2, [r3, #0]
		dspLoad = (dspStartTime - dspEndTime)*100/DSP_BLOCK_SIZE;
 800511a:	4b32      	ldr	r3, [pc, #200]	; (80051e4 <dspProc+0x110>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	1a9b      	subs	r3, r3, r2
 8005120:	2264      	movs	r2, #100	; 0x64
 8005122:	fb02 f303 	mul.w	r3, r2, r3
 8005126:	2b00      	cmp	r3, #0
 8005128:	db52      	blt.n	80051d0 <dspProc+0xfc>
 800512a:	11db      	asrs	r3, r3, #7
 800512c:	4a31      	ldr	r2, [pc, #196]	; (80051f4 <dspProc+0x120>)
 800512e:	6013      	str	r3, [r2, #0]

		if (dspBlockCounter > (dspLastBlock))
 8005130:	4b29      	ldr	r3, [pc, #164]	; (80051d8 <dspProc+0x104>)
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	4b29      	ldr	r3, [pc, #164]	; (80051dc <dspProc+0x108>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	429a      	cmp	r2, r3
 800513a:	d903      	bls.n	8005144 <dspProc+0x70>
			dspBlockSkippedCounter++;
 800513c:	4a2e      	ldr	r2, [pc, #184]	; (80051f8 <dspProc+0x124>)
 800513e:	6813      	ldr	r3, [r2, #0]
 8005140:	3301      	adds	r3, #1
 8005142:	6013      	str	r3, [r2, #0]

		dspProcDone = 1;
 8005144:	4b23      	ldr	r3, [pc, #140]	; (80051d4 <dspProc+0x100>)
 8005146:	2201      	movs	r2, #1
 8005148:	701a      	strb	r2, [r3, #0]
	}
}
 800514a:	b040      	add	sp, #256	; 0x100
 800514c:	bd10      	pop	{r4, pc}
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);
 800514e:	2201      	movs	r2, #1
 8005150:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005154:	4825      	ldr	r0, [pc, #148]	; (80051ec <dspProc+0x118>)
 8005156:	f7fd fc0f 	bl	8002978 <HAL_GPIO_WritePin>
			dspPrepareInput();
 800515a:	f7ff feaf 	bl	8004ebc <dspPrepareInput>
			dspPrepareOutput();
 800515e:	f7ff ff15 	bl	8004f8c <dspPrepareOutput>
			setTime(METRIC_DSP_PREP_IN);
 8005162:	2001      	movs	r0, #1
 8005164:	f7ff ffa8 	bl	80050b8 <setTime>
			arm_copy_q31(inBuf, fftBuf, FFT_LEN*2);
 8005168:	4c24      	ldr	r4, [pc, #144]	; (80051fc <dspProc+0x128>)
 800516a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800516e:	4621      	mov	r1, r4
 8005170:	4823      	ldr	r0, [pc, #140]	; (8005200 <dspProc+0x12c>)
 8005172:	f000 fac9 	bl	8005708 <arm_copy_q31>
			arm_cfft_q31(&fftS, fftBuf, 0, 1);
 8005176:	2301      	movs	r3, #1
 8005178:	2200      	movs	r2, #0
 800517a:	4621      	mov	r1, r4
 800517c:	4821      	ldr	r0, [pc, #132]	; (8005204 <dspProc+0x130>)
 800517e:	f000 fc3d 	bl	80059fc <arm_cfft_q31>
			setTime(METRIC_DSP_FFT1);
 8005182:	2002      	movs	r0, #2
 8005184:	f7ff ff98 	bl	80050b8 <setTime>
			setTime(METRIC_DSP_FFT2);
 8005188:	2003      	movs	r0, #3
 800518a:	f7ff ff95 	bl	80050b8 <setTime>
			arm_fir_decimate_q31(&firInstanceDecI, dspInI, dspOut, DSP_BLOCK_SIZE);
 800518e:	4c1e      	ldr	r4, [pc, #120]	; (8005208 <dspProc+0x134>)
 8005190:	2380      	movs	r3, #128	; 0x80
 8005192:	4622      	mov	r2, r4
 8005194:	491d      	ldr	r1, [pc, #116]	; (800520c <dspProc+0x138>)
 8005196:	481e      	ldr	r0, [pc, #120]	; (8005210 <dspProc+0x13c>)
 8005198:	f001 f8ba 	bl	8006310 <arm_fir_decimate_q31>
			arm_fir_decimate_q31(&firInstanceDecQ, dspInQ, processingBufferQ, DSP_BLOCK_SIZE);
 800519c:	2380      	movs	r3, #128	; 0x80
 800519e:	466a      	mov	r2, sp
 80051a0:	491c      	ldr	r1, [pc, #112]	; (8005214 <dspProc+0x140>)
 80051a2:	481d      	ldr	r0, [pc, #116]	; (8005218 <dspProc+0x144>)
 80051a4:	f001 f8b4 	bl	8006310 <arm_fir_decimate_q31>
			setTime(METRIC_DSP_FIR);
 80051a8:	2004      	movs	r0, #4
 80051aa:	f7ff ff85 	bl	80050b8 <setTime>
			setTime(METRIC_DSP_AGC);
 80051ae:	2005      	movs	r0, #5
 80051b0:	f7ff ff82 	bl	80050b8 <setTime>
			softClip(dspOut, dspOut, DSP_BLOCK_SIZE_DEC);
 80051b4:	2240      	movs	r2, #64	; 0x40
 80051b6:	4621      	mov	r1, r4
 80051b8:	4620      	mov	r0, r4
 80051ba:	f7ff fdf9 	bl	8004db0 <softClip>
			setTime(METRIC_DSP_CLIP);
 80051be:	2006      	movs	r0, #6
 80051c0:	f7ff ff7a 	bl	80050b8 <setTime>
			dspPrepareOutput();
 80051c4:	f7ff fee2 	bl	8004f8c <dspPrepareOutput>
			setTime(METRIC_DSP_PREP_OUT);
 80051c8:	2007      	movs	r0, #7
 80051ca:	f7ff ff75 	bl	80050b8 <setTime>
 80051ce:	e796      	b.n	80050fe <dspProc+0x2a>
		dspLoad = (dspStartTime - dspEndTime)*100/DSP_BLOCK_SIZE;
 80051d0:	337f      	adds	r3, #127	; 0x7f
 80051d2:	e7aa      	b.n	800512a <dspProc+0x56>
 80051d4:	20000d30 	.word	0x20000d30
 80051d8:	2000071c 	.word	0x2000071c
 80051dc:	20000b28 	.word	0x20000b28
 80051e0:	200003fc 	.word	0x200003fc
 80051e4:	20000d34 	.word	0x20000d34
 80051e8:	2000274c 	.word	0x2000274c
 80051ec:	40010c00 	.word	0x40010c00
 80051f0:	20000724 	.word	0x20000724
 80051f4:	20000b2c 	.word	0x20000b2c
 80051f8:	20000720 	.word	0x20000720
 80051fc:	20000d38 	.word	0x20000d38
 8005200:	20001c98 	.word	0x20001c98
 8005204:	20001538 	.word	0x20001538
 8005208:	20000b30 	.word	0x20000b30
 800520c:	20000728 	.word	0x20000728
 8005210:	20001548 	.word	0x20001548
 8005214:	20000928 	.word	0x20000928
 8005218:	20001554 	.word	0x20001554

0800521c <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc1){
 800521c:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,dspRingHalf);
 800521e:	4c09      	ldr	r4, [pc, #36]	; (8005244 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 8005220:	7822      	ldrb	r2, [r4, #0]
 8005222:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005226:	4808      	ldr	r0, [pc, #32]	; (8005248 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 8005228:	f7fd fba6 	bl	8002978 <HAL_GPIO_WritePin>
		dspRingHalf = HALF_UPPER;
 800522c:	2301      	movs	r3, #1
 800522e:	7023      	strb	r3, [r4, #0]
		dspProcDone = 0;
 8005230:	2300      	movs	r3, #0
 8005232:	4a06      	ldr	r2, [pc, #24]	; (800524c <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8005234:	7013      	strb	r3, [r2, #0]
		elseDone = 0;
 8005236:	4a06      	ldr	r2, [pc, #24]	; (8005250 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8005238:	7013      	strb	r3, [r2, #0]
		dspBlockCounter++;
 800523a:	4a06      	ldr	r2, [pc, #24]	; (8005254 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 800523c:	6813      	ldr	r3, [r2, #0]
 800523e:	3301      	adds	r3, #1
 8005240:	6013      	str	r3, [r2, #0]
}
 8005242:	bd10      	pop	{r4, pc}
 8005244:	20000d31 	.word	0x20000d31
 8005248:	40010c00 	.word	0x40010c00
 800524c:	20000d30 	.word	0x20000d30
 8005250:	200028bc 	.word	0x200028bc
 8005254:	2000071c 	.word	0x2000071c

08005258 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1){
 8005258:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,dspRingHalf);
 800525a:	4c09      	ldr	r4, [pc, #36]	; (8005280 <HAL_ADC_ConvCpltCallback+0x28>)
 800525c:	7822      	ldrb	r2, [r4, #0]
 800525e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005262:	4808      	ldr	r0, [pc, #32]	; (8005284 <HAL_ADC_ConvCpltCallback+0x2c>)
 8005264:	f7fd fb88 	bl	8002978 <HAL_GPIO_WritePin>
		dspRingHalf = HALF_LOWER;
 8005268:	2300      	movs	r3, #0
 800526a:	7023      	strb	r3, [r4, #0]
		dspProcDone = 0;
 800526c:	4a06      	ldr	r2, [pc, #24]	; (8005288 <HAL_ADC_ConvCpltCallback+0x30>)
 800526e:	7013      	strb	r3, [r2, #0]
		elseDone = 0;
 8005270:	4a06      	ldr	r2, [pc, #24]	; (800528c <HAL_ADC_ConvCpltCallback+0x34>)
 8005272:	7013      	strb	r3, [r2, #0]
		dspBlockCounter++;
 8005274:	4a06      	ldr	r2, [pc, #24]	; (8005290 <HAL_ADC_ConvCpltCallback+0x38>)
 8005276:	6813      	ldr	r3, [r2, #0]
 8005278:	3301      	adds	r3, #1
 800527a:	6013      	str	r3, [r2, #0]
}
 800527c:	bd10      	pop	{r4, pc}
 800527e:	bf00      	nop
 8005280:	20000d31 	.word	0x20000d31
 8005284:	40010c00 	.word	0x40010c00
 8005288:	20000d30 	.word	0x20000d30
 800528c:	200028bc 	.word	0x200028bc
 8005290:	2000071c 	.word	0x2000071c

08005294 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim1){

};
 8005294:	4770      	bx	lr

08005296 <HAL_TIM_PWM_PulseFinishedCallback>:


void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim1){

}
 8005296:	4770      	bx	lr

08005298 <eepTest>:
	// find next page with type EEP_PAGE_ERASED
	// write all vars
}

uint32_t pageHeader[3]; // marker, status, CRC
void eepTest(void){
 8005298:	b530      	push	{r4, r5, lr}
 800529a:	b085      	sub	sp, #20
	static FLASH_EraseInitTypeDef EraseInitStruct;

	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800529c:	4c2d      	ldr	r4, [pc, #180]	; (8005354 <eepTest+0xbc>)
 800529e:	2300      	movs	r3, #0
 80052a0:	6023      	str	r3, [r4, #0]
	EraseInitStruct.PageAddress = EEP_START_ADDR;
 80052a2:	4a2d      	ldr	r2, [pc, #180]	; (8005358 <eepTest+0xc0>)
 80052a4:	60a2      	str	r2, [r4, #8]
	EraseInitStruct.NbPages = EEP_PAGES;
 80052a6:	2203      	movs	r2, #3
 80052a8:	60e2      	str	r2, [r4, #12]

	uint32_t page_error = 0;
 80052aa:	9303      	str	r3, [sp, #12]

	HAL_FLASH_Unlock();
 80052ac:	f7fd f92e 	bl	800250c <HAL_FLASH_Unlock>
		if(HAL_FLASHEx_Erase(&EraseInitStruct, &page_error) != HAL_OK){
 80052b0:	a903      	add	r1, sp, #12
 80052b2:	4620      	mov	r0, r4
 80052b4:	f7fd f9fc 	bl	80026b0 <HAL_FLASHEx_Erase>
 80052b8:	b908      	cbnz	r0, 80052be <eepTest+0x26>
void eepTest(void){
 80052ba:	2300      	movs	r3, #0
 80052bc:	e00c      	b.n	80052d8 <eepTest+0x40>
			 uint32_t er = HAL_FLASH_GetError();
 80052be:	f7fd f949 	bl	8002554 <HAL_FLASH_GetError>
 80052c2:	e7fa      	b.n	80052ba <eepTest+0x22>


		// calculate CRC
		uint32_t dataToSave[EEVAR_NR];
		for (int i=0; i<EEVAR_NR; i++)
			dataToSave[i] = *(uint32_t*)eepVar[i].dataPtr;
 80052c4:	4a25      	ldr	r2, [pc, #148]	; (800535c <eepTest+0xc4>)
 80052c6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80052ca:	6811      	ldr	r1, [r2, #0]
 80052cc:	aa04      	add	r2, sp, #16
 80052ce:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80052d2:	f842 1c10 	str.w	r1, [r2, #-16]
		for (int i=0; i<EEVAR_NR; i++)
 80052d6:	3301      	adds	r3, #1
 80052d8:	2b02      	cmp	r3, #2
 80052da:	ddf3      	ble.n	80052c4 <eepTest+0x2c>

		pageHeader[0] = EEP_PAGE_MARKER;
 80052dc:	4c20      	ldr	r4, [pc, #128]	; (8005360 <eepTest+0xc8>)
 80052de:	4b21      	ldr	r3, [pc, #132]	; (8005364 <eepTest+0xcc>)
 80052e0:	6023      	str	r3, [r4, #0]
		pageHeader[1] = HAL_CRC_Calculate(&hcrc, dataToSave, EEVAR_NR);
 80052e2:	2203      	movs	r2, #3
 80052e4:	4669      	mov	r1, sp
 80052e6:	4820      	ldr	r0, [pc, #128]	; (8005368 <eepTest+0xd0>)
 80052e8:	f7fc ff0f 	bl	800210a <HAL_CRC_Calculate>
 80052ec:	6060      	str	r0, [r4, #4]
		pageHeader[2] = EEP_PAGE_ACTIVE;
 80052ee:	4b1f      	ldr	r3, [pc, #124]	; (800536c <eepTest+0xd4>)
 80052f0:	60a3      	str	r3, [r4, #8]

		// write header
		uint32_t currAddr = EEP_START_ADDR;
		for(uint8_t i = 0; i < 3; i++){
 80052f2:	2400      	movs	r4, #0
		uint32_t currAddr = EEP_START_ADDR;
 80052f4:	4d18      	ldr	r5, [pc, #96]	; (8005358 <eepTest+0xc0>)
		for(uint8_t i = 0; i < 3; i++){
 80052f6:	e002      	b.n	80052fe <eepTest+0x66>
			  if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, currAddr, pageHeader[i]) != HAL_OK){
				  uint32_t er = HAL_FLASH_GetError();
			  }
			  currAddr += 4;
 80052f8:	3504      	adds	r5, #4
		for(uint8_t i = 0; i < 3; i++){
 80052fa:	3401      	adds	r4, #1
 80052fc:	b2e4      	uxtb	r4, r4
 80052fe:	2c02      	cmp	r4, #2
 8005300:	d80c      	bhi.n	800531c <eepTest+0x84>
			  if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, currAddr, pageHeader[i]) != HAL_OK){
 8005302:	4b17      	ldr	r3, [pc, #92]	; (8005360 <eepTest+0xc8>)
 8005304:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
 8005308:	2300      	movs	r3, #0
 800530a:	4629      	mov	r1, r5
 800530c:	2002      	movs	r0, #2
 800530e:	f7fd f95b 	bl	80025c8 <HAL_FLASH_Program>
 8005312:	2800      	cmp	r0, #0
 8005314:	d0f0      	beq.n	80052f8 <eepTest+0x60>
				  uint32_t er = HAL_FLASH_GetError();
 8005316:	f7fd f91d 	bl	8002554 <HAL_FLASH_GetError>
 800531a:	e7ed      	b.n	80052f8 <eepTest+0x60>
		}

		// write data
		currAddr = (EEP_START_ADDR + 16);
		for(uint8_t i = 0; i < EEVAR_NR; i++){
 800531c:	2400      	movs	r4, #0
		currAddr = (EEP_START_ADDR + 16);
 800531e:	4d14      	ldr	r5, [pc, #80]	; (8005370 <eepTest+0xd8>)
 8005320:	e002      	b.n	8005328 <eepTest+0x90>
			  if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, currAddr, dataToSave[i]) != HAL_OK){
				  uint32_t er = HAL_FLASH_GetError();
			  }
			  currAddr += 4;
 8005322:	3504      	adds	r5, #4
		for(uint8_t i = 0; i < EEVAR_NR; i++){
 8005324:	3401      	adds	r4, #1
 8005326:	b2e4      	uxtb	r4, r4
 8005328:	2c02      	cmp	r4, #2
 800532a:	d80e      	bhi.n	800534a <eepTest+0xb2>
			  if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, currAddr, dataToSave[i]) != HAL_OK){
 800532c:	ab04      	add	r3, sp, #16
 800532e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005332:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8005336:	2300      	movs	r3, #0
 8005338:	4629      	mov	r1, r5
 800533a:	2002      	movs	r0, #2
 800533c:	f7fd f944 	bl	80025c8 <HAL_FLASH_Program>
 8005340:	2800      	cmp	r0, #0
 8005342:	d0ee      	beq.n	8005322 <eepTest+0x8a>
				  uint32_t er = HAL_FLASH_GetError();
 8005344:	f7fd f906 	bl	8002554 <HAL_FLASH_GetError>
 8005348:	e7eb      	b.n	8005322 <eepTest+0x8a>
		}
	HAL_FLASH_Lock();
 800534a:	f7fd f8f9 	bl	8002540 <HAL_FLASH_Lock>
}
 800534e:	b005      	add	sp, #20
 8005350:	bd30      	pop	{r4, r5, pc}
 8005352:	bf00      	nop
 8005354:	2000229c 	.word	0x2000229c
 8005358:	0801e800 	.word	0x0801e800
 800535c:	20000070 	.word	0x20000070
 8005360:	200022ac 	.word	0x200022ac
 8005364:	600d600d 	.word	0x600d600d
 8005368:	200003f4 	.word	0x200003f4
 800536c:	babebabe 	.word	0xbabebabe
 8005370:	0801e810 	.word	0x0801e810

08005374 <firInit>:


	//arm_fir_decimate_init_q31(&firInstanceI, FIR_NUM_TAPS, 2, firCoeffs, firStateI, DSP_BLOCK_SIZE);
	//arm_fir_decimate_init_q31(&firInstanceQ, FIR_NUM_TAPS, 2, firCoeffs, firStateQ, DSP_BLOCK_SIZE);

}
 8005374:	4770      	bx	lr
	...

08005378 <gfxClearBuffer>:

void gfxInit(void){
	gfxClearBuffer();
}

void gfxClearBuffer(void){
 8005378:	b508      	push	{r3, lr}
	//memset((uint32_t*)GLCD_Buf, 0, sizeof(GLCD_Buf)/4);
	memset(GLCD_Buf, 0, sizeof(GLCD_Buf));
 800537a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800537e:	2100      	movs	r1, #0
 8005380:	4801      	ldr	r0, [pc, #4]	; (8005388 <gfxClearBuffer+0x10>)
 8005382:	f001 fa99 	bl	80068b8 <memset>
}
 8005386:	bd08      	pop	{r3, pc}
 8005388:	200022b8 	.word	0x200022b8

0800538c <gfxInit>:
void gfxInit(void){
 800538c:	b508      	push	{r3, lr}
	gfxClearBuffer();
 800538e:	f7ff fff3 	bl	8005378 <gfxClearBuffer>
}
 8005392:	bd08      	pop	{r3, pc}

08005394 <gfxCanaryBuffer>:

void gfxCanaryBuffer(){
	//memset(GLCD_Buf, 0x55, sizeof(GLCD_Buf));
	for (int i=0; i< (128*8);i+=2){
 8005394:	2300      	movs	r3, #0
 8005396:	e006      	b.n	80053a6 <gfxCanaryBuffer+0x12>
		GLCD_Buf[i] = 0x55;
 8005398:	4a05      	ldr	r2, [pc, #20]	; (80053b0 <gfxCanaryBuffer+0x1c>)
 800539a:	2155      	movs	r1, #85	; 0x55
 800539c:	54d1      	strb	r1, [r2, r3]
		GLCD_Buf[i+1] = 0xAA;
 800539e:	1c59      	adds	r1, r3, #1
 80053a0:	20aa      	movs	r0, #170	; 0xaa
 80053a2:	5450      	strb	r0, [r2, r1]
	for (int i=0; i< (128*8);i+=2){
 80053a4:	3302      	adds	r3, #2
 80053a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053aa:	dbf5      	blt.n	8005398 <gfxCanaryBuffer+0x4>
	}
}
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	200022b8 	.word	0x200022b8

080053b4 <gfxUpdateWhenPossible>:

void gfxUpdateWhenPossible(void){
 80053b4:	b508      	push	{r3, lr}
		gfxCanaryBuffer();
 80053b6:	f7ff ffed 	bl	8005394 <gfxCanaryBuffer>
		//gfxRLEtoFramebuffer(0);

		//gfxDrawMenu();
		//gfxDemoDraw();
		//gfxDrawDebugInfo();
}
 80053ba:	bd08      	pop	{r3, pc}

080053bc <schedInit>:
#include "eeprom.h"
#include "adc.h"

void everythingElse(void);

void schedInit(void){
 80053bc:	b508      	push	{r3, lr}
	HAL_ADCEx_Calibration_Start(&hadc1);
 80053be:	480e      	ldr	r0, [pc, #56]	; (80053f8 <schedInit+0x3c>)
 80053c0:	f7fc fc82 	bl	8001cc8 <HAL_ADCEx_Calibration_Start>
	HAL_Delay(100);
 80053c4:	2064      	movs	r0, #100	; 0x64
 80053c6:	f7fc fa01 	bl	80017cc <HAL_Delay>
	debugInit();
 80053ca:	f000 f987 	bl	80056dc <debugInit>


	radio.txState = RX;
 80053ce:	4b0b      	ldr	r3, [pc, #44]	; (80053fc <schedInit+0x40>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	771a      	strb	r2, [r3, #28]
	dspInit();
 80053d4:	f7ff fd18 	bl	8004e08 <dspInit>
	HAL_Delay(10);
 80053d8:	200a      	movs	r0, #10
 80053da:	f7fc f9f7 	bl	80017cc <HAL_Delay>

	dspStart();
 80053de:	f7ff fd4d 	bl	8004e7c <dspStart>
	//gfxDemoDraw();
	ssd1309Init();
 80053e2:	f7ff fc2f 	bl	8004c44 <ssd1309Init>
	gfxInit();
 80053e6:	f7ff ffd1 	bl	800538c <gfxInit>
	//rtcSetTime(12, 30);
	eepTest();
 80053ea:	f7ff ff55 	bl	8005298 <eepTest>
	adcInjInit();
 80053ee:	f7ff fc63 	bl	8004cb8 <adcInjInit>
 	adcInjRead();
 80053f2:	f7ff fcc9 	bl	8004d88 <adcInjRead>
}
 80053f6:	bd08      	pop	{r3, pc}
 80053f8:	200003c4 	.word	0x200003c4
 80053fc:	2000274c 	.word	0x2000274c

08005400 <fillDebugInfo>:
	  }
	  HAL_Delay(30);
 */

int lastElseTime = 0;
void fillDebugInfo(void){
 8005400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005402:	b085      	sub	sp, #20
	snprintf(dbgText[0], 21,  "INP FF1 FF2 FIR AGC");
 8005404:	4c38      	ldr	r4, [pc, #224]	; (80054e8 <fillDebugInfo+0xe8>)
 8005406:	4d39      	ldr	r5, [pc, #228]	; (80054ec <fillDebugInfo+0xec>)
 8005408:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800540a:	6020      	str	r0, [r4, #0]
 800540c:	6061      	str	r1, [r4, #4]
 800540e:	60a2      	str	r2, [r4, #8]
 8005410:	60e3      	str	r3, [r4, #12]
 8005412:	6828      	ldr	r0, [r5, #0]
 8005414:	6120      	str	r0, [r4, #16]
	snprintf(dbgText[1], 21,  "%03u %03u %03u %03u %03u", 	metrics.metric[0].time - metrics.metric[1].time,
 8005416:	4d36      	ldr	r5, [pc, #216]	; (80054f0 <fillDebugInfo+0xf0>)
 8005418:	692b      	ldr	r3, [r5, #16]
 800541a:	6aaf      	ldr	r7, [r5, #40]	; 0x28
															metrics.metric[1].time - metrics.metric[2].time,
 800541c:	6c2a      	ldr	r2, [r5, #64]	; 0x40
															metrics.metric[2].time - metrics.metric[3].time,
 800541e:	6da9      	ldr	r1, [r5, #88]	; 0x58
															metrics.metric[3].time - metrics.metric[4].time,
 8005420:	6f28      	ldr	r0, [r5, #112]	; 0x70
															metrics.metric[4].time - metrics.metric[5].time
 8005422:	f8d5 6088 	ldr.w	r6, [r5, #136]	; 0x88
	snprintf(dbgText[1], 21,  "%03u %03u %03u %03u %03u", 	metrics.metric[0].time - metrics.metric[1].time,
 8005426:	1b86      	subs	r6, r0, r6
 8005428:	9603      	str	r6, [sp, #12]
 800542a:	1a08      	subs	r0, r1, r0
 800542c:	9002      	str	r0, [sp, #8]
 800542e:	1a51      	subs	r1, r2, r1
 8005430:	9101      	str	r1, [sp, #4]
 8005432:	1aba      	subs	r2, r7, r2
 8005434:	9200      	str	r2, [sp, #0]
 8005436:	1bdb      	subs	r3, r3, r7
 8005438:	4a2e      	ldr	r2, [pc, #184]	; (80054f4 <fillDebugInfo+0xf4>)
 800543a:	2115      	movs	r1, #21
 800543c:	1860      	adds	r0, r4, r1
 800543e:	f001 ff8f 	bl	8007360 <sniprintf>
															);
	int gfxTicks = (metrics.metric[METRIC_GFX_START].time - metrics.metric[METRIC_GFX_TOTAL].time);
 8005442:	f8d5 70e8 	ldr.w	r7, [r5, #232]	; 0xe8
 8005446:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
 800544a:	1aff      	subs	r7, r7, r3
	//int elseTicks = ( - );

	snprintf(dbgText[2], 21,  "OUT DSP  GFX ELSE");
 800544c:	4e2a      	ldr	r6, [pc, #168]	; (80054f8 <fillDebugInfo+0xf8>)
 800544e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005450:	f8c4 002a 	str.w	r0, [r4, #42]	; 0x2a
 8005454:	f8c4 102e 	str.w	r1, [r4, #46]	; 0x2e
 8005458:	f8c4 2032 	str.w	r2, [r4, #50]	; 0x32
 800545c:	f8c4 3036 	str.w	r3, [r4, #54]	; 0x36
 8005460:	8833      	ldrh	r3, [r6, #0]
 8005462:	8763      	strh	r3, [r4, #58]	; 0x3a
	snprintf(dbgText[3], 21,  "%03u %03u%% %03u %03u%%",	metrics.metric[6].time - metrics.metric[7].time,
 8005464:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
 8005468:	f8d5 00b8 	ldr.w	r0, [r5, #184]	; 0xb8
															((metrics.metric[0].time - metrics.metric[7].time)*100/DSP_BLOCK_SIZE/2),
 800546c:	692a      	ldr	r2, [r5, #16]
 800546e:	1a12      	subs	r2, r2, r0
 8005470:	2564      	movs	r5, #100	; 0x64
 8005472:	fb05 f202 	mul.w	r2, r5, r2
															gfxTicks,
															//lastElseTime*100/DSP_BLOCK_SIZE,
															lastElseTime*100/DSP_BLOCK_SIZE/2
 8005476:	4921      	ldr	r1, [pc, #132]	; (80054fc <fillDebugInfo+0xfc>)
 8005478:	6809      	ldr	r1, [r1, #0]
 800547a:	fb05 f101 	mul.w	r1, r5, r1
	snprintf(dbgText[3], 21,  "%03u %03u%% %03u %03u%%",	metrics.metric[6].time - metrics.metric[7].time,
 800547e:	1a1b      	subs	r3, r3, r0
 8005480:	f104 003f 	add.w	r0, r4, #63	; 0x3f
 8005484:	460c      	mov	r4, r1
 8005486:	2900      	cmp	r1, #0
 8005488:	db2b      	blt.n	80054e2 <fillDebugInfo+0xe2>
 800548a:	1224      	asrs	r4, r4, #8
 800548c:	9402      	str	r4, [sp, #8]
 800548e:	9701      	str	r7, [sp, #4]
 8005490:	0a12      	lsrs	r2, r2, #8
 8005492:	9200      	str	r2, [sp, #0]
 8005494:	4a1a      	ldr	r2, [pc, #104]	; (8005500 <fillDebugInfo+0x100>)
 8005496:	2115      	movs	r1, #21
 8005498:	f001 ff62 	bl	8007360 <sniprintf>
															);

	snprintf(dbgText[4], 21,  "%u / %u HZ", DSP_SAMPLING_FREQ, DSP_SAMPLING_FREQ/4);
 800549c:	4c19      	ldr	r4, [pc, #100]	; (8005504 <fillDebugInfo+0x104>)
 800549e:	f643 5309 	movw	r3, #15625	; 0x3d09
 80054a2:	9300      	str	r3, [sp, #0]
 80054a4:	f24f 4324 	movw	r3, #62500	; 0xf424
 80054a8:	4a17      	ldr	r2, [pc, #92]	; (8005508 <fillDebugInfo+0x108>)
 80054aa:	2115      	movs	r1, #21
 80054ac:	4620      	mov	r0, r4
 80054ae:	f001 ff57 	bl	8007360 <sniprintf>
	snprintf(dbgText[5], 21,  "%u / %u", dspBlockCounter, dspBlockSkippedCounter);
 80054b2:	4d16      	ldr	r5, [pc, #88]	; (800550c <fillDebugInfo+0x10c>)
 80054b4:	4b16      	ldr	r3, [pc, #88]	; (8005510 <fillDebugInfo+0x110>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	4b16      	ldr	r3, [pc, #88]	; (8005514 <fillDebugInfo+0x114>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	462a      	mov	r2, r5
 80054c0:	2115      	movs	r1, #21
 80054c2:	1860      	adds	r0, r4, r1
 80054c4:	f001 ff4c 	bl	8007360 <sniprintf>
	snprintf(dbgText[6], 21,  "%u / %u", elseLastBlock, elseSkippedCounter);
 80054c8:	4b13      	ldr	r3, [pc, #76]	; (8005518 <fillDebugInfo+0x118>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	4b13      	ldr	r3, [pc, #76]	; (800551c <fillDebugInfo+0x11c>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	462a      	mov	r2, r5
 80054d4:	2115      	movs	r1, #21
 80054d6:	f104 002a 	add.w	r0, r4, #42	; 0x2a
 80054da:	f001 ff41 	bl	8007360 <sniprintf>

}
 80054de:	b005      	add	sp, #20
 80054e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	snprintf(dbgText[3], 21,  "%03u %03u%% %03u %03u%%",	metrics.metric[6].time - metrics.metric[7].time,
 80054e2:	f101 04ff 	add.w	r4, r1, #255	; 0xff
 80054e6:	e7d0      	b.n	800548a <fillDebugInfo+0x8a>
 80054e8:	200026b8 	.word	0x200026b8
 80054ec:	0800980c 	.word	0x0800980c
 80054f0:	20000094 	.word	0x20000094
 80054f4:	08009820 	.word	0x08009820
 80054f8:	0800983c 	.word	0x0800983c
 80054fc:	200028c8 	.word	0x200028c8
 8005500:	08009850 	.word	0x08009850
 8005504:	2000270c 	.word	0x2000270c
 8005508:	08009868 	.word	0x08009868
 800550c:	08009874 	.word	0x08009874
 8005510:	20000720 	.word	0x20000720
 8005514:	2000071c 	.word	0x2000071c
 8005518:	200028c4 	.word	0x200028c4
 800551c:	200028c0 	.word	0x200028c0

08005520 <everythingElse>:

uint32_t nextTime = 2000;

uint32_t elseSkippedCounter = 0;
uint32_t elseLastBlock = 0;
void everythingElse(void){
 8005520:	b508      	push	{r3, lr}
	//					VVV this makes errthang else start only after DSP is done
	if (!elseDone && dspProcDone){
 8005522:	4b29      	ldr	r3, [pc, #164]	; (80055c8 <everythingElse+0xa8>)
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	b913      	cbnz	r3, 800552e <everythingElse+0xe>
 8005528:	4b28      	ldr	r3, [pc, #160]	; (80055cc <everythingElse+0xac>)
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	b903      	cbnz	r3, 8005530 <everythingElse+0x10>
	}


	// int adc_inj = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
	// encInputProcess(0, encA, encB);
}
 800552e:	bd08      	pop	{r3, pc}
		elseLastBlock = dspBlockCounter;
 8005530:	4b27      	ldr	r3, [pc, #156]	; (80055d0 <everythingElse+0xb0>)
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	4b27      	ldr	r3, [pc, #156]	; (80055d4 <everythingElse+0xb4>)
 8005536:	601a      	str	r2, [r3, #0]
			if (HAL_GetTick() >= nextTime){
 8005538:	f7fc f942 	bl	80017c0 <HAL_GetTick>
 800553c:	4b26      	ldr	r3, [pc, #152]	; (80055d8 <everythingElse+0xb8>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4298      	cmp	r0, r3
 8005542:	d230      	bcs.n	80055a6 <everythingElse+0x86>
			setTime(METRIC_ELSE_START);
 8005544:	200b      	movs	r0, #11
 8005546:	f7ff fdb7 	bl	80050b8 <setTime>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
 800554a:	2201      	movs	r2, #1
 800554c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005550:	4822      	ldr	r0, [pc, #136]	; (80055dc <everythingElse+0xbc>)
 8005552:	f7fd fa11 	bl	8002978 <HAL_GPIO_WritePin>
				fillDebugInfo();
 8005556:	f7ff ff53 	bl	8005400 <fillDebugInfo>
				ssd1309PageUpdRoutine();
 800555a:	f7ff fb67 	bl	8004c2c <ssd1309PageUpdRoutine>
				if (lcdUpdateAllowed){
 800555e:	4b20      	ldr	r3, [pc, #128]	; (80055e0 <everythingElse+0xc0>)
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	bb3b      	cbnz	r3, 80055b4 <everythingElse+0x94>
				adcInjCycleUpdate();
 8005564:	f7ff fbd2 	bl	8004d0c <adcInjCycleUpdate>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
 8005568:	2200      	movs	r2, #0
 800556a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800556e:	481b      	ldr	r0, [pc, #108]	; (80055dc <everythingElse+0xbc>)
 8005570:	f7fd fa02 	bl	8002978 <HAL_GPIO_WritePin>
			setTime(METRIC_ELSE_TOTAL);
 8005574:	200c      	movs	r0, #12
 8005576:	f7ff fd9f 	bl	80050b8 <setTime>
			lastElseTime = metrics.metric[METRIC_ELSE_START].time - metrics.metric[METRIC_ELSE_TOTAL].time;
 800557a:	4a1a      	ldr	r2, [pc, #104]	; (80055e4 <everythingElse+0xc4>)
 800557c:	f8d2 3118 	ldr.w	r3, [r2, #280]	; 0x118
 8005580:	f8d2 2130 	ldr.w	r2, [r2, #304]	; 0x130
 8005584:	1a9b      	subs	r3, r3, r2
 8005586:	4a18      	ldr	r2, [pc, #96]	; (80055e8 <everythingElse+0xc8>)
 8005588:	6013      	str	r3, [r2, #0]
			if (dspBlockCounter > elseLastBlock)
 800558a:	4b11      	ldr	r3, [pc, #68]	; (80055d0 <everythingElse+0xb0>)
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	4b11      	ldr	r3, [pc, #68]	; (80055d4 <everythingElse+0xb4>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	429a      	cmp	r2, r3
 8005594:	d903      	bls.n	800559e <everythingElse+0x7e>
				elseSkippedCounter++;
 8005596:	4a15      	ldr	r2, [pc, #84]	; (80055ec <everythingElse+0xcc>)
 8005598:	6813      	ldr	r3, [r2, #0]
 800559a:	3301      	adds	r3, #1
 800559c:	6013      	str	r3, [r2, #0]
			elseDone = 1;
 800559e:	4b0a      	ldr	r3, [pc, #40]	; (80055c8 <everythingElse+0xa8>)
 80055a0:	2201      	movs	r2, #1
 80055a2:	701a      	strb	r2, [r3, #0]
}
 80055a4:	e7c3      	b.n	800552e <everythingElse+0xe>
				nextTime = HAL_GetTick() + 500;
 80055a6:	f7fc f90b 	bl	80017c0 <HAL_GetTick>
 80055aa:	f500 70fa 	add.w	r0, r0, #500	; 0x1f4
 80055ae:	4b0a      	ldr	r3, [pc, #40]	; (80055d8 <everythingElse+0xb8>)
 80055b0:	6018      	str	r0, [r3, #0]
 80055b2:	e7c7      	b.n	8005544 <everythingElse+0x24>
					setTime(METRIC_GFX_START);
 80055b4:	2009      	movs	r0, #9
 80055b6:	f7ff fd7f 	bl	80050b8 <setTime>
						gfxUpdateWhenPossible();
 80055ba:	f7ff fefb 	bl	80053b4 <gfxUpdateWhenPossible>
					setTime(METRIC_GFX_TOTAL);
 80055be:	200a      	movs	r0, #10
 80055c0:	f7ff fd7a 	bl	80050b8 <setTime>
 80055c4:	e7ce      	b.n	8005564 <everythingElse+0x44>
 80055c6:	bf00      	nop
 80055c8:	200028bc 	.word	0x200028bc
 80055cc:	20000d30 	.word	0x20000d30
 80055d0:	2000071c 	.word	0x2000071c
 80055d4:	200028c0 	.word	0x200028c0
 80055d8:	200001cc 	.word	0x200001cc
 80055dc:	40010c00 	.word	0x40010c00
 80055e0:	20000710 	.word	0x20000710
 80055e4:	20000094 	.word	0x20000094
 80055e8:	200028c8 	.word	0x200028c8
 80055ec:	200028c4 	.word	0x200028c4

080055f0 <schedMainLoop>:
void schedMainLoop(void){
 80055f0:	b508      	push	{r3, lr}
	 dspProc();
 80055f2:	f7ff fd6f 	bl	80050d4 <dspProc>
	 everythingElse();
 80055f6:	f7ff ff93 	bl	8005520 <everythingElse>
}
 80055fa:	bd08      	pop	{r3, pc}

080055fc <schedRun>:
inline void schedRun(void){
 80055fc:	b508      	push	{r3, lr}
	schedInit();
 80055fe:	f7ff fedd 	bl	80053bc <schedInit>
		schedMainLoop();
 8005602:	f7ff fff5 	bl	80055f0 <schedMainLoop>
	while (1){
 8005606:	e7fc      	b.n	8005602 <schedRun+0x6>

08005608 <debugPrintColor>:
	free(output);
}



void debugPrintColor(int color, const char *fmt, ...){
 8005608:	b40e      	push	{r1, r2, r3}
 800560a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800560c:	b08a      	sub	sp, #40	; 0x28
 800560e:	4605      	mov	r5, r0
 8005610:	ac0f      	add	r4, sp, #60	; 0x3c
 8005612:	f854 7b04 	ldr.w	r7, [r4], #4
	
	uint32_t timeNow = HAL_GetTick();
 8005616:	f7fc f8d3 	bl	80017c0 <HAL_GetTick>
 800561a:	4606      	mov	r6, r0
	//char timBuf[32];
	//sprintf(timBuf, "+%u ms: ", (timeNow - lastTime));
	
	char txtBuf[32];
    va_list args;
    va_start(args, fmt);
 800561c:	9401      	str	r4, [sp, #4]
    int rc = vsnprintf(txtBuf, sizeof(txtBuf), fmt, args);
 800561e:	4623      	mov	r3, r4
 8005620:	463a      	mov	r2, r7
 8005622:	2120      	movs	r1, #32
 8005624:	a802      	add	r0, sp, #8
 8005626:	f001 ff09 	bl	800743c <vsniprintf>
    va_end(args);
	
	//CDC_Transmit_FS((unsigned char*)txtBuf, strlen(txtBuf));
	////HAL_Delay(100);
	char nlBuf[] = {"\r\n"};
 800562a:	4b25      	ldr	r3, [pc, #148]	; (80056c0 <debugPrintColor+0xb8>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f8ad 3000 	strh.w	r3, [sp]
 8005632:	0c1b      	lsrs	r3, r3, #16
 8005634:	f88d 3002 	strb.w	r3, [sp, #2]

	char* output;
	output = malloc(10 + /*strlen(timBuf)*/ + strlen(txtBuf) + strlen(nlBuf) + 1); /* make space for the new string (should check the return value ...) */
 8005638:	a802      	add	r0, sp, #8
 800563a:	f7fa fde9 	bl	8000210 <strlen>
 800563e:	4604      	mov	r4, r0
 8005640:	4668      	mov	r0, sp
 8005642:	f7fa fde5 	bl	8000210 <strlen>
 8005646:	4420      	add	r0, r4
 8005648:	300b      	adds	r0, #11
 800564a:	f001 f92d 	bl	80068a8 <malloc>
 800564e:	4604      	mov	r4, r0
		
	switch (color){
 8005650:	2d01      	cmp	r5, #1
 8005652:	d02a      	beq.n	80056aa <debugPrintColor+0xa2>
 8005654:	2d02      	cmp	r5, #2
 8005656:	d02d      	beq.n	80056b4 <debugPrintColor+0xac>
 8005658:	b315      	cbz	r5, 80056a0 <debugPrintColor+0x98>
		case COLOR_GREEN: {strcpy(output, "\033[0;32m"); break;}
		case COLOR_BLUE: {strcpy(output, "\033[1;34m"); break;}
	}
	
	//strcat(output, timBuf);
	strcat(output, txtBuf); 
 800565a:	a902      	add	r1, sp, #8
 800565c:	4620      	mov	r0, r4
 800565e:	f001 feb3 	bl	80073c8 <strcat>
	strcat(output, nlBuf); 
 8005662:	4669      	mov	r1, sp
 8005664:	4620      	mov	r0, r4
 8005666:	f001 feaf 	bl	80073c8 <strcat>
	strcat(output, "\033[0m");
 800566a:	4620      	mov	r0, r4
 800566c:	f7fa fdd0 	bl	8000210 <strlen>
 8005670:	4603      	mov	r3, r0
 8005672:	1821      	adds	r1, r4, r0
 8005674:	4a13      	ldr	r2, [pc, #76]	; (80056c4 <debugPrintColor+0xbc>)
 8005676:	6810      	ldr	r0, [r2, #0]
 8005678:	50e0      	str	r0, [r4, r3]
 800567a:	7913      	ldrb	r3, [r2, #4]
 800567c:	710b      	strb	r3, [r1, #4]
	
	
	//((USBD_CDC_HandleTypeDef*)(USBD_Device.pClassData))->TxState
	
	lastTime = timeNow;
 800567e:	4b12      	ldr	r3, [pc, #72]	; (80056c8 <debugPrintColor+0xc0>)
 8005680:	601e      	str	r6, [r3, #0]
	
	#ifdef DBG_UART
		HAL_UART_Transmit(dbgUartPtr, output, strlen(output), 2);
 8005682:	4620      	mov	r0, r4
 8005684:	f7fa fdc4 	bl	8000210 <strlen>
 8005688:	2302      	movs	r3, #2
 800568a:	b282      	uxth	r2, r0
 800568c:	4621      	mov	r1, r4
 800568e:	480f      	ldr	r0, [pc, #60]	; (80056cc <debugPrintColor+0xc4>)
 8005690:	6800      	ldr	r0, [r0, #0]
 8005692:	f7ff f828 	bl	80046e6 <HAL_UART_Transmit>
		while (result != USBD_OK);
	#endif
	*/

	//free(output);
}
 8005696:	b00a      	add	sp, #40	; 0x28
 8005698:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800569c:	b003      	add	sp, #12
 800569e:	4770      	bx	lr
		case COLOR_RED: {strcpy(output, "\033[0;31m"); break;}
 80056a0:	4b0b      	ldr	r3, [pc, #44]	; (80056d0 <debugPrintColor+0xc8>)
 80056a2:	cb03      	ldmia	r3!, {r0, r1}
 80056a4:	6020      	str	r0, [r4, #0]
 80056a6:	6061      	str	r1, [r4, #4]
 80056a8:	e7d7      	b.n	800565a <debugPrintColor+0x52>
		case COLOR_GREEN: {strcpy(output, "\033[0;32m"); break;}
 80056aa:	4b0a      	ldr	r3, [pc, #40]	; (80056d4 <debugPrintColor+0xcc>)
 80056ac:	cb03      	ldmia	r3!, {r0, r1}
 80056ae:	6020      	str	r0, [r4, #0]
 80056b0:	6061      	str	r1, [r4, #4]
 80056b2:	e7d2      	b.n	800565a <debugPrintColor+0x52>
		case COLOR_BLUE: {strcpy(output, "\033[1;34m"); break;}
 80056b4:	4b08      	ldr	r3, [pc, #32]	; (80056d8 <debugPrintColor+0xd0>)
 80056b6:	cb03      	ldmia	r3!, {r0, r1}
 80056b8:	6020      	str	r0, [r4, #0]
 80056ba:	6061      	str	r1, [r4, #4]
 80056bc:	e7cd      	b.n	800565a <debugPrintColor+0x52>
 80056be:	bf00      	nop
 80056c0:	0800987c 	.word	0x0800987c
 80056c4:	08009898 	.word	0x08009898
 80056c8:	200028cc 	.word	0x200028cc
 80056cc:	200001d0 	.word	0x200001d0
 80056d0:	08009880 	.word	0x08009880
 80056d4:	08009888 	.word	0x08009888
 80056d8:	08009890 	.word	0x08009890

080056dc <debugInit>:

void debugPinSet(bool i){
	HAL_GPIO_WritePin(DEBUG_PIN_PORT, DEBUG_PIN, i); 
}

void debugInit(void){
 80056dc:	b508      	push	{r3, lr}
	//HAL_Delay(500);
	//debugClearTerminal();
	HAL_Delay(500);
 80056de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80056e2:	f7fc f873 	bl	80017cc <HAL_Delay>
	debugPrintColor(COLOR_GREEN, "hello!");
 80056e6:	4906      	ldr	r1, [pc, #24]	; (8005700 <debugInit+0x24>)
 80056e8:	2001      	movs	r0, #1
 80056ea:	f7ff ff8d 	bl	8005608 <debugPrintColor>
	debugPrintColor(COLOR_BLUE, "%u", HAL_RCC_GetSysClockFreq());
 80056ee:	f7fd fc4b 	bl	8002f88 <HAL_RCC_GetSysClockFreq>
 80056f2:	4602      	mov	r2, r0
 80056f4:	4903      	ldr	r1, [pc, #12]	; (8005704 <debugInit+0x28>)
 80056f6:	2002      	movs	r0, #2
 80056f8:	f7ff ff86 	bl	8005608 <debugPrintColor>
	//debugPinInit();
}
 80056fc:	bd08      	pop	{r3, pc}
 80056fe:	bf00      	nop
 8005700:	080098a0 	.word	0x080098a0
 8005704:	080098a8 	.word	0x080098a8

08005708 <arm_copy_q31>:
 8005708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800570c:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8005710:	4696      	mov	lr, r2
 8005712:	468c      	mov	ip, r1
 8005714:	d01e      	beq.n	8005754 <arm_copy_q31+0x4c>
 8005716:	4645      	mov	r5, r8
 8005718:	f100 0410 	add.w	r4, r0, #16
 800571c:	f101 0310 	add.w	r3, r1, #16
 8005720:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 8005724:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8005728:	f854 6c04 	ldr.w	r6, [r4, #-4]
 800572c:	f854 1c10 	ldr.w	r1, [r4, #-16]
 8005730:	3d01      	subs	r5, #1
 8005732:	f843 1c10 	str.w	r1, [r3, #-16]
 8005736:	f843 2c0c 	str.w	r2, [r3, #-12]
 800573a:	f843 7c08 	str.w	r7, [r3, #-8]
 800573e:	f843 6c04 	str.w	r6, [r3, #-4]
 8005742:	f104 0410 	add.w	r4, r4, #16
 8005746:	f103 0310 	add.w	r3, r3, #16
 800574a:	d1e9      	bne.n	8005720 <arm_copy_q31+0x18>
 800574c:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8005750:	4440      	add	r0, r8
 8005752:	44c4      	add	ip, r8
 8005754:	f01e 0203 	ands.w	r2, lr, #3
 8005758:	d007      	beq.n	800576a <arm_copy_q31+0x62>
 800575a:	f1ac 0104 	sub.w	r1, ip, #4
 800575e:	f850 3b04 	ldr.w	r3, [r0], #4
 8005762:	3a01      	subs	r2, #1
 8005764:	f841 3f04 	str.w	r3, [r1, #4]!
 8005768:	d1f9      	bne.n	800575e <arm_copy_q31+0x56>
 800576a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800576e:	bf00      	nop

08005770 <arm_cfft_radix4by2_q31>:
 8005770:	460b      	mov	r3, r1
 8005772:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005776:	085b      	lsrs	r3, r3, #1
 8005778:	b08b      	sub	sp, #44	; 0x2c
 800577a:	9107      	str	r1, [sp, #28]
 800577c:	4682      	mov	sl, r0
 800577e:	9205      	str	r2, [sp, #20]
 8005780:	9306      	str	r3, [sp, #24]
 8005782:	f000 8084 	beq.w	800588e <arm_cfft_radix4by2_q31+0x11e>
 8005786:	00db      	lsls	r3, r3, #3
 8005788:	eb00 0b03 	add.w	fp, r0, r3
 800578c:	46de      	mov	lr, fp
 800578e:	46d4      	mov	ip, sl
 8005790:	4691      	mov	r9, r2
 8005792:	9308      	str	r3, [sp, #32]
 8005794:	2500      	movs	r5, #0
 8005796:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800579a:	f85b 3035 	ldr.w	r3, [fp, r5, lsl #3]
 800579e:	f85a 2035 	ldr.w	r2, [sl, r5, lsl #3]
 80057a2:	109e      	asrs	r6, r3, #2
 80057a4:	9b05      	ldr	r3, [sp, #20]
 80057a6:	1092      	asrs	r2, r2, #2
 80057a8:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
 80057ac:	1991      	adds	r1, r2, r6
 80057ae:	2700      	movs	r7, #0
 80057b0:	1b92      	subs	r2, r2, r6
 80057b2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80057b6:	f8d9 4004 	ldr.w	r4, [r9, #4]
 80057ba:	fbc3 6702 	smlal	r6, r7, r3, r2
 80057be:	f84a 1035 	str.w	r1, [sl, r5, lsl #3]
 80057c2:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80057c6:	f8de 1004 	ldr.w	r1, [lr, #4]
 80057ca:	1080      	asrs	r0, r0, #2
 80057cc:	1089      	asrs	r1, r1, #2
 80057ce:	ebc1 0800 	rsb	r8, r1, r0
 80057d2:	9701      	str	r7, [sp, #4]
 80057d4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80057d8:	2700      	movs	r7, #0
 80057da:	fbc8 6703 	smlal	r6, r7, r8, r3
 80057de:	2300      	movs	r3, #0
 80057e0:	9300      	str	r3, [sp, #0]
 80057e2:	9302      	str	r3, [sp, #8]
 80057e4:	fb82 2304 	smull	r2, r3, r2, r4
 80057e8:	9703      	str	r7, [sp, #12]
 80057ea:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80057ee:	1ab6      	subs	r6, r6, r2
 80057f0:	eb67 0703 	sbc.w	r7, r7, r3
 80057f4:	4632      	mov	r2, r6
 80057f6:	463b      	mov	r3, r7
 80057f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80057fc:	fbc4 6708 	smlal	r6, r7, r4, r8
 8005800:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 8005804:	f147 0700 	adc.w	r7, r7, #0
 8005808:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800580c:	f143 0300 	adc.w	r3, r3, #0
 8005810:	005b      	lsls	r3, r3, #1
 8005812:	4401      	add	r1, r0
 8005814:	007a      	lsls	r2, r7, #1
 8005816:	f8cc 1004 	str.w	r1, [ip, #4]
 800581a:	f84b 2035 	str.w	r2, [fp, r5, lsl #3]
 800581e:	f8ce 3004 	str.w	r3, [lr, #4]
 8005822:	9b06      	ldr	r3, [sp, #24]
 8005824:	3501      	adds	r5, #1
 8005826:	429d      	cmp	r5, r3
 8005828:	f109 0908 	add.w	r9, r9, #8
 800582c:	f10c 0c08 	add.w	ip, ip, #8
 8005830:	f10e 0e08 	add.w	lr, lr, #8
 8005834:	d1b1      	bne.n	800579a <arm_cfft_radix4by2_q31+0x2a>
 8005836:	9e05      	ldr	r6, [sp, #20]
 8005838:	4650      	mov	r0, sl
 800583a:	4629      	mov	r1, r5
 800583c:	4632      	mov	r2, r6
 800583e:	2302      	movs	r3, #2
 8005840:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8005842:	f000 f939 	bl	8005ab8 <arm_radix4_butterfly_q31>
 8005846:	9b07      	ldr	r3, [sp, #28]
 8005848:	4629      	mov	r1, r5
 800584a:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 800584e:	4632      	mov	r2, r6
 8005850:	2302      	movs	r3, #2
 8005852:	f000 f931 	bl	8005ab8 <arm_radix4_butterfly_q31>
 8005856:	9b08      	ldr	r3, [sp, #32]
 8005858:	f10a 0a04 	add.w	sl, sl, #4
 800585c:	449b      	add	fp, r3
 800585e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8005862:	1d21      	adds	r1, r4, #4
 8005864:	c90e      	ldmia	r1, {r1, r2, r3}
 8005866:	0040      	lsls	r0, r0, #1
 8005868:	0049      	lsls	r1, r1, #1
 800586a:	0052      	lsls	r2, r2, #1
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	f84a 0c04 	str.w	r0, [sl, #-4]
 8005872:	3410      	adds	r4, #16
 8005874:	f844 1c0c 	str.w	r1, [r4, #-12]
 8005878:	f844 2c08 	str.w	r2, [r4, #-8]
 800587c:	f844 3c04 	str.w	r3, [r4, #-4]
 8005880:	455c      	cmp	r4, fp
 8005882:	f10a 0a10 	add.w	sl, sl, #16
 8005886:	d1ea      	bne.n	800585e <arm_cfft_radix4by2_q31+0xee>
 8005888:	b00b      	add	sp, #44	; 0x2c
 800588a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800588e:	461c      	mov	r4, r3
 8005890:	4619      	mov	r1, r3
 8005892:	2302      	movs	r3, #2
 8005894:	f000 f910 	bl	8005ab8 <arm_radix4_butterfly_q31>
 8005898:	4621      	mov	r1, r4
 800589a:	9b07      	ldr	r3, [sp, #28]
 800589c:	9a05      	ldr	r2, [sp, #20]
 800589e:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 80058a2:	2302      	movs	r3, #2
 80058a4:	b00b      	add	sp, #44	; 0x2c
 80058a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058aa:	f000 b905 	b.w	8005ab8 <arm_radix4_butterfly_q31>
 80058ae:	bf00      	nop

080058b0 <arm_cfft_radix4by2_inverse_q31>:
 80058b0:	460b      	mov	r3, r1
 80058b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058b6:	085b      	lsrs	r3, r3, #1
 80058b8:	b08b      	sub	sp, #44	; 0x2c
 80058ba:	9107      	str	r1, [sp, #28]
 80058bc:	4682      	mov	sl, r0
 80058be:	4611      	mov	r1, r2
 80058c0:	9205      	str	r2, [sp, #20]
 80058c2:	9306      	str	r3, [sp, #24]
 80058c4:	f000 8089 	beq.w	80059da <arm_cfft_radix4by2_inverse_q31+0x12a>
 80058c8:	00db      	lsls	r3, r3, #3
 80058ca:	eb00 0b03 	add.w	fp, r0, r3
 80058ce:	46de      	mov	lr, fp
 80058d0:	4684      	mov	ip, r0
 80058d2:	9308      	str	r3, [sp, #32]
 80058d4:	2500      	movs	r5, #0
 80058d6:	9009      	str	r0, [sp, #36]	; 0x24
 80058d8:	f85b 2035 	ldr.w	r2, [fp, r5, lsl #3]
 80058dc:	f85a 3035 	ldr.w	r3, [sl, r5, lsl #3]
 80058e0:	9805      	ldr	r0, [sp, #20]
 80058e2:	1096      	asrs	r6, r2, #2
 80058e4:	f850 4035 	ldr.w	r4, [r0, r5, lsl #3]
 80058e8:	109b      	asrs	r3, r3, #2
 80058ea:	199a      	adds	r2, r3, r6
 80058ec:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80058f0:	1b9b      	subs	r3, r3, r6
 80058f2:	f04f 0900 	mov.w	r9, #0
 80058f6:	6848      	ldr	r0, [r1, #4]
 80058f8:	fbc4 8903 	smlal	r8, r9, r4, r3
 80058fc:	f84a 2035 	str.w	r2, [sl, r5, lsl #3]
 8005900:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8005904:	f8de 2004 	ldr.w	r2, [lr, #4]
 8005908:	10be      	asrs	r6, r7, #2
 800590a:	1092      	asrs	r2, r2, #2
 800590c:	9604      	str	r6, [sp, #16]
 800590e:	f8cd 9004 	str.w	r9, [sp, #4]
 8005912:	1ab6      	subs	r6, r6, r2
 8005914:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8005918:	f04f 0900 	mov.w	r9, #0
 800591c:	fbc6 8904 	smlal	r8, r9, r6, r4
 8005920:	fb86 6700 	smull	r6, r7, r6, r0
 8005924:	2400      	movs	r4, #0
 8005926:	9400      	str	r4, [sp, #0]
 8005928:	f8cd 900c 	str.w	r9, [sp, #12]
 800592c:	e9dd 8900 	ldrd	r8, r9, [sp]
 8005930:	f8cd 8008 	str.w	r8, [sp, #8]
 8005934:	ebb8 0806 	subs.w	r8, r8, r6
 8005938:	eb69 0907 	sbc.w	r9, r9, r7
 800593c:	4646      	mov	r6, r8
 800593e:	464f      	mov	r7, r9
 8005940:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005944:	fbc0 8903 	smlal	r8, r9, r0, r3
 8005948:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 800594c:	9b04      	ldr	r3, [sp, #16]
 800594e:	f147 0700 	adc.w	r7, r7, #0
 8005952:	441a      	add	r2, r3
 8005954:	007b      	lsls	r3, r7, #1
 8005956:	f8cc 2004 	str.w	r2, [ip, #4]
 800595a:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800595e:	f84b 3035 	str.w	r3, [fp, r5, lsl #3]
 8005962:	9b06      	ldr	r3, [sp, #24]
 8005964:	f149 0900 	adc.w	r9, r9, #0
 8005968:	3501      	adds	r5, #1
 800596a:	ea4f 0249 	mov.w	r2, r9, lsl #1
 800596e:	429d      	cmp	r5, r3
 8005970:	f8ce 2004 	str.w	r2, [lr, #4]
 8005974:	f101 0108 	add.w	r1, r1, #8
 8005978:	f10c 0c08 	add.w	ip, ip, #8
 800597c:	f10e 0e08 	add.w	lr, lr, #8
 8005980:	d1aa      	bne.n	80058d8 <arm_cfft_radix4by2_inverse_q31+0x28>
 8005982:	9e05      	ldr	r6, [sp, #20]
 8005984:	4650      	mov	r0, sl
 8005986:	4629      	mov	r1, r5
 8005988:	4632      	mov	r2, r6
 800598a:	2302      	movs	r3, #2
 800598c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800598e:	f000 faa1 	bl	8005ed4 <arm_radix4_butterfly_inverse_q31>
 8005992:	9b07      	ldr	r3, [sp, #28]
 8005994:	4629      	mov	r1, r5
 8005996:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 800599a:	4632      	mov	r2, r6
 800599c:	2302      	movs	r3, #2
 800599e:	f000 fa99 	bl	8005ed4 <arm_radix4_butterfly_inverse_q31>
 80059a2:	9b08      	ldr	r3, [sp, #32]
 80059a4:	f10a 0a04 	add.w	sl, sl, #4
 80059a8:	449b      	add	fp, r3
 80059aa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80059ae:	1d21      	adds	r1, r4, #4
 80059b0:	c90e      	ldmia	r1, {r1, r2, r3}
 80059b2:	0040      	lsls	r0, r0, #1
 80059b4:	0049      	lsls	r1, r1, #1
 80059b6:	0052      	lsls	r2, r2, #1
 80059b8:	005b      	lsls	r3, r3, #1
 80059ba:	f84a 0c04 	str.w	r0, [sl, #-4]
 80059be:	3410      	adds	r4, #16
 80059c0:	f844 1c0c 	str.w	r1, [r4, #-12]
 80059c4:	f844 2c08 	str.w	r2, [r4, #-8]
 80059c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80059cc:	455c      	cmp	r4, fp
 80059ce:	f10a 0a10 	add.w	sl, sl, #16
 80059d2:	d1ea      	bne.n	80059aa <arm_cfft_radix4by2_inverse_q31+0xfa>
 80059d4:	b00b      	add	sp, #44	; 0x2c
 80059d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059da:	461c      	mov	r4, r3
 80059dc:	4619      	mov	r1, r3
 80059de:	2302      	movs	r3, #2
 80059e0:	f000 fa78 	bl	8005ed4 <arm_radix4_butterfly_inverse_q31>
 80059e4:	4621      	mov	r1, r4
 80059e6:	9b07      	ldr	r3, [sp, #28]
 80059e8:	9a05      	ldr	r2, [sp, #20]
 80059ea:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 80059ee:	2302      	movs	r3, #2
 80059f0:	b00b      	add	sp, #44	; 0x2c
 80059f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059f6:	f000 ba6d 	b.w	8005ed4 <arm_radix4_butterfly_inverse_q31>
 80059fa:	bf00      	nop

080059fc <arm_cfft_q31>:
 80059fc:	b570      	push	{r4, r5, r6, lr}
 80059fe:	2a01      	cmp	r2, #1
 8005a00:	460d      	mov	r5, r1
 8005a02:	4604      	mov	r4, r0
 8005a04:	461e      	mov	r6, r3
 8005a06:	8801      	ldrh	r1, [r0, #0]
 8005a08:	d024      	beq.n	8005a54 <arm_cfft_q31+0x58>
 8005a0a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005a0e:	d013      	beq.n	8005a38 <arm_cfft_q31+0x3c>
 8005a10:	d808      	bhi.n	8005a24 <arm_cfft_q31+0x28>
 8005a12:	2920      	cmp	r1, #32
 8005a14:	d031      	beq.n	8005a7a <arm_cfft_q31+0x7e>
 8005a16:	d945      	bls.n	8005aa4 <arm_cfft_q31+0xa8>
 8005a18:	2940      	cmp	r1, #64	; 0x40
 8005a1a:	d00d      	beq.n	8005a38 <arm_cfft_q31+0x3c>
 8005a1c:	2980      	cmp	r1, #128	; 0x80
 8005a1e:	d02c      	beq.n	8005a7a <arm_cfft_q31+0x7e>
 8005a20:	b98e      	cbnz	r6, 8005a46 <arm_cfft_q31+0x4a>
 8005a22:	bd70      	pop	{r4, r5, r6, pc}
 8005a24:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005a28:	d006      	beq.n	8005a38 <arm_cfft_q31+0x3c>
 8005a2a:	d923      	bls.n	8005a74 <arm_cfft_q31+0x78>
 8005a2c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8005a30:	d023      	beq.n	8005a7a <arm_cfft_q31+0x7e>
 8005a32:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005a36:	d1f3      	bne.n	8005a20 <arm_cfft_q31+0x24>
 8005a38:	4628      	mov	r0, r5
 8005a3a:	6862      	ldr	r2, [r4, #4]
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	f000 f83b 	bl	8005ab8 <arm_radix4_butterfly_q31>
 8005a42:	2e00      	cmp	r6, #0
 8005a44:	d0ed      	beq.n	8005a22 <arm_cfft_q31+0x26>
 8005a46:	4628      	mov	r0, r5
 8005a48:	89a1      	ldrh	r1, [r4, #12]
 8005a4a:	68a2      	ldr	r2, [r4, #8]
 8005a4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005a50:	f7fa bb7e 	b.w	8000150 <arm_bitreversal_32>
 8005a54:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005a58:	d01e      	beq.n	8005a98 <arm_cfft_q31+0x9c>
 8005a5a:	d813      	bhi.n	8005a84 <arm_cfft_q31+0x88>
 8005a5c:	2920      	cmp	r1, #32
 8005a5e:	d004      	beq.n	8005a6a <arm_cfft_q31+0x6e>
 8005a60:	d927      	bls.n	8005ab2 <arm_cfft_q31+0xb6>
 8005a62:	2940      	cmp	r1, #64	; 0x40
 8005a64:	d018      	beq.n	8005a98 <arm_cfft_q31+0x9c>
 8005a66:	2980      	cmp	r1, #128	; 0x80
 8005a68:	d1da      	bne.n	8005a20 <arm_cfft_q31+0x24>
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	6862      	ldr	r2, [r4, #4]
 8005a6e:	f7ff ff1f 	bl	80058b0 <arm_cfft_radix4by2_inverse_q31>
 8005a72:	e7d5      	b.n	8005a20 <arm_cfft_q31+0x24>
 8005a74:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005a78:	d1d2      	bne.n	8005a20 <arm_cfft_q31+0x24>
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	6862      	ldr	r2, [r4, #4]
 8005a7e:	f7ff fe77 	bl	8005770 <arm_cfft_radix4by2_q31>
 8005a82:	e7cd      	b.n	8005a20 <arm_cfft_q31+0x24>
 8005a84:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005a88:	d006      	beq.n	8005a98 <arm_cfft_q31+0x9c>
 8005a8a:	d90e      	bls.n	8005aaa <arm_cfft_q31+0xae>
 8005a8c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8005a90:	d0eb      	beq.n	8005a6a <arm_cfft_q31+0x6e>
 8005a92:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005a96:	d1c3      	bne.n	8005a20 <arm_cfft_q31+0x24>
 8005a98:	4628      	mov	r0, r5
 8005a9a:	6862      	ldr	r2, [r4, #4]
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	f000 fa19 	bl	8005ed4 <arm_radix4_butterfly_inverse_q31>
 8005aa2:	e7bd      	b.n	8005a20 <arm_cfft_q31+0x24>
 8005aa4:	2910      	cmp	r1, #16
 8005aa6:	d1bb      	bne.n	8005a20 <arm_cfft_q31+0x24>
 8005aa8:	e7c6      	b.n	8005a38 <arm_cfft_q31+0x3c>
 8005aaa:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005aae:	d0dc      	beq.n	8005a6a <arm_cfft_q31+0x6e>
 8005ab0:	e7b6      	b.n	8005a20 <arm_cfft_q31+0x24>
 8005ab2:	2910      	cmp	r1, #16
 8005ab4:	d1b4      	bne.n	8005a20 <arm_cfft_q31+0x24>
 8005ab6:	e7ef      	b.n	8005a98 <arm_cfft_q31+0x9c>

08005ab8 <arm_radix4_butterfly_q31>:
 8005ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005abc:	461e      	mov	r6, r3
 8005abe:	b0a1      	sub	sp, #132	; 0x84
 8005ac0:	910f      	str	r1, [sp, #60]	; 0x3c
 8005ac2:	0889      	lsrs	r1, r1, #2
 8005ac4:	930d      	str	r3, [sp, #52]	; 0x34
 8005ac6:	00cb      	lsls	r3, r1, #3
 8005ac8:	4605      	mov	r5, r0
 8005aca:	901e      	str	r0, [sp, #120]	; 0x78
 8005acc:	4418      	add	r0, r3
 8005ace:	4690      	mov	r8, r2
 8005ad0:	9217      	str	r2, [sp, #92]	; 0x5c
 8005ad2:	911f      	str	r1, [sp, #124]	; 0x7c
 8005ad4:	9106      	str	r1, [sp, #24]
 8005ad6:	9202      	str	r2, [sp, #8]
 8005ad8:	9200      	str	r2, [sp, #0]
 8005ada:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8005ade:	18c2      	adds	r2, r0, r3
 8005ae0:	3308      	adds	r3, #8
 8005ae2:	eb02 0c03 	add.w	ip, r2, r3
 8005ae6:	00cb      	lsls	r3, r1, #3
 8005ae8:	930a      	str	r3, [sp, #40]	; 0x28
 8005aea:	0133      	lsls	r3, r6, #4
 8005aec:	f102 0b08 	add.w	fp, r2, #8
 8005af0:	9308      	str	r3, [sp, #32]
 8005af2:	00f3      	lsls	r3, r6, #3
 8005af4:	930c      	str	r3, [sp, #48]	; 0x30
 8005af6:	465b      	mov	r3, fp
 8005af8:	f105 0a08 	add.w	sl, r5, #8
 8005afc:	46d3      	mov	fp, sl
 8005afe:	469a      	mov	sl, r3
 8005b00:	f100 0908 	add.w	r9, r0, #8
 8005b04:	f8cd 8004 	str.w	r8, [sp, #4]
 8005b08:	f85b 0c08 	ldr.w	r0, [fp, #-8]
 8005b0c:	f85a 2c08 	ldr.w	r2, [sl, #-8]
 8005b10:	f85c 3c08 	ldr.w	r3, [ip, #-8]
 8005b14:	f859 1c08 	ldr.w	r1, [r9, #-8]
 8005b18:	ea4f 1820 	mov.w	r8, r0, asr #4
 8005b1c:	1112      	asrs	r2, r2, #4
 8005b1e:	111b      	asrs	r3, r3, #4
 8005b20:	eb08 0402 	add.w	r4, r8, r2
 8005b24:	eb03 1521 	add.w	r5, r3, r1, asr #4
 8005b28:	1963      	adds	r3, r4, r5
 8005b2a:	9204      	str	r2, [sp, #16]
 8005b2c:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 8005b30:	f84b 3c08 	str.w	r3, [fp, #-8]
 8005b34:	f85b 0c04 	ldr.w	r0, [fp, #-4]
 8005b38:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8005b3c:	f859 1c04 	ldr.w	r1, [r9, #-4]
 8005b40:	ea4f 1e22 	mov.w	lr, r2, asr #4
 8005b44:	1106      	asrs	r6, r0, #4
 8005b46:	111b      	asrs	r3, r3, #4
 8005b48:	9607      	str	r6, [sp, #28]
 8005b4a:	eb03 1121 	add.w	r1, r3, r1, asr #4
 8005b4e:	4476      	add	r6, lr
 8005b50:	1873      	adds	r3, r6, r1
 8005b52:	f84b 3c04 	str.w	r3, [fp, #-4]
 8005b56:	9b01      	ldr	r3, [sp, #4]
 8005b58:	1a71      	subs	r1, r6, r1
 8005b5a:	685a      	ldr	r2, [r3, #4]
 8005b5c:	6818      	ldr	r0, [r3, #0]
 8005b5e:	fb81 6702 	smull	r6, r7, r1, r2
 8005b62:	463e      	mov	r6, r7
 8005b64:	1b63      	subs	r3, r4, r5
 8005b66:	fb83 4500 	smull	r4, r5, r3, r0
 8005b6a:	fb80 0101 	smull	r0, r1, r0, r1
 8005b6e:	fb83 2302 	smull	r2, r3, r3, r2
 8005b72:	442e      	add	r6, r5
 8005b74:	1acd      	subs	r5, r1, r3
 8005b76:	e91c 0006 	ldmdb	ip, {r1, r2}
 8005b7a:	1110      	asrs	r0, r2, #4
 8005b7c:	9a04      	ldr	r2, [sp, #16]
 8005b7e:	e919 0018 	ldmdb	r9, {r3, r4}
 8005b82:	ebc2 0208 	rsb	r2, r2, r8
 8005b86:	0076      	lsls	r6, r6, #1
 8005b88:	ebc0 1824 	rsb	r8, r0, r4, asr #4
 8005b8c:	006d      	lsls	r5, r5, #1
 8005b8e:	9800      	ldr	r0, [sp, #0]
 8005b90:	f849 6c08 	str.w	r6, [r9, #-8]
 8005b94:	f849 5c04 	str.w	r5, [r9, #-4]
 8005b98:	6805      	ldr	r5, [r0, #0]
 8005b9a:	9e07      	ldr	r6, [sp, #28]
 8005b9c:	1109      	asrs	r1, r1, #4
 8005b9e:	ebc1 1323 	rsb	r3, r1, r3, asr #4
 8005ba2:	6841      	ldr	r1, [r0, #4]
 8005ba4:	eb02 0008 	add.w	r0, r2, r8
 8005ba8:	ebce 0e06 	rsb	lr, lr, r6
 8005bac:	fb80 6705 	smull	r6, r7, r0, r5
 8005bb0:	ebc3 040e 	rsb	r4, r3, lr
 8005bb4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005bb8:	fb84 6701 	smull	r6, r7, r4, r1
 8005bbc:	463e      	mov	r6, r7
 8005bbe:	fb85 4504 	smull	r4, r5, r5, r4
 8005bc2:	fb80 0101 	smull	r0, r1, r0, r1
 8005bc6:	9f05      	ldr	r7, [sp, #20]
 8005bc8:	1a69      	subs	r1, r5, r1
 8005bca:	443e      	add	r6, r7
 8005bcc:	0070      	lsls	r0, r6, #1
 8005bce:	0049      	lsls	r1, r1, #1
 8005bd0:	e90a 0003 	stmdb	sl, {r0, r1}
 8005bd4:	9f02      	ldr	r7, [sp, #8]
 8005bd6:	ebc8 0202 	rsb	r2, r8, r2
 8005bda:	6839      	ldr	r1, [r7, #0]
 8005bdc:	687e      	ldr	r6, [r7, #4]
 8005bde:	fb82 4501 	smull	r4, r5, r2, r1
 8005be2:	4473      	add	r3, lr
 8005be4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005be8:	fb81 0103 	smull	r0, r1, r1, r3
 8005bec:	fb83 4506 	smull	r4, r5, r3, r6
 8005bf0:	fb82 2306 	smull	r2, r3, r2, r6
 8005bf4:	9e08      	ldr	r6, [sp, #32]
 8005bf6:	1acb      	subs	r3, r1, r3
 8005bf8:	9901      	ldr	r1, [sp, #4]
 8005bfa:	9c03      	ldr	r4, [sp, #12]
 8005bfc:	4431      	add	r1, r6
 8005bfe:	9800      	ldr	r0, [sp, #0]
 8005c00:	9101      	str	r1, [sp, #4]
 8005c02:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005c04:	442c      	add	r4, r5
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	1841      	adds	r1, r0, r1
 8005c0a:	0062      	lsls	r2, r4, #1
 8005c0c:	e90c 000c 	stmdb	ip, {r2, r3}
 8005c10:	9100      	str	r1, [sp, #0]
 8005c12:	9b06      	ldr	r3, [sp, #24]
 8005c14:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005c16:	3b01      	subs	r3, #1
 8005c18:	4439      	add	r1, r7
 8005c1a:	f10b 0b08 	add.w	fp, fp, #8
 8005c1e:	f109 0908 	add.w	r9, r9, #8
 8005c22:	f10a 0a08 	add.w	sl, sl, #8
 8005c26:	9102      	str	r1, [sp, #8]
 8005c28:	f10c 0c08 	add.w	ip, ip, #8
 8005c2c:	9306      	str	r3, [sp, #24]
 8005c2e:	f47f af6b 	bne.w	8005b08 <arm_radix4_butterfly_q31+0x50>
 8005c32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	9316      	str	r3, [sp, #88]	; 0x58
 8005c38:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005c3a:	2b04      	cmp	r3, #4
 8005c3c:	f240 80f9 	bls.w	8005e32 <arm_radix4_butterfly_q31+0x37a>
 8005c40:	931c      	str	r3, [sp, #112]	; 0x70
 8005c42:	930e      	str	r3, [sp, #56]	; 0x38
 8005c44:	2300      	movs	r3, #0
 8005c46:	9312      	str	r3, [sp, #72]	; 0x48
 8005c48:	9315      	str	r3, [sp, #84]	; 0x54
 8005c4a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005c4c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005c4e:	9314      	str	r3, [sp, #80]	; 0x50
 8005c50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005c52:	ea4f 08c0 	mov.w	r8, r0, lsl #3
 8005c56:	9313      	str	r3, [sp, #76]	; 0x4c
 8005c58:	0883      	lsrs	r3, r0, #2
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	931d      	str	r3, [sp, #116]	; 0x74
 8005c5e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005c60:	1e4a      	subs	r2, r1, #1
 8005c62:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005c66:	9218      	str	r2, [sp, #96]	; 0x60
 8005c68:	00db      	lsls	r3, r3, #3
 8005c6a:	00ca      	lsls	r2, r1, #3
 8005c6c:	9219      	str	r2, [sp, #100]	; 0x64
 8005c6e:	931a      	str	r3, [sp, #104]	; 0x68
 8005c70:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
 8005c74:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005c76:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c78:	4622      	mov	r2, r4
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	00d9      	lsls	r1, r3, #3
 8005c7e:	440a      	add	r2, r1
 8005c80:	011b      	lsls	r3, r3, #4
 8005c82:	4411      	add	r1, r2
 8005c84:	58e3      	ldr	r3, [r4, r3]
 8005c86:	6849      	ldr	r1, [r1, #4]
 8005c88:	6852      	ldr	r2, [r2, #4]
 8005c8a:	9310      	str	r3, [sp, #64]	; 0x40
 8005c8c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005c8e:	9104      	str	r1, [sp, #16]
 8005c90:	9202      	str	r2, [sp, #8]
 8005c92:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005c94:	f854 2030 	ldr.w	r2, [r4, r0, lsl #3]
 8005c98:	18c3      	adds	r3, r0, r3
 8005c9a:	9206      	str	r2, [sp, #24]
 8005c9c:	9315      	str	r3, [sp, #84]	; 0x54
 8005c9e:	680a      	ldr	r2, [r1, #0]
 8005ca0:	684b      	ldr	r3, [r1, #4]
 8005ca2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005ca4:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005ca6:	9207      	str	r2, [sp, #28]
 8005ca8:	9311      	str	r3, [sp, #68]	; 0x44
 8005caa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005cac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005cae:	eb07 0a05 	add.w	sl, r7, r5
 8005cb2:	eb0a 0b05 	add.w	fp, sl, r5
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	eb0b 0e05 	add.w	lr, fp, r5
 8005cbc:	f240 80a0 	bls.w	8005e00 <arm_radix4_butterfly_q31+0x348>
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	46d8      	mov	r8, fp
 8005cc4:	46d3      	mov	fp, sl
 8005cc6:	46ba      	mov	sl, r7
 8005cc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005cca:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 8005cce:	4413      	add	r3, r2
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	9b00      	ldr	r3, [sp, #0]
 8005cd4:	f8da c000 	ldr.w	ip, [sl]
 8005cd8:	f8d8 5000 	ldr.w	r5, [r8]
 8005cdc:	f8db 2000 	ldr.w	r2, [fp]
 8005ce0:	930c      	str	r3, [sp, #48]	; 0x30
 8005ce2:	f8de 3000 	ldr.w	r3, [lr]
 8005ce6:	eb0c 0705 	add.w	r7, ip, r5
 8005cea:	441a      	add	r2, r3
 8005cec:	18b9      	adds	r1, r7, r2
 8005cee:	1089      	asrs	r1, r1, #2
 8005cf0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005cf4:	f8ca 1000 	str.w	r1, [sl]
 8005cf8:	f8db 4004 	ldr.w	r4, [fp, #4]
 8005cfc:	f8da 1004 	ldr.w	r1, [sl, #4]
 8005d00:	f8de 0004 	ldr.w	r0, [lr, #4]
 8005d04:	18ce      	adds	r6, r1, r3
 8005d06:	4420      	add	r0, r4
 8005d08:	1834      	adds	r4, r6, r0
 8005d0a:	10a4      	asrs	r4, r4, #2
 8005d0c:	f8ca 4004 	str.w	r4, [sl, #4]
 8005d10:	1ac9      	subs	r1, r1, r3
 8005d12:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005d16:	ebc5 050c 	rsb	r5, r5, ip
 8005d1a:	469c      	mov	ip, r3
 8005d1c:	f8de 3004 	ldr.w	r3, [lr, #4]
 8005d20:	f8de 4000 	ldr.w	r4, [lr]
 8005d24:	ebc3 0c0c 	rsb	ip, r3, ip
 8005d28:	f8db 3000 	ldr.w	r3, [fp]
 8005d2c:	1aba      	subs	r2, r7, r2
 8005d2e:	1b1b      	subs	r3, r3, r4
 8005d30:	eb05 040c 	add.w	r4, r5, ip
 8005d34:	ebcc 0c05 	rsb	ip, ip, r5
 8005d38:	1acd      	subs	r5, r1, r3
 8005d3a:	440b      	add	r3, r1
 8005d3c:	9906      	ldr	r1, [sp, #24]
 8005d3e:	1a30      	subs	r0, r6, r0
 8005d40:	fb84 6701 	smull	r6, r7, r4, r1
 8005d44:	9902      	ldr	r1, [sp, #8]
 8005d46:	9001      	str	r0, [sp, #4]
 8005d48:	fb85 0101 	smull	r0, r1, r5, r1
 8005d4c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005d50:	9801      	ldr	r0, [sp, #4]
 8005d52:	9904      	ldr	r1, [sp, #16]
 8005d54:	44ca      	add	sl, r9
 8005d56:	fb80 0101 	smull	r0, r1, r0, r1
 8005d5a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005d5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d60:	19cf      	adds	r7, r1, r7
 8005d62:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005d64:	970d      	str	r7, [sp, #52]	; 0x34
 8005d66:	4608      	mov	r0, r1
 8005d68:	fb82 6701 	smull	r6, r7, r2, r1
 8005d6c:	9901      	ldr	r1, [sp, #4]
 8005d6e:	fb81 0100 	smull	r0, r1, r1, r0
 8005d72:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005d76:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d78:	19c6      	adds	r6, r0, r7
 8005d7a:	9601      	str	r6, [sp, #4]
 8005d7c:	9e04      	ldr	r6, [sp, #16]
 8005d7e:	4630      	mov	r0, r6
 8005d80:	fb82 6700 	smull	r6, r7, r2, r0
 8005d84:	9a06      	ldr	r2, [sp, #24]
 8005d86:	fb85 0102 	smull	r0, r1, r5, r2
 8005d8a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005d8e:	9d02      	ldr	r5, [sp, #8]
 8005d90:	9907      	ldr	r1, [sp, #28]
 8005d92:	fb84 4505 	smull	r4, r5, r4, r5
 8005d96:	fb8c 0101 	smull	r0, r1, ip, r1
 8005d9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d9c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005da0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005da2:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005da4:	9c07      	ldr	r4, [sp, #28]
 8005da6:	1b40      	subs	r0, r0, r5
 8005da8:	1bd2      	subs	r2, r2, r7
 8005daa:	fb83 4504 	smull	r4, r5, r3, r4
 8005dae:	fb83 6701 	smull	r6, r7, r3, r1
 8005db2:	9008      	str	r0, [sp, #32]
 8005db4:	fb8c 0101 	smull	r0, r1, ip, r1
 8005db8:	9e01      	ldr	r6, [sp, #4]
 8005dba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dbc:	1a69      	subs	r1, r5, r1
 8005dbe:	1052      	asrs	r2, r2, #1
 8005dc0:	1075      	asrs	r5, r6, #1
 8005dc2:	f8cb 5000 	str.w	r5, [fp]
 8005dc6:	f8cb 2004 	str.w	r2, [fp, #4]
 8005dca:	443b      	add	r3, r7
 8005dcc:	9a00      	ldr	r2, [sp, #0]
 8005dce:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005dd0:	9808      	ldr	r0, [sp, #32]
 8005dd2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005dd4:	105b      	asrs	r3, r3, #1
 8005dd6:	442a      	add	r2, r5
 8005dd8:	107c      	asrs	r4, r7, #1
 8005dda:	1040      	asrs	r0, r0, #1
 8005ddc:	f8c8 4000 	str.w	r4, [r8]
 8005de0:	f8c8 0004 	str.w	r0, [r8, #4]
 8005de4:	9200      	str	r2, [sp, #0]
 8005de6:	f8ce 3000 	str.w	r3, [lr]
 8005dea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005dec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dee:	1049      	asrs	r1, r1, #1
 8005df0:	429a      	cmp	r2, r3
 8005df2:	f8ce 1004 	str.w	r1, [lr, #4]
 8005df6:	44cb      	add	fp, r9
 8005df8:	44c8      	add	r8, r9
 8005dfa:	44ce      	add	lr, r9
 8005dfc:	f63f af69 	bhi.w	8005cd2 <arm_radix4_butterfly_q31+0x21a>
 8005e00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005e02:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005e04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e06:	440a      	add	r2, r1
 8005e08:	9213      	str	r2, [sp, #76]	; 0x4c
 8005e0a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	3208      	adds	r2, #8
 8005e10:	9214      	str	r2, [sp, #80]	; 0x50
 8005e12:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005e14:	9312      	str	r3, [sp, #72]	; 0x48
 8005e16:	4293      	cmp	r3, r2
 8005e18:	f67f af2c 	bls.w	8005c74 <arm_radix4_butterfly_q31+0x1bc>
 8005e1c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005e1e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005e20:	0092      	lsls	r2, r2, #2
 8005e22:	089b      	lsrs	r3, r3, #2
 8005e24:	9216      	str	r2, [sp, #88]	; 0x58
 8005e26:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005e28:	2b04      	cmp	r3, #4
 8005e2a:	931c      	str	r3, [sp, #112]	; 0x70
 8005e2c:	920e      	str	r2, [sp, #56]	; 0x38
 8005e2e:	f63f af09 	bhi.w	8005c44 <arm_radix4_butterfly_q31+0x18c>
 8005e32:	981e      	ldr	r0, [sp, #120]	; 0x78
 8005e34:	f8dd 907c 	ldr.w	r9, [sp, #124]	; 0x7c
 8005e38:	3020      	adds	r0, #32
 8005e3a:	f850 2c20 	ldr.w	r2, [r0, #-32]
 8005e3e:	f850 3c18 	ldr.w	r3, [r0, #-24]
 8005e42:	f850 1c14 	ldr.w	r1, [r0, #-20]
 8005e46:	f850 8c1c 	ldr.w	r8, [r0, #-28]
 8005e4a:	f850 ac10 	ldr.w	sl, [r0, #-16]
 8005e4e:	f850 cc0c 	ldr.w	ip, [r0, #-12]
 8005e52:	18d7      	adds	r7, r2, r3
 8005e54:	1ad6      	subs	r6, r2, r3
 8005e56:	1855      	adds	r5, r2, r1
 8005e58:	1a52      	subs	r2, r2, r1
 8005e5a:	f850 ec08 	ldr.w	lr, [r0, #-8]
 8005e5e:	f850 bc04 	ldr.w	fp, [r0, #-4]
 8005e62:	eb08 0401 	add.w	r4, r8, r1
 8005e66:	4457      	add	r7, sl
 8005e68:	ebc1 0108 	rsb	r1, r1, r8
 8005e6c:	4456      	add	r6, sl
 8005e6e:	ebca 0505 	rsb	r5, sl, r5
 8005e72:	ebca 0202 	rsb	r2, sl, r2
 8005e76:	ebc3 0a08 	rsb	sl, r3, r8
 8005e7a:	4443      	add	r3, r8
 8005e7c:	4461      	add	r1, ip
 8005e7e:	4464      	add	r4, ip
 8005e80:	ebcc 080a 	rsb	r8, ip, sl
 8005e84:	ebcc 0303 	rsb	r3, ip, r3
 8005e88:	ebcb 0505 	rsb	r5, fp, r5
 8005e8c:	445a      	add	r2, fp
 8005e8e:	445c      	add	r4, fp
 8005e90:	4477      	add	r7, lr
 8005e92:	ebcb 0b01 	rsb	fp, fp, r1
 8005e96:	ebce 0606 	rsb	r6, lr, r6
 8005e9a:	eb08 010e 	add.w	r1, r8, lr
 8005e9e:	ebce 0303 	rsb	r3, lr, r3
 8005ea2:	f1b9 0901 	subs.w	r9, r9, #1
 8005ea6:	f840 7c20 	str.w	r7, [r0, #-32]
 8005eaa:	f840 6c18 	str.w	r6, [r0, #-24]
 8005eae:	f840 5c10 	str.w	r5, [r0, #-16]
 8005eb2:	f840 2c08 	str.w	r2, [r0, #-8]
 8005eb6:	f840 4c1c 	str.w	r4, [r0, #-28]
 8005eba:	f840 bc14 	str.w	fp, [r0, #-20]
 8005ebe:	f840 1c0c 	str.w	r1, [r0, #-12]
 8005ec2:	f840 3c04 	str.w	r3, [r0, #-4]
 8005ec6:	f100 0020 	add.w	r0, r0, #32
 8005eca:	d1b6      	bne.n	8005e3a <arm_radix4_butterfly_q31+0x382>
 8005ecc:	b021      	add	sp, #132	; 0x84
 8005ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed2:	bf00      	nop

08005ed4 <arm_radix4_butterfly_inverse_q31>:
 8005ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed8:	4605      	mov	r5, r0
 8005eda:	4617      	mov	r7, r2
 8005edc:	b0a1      	sub	sp, #132	; 0x84
 8005ede:	461e      	mov	r6, r3
 8005ee0:	9111      	str	r1, [sp, #68]	; 0x44
 8005ee2:	0889      	lsrs	r1, r1, #2
 8005ee4:	930c      	str	r3, [sp, #48]	; 0x30
 8005ee6:	00cb      	lsls	r3, r1, #3
 8005ee8:	901e      	str	r0, [sp, #120]	; 0x78
 8005eea:	4418      	add	r0, r3
 8005eec:	9218      	str	r2, [sp, #96]	; 0x60
 8005eee:	4694      	mov	ip, r2
 8005ef0:	18c2      	adds	r2, r0, r3
 8005ef2:	3308      	adds	r3, #8
 8005ef4:	eb02 0b03 	add.w	fp, r2, r3
 8005ef8:	f102 0908 	add.w	r9, r2, #8
 8005efc:	f105 0a08 	add.w	sl, r5, #8
 8005f00:	46de      	mov	lr, fp
 8005f02:	46d3      	mov	fp, sl
 8005f04:	46ca      	mov	sl, r9
 8005f06:	46b9      	mov	r9, r7
 8005f08:	911f      	str	r1, [sp, #124]	; 0x7c
 8005f0a:	9102      	str	r1, [sp, #8]
 8005f0c:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8005f10:	00cb      	lsls	r3, r1, #3
 8005f12:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f14:	0133      	lsls	r3, r6, #4
 8005f16:	930a      	str	r3, [sp, #40]	; 0x28
 8005f18:	00f3      	lsls	r3, r6, #3
 8005f1a:	f100 0808 	add.w	r8, r0, #8
 8005f1e:	9309      	str	r3, [sp, #36]	; 0x24
 8005f20:	9701      	str	r7, [sp, #4]
 8005f22:	f85a 1c08 	ldr.w	r1, [sl, #-8]
 8005f26:	f85e 3c08 	ldr.w	r3, [lr, #-8]
 8005f2a:	f85b 0c08 	ldr.w	r0, [fp, #-8]
 8005f2e:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005f32:	1100      	asrs	r0, r0, #4
 8005f34:	1109      	asrs	r1, r1, #4
 8005f36:	111b      	asrs	r3, r3, #4
 8005f38:	1846      	adds	r6, r0, r1
 8005f3a:	eb03 1722 	add.w	r7, r3, r2, asr #4
 8005f3e:	19f3      	adds	r3, r6, r7
 8005f40:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 8005f44:	f84b 3c08 	str.w	r3, [fp, #-8]
 8005f48:	9108      	str	r1, [sp, #32]
 8005f4a:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 8005f4e:	f85e 1c04 	ldr.w	r1, [lr, #-4]
 8005f52:	f858 4c04 	ldr.w	r4, [r8, #-4]
 8005f56:	111b      	asrs	r3, r3, #4
 8005f58:	1112      	asrs	r2, r2, #4
 8005f5a:	1109      	asrs	r1, r1, #4
 8005f5c:	9003      	str	r0, [sp, #12]
 8005f5e:	eb01 1424 	add.w	r4, r1, r4, asr #4
 8005f62:	1898      	adds	r0, r3, r2
 8005f64:	9304      	str	r3, [sp, #16]
 8005f66:	1901      	adds	r1, r0, r4
 8005f68:	9b01      	ldr	r3, [sp, #4]
 8005f6a:	f84b 1c04 	str.w	r1, [fp, #-4]
 8005f6e:	6859      	ldr	r1, [r3, #4]
 8005f70:	681d      	ldr	r5, [r3, #0]
 8005f72:	460b      	mov	r3, r1
 8005f74:	1bf1      	subs	r1, r6, r7
 8005f76:	fb81 6705 	smull	r6, r7, r1, r5
 8005f7a:	1b04      	subs	r4, r0, r4
 8005f7c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8005f80:	fb81 0103 	smull	r0, r1, r1, r3
 8005f84:	fb84 6703 	smull	r6, r7, r4, r3
 8005f88:	fb85 4504 	smull	r4, r5, r5, r4
 8005f8c:	9b07      	ldr	r3, [sp, #28]
 8005f8e:	194e      	adds	r6, r1, r5
 8005f90:	1bdf      	subs	r7, r3, r7
 8005f92:	007f      	lsls	r7, r7, #1
 8005f94:	0076      	lsls	r6, r6, #1
 8005f96:	e91e 0003 	ldmdb	lr, {r0, r1}
 8005f9a:	f858 5c08 	ldr.w	r5, [r8, #-8]
 8005f9e:	f858 4c04 	ldr.w	r4, [r8, #-4]
 8005fa2:	f848 7c08 	str.w	r7, [r8, #-8]
 8005fa6:	f848 6c04 	str.w	r6, [r8, #-4]
 8005faa:	9b04      	ldr	r3, [sp, #16]
 8005fac:	9e03      	ldr	r6, [sp, #12]
 8005fae:	9f08      	ldr	r7, [sp, #32]
 8005fb0:	1109      	asrs	r1, r1, #4
 8005fb2:	1bf7      	subs	r7, r6, r7
 8005fb4:	1a9a      	subs	r2, r3, r2
 8005fb6:	1100      	asrs	r0, r0, #4
 8005fb8:	ebc1 1324 	rsb	r3, r1, r4, asr #4
 8005fbc:	ebc0 1625 	rsb	r6, r0, r5, asr #4
 8005fc0:	1afd      	subs	r5, r7, r3
 8005fc2:	e899 0011 	ldmia.w	r9, {r0, r4}
 8005fc6:	1991      	adds	r1, r2, r6
 8005fc8:	9308      	str	r3, [sp, #32]
 8005fca:	9203      	str	r2, [sp, #12]
 8005fcc:	fb85 2300 	smull	r2, r3, r5, r0
 8005fd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005fd4:	fb81 2304 	smull	r2, r3, r1, r4
 8005fd8:	fb85 4504 	smull	r4, r5, r5, r4
 8005fdc:	fb80 0101 	smull	r0, r1, r0, r1
 8005fe0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005fe4:	9c05      	ldr	r4, [sp, #20]
 8005fe6:	f10b 0b08 	add.w	fp, fp, #8
 8005fea:	1ae2      	subs	r2, r4, r3
 8005fec:	9c07      	ldr	r4, [sp, #28]
 8005fee:	0050      	lsls	r0, r2, #1
 8005ff0:	4421      	add	r1, r4
 8005ff2:	0049      	lsls	r1, r1, #1
 8005ff4:	e90a 0003 	stmdb	sl, {r0, r1}
 8005ff8:	9b08      	ldr	r3, [sp, #32]
 8005ffa:	9a03      	ldr	r2, [sp, #12]
 8005ffc:	f8dc 1000 	ldr.w	r1, [ip]
 8006000:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8006004:	1b92      	subs	r2, r2, r6
 8006006:	443b      	add	r3, r7
 8006008:	fb83 6701 	smull	r6, r7, r3, r1
 800600c:	fb82 4500 	smull	r4, r5, r2, r0
 8006010:	fb81 0102 	smull	r0, r1, r1, r2
 8006014:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8006018:	980a      	ldr	r0, [sp, #40]	; 0x28
 800601a:	fb83 2302 	smull	r2, r3, r3, r2
 800601e:	440b      	add	r3, r1
 8006020:	9901      	ldr	r1, [sp, #4]
 8006022:	1b7c      	subs	r4, r7, r5
 8006024:	4401      	add	r1, r0
 8006026:	005b      	lsls	r3, r3, #1
 8006028:	0062      	lsls	r2, r4, #1
 800602a:	9101      	str	r1, [sp, #4]
 800602c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800602e:	e90e 000c 	stmdb	lr, {r2, r3}
 8006032:	9b02      	ldr	r3, [sp, #8]
 8006034:	4489      	add	r9, r1
 8006036:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006038:	3b01      	subs	r3, #1
 800603a:	f108 0808 	add.w	r8, r8, #8
 800603e:	f10a 0a08 	add.w	sl, sl, #8
 8006042:	448c      	add	ip, r1
 8006044:	f10e 0e08 	add.w	lr, lr, #8
 8006048:	9302      	str	r3, [sp, #8]
 800604a:	f47f af6a 	bne.w	8005f22 <arm_radix4_butterfly_inverse_q31+0x4e>
 800604e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	9317      	str	r3, [sp, #92]	; 0x5c
 8006054:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006056:	2b04      	cmp	r3, #4
 8006058:	f240 80ed 	bls.w	8006236 <arm_radix4_butterfly_inverse_q31+0x362>
 800605c:	931c      	str	r3, [sp, #112]	; 0x70
 800605e:	9310      	str	r3, [sp, #64]	; 0x40
 8006060:	2300      	movs	r3, #0
 8006062:	9313      	str	r3, [sp, #76]	; 0x4c
 8006064:	9316      	str	r3, [sp, #88]	; 0x58
 8006066:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006068:	9810      	ldr	r0, [sp, #64]	; 0x40
 800606a:	9315      	str	r3, [sp, #84]	; 0x54
 800606c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800606e:	ea4f 08c0 	mov.w	r8, r0, lsl #3
 8006072:	9314      	str	r3, [sp, #80]	; 0x50
 8006074:	0883      	lsrs	r3, r0, #2
 8006076:	4619      	mov	r1, r3
 8006078:	931d      	str	r3, [sp, #116]	; 0x74
 800607a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800607c:	1e4a      	subs	r2, r1, #1
 800607e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006082:	9219      	str	r2, [sp, #100]	; 0x64
 8006084:	00db      	lsls	r3, r3, #3
 8006086:	00ca      	lsls	r2, r1, #3
 8006088:	921a      	str	r2, [sp, #104]	; 0x68
 800608a:	931b      	str	r3, [sp, #108]	; 0x6c
 800608c:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8006090:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8006092:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006094:	4622      	mov	r2, r4
 8006096:	4618      	mov	r0, r3
 8006098:	00d9      	lsls	r1, r3, #3
 800609a:	440a      	add	r2, r1
 800609c:	011b      	lsls	r3, r3, #4
 800609e:	4411      	add	r1, r2
 80060a0:	58e3      	ldr	r3, [r4, r3]
 80060a2:	6849      	ldr	r1, [r1, #4]
 80060a4:	6852      	ldr	r2, [r2, #4]
 80060a6:	9304      	str	r3, [sp, #16]
 80060a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80060aa:	9106      	str	r1, [sp, #24]
 80060ac:	9208      	str	r2, [sp, #32]
 80060ae:	9914      	ldr	r1, [sp, #80]	; 0x50
 80060b0:	f854 2030 	ldr.w	r2, [r4, r0, lsl #3]
 80060b4:	18c3      	adds	r3, r0, r3
 80060b6:	9203      	str	r2, [sp, #12]
 80060b8:	9316      	str	r3, [sp, #88]	; 0x58
 80060ba:	680a      	ldr	r2, [r1, #0]
 80060bc:	684b      	ldr	r3, [r1, #4]
 80060be:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80060c0:	9f15      	ldr	r7, [sp, #84]	; 0x54
 80060c2:	9209      	str	r2, [sp, #36]	; 0x24
 80060c4:	930a      	str	r3, [sp, #40]	; 0x28
 80060c6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80060c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060ca:	eb07 0a05 	add.w	sl, r7, r5
 80060ce:	eb0a 0b05 	add.w	fp, sl, r5
 80060d2:	4293      	cmp	r3, r2
 80060d4:	eb0b 0e05 	add.w	lr, fp, r5
 80060d8:	f240 8094 	bls.w	8006204 <arm_radix4_butterfly_inverse_q31+0x330>
 80060dc:	4613      	mov	r3, r2
 80060de:	f8cd b004 	str.w	fp, [sp, #4]
 80060e2:	46d3      	mov	fp, sl
 80060e4:	46ba      	mov	sl, r7
 80060e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80060e8:	9801      	ldr	r0, [sp, #4]
 80060ea:	4413      	add	r3, r2
 80060ec:	9302      	str	r3, [sp, #8]
 80060ee:	9b02      	ldr	r3, [sp, #8]
 80060f0:	f8da c000 	ldr.w	ip, [sl]
 80060f4:	6804      	ldr	r4, [r0, #0]
 80060f6:	f8db 2000 	ldr.w	r2, [fp]
 80060fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80060fc:	f8de 3000 	ldr.w	r3, [lr]
 8006100:	eb0c 0704 	add.w	r7, ip, r4
 8006104:	441a      	add	r2, r3
 8006106:	18b9      	adds	r1, r7, r2
 8006108:	1089      	asrs	r1, r1, #2
 800610a:	6843      	ldr	r3, [r0, #4]
 800610c:	f8ca 1000 	str.w	r1, [sl]
 8006110:	f8db 5004 	ldr.w	r5, [fp, #4]
 8006114:	f8da 1004 	ldr.w	r1, [sl, #4]
 8006118:	f8de 0004 	ldr.w	r0, [lr, #4]
 800611c:	18ce      	adds	r6, r1, r3
 800611e:	4428      	add	r0, r5
 8006120:	1835      	adds	r5, r6, r0
 8006122:	10ad      	asrs	r5, r5, #2
 8006124:	f8ca 5004 	str.w	r5, [sl, #4]
 8006128:	1ac9      	subs	r1, r1, r3
 800612a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800612e:	ebc4 040c 	rsb	r4, r4, ip
 8006132:	469c      	mov	ip, r3
 8006134:	f8de 3004 	ldr.w	r3, [lr, #4]
 8006138:	f8de 5000 	ldr.w	r5, [lr]
 800613c:	ebc3 0c0c 	rsb	ip, r3, ip
 8006140:	f8db 3000 	ldr.w	r3, [fp]
 8006144:	1aba      	subs	r2, r7, r2
 8006146:	1b5b      	subs	r3, r3, r5
 8006148:	ebcc 0504 	rsb	r5, ip, r4
 800614c:	44a4      	add	ip, r4
 800614e:	18cc      	adds	r4, r1, r3
 8006150:	1acb      	subs	r3, r1, r3
 8006152:	9903      	ldr	r1, [sp, #12]
 8006154:	1a30      	subs	r0, r6, r0
 8006156:	fb85 6701 	smull	r6, r7, r5, r1
 800615a:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
 800615e:	9e08      	ldr	r6, [sp, #32]
 8006160:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006162:	fb84 8906 	smull	r8, r9, r4, r6
 8006166:	ebc9 0101 	rsb	r1, r9, r1
 800616a:	910e      	str	r1, [sp, #56]	; 0x38
 800616c:	9904      	ldr	r1, [sp, #16]
 800616e:	9f06      	ldr	r7, [sp, #24]
 8006170:	4688      	mov	r8, r1
 8006172:	fb80 6707 	smull	r6, r7, r0, r7
 8006176:	fb82 8908 	smull	r8, r9, r2, r8
 800617a:	ebc7 0609 	rsb	r6, r7, r9
 800617e:	9f06      	ldr	r7, [sp, #24]
 8006180:	960c      	str	r6, [sp, #48]	; 0x30
 8006182:	fb82 6707 	smull	r6, r7, r2, r7
 8006186:	9a03      	ldr	r2, [sp, #12]
 8006188:	fb80 0101 	smull	r0, r1, r0, r1
 800618c:	fb84 8902 	smull	r8, r9, r4, r2
 8006190:	9c08      	ldr	r4, [sp, #32]
 8006192:	187a      	adds	r2, r7, r1
 8006194:	fb85 4504 	smull	r4, r5, r5, r4
 8006198:	9909      	ldr	r1, [sp, #36]	; 0x24
 800619a:	eb05 0409 	add.w	r4, r5, r9
 800619e:	fb8c 6701 	smull	r6, r7, ip, r1
 80061a2:	940f      	str	r4, [sp, #60]	; 0x3c
 80061a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80061a6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80061a8:	fb83 0101 	smull	r0, r1, r3, r1
 80061ac:	fb83 4504 	smull	r4, r5, r3, r4
 80061b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061b2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80061b4:	4698      	mov	r8, r3
 80061b6:	fb8c 8908 	smull	r8, r9, ip, r8
 80061ba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80061bc:	1052      	asrs	r2, r2, #1
 80061be:	f8cb 2004 	str.w	r2, [fp, #4]
 80061c2:	1a7b      	subs	r3, r7, r1
 80061c4:	9a02      	ldr	r2, [sp, #8]
 80061c6:	eb09 0105 	add.w	r1, r9, r5
 80061ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80061cc:	1075      	asrs	r5, r6, #1
 80061ce:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80061d0:	f8cb 5000 	str.w	r5, [fp]
 80061d4:	9d01      	ldr	r5, [sp, #4]
 80061d6:	1040      	asrs	r0, r0, #1
 80061d8:	105b      	asrs	r3, r3, #1
 80061da:	4432      	add	r2, r6
 80061dc:	1064      	asrs	r4, r4, #1
 80061de:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80061e0:	6068      	str	r0, [r5, #4]
 80061e2:	602c      	str	r4, [r5, #0]
 80061e4:	9202      	str	r2, [sp, #8]
 80061e6:	f8ce 3000 	str.w	r3, [lr]
 80061ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80061ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061ee:	1049      	asrs	r1, r1, #1
 80061f0:	19e8      	adds	r0, r5, r7
 80061f2:	429a      	cmp	r2, r3
 80061f4:	f8ce 1004 	str.w	r1, [lr, #4]
 80061f8:	44ba      	add	sl, r7
 80061fa:	44bb      	add	fp, r7
 80061fc:	9001      	str	r0, [sp, #4]
 80061fe:	44be      	add	lr, r7
 8006200:	f63f af75 	bhi.w	80060ee <arm_radix4_butterfly_inverse_q31+0x21a>
 8006204:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006206:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8006208:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800620a:	440a      	add	r2, r1
 800620c:	9214      	str	r2, [sp, #80]	; 0x50
 800620e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006210:	3301      	adds	r3, #1
 8006212:	3208      	adds	r2, #8
 8006214:	9215      	str	r2, [sp, #84]	; 0x54
 8006216:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006218:	9313      	str	r3, [sp, #76]	; 0x4c
 800621a:	4293      	cmp	r3, r2
 800621c:	f67f af38 	bls.w	8006090 <arm_radix4_butterfly_inverse_q31+0x1bc>
 8006220:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006222:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006224:	0092      	lsls	r2, r2, #2
 8006226:	089b      	lsrs	r3, r3, #2
 8006228:	9217      	str	r2, [sp, #92]	; 0x5c
 800622a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800622c:	2b04      	cmp	r3, #4
 800622e:	931c      	str	r3, [sp, #112]	; 0x70
 8006230:	9210      	str	r2, [sp, #64]	; 0x40
 8006232:	f63f af15 	bhi.w	8006060 <arm_radix4_butterfly_inverse_q31+0x18c>
 8006236:	981e      	ldr	r0, [sp, #120]	; 0x78
 8006238:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 800623c:	3020      	adds	r0, #32
 800623e:	f850 2c20 	ldr.w	r2, [r0, #-32]
 8006242:	f850 1c18 	ldr.w	r1, [r0, #-24]
 8006246:	f850 3c14 	ldr.w	r3, [r0, #-20]
 800624a:	f850 9c1c 	ldr.w	r9, [r0, #-28]
 800624e:	f850 ac10 	ldr.w	sl, [r0, #-16]
 8006252:	f850 cc0c 	ldr.w	ip, [r0, #-12]
 8006256:	eb02 0e01 	add.w	lr, r2, r1
 800625a:	1a57      	subs	r7, r2, r1
 800625c:	1ad6      	subs	r6, r2, r3
 800625e:	441a      	add	r2, r3
 8006260:	f850 4c08 	ldr.w	r4, [r0, #-8]
 8006264:	f850 bc04 	ldr.w	fp, [r0, #-4]
 8006268:	eb09 0503 	add.w	r5, r9, r3
 800626c:	44d6      	add	lr, sl
 800626e:	4457      	add	r7, sl
 8006270:	ebca 0606 	rsb	r6, sl, r6
 8006274:	ebc3 0309 	rsb	r3, r3, r9
 8006278:	ebca 0a02 	rsb	sl, sl, r2
 800627c:	eb09 0201 	add.w	r2, r9, r1
 8006280:	ebc1 0109 	rsb	r1, r1, r9
 8006284:	4463      	add	r3, ip
 8006286:	4465      	add	r5, ip
 8006288:	ebcc 0202 	rsb	r2, ip, r2
 800628c:	ebcc 0c01 	rsb	ip, ip, r1
 8006290:	445e      	add	r6, fp
 8006292:	ebcb 0a0a 	rsb	sl, fp, sl
 8006296:	445d      	add	r5, fp
 8006298:	eb0e 0104 	add.w	r1, lr, r4
 800629c:	ebcb 0b03 	rsb	fp, fp, r3
 80062a0:	1b3f      	subs	r7, r7, r4
 80062a2:	1b12      	subs	r2, r2, r4
 80062a4:	eb0c 0304 	add.w	r3, ip, r4
 80062a8:	f1b8 0801 	subs.w	r8, r8, #1
 80062ac:	f840 1c20 	str.w	r1, [r0, #-32]
 80062b0:	f840 7c18 	str.w	r7, [r0, #-24]
 80062b4:	f840 6c10 	str.w	r6, [r0, #-16]
 80062b8:	f840 ac08 	str.w	sl, [r0, #-8]
 80062bc:	f840 5c1c 	str.w	r5, [r0, #-28]
 80062c0:	f840 bc14 	str.w	fp, [r0, #-20]
 80062c4:	f840 2c0c 	str.w	r2, [r0, #-12]
 80062c8:	f840 3c04 	str.w	r3, [r0, #-4]
 80062cc:	f100 0020 	add.w	r0, r0, #32
 80062d0:	d1b5      	bne.n	800623e <arm_radix4_butterfly_inverse_q31+0x36a>
 80062d2:	b021      	add	sp, #132	; 0x84
 80062d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080062d8 <arm_fir_interpolate_init_q31>:
 80062d8:	b570      	push	{r4, r5, r6, lr}
 80062da:	fb92 f6f1 	sdiv	r6, r2, r1
 80062de:	fb01 2416 	mls	r4, r1, r6, r2
 80062e2:	b994      	cbnz	r4, 800630a <arm_fir_interpolate_init_q31+0x32>
 80062e4:	9a05      	ldr	r2, [sp, #20]
 80062e6:	6043      	str	r3, [r0, #4]
 80062e8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80062ec:	3a01      	subs	r2, #1
 80062ee:	4432      	add	r2, r6
 80062f0:	7001      	strb	r1, [r0, #0]
 80062f2:	4605      	mov	r5, r0
 80062f4:	8046      	strh	r6, [r0, #2]
 80062f6:	0092      	lsls	r2, r2, #2
 80062f8:	9804      	ldr	r0, [sp, #16]
 80062fa:	4621      	mov	r1, r4
 80062fc:	f000 fadc 	bl	80068b8 <memset>
 8006300:	4620      	mov	r0, r4
 8006302:	9b04      	ldr	r3, [sp, #16]
 8006304:	60ab      	str	r3, [r5, #8]
 8006306:	b240      	sxtb	r0, r0
 8006308:	bd70      	pop	{r4, r5, r6, pc}
 800630a:	20fe      	movs	r0, #254	; 0xfe
 800630c:	e7fb      	b.n	8006306 <arm_fir_interpolate_init_q31+0x2e>
 800630e:	bf00      	nop

08006310 <arm_fir_decimate_q31>:
 8006310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006314:	4680      	mov	r8, r0
 8006316:	7805      	ldrb	r5, [r0, #0]
 8006318:	8840      	ldrh	r0, [r0, #2]
 800631a:	fbb3 f9f5 	udiv	r9, r3, r5
 800631e:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8006322:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006326:	f8d8 e008 	ldr.w	lr, [r8, #8]
 800632a:	b087      	sub	sp, #28
 800632c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006330:	9005      	str	r0, [sp, #20]
 8006332:	eb0e 0c8c 	add.w	ip, lr, ip, lsl #2
 8006336:	461c      	mov	r4, r3
 8006338:	9302      	str	r3, [sp, #8]
 800633a:	f1b9 0f00 	cmp.w	r9, #0
 800633e:	f000 80a0 	beq.w	8006482 <arm_fir_decimate_q31+0x172>
 8006342:	ea4f 0b90 	mov.w	fp, r0, lsr #2
 8006346:	4692      	mov	sl, r2
 8006348:	ea4f 120b 	mov.w	r2, fp, lsl #4
 800634c:	4603      	mov	r3, r0
 800634e:	9203      	str	r2, [sp, #12]
 8006350:	4610      	mov	r0, r2
 8006352:	4622      	mov	r2, r4
 8006354:	f003 0303 	and.w	r3, r3, #3
 8006358:	4402      	add	r2, r0
 800635a:	9204      	str	r2, [sp, #16]
 800635c:	9301      	str	r3, [sp, #4]
 800635e:	462b      	mov	r3, r5
 8006360:	4608      	mov	r0, r1
 8006362:	f1ac 0204 	sub.w	r2, ip, #4
 8006366:	f850 4b04 	ldr.w	r4, [r0], #4
 800636a:	3b01      	subs	r3, #1
 800636c:	f842 4f04 	str.w	r4, [r2, #4]!
 8006370:	d1f9      	bne.n	8006366 <arm_fir_decimate_q31+0x56>
 8006372:	00ad      	lsls	r5, r5, #2
 8006374:	44ac      	add	ip, r5
 8006376:	4429      	add	r1, r5
 8006378:	f1bb 0f00 	cmp.w	fp, #0
 800637c:	d04b      	beq.n	8006416 <arm_fir_decimate_q31+0x106>
 800637e:	9b02      	ldr	r3, [sp, #8]
 8006380:	2600      	movs	r6, #0
 8006382:	2700      	movs	r7, #0
 8006384:	f103 0410 	add.w	r4, r3, #16
 8006388:	465d      	mov	r5, fp
 800638a:	4632      	mov	r2, r6
 800638c:	463b      	mov	r3, r7
 800638e:	f10e 0010 	add.w	r0, lr, #16
 8006392:	9100      	str	r1, [sp, #0]
 8006394:	f854 6c10 	ldr.w	r6, [r4, #-16]
 8006398:	f850 7c10 	ldr.w	r7, [r0, #-16]
 800639c:	3d01      	subs	r5, #1
 800639e:	fbc6 2307 	smlal	r2, r3, r6, r7
 80063a2:	f850 6c0c 	ldr.w	r6, [r0, #-12]
 80063a6:	f854 7c0c 	ldr.w	r7, [r4, #-12]
 80063aa:	f100 0010 	add.w	r0, r0, #16
 80063ae:	fbc7 2306 	smlal	r2, r3, r7, r6
 80063b2:	e914 0082 	ldmdb	r4, {r1, r7}
 80063b6:	f850 6c18 	ldr.w	r6, [r0, #-24]
 80063ba:	f104 0410 	add.w	r4, r4, #16
 80063be:	fbc1 2306 	smlal	r2, r3, r1, r6
 80063c2:	f850 6c14 	ldr.w	r6, [r0, #-20]
 80063c6:	fbc7 2306 	smlal	r2, r3, r7, r6
 80063ca:	d1e3      	bne.n	8006394 <arm_fir_decimate_q31+0x84>
 80063cc:	4616      	mov	r6, r2
 80063ce:	461f      	mov	r7, r3
 80063d0:	9b03      	ldr	r3, [sp, #12]
 80063d2:	9900      	ldr	r1, [sp, #0]
 80063d4:	9c04      	ldr	r4, [sp, #16]
 80063d6:	eb0e 0503 	add.w	r5, lr, r3
 80063da:	9b01      	ldr	r3, [sp, #4]
 80063dc:	b163      	cbz	r3, 80063f8 <arm_fir_decimate_q31+0xe8>
 80063de:	4618      	mov	r0, r3
 80063e0:	4632      	mov	r2, r6
 80063e2:	463b      	mov	r3, r7
 80063e4:	f854 6b04 	ldr.w	r6, [r4], #4
 80063e8:	f855 7b04 	ldr.w	r7, [r5], #4
 80063ec:	3801      	subs	r0, #1
 80063ee:	fbc6 2307 	smlal	r2, r3, r6, r7
 80063f2:	d1f7      	bne.n	80063e4 <arm_fir_decimate_q31+0xd4>
 80063f4:	4616      	mov	r6, r2
 80063f6:	461f      	mov	r7, r3
 80063f8:	f898 0000 	ldrb.w	r0, [r8]
 80063fc:	0ff2      	lsrs	r2, r6, #31
 80063fe:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
 8006402:	f1b9 0901 	subs.w	r9, r9, #1
 8006406:	f84a 2b04 	str.w	r2, [sl], #4
 800640a:	eb0e 0e80 	add.w	lr, lr, r0, lsl #2
 800640e:	d007      	beq.n	8006420 <arm_fir_decimate_q31+0x110>
 8006410:	f898 5000 	ldrb.w	r5, [r8]
 8006414:	e7a3      	b.n	800635e <arm_fir_decimate_q31+0x4e>
 8006416:	9c02      	ldr	r4, [sp, #8]
 8006418:	4675      	mov	r5, lr
 800641a:	2600      	movs	r6, #0
 800641c:	2700      	movs	r7, #0
 800641e:	e7dc      	b.n	80063da <arm_fir_decimate_q31+0xca>
 8006420:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006424:	9b05      	ldr	r3, [sp, #20]
 8006426:	1e59      	subs	r1, r3, #1
 8006428:	088e      	lsrs	r6, r1, #2
 800642a:	d01d      	beq.n	8006468 <arm_fir_decimate_q31+0x158>
 800642c:	4630      	mov	r0, r6
 800642e:	f104 0210 	add.w	r2, r4, #16
 8006432:	f10e 0310 	add.w	r3, lr, #16
 8006436:	f853 5c10 	ldr.w	r5, [r3, #-16]
 800643a:	3801      	subs	r0, #1
 800643c:	f842 5c10 	str.w	r5, [r2, #-16]
 8006440:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 8006444:	f102 0210 	add.w	r2, r2, #16
 8006448:	f842 5c1c 	str.w	r5, [r2, #-28]
 800644c:	f853 5c08 	ldr.w	r5, [r3, #-8]
 8006450:	f103 0310 	add.w	r3, r3, #16
 8006454:	f842 5c18 	str.w	r5, [r2, #-24]
 8006458:	f853 5c14 	ldr.w	r5, [r3, #-20]
 800645c:	f842 5c14 	str.w	r5, [r2, #-20]
 8006460:	d1e9      	bne.n	8006436 <arm_fir_decimate_q31+0x126>
 8006462:	0133      	lsls	r3, r6, #4
 8006464:	441c      	add	r4, r3
 8006466:	449e      	add	lr, r3
 8006468:	f011 0303 	ands.w	r3, r1, #3
 800646c:	d006      	beq.n	800647c <arm_fir_decimate_q31+0x16c>
 800646e:	1f22      	subs	r2, r4, #4
 8006470:	f85e 1b04 	ldr.w	r1, [lr], #4
 8006474:	3b01      	subs	r3, #1
 8006476:	f842 1f04 	str.w	r1, [r2, #4]!
 800647a:	d1f9      	bne.n	8006470 <arm_fir_decimate_q31+0x160>
 800647c:	b007      	add	sp, #28
 800647e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006482:	4674      	mov	r4, lr
 8006484:	e7ce      	b.n	8006424 <arm_fir_decimate_q31+0x114>
 8006486:	bf00      	nop

08006488 <arm_fir_decimate_init_q31>:
 8006488:	b570      	push	{r4, r5, r6, lr}
 800648a:	4616      	mov	r6, r2
 800648c:	9a05      	ldr	r2, [sp, #20]
 800648e:	fbb2 f4f6 	udiv	r4, r2, r6
 8006492:	fb06 2414 	mls	r4, r6, r4, r2
 8006496:	b98c      	cbnz	r4, 80064bc <arm_fir_decimate_init_q31+0x34>
 8006498:	4605      	mov	r5, r0
 800649a:	f101 4080 	add.w	r0, r1, #1073741824	; 0x40000000
 800649e:	3801      	subs	r0, #1
 80064a0:	4402      	add	r2, r0
 80064a2:	8069      	strh	r1, [r5, #2]
 80064a4:	606b      	str	r3, [r5, #4]
 80064a6:	0092      	lsls	r2, r2, #2
 80064a8:	9804      	ldr	r0, [sp, #16]
 80064aa:	4621      	mov	r1, r4
 80064ac:	f000 fa04 	bl	80068b8 <memset>
 80064b0:	4620      	mov	r0, r4
 80064b2:	9b04      	ldr	r3, [sp, #16]
 80064b4:	702e      	strb	r6, [r5, #0]
 80064b6:	60ab      	str	r3, [r5, #8]
 80064b8:	b240      	sxtb	r0, r0
 80064ba:	bd70      	pop	{r4, r5, r6, pc}
 80064bc:	20fe      	movs	r0, #254	; 0xfe
 80064be:	e7fb      	b.n	80064b8 <arm_fir_decimate_init_q31+0x30>

080064c0 <arm_sub_q31>:
 80064c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c4:	b085      	sub	sp, #20
 80064c6:	9302      	str	r3, [sp, #8]
 80064c8:	089b      	lsrs	r3, r3, #2
 80064ca:	4683      	mov	fp, r0
 80064cc:	468a      	mov	sl, r1
 80064ce:	9201      	str	r2, [sp, #4]
 80064d0:	9303      	str	r3, [sp, #12]
 80064d2:	d063      	beq.n	800659c <arm_sub_q31+0xdc>
 80064d4:	461f      	mov	r7, r3
 80064d6:	f100 0e10 	add.w	lr, r0, #16
 80064da:	f101 0610 	add.w	r6, r1, #16
 80064de:	f102 0510 	add.w	r5, r2, #16
 80064e2:	f856 1c10 	ldr.w	r1, [r6, #-16]
 80064e6:	f85e 2c10 	ldr.w	r2, [lr, #-16]
 80064ea:	f856 4c0c 	ldr.w	r4, [r6, #-12]
 80064ee:	17d3      	asrs	r3, r2, #31
 80064f0:	1a52      	subs	r2, r2, r1
 80064f2:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
 80064f6:	f85e 0c0c 	ldr.w	r0, [lr, #-12]
 80064fa:	ea4f 7ce3 	mov.w	ip, r3, asr #31
 80064fe:	ebb3 7fe2 	cmp.w	r3, r2, asr #31
 8006502:	f08c 4c00 	eor.w	ip, ip, #2147483648	; 0x80000000
 8006506:	ea6f 0c0c 	mvn.w	ip, ip
 800650a:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800650e:	bf08      	it	eq
 8006510:	4694      	moveq	ip, r2
 8006512:	1b00      	subs	r0, r0, r4
 8006514:	eb61 71e4 	sbc.w	r1, r1, r4, asr #31
 8006518:	ea4f 78e1 	mov.w	r8, r1, asr #31
 800651c:	f088 4800 	eor.w	r8, r8, #2147483648	; 0x80000000
 8006520:	ea6f 0808 	mvn.w	r8, r8
 8006524:	f856 4c08 	ldr.w	r4, [r6, #-8]
 8006528:	f85e 2c08 	ldr.w	r2, [lr, #-8]
 800652c:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8006530:	bf18      	it	ne
 8006532:	4640      	movne	r0, r8
 8006534:	17d3      	asrs	r3, r2, #31
 8006536:	1b12      	subs	r2, r2, r4
 8006538:	eb63 73e4 	sbc.w	r3, r3, r4, asr #31
 800653c:	f85e 1c04 	ldr.w	r1, [lr, #-4]
 8006540:	17dc      	asrs	r4, r3, #31
 8006542:	f084 4400 	eor.w	r4, r4, #2147483648	; 0x80000000
 8006546:	4688      	mov	r8, r1
 8006548:	43e4      	mvns	r4, r4
 800654a:	ea4f 79e1 	mov.w	r9, r1, asr #31
 800654e:	f856 1c04 	ldr.w	r1, [r6, #-4]
 8006552:	ebb3 7fe2 	cmp.w	r3, r2, asr #31
 8006556:	bf18      	it	ne
 8006558:	4622      	movne	r2, r4
 800655a:	ebb8 0801 	subs.w	r8, r8, r1
 800655e:	eb69 79e1 	sbc.w	r9, r9, r1, asr #31
 8006562:	ea4f 73e9 	mov.w	r3, r9, asr #31
 8006566:	ebb9 7fe8 	cmp.w	r9, r8, asr #31
 800656a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800656e:	ea6f 0303 	mvn.w	r3, r3
 8006572:	bf08      	it	eq
 8006574:	4643      	moveq	r3, r8
 8006576:	3f01      	subs	r7, #1
 8006578:	f845 cc10 	str.w	ip, [r5, #-16]
 800657c:	e905 000d 	stmdb	r5, {r0, r2, r3}
 8006580:	f10e 0e10 	add.w	lr, lr, #16
 8006584:	f106 0610 	add.w	r6, r6, #16
 8006588:	f105 0510 	add.w	r5, r5, #16
 800658c:	d1a9      	bne.n	80064e2 <arm_sub_q31+0x22>
 800658e:	9b03      	ldr	r3, [sp, #12]
 8006590:	9a01      	ldr	r2, [sp, #4]
 8006592:	011b      	lsls	r3, r3, #4
 8006594:	441a      	add	r2, r3
 8006596:	449b      	add	fp, r3
 8006598:	449a      	add	sl, r3
 800659a:	9201      	str	r2, [sp, #4]
 800659c:	9b02      	ldr	r3, [sp, #8]
 800659e:	f013 0303 	ands.w	r3, r3, #3
 80065a2:	d015      	beq.n	80065d0 <arm_sub_q31+0x110>
 80065a4:	9a01      	ldr	r2, [sp, #4]
 80065a6:	3a04      	subs	r2, #4
 80065a8:	f85a 4b04 	ldr.w	r4, [sl], #4
 80065ac:	f85b 0b04 	ldr.w	r0, [fp], #4
 80065b0:	17c1      	asrs	r1, r0, #31
 80065b2:	1b00      	subs	r0, r0, r4
 80065b4:	eb61 71e4 	sbc.w	r1, r1, r4, asr #31
 80065b8:	17cc      	asrs	r4, r1, #31
 80065ba:	f084 4400 	eor.w	r4, r4, #2147483648	; 0x80000000
 80065be:	43e4      	mvns	r4, r4
 80065c0:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 80065c4:	bf18      	it	ne
 80065c6:	4620      	movne	r0, r4
 80065c8:	3b01      	subs	r3, #1
 80065ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80065ce:	d1eb      	bne.n	80065a8 <arm_sub_q31+0xe8>
 80065d0:	b005      	add	sp, #20
 80065d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d6:	bf00      	nop

080065d8 <arm_scale_q31>:
 80065d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065dc:	b089      	sub	sp, #36	; 0x24
 80065de:	3201      	adds	r2, #1
 80065e0:	9305      	str	r3, [sp, #20]
 80065e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065e4:	fa4f fc82 	sxtb.w	ip, r2
 80065e8:	089b      	lsrs	r3, r3, #2
 80065ea:	f1bc 0f00 	cmp.w	ip, #0
 80065ee:	4683      	mov	fp, r0
 80065f0:	468a      	mov	sl, r1
 80065f2:	9306      	str	r3, [sp, #24]
 80065f4:	da48      	bge.n	8006688 <arm_scale_q31+0xb0>
 80065f6:	b39b      	cbz	r3, 8006660 <arm_scale_q31+0x88>
 80065f8:	9b05      	ldr	r3, [sp, #20]
 80065fa:	f8dd e018 	ldr.w	lr, [sp, #24]
 80065fe:	f1cc 0100 	rsb	r1, ip, #0
 8006602:	f100 0210 	add.w	r2, r0, #16
 8006606:	3310      	adds	r3, #16
 8006608:	f852 6c10 	ldr.w	r6, [r2, #-16]
 800660c:	f852 5c0c 	ldr.w	r5, [r2, #-12]
 8006610:	fb86 670a 	smull	r6, r7, r6, sl
 8006614:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8006618:	f852 4c08 	ldr.w	r4, [r2, #-8]
 800661c:	fb85 890a 	smull	r8, r9, r5, sl
 8006620:	fb84 450a 	smull	r4, r5, r4, sl
 8006624:	fa47 f401 	asr.w	r4, r7, r1
 8006628:	fb80 670a 	smull	r6, r7, r0, sl
 800662c:	410d      	asrs	r5, r1
 800662e:	fa49 f601 	asr.w	r6, r9, r1
 8006632:	fa47 f001 	asr.w	r0, r7, r1
 8006636:	f1be 0e01 	subs.w	lr, lr, #1
 800663a:	f843 4c10 	str.w	r4, [r3, #-16]
 800663e:	f843 6c0c 	str.w	r6, [r3, #-12]
 8006642:	f843 5c08 	str.w	r5, [r3, #-8]
 8006646:	f843 0c04 	str.w	r0, [r3, #-4]
 800664a:	f102 0210 	add.w	r2, r2, #16
 800664e:	f103 0310 	add.w	r3, r3, #16
 8006652:	d1d9      	bne.n	8006608 <arm_scale_q31+0x30>
 8006654:	9b06      	ldr	r3, [sp, #24]
 8006656:	9a05      	ldr	r2, [sp, #20]
 8006658:	011b      	lsls	r3, r3, #4
 800665a:	441a      	add	r2, r3
 800665c:	449b      	add	fp, r3
 800665e:	9205      	str	r2, [sp, #20]
 8006660:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006662:	f013 0103 	ands.w	r1, r3, #3
 8006666:	d00c      	beq.n	8006682 <arm_scale_q31+0xaa>
 8006668:	9805      	ldr	r0, [sp, #20]
 800666a:	f1cc 0c00 	rsb	ip, ip, #0
 800666e:	f85b 2b04 	ldr.w	r2, [fp], #4
 8006672:	3901      	subs	r1, #1
 8006674:	fb82 230a 	smull	r2, r3, r2, sl
 8006678:	fa43 f30c 	asr.w	r3, r3, ip
 800667c:	f840 3b04 	str.w	r3, [r0], #4
 8006680:	d1f5      	bne.n	800666e <arm_scale_q31+0x96>
 8006682:	b009      	add	sp, #36	; 0x24
 8006684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006688:	2b00      	cmp	r3, #0
 800668a:	d060      	beq.n	800674e <arm_scale_q31+0x176>
 800668c:	9304      	str	r3, [sp, #16]
 800668e:	9b05      	ldr	r3, [sp, #20]
 8006690:	f100 0210 	add.w	r2, r0, #16
 8006694:	f103 0910 	add.w	r9, r3, #16
 8006698:	9201      	str	r2, [sp, #4]
 800669a:	9007      	str	r0, [sp, #28]
 800669c:	9b01      	ldr	r3, [sp, #4]
 800669e:	f853 6c10 	ldr.w	r6, [r3, #-16]
 80066a2:	f853 4c0c 	ldr.w	r4, [r3, #-12]
 80066a6:	fb86 670a 	smull	r6, r7, r6, sl
 80066aa:	f853 0c08 	ldr.w	r0, [r3, #-8]
 80066ae:	fb84 450a 	smull	r4, r5, r4, sl
 80066b2:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80066b6:	fb80 010a 	smull	r0, r1, r0, sl
 80066ba:	17fe      	asrs	r6, r7, #31
 80066bc:	fb83 230a 	smull	r2, r3, r3, sl
 80066c0:	f086 4e00 	eor.w	lr, r6, #2147483648	; 0x80000000
 80066c4:	ea6f 0e0e 	mvn.w	lr, lr
 80066c8:	17ec      	asrs	r4, r5, #31
 80066ca:	17c8      	asrs	r0, r1, #31
 80066cc:	f084 4400 	eor.w	r4, r4, #2147483648	; 0x80000000
 80066d0:	43e4      	mvns	r4, r4
 80066d2:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80066d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80066da:	43c0      	mvns	r0, r0
 80066dc:	17db      	asrs	r3, r3, #31
 80066de:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80066e2:	43db      	mvns	r3, r3
 80066e4:	fa07 f60c 	lsl.w	r6, r7, ip
 80066e8:	fa46 f80c 	asr.w	r8, r6, ip
 80066ec:	45b8      	cmp	r8, r7
 80066ee:	bf18      	it	ne
 80066f0:	4676      	movne	r6, lr
 80066f2:	fa05 f80c 	lsl.w	r8, r5, ip
 80066f6:	fa01 fe0c 	lsl.w	lr, r1, ip
 80066fa:	9f03      	ldr	r7, [sp, #12]
 80066fc:	fa48 fb0c 	asr.w	fp, r8, ip
 8006700:	45ab      	cmp	fp, r5
 8006702:	bf08      	it	eq
 8006704:	4644      	moveq	r4, r8
 8006706:	fa4e f50c 	asr.w	r5, lr, ip
 800670a:	428d      	cmp	r5, r1
 800670c:	bf08      	it	eq
 800670e:	4670      	moveq	r0, lr
 8006710:	fa07 f70c 	lsl.w	r7, r7, ip
 8006714:	9d03      	ldr	r5, [sp, #12]
 8006716:	fa47 f10c 	asr.w	r1, r7, ip
 800671a:	42a9      	cmp	r1, r5
 800671c:	bf08      	it	eq
 800671e:	463b      	moveq	r3, r7
 8006720:	9a01      	ldr	r2, [sp, #4]
 8006722:	e909 0009 	stmdb	r9, {r0, r3}
 8006726:	9b04      	ldr	r3, [sp, #16]
 8006728:	3210      	adds	r2, #16
 800672a:	3b01      	subs	r3, #1
 800672c:	f849 6c10 	str.w	r6, [r9, #-16]
 8006730:	f849 4c0c 	str.w	r4, [r9, #-12]
 8006734:	9201      	str	r2, [sp, #4]
 8006736:	f109 0910 	add.w	r9, r9, #16
 800673a:	9304      	str	r3, [sp, #16]
 800673c:	d1ae      	bne.n	800669c <arm_scale_q31+0xc4>
 800673e:	9b06      	ldr	r3, [sp, #24]
 8006740:	9a05      	ldr	r2, [sp, #20]
 8006742:	011b      	lsls	r3, r3, #4
 8006744:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8006748:	441a      	add	r2, r3
 800674a:	449b      	add	fp, r3
 800674c:	9205      	str	r2, [sp, #20]
 800674e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006750:	f013 0003 	ands.w	r0, r3, #3
 8006754:	d095      	beq.n	8006682 <arm_scale_q31+0xaa>
 8006756:	9905      	ldr	r1, [sp, #20]
 8006758:	f85b 4b04 	ldr.w	r4, [fp], #4
 800675c:	fb84 450a 	smull	r4, r5, r4, sl
 8006760:	17eb      	asrs	r3, r5, #31
 8006762:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006766:	43db      	mvns	r3, r3
 8006768:	fa05 f20c 	lsl.w	r2, r5, ip
 800676c:	fa42 f40c 	asr.w	r4, r2, ip
 8006770:	42ac      	cmp	r4, r5
 8006772:	bf08      	it	eq
 8006774:	4613      	moveq	r3, r2
 8006776:	3801      	subs	r0, #1
 8006778:	f841 3b04 	str.w	r3, [r1], #4
 800677c:	d1ec      	bne.n	8006758 <arm_scale_q31+0x180>
 800677e:	b009      	add	sp, #36	; 0x24
 8006780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006784 <arm_mult_q31>:
 8006784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006788:	ea5f 0b93 	movs.w	fp, r3, lsr #2
 800678c:	b083      	sub	sp, #12
 800678e:	469a      	mov	sl, r3
 8006790:	d04a      	beq.n	8006828 <arm_mult_q31+0xa4>
 8006792:	46dc      	mov	ip, fp
 8006794:	f8cd b004 	str.w	fp, [sp, #4]
 8006798:	468e      	mov	lr, r1
 800679a:	4683      	mov	fp, r0
 800679c:	f100 0510 	add.w	r5, r0, #16
 80067a0:	f101 0410 	add.w	r4, r1, #16
 80067a4:	f102 0310 	add.w	r3, r2, #16
 80067a8:	f855 0c10 	ldr.w	r0, [r5, #-16]
 80067ac:	f854 1c10 	ldr.w	r1, [r4, #-16]
 80067b0:	f855 7c0c 	ldr.w	r7, [r5, #-12]
 80067b4:	fb80 0101 	smull	r0, r1, r0, r1
 80067b8:	f301 011e 	ssat	r1, #31, r1
 80067bc:	f854 0c0c 	ldr.w	r0, [r4, #-12]
 80067c0:	f854 6c04 	ldr.w	r6, [r4, #-4]
 80067c4:	fb87 8900 	smull	r8, r9, r7, r0
 80067c8:	f309 071e 	ssat	r7, #31, r9
 80067cc:	f855 0c08 	ldr.w	r0, [r5, #-8]
 80067d0:	0049      	lsls	r1, r1, #1
 80067d2:	4680      	mov	r8, r0
 80067d4:	f854 0c08 	ldr.w	r0, [r4, #-8]
 80067d8:	f1bc 0c01 	subs.w	ip, ip, #1
 80067dc:	fb88 8900 	smull	r8, r9, r8, r0
 80067e0:	f309 001e 	ssat	r0, #31, r9
 80067e4:	ea4f 0847 	mov.w	r8, r7, lsl #1
 80067e8:	f855 7c04 	ldr.w	r7, [r5, #-4]
 80067ec:	ea4f 0040 	mov.w	r0, r0, lsl #1
 80067f0:	fb87 6706 	smull	r6, r7, r7, r6
 80067f4:	f307 061e 	ssat	r6, #31, r7
 80067f8:	ea4f 0646 	mov.w	r6, r6, lsl #1
 80067fc:	f843 1c10 	str.w	r1, [r3, #-16]
 8006800:	f843 8c0c 	str.w	r8, [r3, #-12]
 8006804:	e903 0041 	stmdb	r3, {r0, r6}
 8006808:	f105 0510 	add.w	r5, r5, #16
 800680c:	f104 0410 	add.w	r4, r4, #16
 8006810:	f103 0310 	add.w	r3, r3, #16
 8006814:	d1c8      	bne.n	80067a8 <arm_mult_q31+0x24>
 8006816:	4658      	mov	r0, fp
 8006818:	4671      	mov	r1, lr
 800681a:	f8dd b004 	ldr.w	fp, [sp, #4]
 800681e:	ea4f 1b0b 	mov.w	fp, fp, lsl #4
 8006822:	4458      	add	r0, fp
 8006824:	4459      	add	r1, fp
 8006826:	445a      	add	r2, fp
 8006828:	f01a 0a03 	ands.w	sl, sl, #3
 800682c:	d00e      	beq.n	800684c <arm_mult_q31+0xc8>
 800682e:	f850 3b04 	ldr.w	r3, [r0], #4
 8006832:	f851 4b04 	ldr.w	r4, [r1], #4
 8006836:	f1ba 0a01 	subs.w	sl, sl, #1
 800683a:	fb83 4504 	smull	r4, r5, r3, r4
 800683e:	f305 031e 	ssat	r3, #31, r5
 8006842:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006846:	f842 3b04 	str.w	r3, [r2], #4
 800684a:	d1f0      	bne.n	800682e <arm_mult_q31+0xaa>
 800684c:	b003      	add	sp, #12
 800684e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006852:	bf00      	nop

08006854 <__errno>:
 8006854:	4b01      	ldr	r3, [pc, #4]	; (800685c <__errno+0x8>)
 8006856:	6818      	ldr	r0, [r3, #0]
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	200001d4 	.word	0x200001d4

08006860 <__libc_init_array>:
 8006860:	b570      	push	{r4, r5, r6, lr}
 8006862:	2600      	movs	r6, #0
 8006864:	4d0c      	ldr	r5, [pc, #48]	; (8006898 <__libc_init_array+0x38>)
 8006866:	4c0d      	ldr	r4, [pc, #52]	; (800689c <__libc_init_array+0x3c>)
 8006868:	1b64      	subs	r4, r4, r5
 800686a:	10a4      	asrs	r4, r4, #2
 800686c:	42a6      	cmp	r6, r4
 800686e:	d109      	bne.n	8006884 <__libc_init_array+0x24>
 8006870:	f002 ff58 	bl	8009724 <_init>
 8006874:	2600      	movs	r6, #0
 8006876:	4d0a      	ldr	r5, [pc, #40]	; (80068a0 <__libc_init_array+0x40>)
 8006878:	4c0a      	ldr	r4, [pc, #40]	; (80068a4 <__libc_init_array+0x44>)
 800687a:	1b64      	subs	r4, r4, r5
 800687c:	10a4      	asrs	r4, r4, #2
 800687e:	42a6      	cmp	r6, r4
 8006880:	d105      	bne.n	800688e <__libc_init_array+0x2e>
 8006882:	bd70      	pop	{r4, r5, r6, pc}
 8006884:	f855 3b04 	ldr.w	r3, [r5], #4
 8006888:	4798      	blx	r3
 800688a:	3601      	adds	r6, #1
 800688c:	e7ee      	b.n	800686c <__libc_init_array+0xc>
 800688e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006892:	4798      	blx	r3
 8006894:	3601      	adds	r6, #1
 8006896:	e7f2      	b.n	800687e <__libc_init_array+0x1e>
 8006898:	08009c8c 	.word	0x08009c8c
 800689c:	08009c8c 	.word	0x08009c8c
 80068a0:	08009c8c 	.word	0x08009c8c
 80068a4:	08009c90 	.word	0x08009c90

080068a8 <malloc>:
 80068a8:	4b02      	ldr	r3, [pc, #8]	; (80068b4 <malloc+0xc>)
 80068aa:	4601      	mov	r1, r0
 80068ac:	6818      	ldr	r0, [r3, #0]
 80068ae:	f000 b873 	b.w	8006998 <_malloc_r>
 80068b2:	bf00      	nop
 80068b4:	200001d4 	.word	0x200001d4

080068b8 <memset>:
 80068b8:	4603      	mov	r3, r0
 80068ba:	4402      	add	r2, r0
 80068bc:	4293      	cmp	r3, r2
 80068be:	d100      	bne.n	80068c2 <memset+0xa>
 80068c0:	4770      	bx	lr
 80068c2:	f803 1b01 	strb.w	r1, [r3], #1
 80068c6:	e7f9      	b.n	80068bc <memset+0x4>

080068c8 <_free_r>:
 80068c8:	b538      	push	{r3, r4, r5, lr}
 80068ca:	4605      	mov	r5, r0
 80068cc:	2900      	cmp	r1, #0
 80068ce:	d040      	beq.n	8006952 <_free_r+0x8a>
 80068d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068d4:	1f0c      	subs	r4, r1, #4
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	bfb8      	it	lt
 80068da:	18e4      	addlt	r4, r4, r3
 80068dc:	f001 fc88 	bl	80081f0 <__malloc_lock>
 80068e0:	4a1c      	ldr	r2, [pc, #112]	; (8006954 <_free_r+0x8c>)
 80068e2:	6813      	ldr	r3, [r2, #0]
 80068e4:	b933      	cbnz	r3, 80068f4 <_free_r+0x2c>
 80068e6:	6063      	str	r3, [r4, #4]
 80068e8:	6014      	str	r4, [r2, #0]
 80068ea:	4628      	mov	r0, r5
 80068ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068f0:	f001 bc84 	b.w	80081fc <__malloc_unlock>
 80068f4:	42a3      	cmp	r3, r4
 80068f6:	d908      	bls.n	800690a <_free_r+0x42>
 80068f8:	6820      	ldr	r0, [r4, #0]
 80068fa:	1821      	adds	r1, r4, r0
 80068fc:	428b      	cmp	r3, r1
 80068fe:	bf01      	itttt	eq
 8006900:	6819      	ldreq	r1, [r3, #0]
 8006902:	685b      	ldreq	r3, [r3, #4]
 8006904:	1809      	addeq	r1, r1, r0
 8006906:	6021      	streq	r1, [r4, #0]
 8006908:	e7ed      	b.n	80068e6 <_free_r+0x1e>
 800690a:	461a      	mov	r2, r3
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	b10b      	cbz	r3, 8006914 <_free_r+0x4c>
 8006910:	42a3      	cmp	r3, r4
 8006912:	d9fa      	bls.n	800690a <_free_r+0x42>
 8006914:	6811      	ldr	r1, [r2, #0]
 8006916:	1850      	adds	r0, r2, r1
 8006918:	42a0      	cmp	r0, r4
 800691a:	d10b      	bne.n	8006934 <_free_r+0x6c>
 800691c:	6820      	ldr	r0, [r4, #0]
 800691e:	4401      	add	r1, r0
 8006920:	1850      	adds	r0, r2, r1
 8006922:	4283      	cmp	r3, r0
 8006924:	6011      	str	r1, [r2, #0]
 8006926:	d1e0      	bne.n	80068ea <_free_r+0x22>
 8006928:	6818      	ldr	r0, [r3, #0]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	4401      	add	r1, r0
 800692e:	6011      	str	r1, [r2, #0]
 8006930:	6053      	str	r3, [r2, #4]
 8006932:	e7da      	b.n	80068ea <_free_r+0x22>
 8006934:	d902      	bls.n	800693c <_free_r+0x74>
 8006936:	230c      	movs	r3, #12
 8006938:	602b      	str	r3, [r5, #0]
 800693a:	e7d6      	b.n	80068ea <_free_r+0x22>
 800693c:	6820      	ldr	r0, [r4, #0]
 800693e:	1821      	adds	r1, r4, r0
 8006940:	428b      	cmp	r3, r1
 8006942:	bf01      	itttt	eq
 8006944:	6819      	ldreq	r1, [r3, #0]
 8006946:	685b      	ldreq	r3, [r3, #4]
 8006948:	1809      	addeq	r1, r1, r0
 800694a:	6021      	streq	r1, [r4, #0]
 800694c:	6063      	str	r3, [r4, #4]
 800694e:	6054      	str	r4, [r2, #4]
 8006950:	e7cb      	b.n	80068ea <_free_r+0x22>
 8006952:	bd38      	pop	{r3, r4, r5, pc}
 8006954:	200028d0 	.word	0x200028d0

08006958 <sbrk_aligned>:
 8006958:	b570      	push	{r4, r5, r6, lr}
 800695a:	4e0e      	ldr	r6, [pc, #56]	; (8006994 <sbrk_aligned+0x3c>)
 800695c:	460c      	mov	r4, r1
 800695e:	6831      	ldr	r1, [r6, #0]
 8006960:	4605      	mov	r5, r0
 8006962:	b911      	cbnz	r1, 800696a <sbrk_aligned+0x12>
 8006964:	f000 fcec 	bl	8007340 <_sbrk_r>
 8006968:	6030      	str	r0, [r6, #0]
 800696a:	4621      	mov	r1, r4
 800696c:	4628      	mov	r0, r5
 800696e:	f000 fce7 	bl	8007340 <_sbrk_r>
 8006972:	1c43      	adds	r3, r0, #1
 8006974:	d00a      	beq.n	800698c <sbrk_aligned+0x34>
 8006976:	1cc4      	adds	r4, r0, #3
 8006978:	f024 0403 	bic.w	r4, r4, #3
 800697c:	42a0      	cmp	r0, r4
 800697e:	d007      	beq.n	8006990 <sbrk_aligned+0x38>
 8006980:	1a21      	subs	r1, r4, r0
 8006982:	4628      	mov	r0, r5
 8006984:	f000 fcdc 	bl	8007340 <_sbrk_r>
 8006988:	3001      	adds	r0, #1
 800698a:	d101      	bne.n	8006990 <sbrk_aligned+0x38>
 800698c:	f04f 34ff 	mov.w	r4, #4294967295
 8006990:	4620      	mov	r0, r4
 8006992:	bd70      	pop	{r4, r5, r6, pc}
 8006994:	200028d4 	.word	0x200028d4

08006998 <_malloc_r>:
 8006998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800699c:	1ccd      	adds	r5, r1, #3
 800699e:	f025 0503 	bic.w	r5, r5, #3
 80069a2:	3508      	adds	r5, #8
 80069a4:	2d0c      	cmp	r5, #12
 80069a6:	bf38      	it	cc
 80069a8:	250c      	movcc	r5, #12
 80069aa:	2d00      	cmp	r5, #0
 80069ac:	4607      	mov	r7, r0
 80069ae:	db01      	blt.n	80069b4 <_malloc_r+0x1c>
 80069b0:	42a9      	cmp	r1, r5
 80069b2:	d905      	bls.n	80069c0 <_malloc_r+0x28>
 80069b4:	230c      	movs	r3, #12
 80069b6:	2600      	movs	r6, #0
 80069b8:	603b      	str	r3, [r7, #0]
 80069ba:	4630      	mov	r0, r6
 80069bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069c0:	4e2e      	ldr	r6, [pc, #184]	; (8006a7c <_malloc_r+0xe4>)
 80069c2:	f001 fc15 	bl	80081f0 <__malloc_lock>
 80069c6:	6833      	ldr	r3, [r6, #0]
 80069c8:	461c      	mov	r4, r3
 80069ca:	bb34      	cbnz	r4, 8006a1a <_malloc_r+0x82>
 80069cc:	4629      	mov	r1, r5
 80069ce:	4638      	mov	r0, r7
 80069d0:	f7ff ffc2 	bl	8006958 <sbrk_aligned>
 80069d4:	1c43      	adds	r3, r0, #1
 80069d6:	4604      	mov	r4, r0
 80069d8:	d14d      	bne.n	8006a76 <_malloc_r+0xde>
 80069da:	6834      	ldr	r4, [r6, #0]
 80069dc:	4626      	mov	r6, r4
 80069de:	2e00      	cmp	r6, #0
 80069e0:	d140      	bne.n	8006a64 <_malloc_r+0xcc>
 80069e2:	6823      	ldr	r3, [r4, #0]
 80069e4:	4631      	mov	r1, r6
 80069e6:	4638      	mov	r0, r7
 80069e8:	eb04 0803 	add.w	r8, r4, r3
 80069ec:	f000 fca8 	bl	8007340 <_sbrk_r>
 80069f0:	4580      	cmp	r8, r0
 80069f2:	d13a      	bne.n	8006a6a <_malloc_r+0xd2>
 80069f4:	6821      	ldr	r1, [r4, #0]
 80069f6:	3503      	adds	r5, #3
 80069f8:	1a6d      	subs	r5, r5, r1
 80069fa:	f025 0503 	bic.w	r5, r5, #3
 80069fe:	3508      	adds	r5, #8
 8006a00:	2d0c      	cmp	r5, #12
 8006a02:	bf38      	it	cc
 8006a04:	250c      	movcc	r5, #12
 8006a06:	4638      	mov	r0, r7
 8006a08:	4629      	mov	r1, r5
 8006a0a:	f7ff ffa5 	bl	8006958 <sbrk_aligned>
 8006a0e:	3001      	adds	r0, #1
 8006a10:	d02b      	beq.n	8006a6a <_malloc_r+0xd2>
 8006a12:	6823      	ldr	r3, [r4, #0]
 8006a14:	442b      	add	r3, r5
 8006a16:	6023      	str	r3, [r4, #0]
 8006a18:	e00e      	b.n	8006a38 <_malloc_r+0xa0>
 8006a1a:	6822      	ldr	r2, [r4, #0]
 8006a1c:	1b52      	subs	r2, r2, r5
 8006a1e:	d41e      	bmi.n	8006a5e <_malloc_r+0xc6>
 8006a20:	2a0b      	cmp	r2, #11
 8006a22:	d916      	bls.n	8006a52 <_malloc_r+0xba>
 8006a24:	1961      	adds	r1, r4, r5
 8006a26:	42a3      	cmp	r3, r4
 8006a28:	6025      	str	r5, [r4, #0]
 8006a2a:	bf18      	it	ne
 8006a2c:	6059      	strne	r1, [r3, #4]
 8006a2e:	6863      	ldr	r3, [r4, #4]
 8006a30:	bf08      	it	eq
 8006a32:	6031      	streq	r1, [r6, #0]
 8006a34:	5162      	str	r2, [r4, r5]
 8006a36:	604b      	str	r3, [r1, #4]
 8006a38:	4638      	mov	r0, r7
 8006a3a:	f104 060b 	add.w	r6, r4, #11
 8006a3e:	f001 fbdd 	bl	80081fc <__malloc_unlock>
 8006a42:	f026 0607 	bic.w	r6, r6, #7
 8006a46:	1d23      	adds	r3, r4, #4
 8006a48:	1af2      	subs	r2, r6, r3
 8006a4a:	d0b6      	beq.n	80069ba <_malloc_r+0x22>
 8006a4c:	1b9b      	subs	r3, r3, r6
 8006a4e:	50a3      	str	r3, [r4, r2]
 8006a50:	e7b3      	b.n	80069ba <_malloc_r+0x22>
 8006a52:	6862      	ldr	r2, [r4, #4]
 8006a54:	42a3      	cmp	r3, r4
 8006a56:	bf0c      	ite	eq
 8006a58:	6032      	streq	r2, [r6, #0]
 8006a5a:	605a      	strne	r2, [r3, #4]
 8006a5c:	e7ec      	b.n	8006a38 <_malloc_r+0xa0>
 8006a5e:	4623      	mov	r3, r4
 8006a60:	6864      	ldr	r4, [r4, #4]
 8006a62:	e7b2      	b.n	80069ca <_malloc_r+0x32>
 8006a64:	4634      	mov	r4, r6
 8006a66:	6876      	ldr	r6, [r6, #4]
 8006a68:	e7b9      	b.n	80069de <_malloc_r+0x46>
 8006a6a:	230c      	movs	r3, #12
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	603b      	str	r3, [r7, #0]
 8006a70:	f001 fbc4 	bl	80081fc <__malloc_unlock>
 8006a74:	e7a1      	b.n	80069ba <_malloc_r+0x22>
 8006a76:	6025      	str	r5, [r4, #0]
 8006a78:	e7de      	b.n	8006a38 <_malloc_r+0xa0>
 8006a7a:	bf00      	nop
 8006a7c:	200028d0 	.word	0x200028d0

08006a80 <__cvt>:
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a86:	461f      	mov	r7, r3
 8006a88:	bfbb      	ittet	lt
 8006a8a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006a8e:	461f      	movlt	r7, r3
 8006a90:	2300      	movge	r3, #0
 8006a92:	232d      	movlt	r3, #45	; 0x2d
 8006a94:	b088      	sub	sp, #32
 8006a96:	4614      	mov	r4, r2
 8006a98:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006a9c:	7013      	strb	r3, [r2, #0]
 8006a9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006aa0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006aa4:	f023 0820 	bic.w	r8, r3, #32
 8006aa8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006aac:	d005      	beq.n	8006aba <__cvt+0x3a>
 8006aae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006ab2:	d100      	bne.n	8006ab6 <__cvt+0x36>
 8006ab4:	3501      	adds	r5, #1
 8006ab6:	2302      	movs	r3, #2
 8006ab8:	e000      	b.n	8006abc <__cvt+0x3c>
 8006aba:	2303      	movs	r3, #3
 8006abc:	aa07      	add	r2, sp, #28
 8006abe:	9204      	str	r2, [sp, #16]
 8006ac0:	aa06      	add	r2, sp, #24
 8006ac2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006ac6:	e9cd 3500 	strd	r3, r5, [sp]
 8006aca:	4622      	mov	r2, r4
 8006acc:	463b      	mov	r3, r7
 8006ace:	f000 fd6f 	bl	80075b0 <_dtoa_r>
 8006ad2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006ad6:	4606      	mov	r6, r0
 8006ad8:	d102      	bne.n	8006ae0 <__cvt+0x60>
 8006ada:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006adc:	07db      	lsls	r3, r3, #31
 8006ade:	d522      	bpl.n	8006b26 <__cvt+0xa6>
 8006ae0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ae4:	eb06 0905 	add.w	r9, r6, r5
 8006ae8:	d110      	bne.n	8006b0c <__cvt+0x8c>
 8006aea:	7833      	ldrb	r3, [r6, #0]
 8006aec:	2b30      	cmp	r3, #48	; 0x30
 8006aee:	d10a      	bne.n	8006b06 <__cvt+0x86>
 8006af0:	2200      	movs	r2, #0
 8006af2:	2300      	movs	r3, #0
 8006af4:	4620      	mov	r0, r4
 8006af6:	4639      	mov	r1, r7
 8006af8:	f7f9 ffb6 	bl	8000a68 <__aeabi_dcmpeq>
 8006afc:	b918      	cbnz	r0, 8006b06 <__cvt+0x86>
 8006afe:	f1c5 0501 	rsb	r5, r5, #1
 8006b02:	f8ca 5000 	str.w	r5, [sl]
 8006b06:	f8da 3000 	ldr.w	r3, [sl]
 8006b0a:	4499      	add	r9, r3
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	2300      	movs	r3, #0
 8006b10:	4620      	mov	r0, r4
 8006b12:	4639      	mov	r1, r7
 8006b14:	f7f9 ffa8 	bl	8000a68 <__aeabi_dcmpeq>
 8006b18:	b108      	cbz	r0, 8006b1e <__cvt+0x9e>
 8006b1a:	f8cd 901c 	str.w	r9, [sp, #28]
 8006b1e:	2230      	movs	r2, #48	; 0x30
 8006b20:	9b07      	ldr	r3, [sp, #28]
 8006b22:	454b      	cmp	r3, r9
 8006b24:	d307      	bcc.n	8006b36 <__cvt+0xb6>
 8006b26:	4630      	mov	r0, r6
 8006b28:	9b07      	ldr	r3, [sp, #28]
 8006b2a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006b2c:	1b9b      	subs	r3, r3, r6
 8006b2e:	6013      	str	r3, [r2, #0]
 8006b30:	b008      	add	sp, #32
 8006b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b36:	1c59      	adds	r1, r3, #1
 8006b38:	9107      	str	r1, [sp, #28]
 8006b3a:	701a      	strb	r2, [r3, #0]
 8006b3c:	e7f0      	b.n	8006b20 <__cvt+0xa0>

08006b3e <__exponent>:
 8006b3e:	4603      	mov	r3, r0
 8006b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b42:	2900      	cmp	r1, #0
 8006b44:	f803 2b02 	strb.w	r2, [r3], #2
 8006b48:	bfb6      	itet	lt
 8006b4a:	222d      	movlt	r2, #45	; 0x2d
 8006b4c:	222b      	movge	r2, #43	; 0x2b
 8006b4e:	4249      	neglt	r1, r1
 8006b50:	2909      	cmp	r1, #9
 8006b52:	7042      	strb	r2, [r0, #1]
 8006b54:	dd2b      	ble.n	8006bae <__exponent+0x70>
 8006b56:	f10d 0407 	add.w	r4, sp, #7
 8006b5a:	46a4      	mov	ip, r4
 8006b5c:	270a      	movs	r7, #10
 8006b5e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b62:	460a      	mov	r2, r1
 8006b64:	46a6      	mov	lr, r4
 8006b66:	fb07 1516 	mls	r5, r7, r6, r1
 8006b6a:	2a63      	cmp	r2, #99	; 0x63
 8006b6c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006b70:	4631      	mov	r1, r6
 8006b72:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b76:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b7a:	dcf0      	bgt.n	8006b5e <__exponent+0x20>
 8006b7c:	3130      	adds	r1, #48	; 0x30
 8006b7e:	f1ae 0502 	sub.w	r5, lr, #2
 8006b82:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b86:	4629      	mov	r1, r5
 8006b88:	1c44      	adds	r4, r0, #1
 8006b8a:	4561      	cmp	r1, ip
 8006b8c:	d30a      	bcc.n	8006ba4 <__exponent+0x66>
 8006b8e:	f10d 0209 	add.w	r2, sp, #9
 8006b92:	eba2 020e 	sub.w	r2, r2, lr
 8006b96:	4565      	cmp	r5, ip
 8006b98:	bf88      	it	hi
 8006b9a:	2200      	movhi	r2, #0
 8006b9c:	4413      	add	r3, r2
 8006b9e:	1a18      	subs	r0, r3, r0
 8006ba0:	b003      	add	sp, #12
 8006ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ba4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ba8:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006bac:	e7ed      	b.n	8006b8a <__exponent+0x4c>
 8006bae:	2330      	movs	r3, #48	; 0x30
 8006bb0:	3130      	adds	r1, #48	; 0x30
 8006bb2:	7083      	strb	r3, [r0, #2]
 8006bb4:	70c1      	strb	r1, [r0, #3]
 8006bb6:	1d03      	adds	r3, r0, #4
 8006bb8:	e7f1      	b.n	8006b9e <__exponent+0x60>
	...

08006bbc <_printf_float>:
 8006bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc0:	b091      	sub	sp, #68	; 0x44
 8006bc2:	460c      	mov	r4, r1
 8006bc4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006bc8:	4616      	mov	r6, r2
 8006bca:	461f      	mov	r7, r3
 8006bcc:	4605      	mov	r5, r0
 8006bce:	f001 faef 	bl	80081b0 <_localeconv_r>
 8006bd2:	6803      	ldr	r3, [r0, #0]
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	9309      	str	r3, [sp, #36]	; 0x24
 8006bd8:	f7f9 fb1a 	bl	8000210 <strlen>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	930e      	str	r3, [sp, #56]	; 0x38
 8006be0:	f8d8 3000 	ldr.w	r3, [r8]
 8006be4:	900a      	str	r0, [sp, #40]	; 0x28
 8006be6:	3307      	adds	r3, #7
 8006be8:	f023 0307 	bic.w	r3, r3, #7
 8006bec:	f103 0208 	add.w	r2, r3, #8
 8006bf0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006bf4:	f8d4 b000 	ldr.w	fp, [r4]
 8006bf8:	f8c8 2000 	str.w	r2, [r8]
 8006bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c00:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c04:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006c08:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006c0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c12:	4640      	mov	r0, r8
 8006c14:	4b9c      	ldr	r3, [pc, #624]	; (8006e88 <_printf_float+0x2cc>)
 8006c16:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c18:	f7f9 ff58 	bl	8000acc <__aeabi_dcmpun>
 8006c1c:	bb70      	cbnz	r0, 8006c7c <_printf_float+0xc0>
 8006c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c22:	4640      	mov	r0, r8
 8006c24:	4b98      	ldr	r3, [pc, #608]	; (8006e88 <_printf_float+0x2cc>)
 8006c26:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c28:	f7f9 ff32 	bl	8000a90 <__aeabi_dcmple>
 8006c2c:	bb30      	cbnz	r0, 8006c7c <_printf_float+0xc0>
 8006c2e:	2200      	movs	r2, #0
 8006c30:	2300      	movs	r3, #0
 8006c32:	4640      	mov	r0, r8
 8006c34:	4651      	mov	r1, sl
 8006c36:	f7f9 ff21 	bl	8000a7c <__aeabi_dcmplt>
 8006c3a:	b110      	cbz	r0, 8006c42 <_printf_float+0x86>
 8006c3c:	232d      	movs	r3, #45	; 0x2d
 8006c3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c42:	4b92      	ldr	r3, [pc, #584]	; (8006e8c <_printf_float+0x2d0>)
 8006c44:	4892      	ldr	r0, [pc, #584]	; (8006e90 <_printf_float+0x2d4>)
 8006c46:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006c4a:	bf94      	ite	ls
 8006c4c:	4698      	movls	r8, r3
 8006c4e:	4680      	movhi	r8, r0
 8006c50:	2303      	movs	r3, #3
 8006c52:	f04f 0a00 	mov.w	sl, #0
 8006c56:	6123      	str	r3, [r4, #16]
 8006c58:	f02b 0304 	bic.w	r3, fp, #4
 8006c5c:	6023      	str	r3, [r4, #0]
 8006c5e:	4633      	mov	r3, r6
 8006c60:	4621      	mov	r1, r4
 8006c62:	4628      	mov	r0, r5
 8006c64:	9700      	str	r7, [sp, #0]
 8006c66:	aa0f      	add	r2, sp, #60	; 0x3c
 8006c68:	f000 f9d4 	bl	8007014 <_printf_common>
 8006c6c:	3001      	adds	r0, #1
 8006c6e:	f040 8090 	bne.w	8006d92 <_printf_float+0x1d6>
 8006c72:	f04f 30ff 	mov.w	r0, #4294967295
 8006c76:	b011      	add	sp, #68	; 0x44
 8006c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c7c:	4642      	mov	r2, r8
 8006c7e:	4653      	mov	r3, sl
 8006c80:	4640      	mov	r0, r8
 8006c82:	4651      	mov	r1, sl
 8006c84:	f7f9 ff22 	bl	8000acc <__aeabi_dcmpun>
 8006c88:	b148      	cbz	r0, 8006c9e <_printf_float+0xe2>
 8006c8a:	f1ba 0f00 	cmp.w	sl, #0
 8006c8e:	bfb8      	it	lt
 8006c90:	232d      	movlt	r3, #45	; 0x2d
 8006c92:	4880      	ldr	r0, [pc, #512]	; (8006e94 <_printf_float+0x2d8>)
 8006c94:	bfb8      	it	lt
 8006c96:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c9a:	4b7f      	ldr	r3, [pc, #508]	; (8006e98 <_printf_float+0x2dc>)
 8006c9c:	e7d3      	b.n	8006c46 <_printf_float+0x8a>
 8006c9e:	6863      	ldr	r3, [r4, #4]
 8006ca0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006ca4:	1c5a      	adds	r2, r3, #1
 8006ca6:	d142      	bne.n	8006d2e <_printf_float+0x172>
 8006ca8:	2306      	movs	r3, #6
 8006caa:	6063      	str	r3, [r4, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	9206      	str	r2, [sp, #24]
 8006cb0:	aa0e      	add	r2, sp, #56	; 0x38
 8006cb2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006cb6:	aa0d      	add	r2, sp, #52	; 0x34
 8006cb8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006cbc:	9203      	str	r2, [sp, #12]
 8006cbe:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006cc2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006cc6:	6023      	str	r3, [r4, #0]
 8006cc8:	6863      	ldr	r3, [r4, #4]
 8006cca:	4642      	mov	r2, r8
 8006ccc:	9300      	str	r3, [sp, #0]
 8006cce:	4628      	mov	r0, r5
 8006cd0:	4653      	mov	r3, sl
 8006cd2:	910b      	str	r1, [sp, #44]	; 0x2c
 8006cd4:	f7ff fed4 	bl	8006a80 <__cvt>
 8006cd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006cda:	4680      	mov	r8, r0
 8006cdc:	2947      	cmp	r1, #71	; 0x47
 8006cde:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006ce0:	d108      	bne.n	8006cf4 <_printf_float+0x138>
 8006ce2:	1cc8      	adds	r0, r1, #3
 8006ce4:	db02      	blt.n	8006cec <_printf_float+0x130>
 8006ce6:	6863      	ldr	r3, [r4, #4]
 8006ce8:	4299      	cmp	r1, r3
 8006cea:	dd40      	ble.n	8006d6e <_printf_float+0x1b2>
 8006cec:	f1a9 0902 	sub.w	r9, r9, #2
 8006cf0:	fa5f f989 	uxtb.w	r9, r9
 8006cf4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006cf8:	d81f      	bhi.n	8006d3a <_printf_float+0x17e>
 8006cfa:	464a      	mov	r2, r9
 8006cfc:	3901      	subs	r1, #1
 8006cfe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d02:	910d      	str	r1, [sp, #52]	; 0x34
 8006d04:	f7ff ff1b 	bl	8006b3e <__exponent>
 8006d08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d0a:	4682      	mov	sl, r0
 8006d0c:	1813      	adds	r3, r2, r0
 8006d0e:	2a01      	cmp	r2, #1
 8006d10:	6123      	str	r3, [r4, #16]
 8006d12:	dc02      	bgt.n	8006d1a <_printf_float+0x15e>
 8006d14:	6822      	ldr	r2, [r4, #0]
 8006d16:	07d2      	lsls	r2, r2, #31
 8006d18:	d501      	bpl.n	8006d1e <_printf_float+0x162>
 8006d1a:	3301      	adds	r3, #1
 8006d1c:	6123      	str	r3, [r4, #16]
 8006d1e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d09b      	beq.n	8006c5e <_printf_float+0xa2>
 8006d26:	232d      	movs	r3, #45	; 0x2d
 8006d28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d2c:	e797      	b.n	8006c5e <_printf_float+0xa2>
 8006d2e:	2947      	cmp	r1, #71	; 0x47
 8006d30:	d1bc      	bne.n	8006cac <_printf_float+0xf0>
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d1ba      	bne.n	8006cac <_printf_float+0xf0>
 8006d36:	2301      	movs	r3, #1
 8006d38:	e7b7      	b.n	8006caa <_printf_float+0xee>
 8006d3a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006d3e:	d118      	bne.n	8006d72 <_printf_float+0x1b6>
 8006d40:	2900      	cmp	r1, #0
 8006d42:	6863      	ldr	r3, [r4, #4]
 8006d44:	dd0b      	ble.n	8006d5e <_printf_float+0x1a2>
 8006d46:	6121      	str	r1, [r4, #16]
 8006d48:	b913      	cbnz	r3, 8006d50 <_printf_float+0x194>
 8006d4a:	6822      	ldr	r2, [r4, #0]
 8006d4c:	07d0      	lsls	r0, r2, #31
 8006d4e:	d502      	bpl.n	8006d56 <_printf_float+0x19a>
 8006d50:	3301      	adds	r3, #1
 8006d52:	440b      	add	r3, r1
 8006d54:	6123      	str	r3, [r4, #16]
 8006d56:	f04f 0a00 	mov.w	sl, #0
 8006d5a:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d5c:	e7df      	b.n	8006d1e <_printf_float+0x162>
 8006d5e:	b913      	cbnz	r3, 8006d66 <_printf_float+0x1aa>
 8006d60:	6822      	ldr	r2, [r4, #0]
 8006d62:	07d2      	lsls	r2, r2, #31
 8006d64:	d501      	bpl.n	8006d6a <_printf_float+0x1ae>
 8006d66:	3302      	adds	r3, #2
 8006d68:	e7f4      	b.n	8006d54 <_printf_float+0x198>
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e7f2      	b.n	8006d54 <_printf_float+0x198>
 8006d6e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006d72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d74:	4299      	cmp	r1, r3
 8006d76:	db05      	blt.n	8006d84 <_printf_float+0x1c8>
 8006d78:	6823      	ldr	r3, [r4, #0]
 8006d7a:	6121      	str	r1, [r4, #16]
 8006d7c:	07d8      	lsls	r0, r3, #31
 8006d7e:	d5ea      	bpl.n	8006d56 <_printf_float+0x19a>
 8006d80:	1c4b      	adds	r3, r1, #1
 8006d82:	e7e7      	b.n	8006d54 <_printf_float+0x198>
 8006d84:	2900      	cmp	r1, #0
 8006d86:	bfcc      	ite	gt
 8006d88:	2201      	movgt	r2, #1
 8006d8a:	f1c1 0202 	rsble	r2, r1, #2
 8006d8e:	4413      	add	r3, r2
 8006d90:	e7e0      	b.n	8006d54 <_printf_float+0x198>
 8006d92:	6823      	ldr	r3, [r4, #0]
 8006d94:	055a      	lsls	r2, r3, #21
 8006d96:	d407      	bmi.n	8006da8 <_printf_float+0x1ec>
 8006d98:	6923      	ldr	r3, [r4, #16]
 8006d9a:	4642      	mov	r2, r8
 8006d9c:	4631      	mov	r1, r6
 8006d9e:	4628      	mov	r0, r5
 8006da0:	47b8      	blx	r7
 8006da2:	3001      	adds	r0, #1
 8006da4:	d12b      	bne.n	8006dfe <_printf_float+0x242>
 8006da6:	e764      	b.n	8006c72 <_printf_float+0xb6>
 8006da8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006dac:	f240 80dd 	bls.w	8006f6a <_printf_float+0x3ae>
 8006db0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006db4:	2200      	movs	r2, #0
 8006db6:	2300      	movs	r3, #0
 8006db8:	f7f9 fe56 	bl	8000a68 <__aeabi_dcmpeq>
 8006dbc:	2800      	cmp	r0, #0
 8006dbe:	d033      	beq.n	8006e28 <_printf_float+0x26c>
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	4631      	mov	r1, r6
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	4a35      	ldr	r2, [pc, #212]	; (8006e9c <_printf_float+0x2e0>)
 8006dc8:	47b8      	blx	r7
 8006dca:	3001      	adds	r0, #1
 8006dcc:	f43f af51 	beq.w	8006c72 <_printf_float+0xb6>
 8006dd0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	db02      	blt.n	8006dde <_printf_float+0x222>
 8006dd8:	6823      	ldr	r3, [r4, #0]
 8006dda:	07d8      	lsls	r0, r3, #31
 8006ddc:	d50f      	bpl.n	8006dfe <_printf_float+0x242>
 8006dde:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006de2:	4631      	mov	r1, r6
 8006de4:	4628      	mov	r0, r5
 8006de6:	47b8      	blx	r7
 8006de8:	3001      	adds	r0, #1
 8006dea:	f43f af42 	beq.w	8006c72 <_printf_float+0xb6>
 8006dee:	f04f 0800 	mov.w	r8, #0
 8006df2:	f104 091a 	add.w	r9, r4, #26
 8006df6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	4543      	cmp	r3, r8
 8006dfc:	dc09      	bgt.n	8006e12 <_printf_float+0x256>
 8006dfe:	6823      	ldr	r3, [r4, #0]
 8006e00:	079b      	lsls	r3, r3, #30
 8006e02:	f100 8102 	bmi.w	800700a <_printf_float+0x44e>
 8006e06:	68e0      	ldr	r0, [r4, #12]
 8006e08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e0a:	4298      	cmp	r0, r3
 8006e0c:	bfb8      	it	lt
 8006e0e:	4618      	movlt	r0, r3
 8006e10:	e731      	b.n	8006c76 <_printf_float+0xba>
 8006e12:	2301      	movs	r3, #1
 8006e14:	464a      	mov	r2, r9
 8006e16:	4631      	mov	r1, r6
 8006e18:	4628      	mov	r0, r5
 8006e1a:	47b8      	blx	r7
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	f43f af28 	beq.w	8006c72 <_printf_float+0xb6>
 8006e22:	f108 0801 	add.w	r8, r8, #1
 8006e26:	e7e6      	b.n	8006df6 <_printf_float+0x23a>
 8006e28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	dc38      	bgt.n	8006ea0 <_printf_float+0x2e4>
 8006e2e:	2301      	movs	r3, #1
 8006e30:	4631      	mov	r1, r6
 8006e32:	4628      	mov	r0, r5
 8006e34:	4a19      	ldr	r2, [pc, #100]	; (8006e9c <_printf_float+0x2e0>)
 8006e36:	47b8      	blx	r7
 8006e38:	3001      	adds	r0, #1
 8006e3a:	f43f af1a 	beq.w	8006c72 <_printf_float+0xb6>
 8006e3e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006e42:	4313      	orrs	r3, r2
 8006e44:	d102      	bne.n	8006e4c <_printf_float+0x290>
 8006e46:	6823      	ldr	r3, [r4, #0]
 8006e48:	07d9      	lsls	r1, r3, #31
 8006e4a:	d5d8      	bpl.n	8006dfe <_printf_float+0x242>
 8006e4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e50:	4631      	mov	r1, r6
 8006e52:	4628      	mov	r0, r5
 8006e54:	47b8      	blx	r7
 8006e56:	3001      	adds	r0, #1
 8006e58:	f43f af0b 	beq.w	8006c72 <_printf_float+0xb6>
 8006e5c:	f04f 0900 	mov.w	r9, #0
 8006e60:	f104 0a1a 	add.w	sl, r4, #26
 8006e64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e66:	425b      	negs	r3, r3
 8006e68:	454b      	cmp	r3, r9
 8006e6a:	dc01      	bgt.n	8006e70 <_printf_float+0x2b4>
 8006e6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e6e:	e794      	b.n	8006d9a <_printf_float+0x1de>
 8006e70:	2301      	movs	r3, #1
 8006e72:	4652      	mov	r2, sl
 8006e74:	4631      	mov	r1, r6
 8006e76:	4628      	mov	r0, r5
 8006e78:	47b8      	blx	r7
 8006e7a:	3001      	adds	r0, #1
 8006e7c:	f43f aef9 	beq.w	8006c72 <_printf_float+0xb6>
 8006e80:	f109 0901 	add.w	r9, r9, #1
 8006e84:	e7ee      	b.n	8006e64 <_printf_float+0x2a8>
 8006e86:	bf00      	nop
 8006e88:	7fefffff 	.word	0x7fefffff
 8006e8c:	080098b0 	.word	0x080098b0
 8006e90:	080098b4 	.word	0x080098b4
 8006e94:	080098bc 	.word	0x080098bc
 8006e98:	080098b8 	.word	0x080098b8
 8006e9c:	080098c0 	.word	0x080098c0
 8006ea0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ea2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	bfa8      	it	ge
 8006ea8:	461a      	movge	r2, r3
 8006eaa:	2a00      	cmp	r2, #0
 8006eac:	4691      	mov	r9, r2
 8006eae:	dc37      	bgt.n	8006f20 <_printf_float+0x364>
 8006eb0:	f04f 0b00 	mov.w	fp, #0
 8006eb4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006eb8:	f104 021a 	add.w	r2, r4, #26
 8006ebc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006ec0:	ebaa 0309 	sub.w	r3, sl, r9
 8006ec4:	455b      	cmp	r3, fp
 8006ec6:	dc33      	bgt.n	8006f30 <_printf_float+0x374>
 8006ec8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	db3b      	blt.n	8006f48 <_printf_float+0x38c>
 8006ed0:	6823      	ldr	r3, [r4, #0]
 8006ed2:	07da      	lsls	r2, r3, #31
 8006ed4:	d438      	bmi.n	8006f48 <_printf_float+0x38c>
 8006ed6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ed8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006eda:	eba3 020a 	sub.w	r2, r3, sl
 8006ede:	eba3 0901 	sub.w	r9, r3, r1
 8006ee2:	4591      	cmp	r9, r2
 8006ee4:	bfa8      	it	ge
 8006ee6:	4691      	movge	r9, r2
 8006ee8:	f1b9 0f00 	cmp.w	r9, #0
 8006eec:	dc34      	bgt.n	8006f58 <_printf_float+0x39c>
 8006eee:	f04f 0800 	mov.w	r8, #0
 8006ef2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ef6:	f104 0a1a 	add.w	sl, r4, #26
 8006efa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006efe:	1a9b      	subs	r3, r3, r2
 8006f00:	eba3 0309 	sub.w	r3, r3, r9
 8006f04:	4543      	cmp	r3, r8
 8006f06:	f77f af7a 	ble.w	8006dfe <_printf_float+0x242>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	4652      	mov	r2, sl
 8006f0e:	4631      	mov	r1, r6
 8006f10:	4628      	mov	r0, r5
 8006f12:	47b8      	blx	r7
 8006f14:	3001      	adds	r0, #1
 8006f16:	f43f aeac 	beq.w	8006c72 <_printf_float+0xb6>
 8006f1a:	f108 0801 	add.w	r8, r8, #1
 8006f1e:	e7ec      	b.n	8006efa <_printf_float+0x33e>
 8006f20:	4613      	mov	r3, r2
 8006f22:	4631      	mov	r1, r6
 8006f24:	4642      	mov	r2, r8
 8006f26:	4628      	mov	r0, r5
 8006f28:	47b8      	blx	r7
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	d1c0      	bne.n	8006eb0 <_printf_float+0x2f4>
 8006f2e:	e6a0      	b.n	8006c72 <_printf_float+0xb6>
 8006f30:	2301      	movs	r3, #1
 8006f32:	4631      	mov	r1, r6
 8006f34:	4628      	mov	r0, r5
 8006f36:	920b      	str	r2, [sp, #44]	; 0x2c
 8006f38:	47b8      	blx	r7
 8006f3a:	3001      	adds	r0, #1
 8006f3c:	f43f ae99 	beq.w	8006c72 <_printf_float+0xb6>
 8006f40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f42:	f10b 0b01 	add.w	fp, fp, #1
 8006f46:	e7b9      	b.n	8006ebc <_printf_float+0x300>
 8006f48:	4631      	mov	r1, r6
 8006f4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f4e:	4628      	mov	r0, r5
 8006f50:	47b8      	blx	r7
 8006f52:	3001      	adds	r0, #1
 8006f54:	d1bf      	bne.n	8006ed6 <_printf_float+0x31a>
 8006f56:	e68c      	b.n	8006c72 <_printf_float+0xb6>
 8006f58:	464b      	mov	r3, r9
 8006f5a:	4631      	mov	r1, r6
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	eb08 020a 	add.w	r2, r8, sl
 8006f62:	47b8      	blx	r7
 8006f64:	3001      	adds	r0, #1
 8006f66:	d1c2      	bne.n	8006eee <_printf_float+0x332>
 8006f68:	e683      	b.n	8006c72 <_printf_float+0xb6>
 8006f6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f6c:	2a01      	cmp	r2, #1
 8006f6e:	dc01      	bgt.n	8006f74 <_printf_float+0x3b8>
 8006f70:	07db      	lsls	r3, r3, #31
 8006f72:	d537      	bpl.n	8006fe4 <_printf_float+0x428>
 8006f74:	2301      	movs	r3, #1
 8006f76:	4642      	mov	r2, r8
 8006f78:	4631      	mov	r1, r6
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	47b8      	blx	r7
 8006f7e:	3001      	adds	r0, #1
 8006f80:	f43f ae77 	beq.w	8006c72 <_printf_float+0xb6>
 8006f84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f88:	4631      	mov	r1, r6
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	47b8      	blx	r7
 8006f8e:	3001      	adds	r0, #1
 8006f90:	f43f ae6f 	beq.w	8006c72 <_printf_float+0xb6>
 8006f94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f98:	2200      	movs	r2, #0
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	f7f9 fd64 	bl	8000a68 <__aeabi_dcmpeq>
 8006fa0:	b9d8      	cbnz	r0, 8006fda <_printf_float+0x41e>
 8006fa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fa4:	f108 0201 	add.w	r2, r8, #1
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	4631      	mov	r1, r6
 8006fac:	4628      	mov	r0, r5
 8006fae:	47b8      	blx	r7
 8006fb0:	3001      	adds	r0, #1
 8006fb2:	d10e      	bne.n	8006fd2 <_printf_float+0x416>
 8006fb4:	e65d      	b.n	8006c72 <_printf_float+0xb6>
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	464a      	mov	r2, r9
 8006fba:	4631      	mov	r1, r6
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	47b8      	blx	r7
 8006fc0:	3001      	adds	r0, #1
 8006fc2:	f43f ae56 	beq.w	8006c72 <_printf_float+0xb6>
 8006fc6:	f108 0801 	add.w	r8, r8, #1
 8006fca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	4543      	cmp	r3, r8
 8006fd0:	dcf1      	bgt.n	8006fb6 <_printf_float+0x3fa>
 8006fd2:	4653      	mov	r3, sl
 8006fd4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006fd8:	e6e0      	b.n	8006d9c <_printf_float+0x1e0>
 8006fda:	f04f 0800 	mov.w	r8, #0
 8006fde:	f104 091a 	add.w	r9, r4, #26
 8006fe2:	e7f2      	b.n	8006fca <_printf_float+0x40e>
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	4642      	mov	r2, r8
 8006fe8:	e7df      	b.n	8006faa <_printf_float+0x3ee>
 8006fea:	2301      	movs	r3, #1
 8006fec:	464a      	mov	r2, r9
 8006fee:	4631      	mov	r1, r6
 8006ff0:	4628      	mov	r0, r5
 8006ff2:	47b8      	blx	r7
 8006ff4:	3001      	adds	r0, #1
 8006ff6:	f43f ae3c 	beq.w	8006c72 <_printf_float+0xb6>
 8006ffa:	f108 0801 	add.w	r8, r8, #1
 8006ffe:	68e3      	ldr	r3, [r4, #12]
 8007000:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007002:	1a5b      	subs	r3, r3, r1
 8007004:	4543      	cmp	r3, r8
 8007006:	dcf0      	bgt.n	8006fea <_printf_float+0x42e>
 8007008:	e6fd      	b.n	8006e06 <_printf_float+0x24a>
 800700a:	f04f 0800 	mov.w	r8, #0
 800700e:	f104 0919 	add.w	r9, r4, #25
 8007012:	e7f4      	b.n	8006ffe <_printf_float+0x442>

08007014 <_printf_common>:
 8007014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007018:	4616      	mov	r6, r2
 800701a:	4699      	mov	r9, r3
 800701c:	688a      	ldr	r2, [r1, #8]
 800701e:	690b      	ldr	r3, [r1, #16]
 8007020:	4607      	mov	r7, r0
 8007022:	4293      	cmp	r3, r2
 8007024:	bfb8      	it	lt
 8007026:	4613      	movlt	r3, r2
 8007028:	6033      	str	r3, [r6, #0]
 800702a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800702e:	460c      	mov	r4, r1
 8007030:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007034:	b10a      	cbz	r2, 800703a <_printf_common+0x26>
 8007036:	3301      	adds	r3, #1
 8007038:	6033      	str	r3, [r6, #0]
 800703a:	6823      	ldr	r3, [r4, #0]
 800703c:	0699      	lsls	r1, r3, #26
 800703e:	bf42      	ittt	mi
 8007040:	6833      	ldrmi	r3, [r6, #0]
 8007042:	3302      	addmi	r3, #2
 8007044:	6033      	strmi	r3, [r6, #0]
 8007046:	6825      	ldr	r5, [r4, #0]
 8007048:	f015 0506 	ands.w	r5, r5, #6
 800704c:	d106      	bne.n	800705c <_printf_common+0x48>
 800704e:	f104 0a19 	add.w	sl, r4, #25
 8007052:	68e3      	ldr	r3, [r4, #12]
 8007054:	6832      	ldr	r2, [r6, #0]
 8007056:	1a9b      	subs	r3, r3, r2
 8007058:	42ab      	cmp	r3, r5
 800705a:	dc28      	bgt.n	80070ae <_printf_common+0x9a>
 800705c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007060:	1e13      	subs	r3, r2, #0
 8007062:	6822      	ldr	r2, [r4, #0]
 8007064:	bf18      	it	ne
 8007066:	2301      	movne	r3, #1
 8007068:	0692      	lsls	r2, r2, #26
 800706a:	d42d      	bmi.n	80070c8 <_printf_common+0xb4>
 800706c:	4649      	mov	r1, r9
 800706e:	4638      	mov	r0, r7
 8007070:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007074:	47c0      	blx	r8
 8007076:	3001      	adds	r0, #1
 8007078:	d020      	beq.n	80070bc <_printf_common+0xa8>
 800707a:	6823      	ldr	r3, [r4, #0]
 800707c:	68e5      	ldr	r5, [r4, #12]
 800707e:	f003 0306 	and.w	r3, r3, #6
 8007082:	2b04      	cmp	r3, #4
 8007084:	bf18      	it	ne
 8007086:	2500      	movne	r5, #0
 8007088:	6832      	ldr	r2, [r6, #0]
 800708a:	f04f 0600 	mov.w	r6, #0
 800708e:	68a3      	ldr	r3, [r4, #8]
 8007090:	bf08      	it	eq
 8007092:	1aad      	subeq	r5, r5, r2
 8007094:	6922      	ldr	r2, [r4, #16]
 8007096:	bf08      	it	eq
 8007098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800709c:	4293      	cmp	r3, r2
 800709e:	bfc4      	itt	gt
 80070a0:	1a9b      	subgt	r3, r3, r2
 80070a2:	18ed      	addgt	r5, r5, r3
 80070a4:	341a      	adds	r4, #26
 80070a6:	42b5      	cmp	r5, r6
 80070a8:	d11a      	bne.n	80070e0 <_printf_common+0xcc>
 80070aa:	2000      	movs	r0, #0
 80070ac:	e008      	b.n	80070c0 <_printf_common+0xac>
 80070ae:	2301      	movs	r3, #1
 80070b0:	4652      	mov	r2, sl
 80070b2:	4649      	mov	r1, r9
 80070b4:	4638      	mov	r0, r7
 80070b6:	47c0      	blx	r8
 80070b8:	3001      	adds	r0, #1
 80070ba:	d103      	bne.n	80070c4 <_printf_common+0xb0>
 80070bc:	f04f 30ff 	mov.w	r0, #4294967295
 80070c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070c4:	3501      	adds	r5, #1
 80070c6:	e7c4      	b.n	8007052 <_printf_common+0x3e>
 80070c8:	2030      	movs	r0, #48	; 0x30
 80070ca:	18e1      	adds	r1, r4, r3
 80070cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80070d0:	1c5a      	adds	r2, r3, #1
 80070d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80070d6:	4422      	add	r2, r4
 80070d8:	3302      	adds	r3, #2
 80070da:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070de:	e7c5      	b.n	800706c <_printf_common+0x58>
 80070e0:	2301      	movs	r3, #1
 80070e2:	4622      	mov	r2, r4
 80070e4:	4649      	mov	r1, r9
 80070e6:	4638      	mov	r0, r7
 80070e8:	47c0      	blx	r8
 80070ea:	3001      	adds	r0, #1
 80070ec:	d0e6      	beq.n	80070bc <_printf_common+0xa8>
 80070ee:	3601      	adds	r6, #1
 80070f0:	e7d9      	b.n	80070a6 <_printf_common+0x92>
	...

080070f4 <_printf_i>:
 80070f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070f8:	7e0f      	ldrb	r7, [r1, #24]
 80070fa:	4691      	mov	r9, r2
 80070fc:	2f78      	cmp	r7, #120	; 0x78
 80070fe:	4680      	mov	r8, r0
 8007100:	460c      	mov	r4, r1
 8007102:	469a      	mov	sl, r3
 8007104:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007106:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800710a:	d807      	bhi.n	800711c <_printf_i+0x28>
 800710c:	2f62      	cmp	r7, #98	; 0x62
 800710e:	d80a      	bhi.n	8007126 <_printf_i+0x32>
 8007110:	2f00      	cmp	r7, #0
 8007112:	f000 80d9 	beq.w	80072c8 <_printf_i+0x1d4>
 8007116:	2f58      	cmp	r7, #88	; 0x58
 8007118:	f000 80a4 	beq.w	8007264 <_printf_i+0x170>
 800711c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007120:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007124:	e03a      	b.n	800719c <_printf_i+0xa8>
 8007126:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800712a:	2b15      	cmp	r3, #21
 800712c:	d8f6      	bhi.n	800711c <_printf_i+0x28>
 800712e:	a101      	add	r1, pc, #4	; (adr r1, 8007134 <_printf_i+0x40>)
 8007130:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007134:	0800718d 	.word	0x0800718d
 8007138:	080071a1 	.word	0x080071a1
 800713c:	0800711d 	.word	0x0800711d
 8007140:	0800711d 	.word	0x0800711d
 8007144:	0800711d 	.word	0x0800711d
 8007148:	0800711d 	.word	0x0800711d
 800714c:	080071a1 	.word	0x080071a1
 8007150:	0800711d 	.word	0x0800711d
 8007154:	0800711d 	.word	0x0800711d
 8007158:	0800711d 	.word	0x0800711d
 800715c:	0800711d 	.word	0x0800711d
 8007160:	080072af 	.word	0x080072af
 8007164:	080071d1 	.word	0x080071d1
 8007168:	08007291 	.word	0x08007291
 800716c:	0800711d 	.word	0x0800711d
 8007170:	0800711d 	.word	0x0800711d
 8007174:	080072d1 	.word	0x080072d1
 8007178:	0800711d 	.word	0x0800711d
 800717c:	080071d1 	.word	0x080071d1
 8007180:	0800711d 	.word	0x0800711d
 8007184:	0800711d 	.word	0x0800711d
 8007188:	08007299 	.word	0x08007299
 800718c:	682b      	ldr	r3, [r5, #0]
 800718e:	1d1a      	adds	r2, r3, #4
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	602a      	str	r2, [r5, #0]
 8007194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007198:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800719c:	2301      	movs	r3, #1
 800719e:	e0a4      	b.n	80072ea <_printf_i+0x1f6>
 80071a0:	6820      	ldr	r0, [r4, #0]
 80071a2:	6829      	ldr	r1, [r5, #0]
 80071a4:	0606      	lsls	r6, r0, #24
 80071a6:	f101 0304 	add.w	r3, r1, #4
 80071aa:	d50a      	bpl.n	80071c2 <_printf_i+0xce>
 80071ac:	680e      	ldr	r6, [r1, #0]
 80071ae:	602b      	str	r3, [r5, #0]
 80071b0:	2e00      	cmp	r6, #0
 80071b2:	da03      	bge.n	80071bc <_printf_i+0xc8>
 80071b4:	232d      	movs	r3, #45	; 0x2d
 80071b6:	4276      	negs	r6, r6
 80071b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071bc:	230a      	movs	r3, #10
 80071be:	485e      	ldr	r0, [pc, #376]	; (8007338 <_printf_i+0x244>)
 80071c0:	e019      	b.n	80071f6 <_printf_i+0x102>
 80071c2:	680e      	ldr	r6, [r1, #0]
 80071c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80071c8:	602b      	str	r3, [r5, #0]
 80071ca:	bf18      	it	ne
 80071cc:	b236      	sxthne	r6, r6
 80071ce:	e7ef      	b.n	80071b0 <_printf_i+0xbc>
 80071d0:	682b      	ldr	r3, [r5, #0]
 80071d2:	6820      	ldr	r0, [r4, #0]
 80071d4:	1d19      	adds	r1, r3, #4
 80071d6:	6029      	str	r1, [r5, #0]
 80071d8:	0601      	lsls	r1, r0, #24
 80071da:	d501      	bpl.n	80071e0 <_printf_i+0xec>
 80071dc:	681e      	ldr	r6, [r3, #0]
 80071de:	e002      	b.n	80071e6 <_printf_i+0xf2>
 80071e0:	0646      	lsls	r6, r0, #25
 80071e2:	d5fb      	bpl.n	80071dc <_printf_i+0xe8>
 80071e4:	881e      	ldrh	r6, [r3, #0]
 80071e6:	2f6f      	cmp	r7, #111	; 0x6f
 80071e8:	bf0c      	ite	eq
 80071ea:	2308      	moveq	r3, #8
 80071ec:	230a      	movne	r3, #10
 80071ee:	4852      	ldr	r0, [pc, #328]	; (8007338 <_printf_i+0x244>)
 80071f0:	2100      	movs	r1, #0
 80071f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071f6:	6865      	ldr	r5, [r4, #4]
 80071f8:	2d00      	cmp	r5, #0
 80071fa:	bfa8      	it	ge
 80071fc:	6821      	ldrge	r1, [r4, #0]
 80071fe:	60a5      	str	r5, [r4, #8]
 8007200:	bfa4      	itt	ge
 8007202:	f021 0104 	bicge.w	r1, r1, #4
 8007206:	6021      	strge	r1, [r4, #0]
 8007208:	b90e      	cbnz	r6, 800720e <_printf_i+0x11a>
 800720a:	2d00      	cmp	r5, #0
 800720c:	d04d      	beq.n	80072aa <_printf_i+0x1b6>
 800720e:	4615      	mov	r5, r2
 8007210:	fbb6 f1f3 	udiv	r1, r6, r3
 8007214:	fb03 6711 	mls	r7, r3, r1, r6
 8007218:	5dc7      	ldrb	r7, [r0, r7]
 800721a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800721e:	4637      	mov	r7, r6
 8007220:	42bb      	cmp	r3, r7
 8007222:	460e      	mov	r6, r1
 8007224:	d9f4      	bls.n	8007210 <_printf_i+0x11c>
 8007226:	2b08      	cmp	r3, #8
 8007228:	d10b      	bne.n	8007242 <_printf_i+0x14e>
 800722a:	6823      	ldr	r3, [r4, #0]
 800722c:	07de      	lsls	r6, r3, #31
 800722e:	d508      	bpl.n	8007242 <_printf_i+0x14e>
 8007230:	6923      	ldr	r3, [r4, #16]
 8007232:	6861      	ldr	r1, [r4, #4]
 8007234:	4299      	cmp	r1, r3
 8007236:	bfde      	ittt	le
 8007238:	2330      	movle	r3, #48	; 0x30
 800723a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800723e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007242:	1b52      	subs	r2, r2, r5
 8007244:	6122      	str	r2, [r4, #16]
 8007246:	464b      	mov	r3, r9
 8007248:	4621      	mov	r1, r4
 800724a:	4640      	mov	r0, r8
 800724c:	f8cd a000 	str.w	sl, [sp]
 8007250:	aa03      	add	r2, sp, #12
 8007252:	f7ff fedf 	bl	8007014 <_printf_common>
 8007256:	3001      	adds	r0, #1
 8007258:	d14c      	bne.n	80072f4 <_printf_i+0x200>
 800725a:	f04f 30ff 	mov.w	r0, #4294967295
 800725e:	b004      	add	sp, #16
 8007260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007264:	4834      	ldr	r0, [pc, #208]	; (8007338 <_printf_i+0x244>)
 8007266:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800726a:	6829      	ldr	r1, [r5, #0]
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	f851 6b04 	ldr.w	r6, [r1], #4
 8007272:	6029      	str	r1, [r5, #0]
 8007274:	061d      	lsls	r5, r3, #24
 8007276:	d514      	bpl.n	80072a2 <_printf_i+0x1ae>
 8007278:	07df      	lsls	r7, r3, #31
 800727a:	bf44      	itt	mi
 800727c:	f043 0320 	orrmi.w	r3, r3, #32
 8007280:	6023      	strmi	r3, [r4, #0]
 8007282:	b91e      	cbnz	r6, 800728c <_printf_i+0x198>
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	f023 0320 	bic.w	r3, r3, #32
 800728a:	6023      	str	r3, [r4, #0]
 800728c:	2310      	movs	r3, #16
 800728e:	e7af      	b.n	80071f0 <_printf_i+0xfc>
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	f043 0320 	orr.w	r3, r3, #32
 8007296:	6023      	str	r3, [r4, #0]
 8007298:	2378      	movs	r3, #120	; 0x78
 800729a:	4828      	ldr	r0, [pc, #160]	; (800733c <_printf_i+0x248>)
 800729c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80072a0:	e7e3      	b.n	800726a <_printf_i+0x176>
 80072a2:	0659      	lsls	r1, r3, #25
 80072a4:	bf48      	it	mi
 80072a6:	b2b6      	uxthmi	r6, r6
 80072a8:	e7e6      	b.n	8007278 <_printf_i+0x184>
 80072aa:	4615      	mov	r5, r2
 80072ac:	e7bb      	b.n	8007226 <_printf_i+0x132>
 80072ae:	682b      	ldr	r3, [r5, #0]
 80072b0:	6826      	ldr	r6, [r4, #0]
 80072b2:	1d18      	adds	r0, r3, #4
 80072b4:	6961      	ldr	r1, [r4, #20]
 80072b6:	6028      	str	r0, [r5, #0]
 80072b8:	0635      	lsls	r5, r6, #24
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	d501      	bpl.n	80072c2 <_printf_i+0x1ce>
 80072be:	6019      	str	r1, [r3, #0]
 80072c0:	e002      	b.n	80072c8 <_printf_i+0x1d4>
 80072c2:	0670      	lsls	r0, r6, #25
 80072c4:	d5fb      	bpl.n	80072be <_printf_i+0x1ca>
 80072c6:	8019      	strh	r1, [r3, #0]
 80072c8:	2300      	movs	r3, #0
 80072ca:	4615      	mov	r5, r2
 80072cc:	6123      	str	r3, [r4, #16]
 80072ce:	e7ba      	b.n	8007246 <_printf_i+0x152>
 80072d0:	682b      	ldr	r3, [r5, #0]
 80072d2:	2100      	movs	r1, #0
 80072d4:	1d1a      	adds	r2, r3, #4
 80072d6:	602a      	str	r2, [r5, #0]
 80072d8:	681d      	ldr	r5, [r3, #0]
 80072da:	6862      	ldr	r2, [r4, #4]
 80072dc:	4628      	mov	r0, r5
 80072de:	f000 ff6b 	bl	80081b8 <memchr>
 80072e2:	b108      	cbz	r0, 80072e8 <_printf_i+0x1f4>
 80072e4:	1b40      	subs	r0, r0, r5
 80072e6:	6060      	str	r0, [r4, #4]
 80072e8:	6863      	ldr	r3, [r4, #4]
 80072ea:	6123      	str	r3, [r4, #16]
 80072ec:	2300      	movs	r3, #0
 80072ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072f2:	e7a8      	b.n	8007246 <_printf_i+0x152>
 80072f4:	462a      	mov	r2, r5
 80072f6:	4649      	mov	r1, r9
 80072f8:	4640      	mov	r0, r8
 80072fa:	6923      	ldr	r3, [r4, #16]
 80072fc:	47d0      	blx	sl
 80072fe:	3001      	adds	r0, #1
 8007300:	d0ab      	beq.n	800725a <_printf_i+0x166>
 8007302:	6823      	ldr	r3, [r4, #0]
 8007304:	079b      	lsls	r3, r3, #30
 8007306:	d413      	bmi.n	8007330 <_printf_i+0x23c>
 8007308:	68e0      	ldr	r0, [r4, #12]
 800730a:	9b03      	ldr	r3, [sp, #12]
 800730c:	4298      	cmp	r0, r3
 800730e:	bfb8      	it	lt
 8007310:	4618      	movlt	r0, r3
 8007312:	e7a4      	b.n	800725e <_printf_i+0x16a>
 8007314:	2301      	movs	r3, #1
 8007316:	4632      	mov	r2, r6
 8007318:	4649      	mov	r1, r9
 800731a:	4640      	mov	r0, r8
 800731c:	47d0      	blx	sl
 800731e:	3001      	adds	r0, #1
 8007320:	d09b      	beq.n	800725a <_printf_i+0x166>
 8007322:	3501      	adds	r5, #1
 8007324:	68e3      	ldr	r3, [r4, #12]
 8007326:	9903      	ldr	r1, [sp, #12]
 8007328:	1a5b      	subs	r3, r3, r1
 800732a:	42ab      	cmp	r3, r5
 800732c:	dcf2      	bgt.n	8007314 <_printf_i+0x220>
 800732e:	e7eb      	b.n	8007308 <_printf_i+0x214>
 8007330:	2500      	movs	r5, #0
 8007332:	f104 0619 	add.w	r6, r4, #25
 8007336:	e7f5      	b.n	8007324 <_printf_i+0x230>
 8007338:	080098c2 	.word	0x080098c2
 800733c:	080098d3 	.word	0x080098d3

08007340 <_sbrk_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	2300      	movs	r3, #0
 8007344:	4d05      	ldr	r5, [pc, #20]	; (800735c <_sbrk_r+0x1c>)
 8007346:	4604      	mov	r4, r0
 8007348:	4608      	mov	r0, r1
 800734a:	602b      	str	r3, [r5, #0]
 800734c:	f7fa f9a8 	bl	80016a0 <_sbrk>
 8007350:	1c43      	adds	r3, r0, #1
 8007352:	d102      	bne.n	800735a <_sbrk_r+0x1a>
 8007354:	682b      	ldr	r3, [r5, #0]
 8007356:	b103      	cbz	r3, 800735a <_sbrk_r+0x1a>
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	bd38      	pop	{r3, r4, r5, pc}
 800735c:	200028d8 	.word	0x200028d8

08007360 <sniprintf>:
 8007360:	b40c      	push	{r2, r3}
 8007362:	b530      	push	{r4, r5, lr}
 8007364:	4b17      	ldr	r3, [pc, #92]	; (80073c4 <sniprintf+0x64>)
 8007366:	1e0c      	subs	r4, r1, #0
 8007368:	681d      	ldr	r5, [r3, #0]
 800736a:	b09d      	sub	sp, #116	; 0x74
 800736c:	da08      	bge.n	8007380 <sniprintf+0x20>
 800736e:	238b      	movs	r3, #139	; 0x8b
 8007370:	f04f 30ff 	mov.w	r0, #4294967295
 8007374:	602b      	str	r3, [r5, #0]
 8007376:	b01d      	add	sp, #116	; 0x74
 8007378:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800737c:	b002      	add	sp, #8
 800737e:	4770      	bx	lr
 8007380:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007384:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007388:	bf0c      	ite	eq
 800738a:	4623      	moveq	r3, r4
 800738c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007390:	9304      	str	r3, [sp, #16]
 8007392:	9307      	str	r3, [sp, #28]
 8007394:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007398:	9002      	str	r0, [sp, #8]
 800739a:	9006      	str	r0, [sp, #24]
 800739c:	f8ad 3016 	strh.w	r3, [sp, #22]
 80073a0:	4628      	mov	r0, r5
 80073a2:	ab21      	add	r3, sp, #132	; 0x84
 80073a4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80073a6:	a902      	add	r1, sp, #8
 80073a8:	9301      	str	r3, [sp, #4]
 80073aa:	f001 fb1f 	bl	80089ec <_svfiprintf_r>
 80073ae:	1c43      	adds	r3, r0, #1
 80073b0:	bfbc      	itt	lt
 80073b2:	238b      	movlt	r3, #139	; 0x8b
 80073b4:	602b      	strlt	r3, [r5, #0]
 80073b6:	2c00      	cmp	r4, #0
 80073b8:	d0dd      	beq.n	8007376 <sniprintf+0x16>
 80073ba:	2200      	movs	r2, #0
 80073bc:	9b02      	ldr	r3, [sp, #8]
 80073be:	701a      	strb	r2, [r3, #0]
 80073c0:	e7d9      	b.n	8007376 <sniprintf+0x16>
 80073c2:	bf00      	nop
 80073c4:	200001d4 	.word	0x200001d4

080073c8 <strcat>:
 80073c8:	4602      	mov	r2, r0
 80073ca:	b510      	push	{r4, lr}
 80073cc:	7814      	ldrb	r4, [r2, #0]
 80073ce:	4613      	mov	r3, r2
 80073d0:	3201      	adds	r2, #1
 80073d2:	2c00      	cmp	r4, #0
 80073d4:	d1fa      	bne.n	80073cc <strcat+0x4>
 80073d6:	3b01      	subs	r3, #1
 80073d8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80073dc:	f803 2f01 	strb.w	r2, [r3, #1]!
 80073e0:	2a00      	cmp	r2, #0
 80073e2:	d1f9      	bne.n	80073d8 <strcat+0x10>
 80073e4:	bd10      	pop	{r4, pc}

080073e6 <_vsniprintf_r>:
 80073e6:	b530      	push	{r4, r5, lr}
 80073e8:	4614      	mov	r4, r2
 80073ea:	2c00      	cmp	r4, #0
 80073ec:	4605      	mov	r5, r0
 80073ee:	461a      	mov	r2, r3
 80073f0:	b09b      	sub	sp, #108	; 0x6c
 80073f2:	da05      	bge.n	8007400 <_vsniprintf_r+0x1a>
 80073f4:	238b      	movs	r3, #139	; 0x8b
 80073f6:	6003      	str	r3, [r0, #0]
 80073f8:	f04f 30ff 	mov.w	r0, #4294967295
 80073fc:	b01b      	add	sp, #108	; 0x6c
 80073fe:	bd30      	pop	{r4, r5, pc}
 8007400:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007404:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007408:	bf0c      	ite	eq
 800740a:	4623      	moveq	r3, r4
 800740c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007410:	9302      	str	r3, [sp, #8]
 8007412:	9305      	str	r3, [sp, #20]
 8007414:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007418:	9100      	str	r1, [sp, #0]
 800741a:	9104      	str	r1, [sp, #16]
 800741c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007420:	4669      	mov	r1, sp
 8007422:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007424:	f001 fae2 	bl	80089ec <_svfiprintf_r>
 8007428:	1c43      	adds	r3, r0, #1
 800742a:	bfbc      	itt	lt
 800742c:	238b      	movlt	r3, #139	; 0x8b
 800742e:	602b      	strlt	r3, [r5, #0]
 8007430:	2c00      	cmp	r4, #0
 8007432:	d0e3      	beq.n	80073fc <_vsniprintf_r+0x16>
 8007434:	2200      	movs	r2, #0
 8007436:	9b00      	ldr	r3, [sp, #0]
 8007438:	701a      	strb	r2, [r3, #0]
 800743a:	e7df      	b.n	80073fc <_vsniprintf_r+0x16>

0800743c <vsniprintf>:
 800743c:	b507      	push	{r0, r1, r2, lr}
 800743e:	9300      	str	r3, [sp, #0]
 8007440:	4613      	mov	r3, r2
 8007442:	460a      	mov	r2, r1
 8007444:	4601      	mov	r1, r0
 8007446:	4803      	ldr	r0, [pc, #12]	; (8007454 <vsniprintf+0x18>)
 8007448:	6800      	ldr	r0, [r0, #0]
 800744a:	f7ff ffcc 	bl	80073e6 <_vsniprintf_r>
 800744e:	b003      	add	sp, #12
 8007450:	f85d fb04 	ldr.w	pc, [sp], #4
 8007454:	200001d4 	.word	0x200001d4

08007458 <__assert_func>:
 8007458:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800745a:	4614      	mov	r4, r2
 800745c:	461a      	mov	r2, r3
 800745e:	4b09      	ldr	r3, [pc, #36]	; (8007484 <__assert_func+0x2c>)
 8007460:	4605      	mov	r5, r0
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	68d8      	ldr	r0, [r3, #12]
 8007466:	b14c      	cbz	r4, 800747c <__assert_func+0x24>
 8007468:	4b07      	ldr	r3, [pc, #28]	; (8007488 <__assert_func+0x30>)
 800746a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800746e:	9100      	str	r1, [sp, #0]
 8007470:	462b      	mov	r3, r5
 8007472:	4906      	ldr	r1, [pc, #24]	; (800748c <__assert_func+0x34>)
 8007474:	f000 fe8a 	bl	800818c <fiprintf>
 8007478:	f001 fdd0 	bl	800901c <abort>
 800747c:	4b04      	ldr	r3, [pc, #16]	; (8007490 <__assert_func+0x38>)
 800747e:	461c      	mov	r4, r3
 8007480:	e7f3      	b.n	800746a <__assert_func+0x12>
 8007482:	bf00      	nop
 8007484:	200001d4 	.word	0x200001d4
 8007488:	080098e4 	.word	0x080098e4
 800748c:	080098f1 	.word	0x080098f1
 8007490:	0800991f 	.word	0x0800991f

08007494 <quorem>:
 8007494:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007498:	6903      	ldr	r3, [r0, #16]
 800749a:	690c      	ldr	r4, [r1, #16]
 800749c:	4607      	mov	r7, r0
 800749e:	42a3      	cmp	r3, r4
 80074a0:	f2c0 8082 	blt.w	80075a8 <quorem+0x114>
 80074a4:	3c01      	subs	r4, #1
 80074a6:	f100 0514 	add.w	r5, r0, #20
 80074aa:	f101 0814 	add.w	r8, r1, #20
 80074ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074b2:	9301      	str	r3, [sp, #4]
 80074b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074bc:	3301      	adds	r3, #1
 80074be:	429a      	cmp	r2, r3
 80074c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80074c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80074c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074cc:	d331      	bcc.n	8007532 <quorem+0x9e>
 80074ce:	f04f 0e00 	mov.w	lr, #0
 80074d2:	4640      	mov	r0, r8
 80074d4:	46ac      	mov	ip, r5
 80074d6:	46f2      	mov	sl, lr
 80074d8:	f850 2b04 	ldr.w	r2, [r0], #4
 80074dc:	b293      	uxth	r3, r2
 80074de:	fb06 e303 	mla	r3, r6, r3, lr
 80074e2:	0c12      	lsrs	r2, r2, #16
 80074e4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	fb06 e202 	mla	r2, r6, r2, lr
 80074ee:	ebaa 0303 	sub.w	r3, sl, r3
 80074f2:	f8dc a000 	ldr.w	sl, [ip]
 80074f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80074fa:	fa1f fa8a 	uxth.w	sl, sl
 80074fe:	4453      	add	r3, sl
 8007500:	f8dc a000 	ldr.w	sl, [ip]
 8007504:	b292      	uxth	r2, r2
 8007506:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800750a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800750e:	b29b      	uxth	r3, r3
 8007510:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007514:	4581      	cmp	r9, r0
 8007516:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800751a:	f84c 3b04 	str.w	r3, [ip], #4
 800751e:	d2db      	bcs.n	80074d8 <quorem+0x44>
 8007520:	f855 300b 	ldr.w	r3, [r5, fp]
 8007524:	b92b      	cbnz	r3, 8007532 <quorem+0x9e>
 8007526:	9b01      	ldr	r3, [sp, #4]
 8007528:	3b04      	subs	r3, #4
 800752a:	429d      	cmp	r5, r3
 800752c:	461a      	mov	r2, r3
 800752e:	d32f      	bcc.n	8007590 <quorem+0xfc>
 8007530:	613c      	str	r4, [r7, #16]
 8007532:	4638      	mov	r0, r7
 8007534:	f001 f8e6 	bl	8008704 <__mcmp>
 8007538:	2800      	cmp	r0, #0
 800753a:	db25      	blt.n	8007588 <quorem+0xf4>
 800753c:	4628      	mov	r0, r5
 800753e:	f04f 0c00 	mov.w	ip, #0
 8007542:	3601      	adds	r6, #1
 8007544:	f858 1b04 	ldr.w	r1, [r8], #4
 8007548:	f8d0 e000 	ldr.w	lr, [r0]
 800754c:	b28b      	uxth	r3, r1
 800754e:	ebac 0303 	sub.w	r3, ip, r3
 8007552:	fa1f f28e 	uxth.w	r2, lr
 8007556:	4413      	add	r3, r2
 8007558:	0c0a      	lsrs	r2, r1, #16
 800755a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800755e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007562:	b29b      	uxth	r3, r3
 8007564:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007568:	45c1      	cmp	r9, r8
 800756a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800756e:	f840 3b04 	str.w	r3, [r0], #4
 8007572:	d2e7      	bcs.n	8007544 <quorem+0xb0>
 8007574:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007578:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800757c:	b922      	cbnz	r2, 8007588 <quorem+0xf4>
 800757e:	3b04      	subs	r3, #4
 8007580:	429d      	cmp	r5, r3
 8007582:	461a      	mov	r2, r3
 8007584:	d30a      	bcc.n	800759c <quorem+0x108>
 8007586:	613c      	str	r4, [r7, #16]
 8007588:	4630      	mov	r0, r6
 800758a:	b003      	add	sp, #12
 800758c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007590:	6812      	ldr	r2, [r2, #0]
 8007592:	3b04      	subs	r3, #4
 8007594:	2a00      	cmp	r2, #0
 8007596:	d1cb      	bne.n	8007530 <quorem+0x9c>
 8007598:	3c01      	subs	r4, #1
 800759a:	e7c6      	b.n	800752a <quorem+0x96>
 800759c:	6812      	ldr	r2, [r2, #0]
 800759e:	3b04      	subs	r3, #4
 80075a0:	2a00      	cmp	r2, #0
 80075a2:	d1f0      	bne.n	8007586 <quorem+0xf2>
 80075a4:	3c01      	subs	r4, #1
 80075a6:	e7eb      	b.n	8007580 <quorem+0xec>
 80075a8:	2000      	movs	r0, #0
 80075aa:	e7ee      	b.n	800758a <quorem+0xf6>
 80075ac:	0000      	movs	r0, r0
	...

080075b0 <_dtoa_r>:
 80075b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b4:	4616      	mov	r6, r2
 80075b6:	461f      	mov	r7, r3
 80075b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80075ba:	b099      	sub	sp, #100	; 0x64
 80075bc:	4605      	mov	r5, r0
 80075be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80075c2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80075c6:	b974      	cbnz	r4, 80075e6 <_dtoa_r+0x36>
 80075c8:	2010      	movs	r0, #16
 80075ca:	f7ff f96d 	bl	80068a8 <malloc>
 80075ce:	4602      	mov	r2, r0
 80075d0:	6268      	str	r0, [r5, #36]	; 0x24
 80075d2:	b920      	cbnz	r0, 80075de <_dtoa_r+0x2e>
 80075d4:	21ea      	movs	r1, #234	; 0xea
 80075d6:	4ba8      	ldr	r3, [pc, #672]	; (8007878 <_dtoa_r+0x2c8>)
 80075d8:	48a8      	ldr	r0, [pc, #672]	; (800787c <_dtoa_r+0x2cc>)
 80075da:	f7ff ff3d 	bl	8007458 <__assert_func>
 80075de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075e2:	6004      	str	r4, [r0, #0]
 80075e4:	60c4      	str	r4, [r0, #12]
 80075e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80075e8:	6819      	ldr	r1, [r3, #0]
 80075ea:	b151      	cbz	r1, 8007602 <_dtoa_r+0x52>
 80075ec:	685a      	ldr	r2, [r3, #4]
 80075ee:	2301      	movs	r3, #1
 80075f0:	4093      	lsls	r3, r2
 80075f2:	604a      	str	r2, [r1, #4]
 80075f4:	608b      	str	r3, [r1, #8]
 80075f6:	4628      	mov	r0, r5
 80075f8:	f000 fe46 	bl	8008288 <_Bfree>
 80075fc:	2200      	movs	r2, #0
 80075fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007600:	601a      	str	r2, [r3, #0]
 8007602:	1e3b      	subs	r3, r7, #0
 8007604:	bfaf      	iteee	ge
 8007606:	2300      	movge	r3, #0
 8007608:	2201      	movlt	r2, #1
 800760a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800760e:	9305      	strlt	r3, [sp, #20]
 8007610:	bfa8      	it	ge
 8007612:	f8c8 3000 	strge.w	r3, [r8]
 8007616:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800761a:	4b99      	ldr	r3, [pc, #612]	; (8007880 <_dtoa_r+0x2d0>)
 800761c:	bfb8      	it	lt
 800761e:	f8c8 2000 	strlt.w	r2, [r8]
 8007622:	ea33 0309 	bics.w	r3, r3, r9
 8007626:	d119      	bne.n	800765c <_dtoa_r+0xac>
 8007628:	f242 730f 	movw	r3, #9999	; 0x270f
 800762c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800762e:	6013      	str	r3, [r2, #0]
 8007630:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007634:	4333      	orrs	r3, r6
 8007636:	f000 857f 	beq.w	8008138 <_dtoa_r+0xb88>
 800763a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800763c:	b953      	cbnz	r3, 8007654 <_dtoa_r+0xa4>
 800763e:	4b91      	ldr	r3, [pc, #580]	; (8007884 <_dtoa_r+0x2d4>)
 8007640:	e022      	b.n	8007688 <_dtoa_r+0xd8>
 8007642:	4b91      	ldr	r3, [pc, #580]	; (8007888 <_dtoa_r+0x2d8>)
 8007644:	9303      	str	r3, [sp, #12]
 8007646:	3308      	adds	r3, #8
 8007648:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800764a:	6013      	str	r3, [r2, #0]
 800764c:	9803      	ldr	r0, [sp, #12]
 800764e:	b019      	add	sp, #100	; 0x64
 8007650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007654:	4b8b      	ldr	r3, [pc, #556]	; (8007884 <_dtoa_r+0x2d4>)
 8007656:	9303      	str	r3, [sp, #12]
 8007658:	3303      	adds	r3, #3
 800765a:	e7f5      	b.n	8007648 <_dtoa_r+0x98>
 800765c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007660:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007664:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007668:	2200      	movs	r2, #0
 800766a:	2300      	movs	r3, #0
 800766c:	f7f9 f9fc 	bl	8000a68 <__aeabi_dcmpeq>
 8007670:	4680      	mov	r8, r0
 8007672:	b158      	cbz	r0, 800768c <_dtoa_r+0xdc>
 8007674:	2301      	movs	r3, #1
 8007676:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007678:	6013      	str	r3, [r2, #0]
 800767a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800767c:	2b00      	cmp	r3, #0
 800767e:	f000 8558 	beq.w	8008132 <_dtoa_r+0xb82>
 8007682:	4882      	ldr	r0, [pc, #520]	; (800788c <_dtoa_r+0x2dc>)
 8007684:	6018      	str	r0, [r3, #0]
 8007686:	1e43      	subs	r3, r0, #1
 8007688:	9303      	str	r3, [sp, #12]
 800768a:	e7df      	b.n	800764c <_dtoa_r+0x9c>
 800768c:	ab16      	add	r3, sp, #88	; 0x58
 800768e:	9301      	str	r3, [sp, #4]
 8007690:	ab17      	add	r3, sp, #92	; 0x5c
 8007692:	9300      	str	r3, [sp, #0]
 8007694:	4628      	mov	r0, r5
 8007696:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800769a:	f001 f8db 	bl	8008854 <__d2b>
 800769e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80076a2:	4683      	mov	fp, r0
 80076a4:	2c00      	cmp	r4, #0
 80076a6:	d07f      	beq.n	80077a8 <_dtoa_r+0x1f8>
 80076a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ae:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80076b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80076ba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80076be:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80076c2:	2200      	movs	r2, #0
 80076c4:	4b72      	ldr	r3, [pc, #456]	; (8007890 <_dtoa_r+0x2e0>)
 80076c6:	f7f8 fdaf 	bl	8000228 <__aeabi_dsub>
 80076ca:	a365      	add	r3, pc, #404	; (adr r3, 8007860 <_dtoa_r+0x2b0>)
 80076cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d0:	f7f8 ff62 	bl	8000598 <__aeabi_dmul>
 80076d4:	a364      	add	r3, pc, #400	; (adr r3, 8007868 <_dtoa_r+0x2b8>)
 80076d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076da:	f7f8 fda7 	bl	800022c <__adddf3>
 80076de:	4606      	mov	r6, r0
 80076e0:	4620      	mov	r0, r4
 80076e2:	460f      	mov	r7, r1
 80076e4:	f7f8 feee 	bl	80004c4 <__aeabi_i2d>
 80076e8:	a361      	add	r3, pc, #388	; (adr r3, 8007870 <_dtoa_r+0x2c0>)
 80076ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ee:	f7f8 ff53 	bl	8000598 <__aeabi_dmul>
 80076f2:	4602      	mov	r2, r0
 80076f4:	460b      	mov	r3, r1
 80076f6:	4630      	mov	r0, r6
 80076f8:	4639      	mov	r1, r7
 80076fa:	f7f8 fd97 	bl	800022c <__adddf3>
 80076fe:	4606      	mov	r6, r0
 8007700:	460f      	mov	r7, r1
 8007702:	f7f9 f9f9 	bl	8000af8 <__aeabi_d2iz>
 8007706:	2200      	movs	r2, #0
 8007708:	4682      	mov	sl, r0
 800770a:	2300      	movs	r3, #0
 800770c:	4630      	mov	r0, r6
 800770e:	4639      	mov	r1, r7
 8007710:	f7f9 f9b4 	bl	8000a7c <__aeabi_dcmplt>
 8007714:	b148      	cbz	r0, 800772a <_dtoa_r+0x17a>
 8007716:	4650      	mov	r0, sl
 8007718:	f7f8 fed4 	bl	80004c4 <__aeabi_i2d>
 800771c:	4632      	mov	r2, r6
 800771e:	463b      	mov	r3, r7
 8007720:	f7f9 f9a2 	bl	8000a68 <__aeabi_dcmpeq>
 8007724:	b908      	cbnz	r0, 800772a <_dtoa_r+0x17a>
 8007726:	f10a 3aff 	add.w	sl, sl, #4294967295
 800772a:	f1ba 0f16 	cmp.w	sl, #22
 800772e:	d858      	bhi.n	80077e2 <_dtoa_r+0x232>
 8007730:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007734:	4b57      	ldr	r3, [pc, #348]	; (8007894 <_dtoa_r+0x2e4>)
 8007736:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800773a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773e:	f7f9 f99d 	bl	8000a7c <__aeabi_dcmplt>
 8007742:	2800      	cmp	r0, #0
 8007744:	d04f      	beq.n	80077e6 <_dtoa_r+0x236>
 8007746:	2300      	movs	r3, #0
 8007748:	f10a 3aff 	add.w	sl, sl, #4294967295
 800774c:	930f      	str	r3, [sp, #60]	; 0x3c
 800774e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007750:	1b1c      	subs	r4, r3, r4
 8007752:	1e63      	subs	r3, r4, #1
 8007754:	9309      	str	r3, [sp, #36]	; 0x24
 8007756:	bf49      	itett	mi
 8007758:	f1c4 0301 	rsbmi	r3, r4, #1
 800775c:	2300      	movpl	r3, #0
 800775e:	9306      	strmi	r3, [sp, #24]
 8007760:	2300      	movmi	r3, #0
 8007762:	bf54      	ite	pl
 8007764:	9306      	strpl	r3, [sp, #24]
 8007766:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007768:	f1ba 0f00 	cmp.w	sl, #0
 800776c:	db3d      	blt.n	80077ea <_dtoa_r+0x23a>
 800776e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007770:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007774:	4453      	add	r3, sl
 8007776:	9309      	str	r3, [sp, #36]	; 0x24
 8007778:	2300      	movs	r3, #0
 800777a:	930a      	str	r3, [sp, #40]	; 0x28
 800777c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800777e:	2b09      	cmp	r3, #9
 8007780:	f200 808c 	bhi.w	800789c <_dtoa_r+0x2ec>
 8007784:	2b05      	cmp	r3, #5
 8007786:	bfc4      	itt	gt
 8007788:	3b04      	subgt	r3, #4
 800778a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800778c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800778e:	bfc8      	it	gt
 8007790:	2400      	movgt	r4, #0
 8007792:	f1a3 0302 	sub.w	r3, r3, #2
 8007796:	bfd8      	it	le
 8007798:	2401      	movle	r4, #1
 800779a:	2b03      	cmp	r3, #3
 800779c:	f200 808a 	bhi.w	80078b4 <_dtoa_r+0x304>
 80077a0:	e8df f003 	tbb	[pc, r3]
 80077a4:	5b4d4f2d 	.word	0x5b4d4f2d
 80077a8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80077ac:	441c      	add	r4, r3
 80077ae:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80077b2:	2b20      	cmp	r3, #32
 80077b4:	bfc3      	ittte	gt
 80077b6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80077ba:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80077be:	fa09 f303 	lslgt.w	r3, r9, r3
 80077c2:	f1c3 0320 	rsble	r3, r3, #32
 80077c6:	bfc6      	itte	gt
 80077c8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80077cc:	4318      	orrgt	r0, r3
 80077ce:	fa06 f003 	lslle.w	r0, r6, r3
 80077d2:	f7f8 fe67 	bl	80004a4 <__aeabi_ui2d>
 80077d6:	2301      	movs	r3, #1
 80077d8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80077dc:	3c01      	subs	r4, #1
 80077de:	9313      	str	r3, [sp, #76]	; 0x4c
 80077e0:	e76f      	b.n	80076c2 <_dtoa_r+0x112>
 80077e2:	2301      	movs	r3, #1
 80077e4:	e7b2      	b.n	800774c <_dtoa_r+0x19c>
 80077e6:	900f      	str	r0, [sp, #60]	; 0x3c
 80077e8:	e7b1      	b.n	800774e <_dtoa_r+0x19e>
 80077ea:	9b06      	ldr	r3, [sp, #24]
 80077ec:	eba3 030a 	sub.w	r3, r3, sl
 80077f0:	9306      	str	r3, [sp, #24]
 80077f2:	f1ca 0300 	rsb	r3, sl, #0
 80077f6:	930a      	str	r3, [sp, #40]	; 0x28
 80077f8:	2300      	movs	r3, #0
 80077fa:	930e      	str	r3, [sp, #56]	; 0x38
 80077fc:	e7be      	b.n	800777c <_dtoa_r+0x1cc>
 80077fe:	2300      	movs	r3, #0
 8007800:	930b      	str	r3, [sp, #44]	; 0x2c
 8007802:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007804:	2b00      	cmp	r3, #0
 8007806:	dc58      	bgt.n	80078ba <_dtoa_r+0x30a>
 8007808:	f04f 0901 	mov.w	r9, #1
 800780c:	464b      	mov	r3, r9
 800780e:	f8cd 9020 	str.w	r9, [sp, #32]
 8007812:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007816:	2200      	movs	r2, #0
 8007818:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800781a:	6042      	str	r2, [r0, #4]
 800781c:	2204      	movs	r2, #4
 800781e:	f102 0614 	add.w	r6, r2, #20
 8007822:	429e      	cmp	r6, r3
 8007824:	6841      	ldr	r1, [r0, #4]
 8007826:	d94e      	bls.n	80078c6 <_dtoa_r+0x316>
 8007828:	4628      	mov	r0, r5
 800782a:	f000 fced 	bl	8008208 <_Balloc>
 800782e:	9003      	str	r0, [sp, #12]
 8007830:	2800      	cmp	r0, #0
 8007832:	d14c      	bne.n	80078ce <_dtoa_r+0x31e>
 8007834:	4602      	mov	r2, r0
 8007836:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800783a:	4b17      	ldr	r3, [pc, #92]	; (8007898 <_dtoa_r+0x2e8>)
 800783c:	e6cc      	b.n	80075d8 <_dtoa_r+0x28>
 800783e:	2301      	movs	r3, #1
 8007840:	e7de      	b.n	8007800 <_dtoa_r+0x250>
 8007842:	2300      	movs	r3, #0
 8007844:	930b      	str	r3, [sp, #44]	; 0x2c
 8007846:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007848:	eb0a 0903 	add.w	r9, sl, r3
 800784c:	f109 0301 	add.w	r3, r9, #1
 8007850:	2b01      	cmp	r3, #1
 8007852:	9308      	str	r3, [sp, #32]
 8007854:	bfb8      	it	lt
 8007856:	2301      	movlt	r3, #1
 8007858:	e7dd      	b.n	8007816 <_dtoa_r+0x266>
 800785a:	2301      	movs	r3, #1
 800785c:	e7f2      	b.n	8007844 <_dtoa_r+0x294>
 800785e:	bf00      	nop
 8007860:	636f4361 	.word	0x636f4361
 8007864:	3fd287a7 	.word	0x3fd287a7
 8007868:	8b60c8b3 	.word	0x8b60c8b3
 800786c:	3fc68a28 	.word	0x3fc68a28
 8007870:	509f79fb 	.word	0x509f79fb
 8007874:	3fd34413 	.word	0x3fd34413
 8007878:	0800992d 	.word	0x0800992d
 800787c:	08009944 	.word	0x08009944
 8007880:	7ff00000 	.word	0x7ff00000
 8007884:	08009929 	.word	0x08009929
 8007888:	08009920 	.word	0x08009920
 800788c:	080098c1 	.word	0x080098c1
 8007890:	3ff80000 	.word	0x3ff80000
 8007894:	08009a38 	.word	0x08009a38
 8007898:	0800999f 	.word	0x0800999f
 800789c:	2401      	movs	r4, #1
 800789e:	2300      	movs	r3, #0
 80078a0:	940b      	str	r4, [sp, #44]	; 0x2c
 80078a2:	9322      	str	r3, [sp, #136]	; 0x88
 80078a4:	f04f 39ff 	mov.w	r9, #4294967295
 80078a8:	2200      	movs	r2, #0
 80078aa:	2312      	movs	r3, #18
 80078ac:	f8cd 9020 	str.w	r9, [sp, #32]
 80078b0:	9223      	str	r2, [sp, #140]	; 0x8c
 80078b2:	e7b0      	b.n	8007816 <_dtoa_r+0x266>
 80078b4:	2301      	movs	r3, #1
 80078b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80078b8:	e7f4      	b.n	80078a4 <_dtoa_r+0x2f4>
 80078ba:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80078be:	464b      	mov	r3, r9
 80078c0:	f8cd 9020 	str.w	r9, [sp, #32]
 80078c4:	e7a7      	b.n	8007816 <_dtoa_r+0x266>
 80078c6:	3101      	adds	r1, #1
 80078c8:	6041      	str	r1, [r0, #4]
 80078ca:	0052      	lsls	r2, r2, #1
 80078cc:	e7a7      	b.n	800781e <_dtoa_r+0x26e>
 80078ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80078d0:	9a03      	ldr	r2, [sp, #12]
 80078d2:	601a      	str	r2, [r3, #0]
 80078d4:	9b08      	ldr	r3, [sp, #32]
 80078d6:	2b0e      	cmp	r3, #14
 80078d8:	f200 80a8 	bhi.w	8007a2c <_dtoa_r+0x47c>
 80078dc:	2c00      	cmp	r4, #0
 80078de:	f000 80a5 	beq.w	8007a2c <_dtoa_r+0x47c>
 80078e2:	f1ba 0f00 	cmp.w	sl, #0
 80078e6:	dd34      	ble.n	8007952 <_dtoa_r+0x3a2>
 80078e8:	4a9a      	ldr	r2, [pc, #616]	; (8007b54 <_dtoa_r+0x5a4>)
 80078ea:	f00a 030f 	and.w	r3, sl, #15
 80078ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80078f2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80078f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80078fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80078fe:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007902:	d016      	beq.n	8007932 <_dtoa_r+0x382>
 8007904:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007908:	4b93      	ldr	r3, [pc, #588]	; (8007b58 <_dtoa_r+0x5a8>)
 800790a:	2703      	movs	r7, #3
 800790c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007910:	f7f8 ff6c 	bl	80007ec <__aeabi_ddiv>
 8007914:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007918:	f004 040f 	and.w	r4, r4, #15
 800791c:	4e8e      	ldr	r6, [pc, #568]	; (8007b58 <_dtoa_r+0x5a8>)
 800791e:	b954      	cbnz	r4, 8007936 <_dtoa_r+0x386>
 8007920:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007924:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007928:	f7f8 ff60 	bl	80007ec <__aeabi_ddiv>
 800792c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007930:	e029      	b.n	8007986 <_dtoa_r+0x3d6>
 8007932:	2702      	movs	r7, #2
 8007934:	e7f2      	b.n	800791c <_dtoa_r+0x36c>
 8007936:	07e1      	lsls	r1, r4, #31
 8007938:	d508      	bpl.n	800794c <_dtoa_r+0x39c>
 800793a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800793e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007942:	f7f8 fe29 	bl	8000598 <__aeabi_dmul>
 8007946:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800794a:	3701      	adds	r7, #1
 800794c:	1064      	asrs	r4, r4, #1
 800794e:	3608      	adds	r6, #8
 8007950:	e7e5      	b.n	800791e <_dtoa_r+0x36e>
 8007952:	f000 80a5 	beq.w	8007aa0 <_dtoa_r+0x4f0>
 8007956:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800795a:	f1ca 0400 	rsb	r4, sl, #0
 800795e:	4b7d      	ldr	r3, [pc, #500]	; (8007b54 <_dtoa_r+0x5a4>)
 8007960:	f004 020f 	and.w	r2, r4, #15
 8007964:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796c:	f7f8 fe14 	bl	8000598 <__aeabi_dmul>
 8007970:	2702      	movs	r7, #2
 8007972:	2300      	movs	r3, #0
 8007974:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007978:	4e77      	ldr	r6, [pc, #476]	; (8007b58 <_dtoa_r+0x5a8>)
 800797a:	1124      	asrs	r4, r4, #4
 800797c:	2c00      	cmp	r4, #0
 800797e:	f040 8084 	bne.w	8007a8a <_dtoa_r+0x4da>
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1d2      	bne.n	800792c <_dtoa_r+0x37c>
 8007986:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 808b 	beq.w	8007aa4 <_dtoa_r+0x4f4>
 800798e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007992:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007996:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800799a:	2200      	movs	r2, #0
 800799c:	4b6f      	ldr	r3, [pc, #444]	; (8007b5c <_dtoa_r+0x5ac>)
 800799e:	f7f9 f86d 	bl	8000a7c <__aeabi_dcmplt>
 80079a2:	2800      	cmp	r0, #0
 80079a4:	d07e      	beq.n	8007aa4 <_dtoa_r+0x4f4>
 80079a6:	9b08      	ldr	r3, [sp, #32]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d07b      	beq.n	8007aa4 <_dtoa_r+0x4f4>
 80079ac:	f1b9 0f00 	cmp.w	r9, #0
 80079b0:	dd38      	ble.n	8007a24 <_dtoa_r+0x474>
 80079b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80079b6:	2200      	movs	r2, #0
 80079b8:	4b69      	ldr	r3, [pc, #420]	; (8007b60 <_dtoa_r+0x5b0>)
 80079ba:	f7f8 fded 	bl	8000598 <__aeabi_dmul>
 80079be:	464c      	mov	r4, r9
 80079c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079c4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80079c8:	3701      	adds	r7, #1
 80079ca:	4638      	mov	r0, r7
 80079cc:	f7f8 fd7a 	bl	80004c4 <__aeabi_i2d>
 80079d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079d4:	f7f8 fde0 	bl	8000598 <__aeabi_dmul>
 80079d8:	2200      	movs	r2, #0
 80079da:	4b62      	ldr	r3, [pc, #392]	; (8007b64 <_dtoa_r+0x5b4>)
 80079dc:	f7f8 fc26 	bl	800022c <__adddf3>
 80079e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80079e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80079e8:	9611      	str	r6, [sp, #68]	; 0x44
 80079ea:	2c00      	cmp	r4, #0
 80079ec:	d15d      	bne.n	8007aaa <_dtoa_r+0x4fa>
 80079ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079f2:	2200      	movs	r2, #0
 80079f4:	4b5c      	ldr	r3, [pc, #368]	; (8007b68 <_dtoa_r+0x5b8>)
 80079f6:	f7f8 fc17 	bl	8000228 <__aeabi_dsub>
 80079fa:	4602      	mov	r2, r0
 80079fc:	460b      	mov	r3, r1
 80079fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a02:	4633      	mov	r3, r6
 8007a04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a06:	f7f9 f857 	bl	8000ab8 <__aeabi_dcmpgt>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	f040 829c 	bne.w	8007f48 <_dtoa_r+0x998>
 8007a10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a16:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007a1a:	f7f9 f82f 	bl	8000a7c <__aeabi_dcmplt>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	f040 8290 	bne.w	8007f44 <_dtoa_r+0x994>
 8007a24:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007a28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	f2c0 8152 	blt.w	8007cd8 <_dtoa_r+0x728>
 8007a34:	f1ba 0f0e 	cmp.w	sl, #14
 8007a38:	f300 814e 	bgt.w	8007cd8 <_dtoa_r+0x728>
 8007a3c:	4b45      	ldr	r3, [pc, #276]	; (8007b54 <_dtoa_r+0x5a4>)
 8007a3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a42:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007a46:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007a4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f280 80db 	bge.w	8007c08 <_dtoa_r+0x658>
 8007a52:	9b08      	ldr	r3, [sp, #32]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f300 80d7 	bgt.w	8007c08 <_dtoa_r+0x658>
 8007a5a:	f040 8272 	bne.w	8007f42 <_dtoa_r+0x992>
 8007a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a62:	2200      	movs	r2, #0
 8007a64:	4b40      	ldr	r3, [pc, #256]	; (8007b68 <_dtoa_r+0x5b8>)
 8007a66:	f7f8 fd97 	bl	8000598 <__aeabi_dmul>
 8007a6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a6e:	f7f9 f819 	bl	8000aa4 <__aeabi_dcmpge>
 8007a72:	9c08      	ldr	r4, [sp, #32]
 8007a74:	4626      	mov	r6, r4
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f040 8248 	bne.w	8007f0c <_dtoa_r+0x95c>
 8007a7c:	2331      	movs	r3, #49	; 0x31
 8007a7e:	9f03      	ldr	r7, [sp, #12]
 8007a80:	f10a 0a01 	add.w	sl, sl, #1
 8007a84:	f807 3b01 	strb.w	r3, [r7], #1
 8007a88:	e244      	b.n	8007f14 <_dtoa_r+0x964>
 8007a8a:	07e2      	lsls	r2, r4, #31
 8007a8c:	d505      	bpl.n	8007a9a <_dtoa_r+0x4ea>
 8007a8e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007a92:	f7f8 fd81 	bl	8000598 <__aeabi_dmul>
 8007a96:	2301      	movs	r3, #1
 8007a98:	3701      	adds	r7, #1
 8007a9a:	1064      	asrs	r4, r4, #1
 8007a9c:	3608      	adds	r6, #8
 8007a9e:	e76d      	b.n	800797c <_dtoa_r+0x3cc>
 8007aa0:	2702      	movs	r7, #2
 8007aa2:	e770      	b.n	8007986 <_dtoa_r+0x3d6>
 8007aa4:	46d0      	mov	r8, sl
 8007aa6:	9c08      	ldr	r4, [sp, #32]
 8007aa8:	e78f      	b.n	80079ca <_dtoa_r+0x41a>
 8007aaa:	9903      	ldr	r1, [sp, #12]
 8007aac:	4b29      	ldr	r3, [pc, #164]	; (8007b54 <_dtoa_r+0x5a4>)
 8007aae:	4421      	add	r1, r4
 8007ab0:	9112      	str	r1, [sp, #72]	; 0x48
 8007ab2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ab4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ab8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007abc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ac0:	2900      	cmp	r1, #0
 8007ac2:	d055      	beq.n	8007b70 <_dtoa_r+0x5c0>
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	4929      	ldr	r1, [pc, #164]	; (8007b6c <_dtoa_r+0x5bc>)
 8007ac8:	f7f8 fe90 	bl	80007ec <__aeabi_ddiv>
 8007acc:	463b      	mov	r3, r7
 8007ace:	4632      	mov	r2, r6
 8007ad0:	f7f8 fbaa 	bl	8000228 <__aeabi_dsub>
 8007ad4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007ad8:	9f03      	ldr	r7, [sp, #12]
 8007ada:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ade:	f7f9 f80b 	bl	8000af8 <__aeabi_d2iz>
 8007ae2:	4604      	mov	r4, r0
 8007ae4:	f7f8 fcee 	bl	80004c4 <__aeabi_i2d>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	460b      	mov	r3, r1
 8007aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007af0:	f7f8 fb9a 	bl	8000228 <__aeabi_dsub>
 8007af4:	4602      	mov	r2, r0
 8007af6:	460b      	mov	r3, r1
 8007af8:	3430      	adds	r4, #48	; 0x30
 8007afa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007afe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b02:	f807 4b01 	strb.w	r4, [r7], #1
 8007b06:	f7f8 ffb9 	bl	8000a7c <__aeabi_dcmplt>
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	d174      	bne.n	8007bf8 <_dtoa_r+0x648>
 8007b0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b12:	2000      	movs	r0, #0
 8007b14:	4911      	ldr	r1, [pc, #68]	; (8007b5c <_dtoa_r+0x5ac>)
 8007b16:	f7f8 fb87 	bl	8000228 <__aeabi_dsub>
 8007b1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b1e:	f7f8 ffad 	bl	8000a7c <__aeabi_dcmplt>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	f040 80b7 	bne.w	8007c96 <_dtoa_r+0x6e6>
 8007b28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b2a:	429f      	cmp	r7, r3
 8007b2c:	f43f af7a 	beq.w	8007a24 <_dtoa_r+0x474>
 8007b30:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007b34:	2200      	movs	r2, #0
 8007b36:	4b0a      	ldr	r3, [pc, #40]	; (8007b60 <_dtoa_r+0x5b0>)
 8007b38:	f7f8 fd2e 	bl	8000598 <__aeabi_dmul>
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b46:	4b06      	ldr	r3, [pc, #24]	; (8007b60 <_dtoa_r+0x5b0>)
 8007b48:	f7f8 fd26 	bl	8000598 <__aeabi_dmul>
 8007b4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b50:	e7c3      	b.n	8007ada <_dtoa_r+0x52a>
 8007b52:	bf00      	nop
 8007b54:	08009a38 	.word	0x08009a38
 8007b58:	08009a10 	.word	0x08009a10
 8007b5c:	3ff00000 	.word	0x3ff00000
 8007b60:	40240000 	.word	0x40240000
 8007b64:	401c0000 	.word	0x401c0000
 8007b68:	40140000 	.word	0x40140000
 8007b6c:	3fe00000 	.word	0x3fe00000
 8007b70:	4630      	mov	r0, r6
 8007b72:	4639      	mov	r1, r7
 8007b74:	f7f8 fd10 	bl	8000598 <__aeabi_dmul>
 8007b78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b7a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b7e:	9c03      	ldr	r4, [sp, #12]
 8007b80:	9314      	str	r3, [sp, #80]	; 0x50
 8007b82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b86:	f7f8 ffb7 	bl	8000af8 <__aeabi_d2iz>
 8007b8a:	9015      	str	r0, [sp, #84]	; 0x54
 8007b8c:	f7f8 fc9a 	bl	80004c4 <__aeabi_i2d>
 8007b90:	4602      	mov	r2, r0
 8007b92:	460b      	mov	r3, r1
 8007b94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b98:	f7f8 fb46 	bl	8000228 <__aeabi_dsub>
 8007b9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b9e:	4606      	mov	r6, r0
 8007ba0:	3330      	adds	r3, #48	; 0x30
 8007ba2:	f804 3b01 	strb.w	r3, [r4], #1
 8007ba6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ba8:	460f      	mov	r7, r1
 8007baa:	429c      	cmp	r4, r3
 8007bac:	f04f 0200 	mov.w	r2, #0
 8007bb0:	d124      	bne.n	8007bfc <_dtoa_r+0x64c>
 8007bb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bb6:	4bb0      	ldr	r3, [pc, #704]	; (8007e78 <_dtoa_r+0x8c8>)
 8007bb8:	f7f8 fb38 	bl	800022c <__adddf3>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	4639      	mov	r1, r7
 8007bc4:	f7f8 ff78 	bl	8000ab8 <__aeabi_dcmpgt>
 8007bc8:	2800      	cmp	r0, #0
 8007bca:	d163      	bne.n	8007c94 <_dtoa_r+0x6e4>
 8007bcc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bd0:	2000      	movs	r0, #0
 8007bd2:	49a9      	ldr	r1, [pc, #676]	; (8007e78 <_dtoa_r+0x8c8>)
 8007bd4:	f7f8 fb28 	bl	8000228 <__aeabi_dsub>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4630      	mov	r0, r6
 8007bde:	4639      	mov	r1, r7
 8007be0:	f7f8 ff4c 	bl	8000a7c <__aeabi_dcmplt>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	f43f af1d 	beq.w	8007a24 <_dtoa_r+0x474>
 8007bea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007bec:	1e7b      	subs	r3, r7, #1
 8007bee:	9314      	str	r3, [sp, #80]	; 0x50
 8007bf0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007bf4:	2b30      	cmp	r3, #48	; 0x30
 8007bf6:	d0f8      	beq.n	8007bea <_dtoa_r+0x63a>
 8007bf8:	46c2      	mov	sl, r8
 8007bfa:	e03b      	b.n	8007c74 <_dtoa_r+0x6c4>
 8007bfc:	4b9f      	ldr	r3, [pc, #636]	; (8007e7c <_dtoa_r+0x8cc>)
 8007bfe:	f7f8 fccb 	bl	8000598 <__aeabi_dmul>
 8007c02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c06:	e7bc      	b.n	8007b82 <_dtoa_r+0x5d2>
 8007c08:	9f03      	ldr	r7, [sp, #12]
 8007c0a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007c0e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c12:	4640      	mov	r0, r8
 8007c14:	4649      	mov	r1, r9
 8007c16:	f7f8 fde9 	bl	80007ec <__aeabi_ddiv>
 8007c1a:	f7f8 ff6d 	bl	8000af8 <__aeabi_d2iz>
 8007c1e:	4604      	mov	r4, r0
 8007c20:	f7f8 fc50 	bl	80004c4 <__aeabi_i2d>
 8007c24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c28:	f7f8 fcb6 	bl	8000598 <__aeabi_dmul>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	460b      	mov	r3, r1
 8007c30:	4640      	mov	r0, r8
 8007c32:	4649      	mov	r1, r9
 8007c34:	f7f8 faf8 	bl	8000228 <__aeabi_dsub>
 8007c38:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007c3c:	f807 6b01 	strb.w	r6, [r7], #1
 8007c40:	9e03      	ldr	r6, [sp, #12]
 8007c42:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007c46:	1bbe      	subs	r6, r7, r6
 8007c48:	45b4      	cmp	ip, r6
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	d136      	bne.n	8007cbe <_dtoa_r+0x70e>
 8007c50:	f7f8 faec 	bl	800022c <__adddf3>
 8007c54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c58:	4680      	mov	r8, r0
 8007c5a:	4689      	mov	r9, r1
 8007c5c:	f7f8 ff2c 	bl	8000ab8 <__aeabi_dcmpgt>
 8007c60:	bb58      	cbnz	r0, 8007cba <_dtoa_r+0x70a>
 8007c62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c66:	4640      	mov	r0, r8
 8007c68:	4649      	mov	r1, r9
 8007c6a:	f7f8 fefd 	bl	8000a68 <__aeabi_dcmpeq>
 8007c6e:	b108      	cbz	r0, 8007c74 <_dtoa_r+0x6c4>
 8007c70:	07e1      	lsls	r1, r4, #31
 8007c72:	d422      	bmi.n	8007cba <_dtoa_r+0x70a>
 8007c74:	4628      	mov	r0, r5
 8007c76:	4659      	mov	r1, fp
 8007c78:	f000 fb06 	bl	8008288 <_Bfree>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	703b      	strb	r3, [r7, #0]
 8007c80:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007c82:	f10a 0001 	add.w	r0, sl, #1
 8007c86:	6018      	str	r0, [r3, #0]
 8007c88:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	f43f acde 	beq.w	800764c <_dtoa_r+0x9c>
 8007c90:	601f      	str	r7, [r3, #0]
 8007c92:	e4db      	b.n	800764c <_dtoa_r+0x9c>
 8007c94:	4627      	mov	r7, r4
 8007c96:	463b      	mov	r3, r7
 8007c98:	461f      	mov	r7, r3
 8007c9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c9e:	2a39      	cmp	r2, #57	; 0x39
 8007ca0:	d107      	bne.n	8007cb2 <_dtoa_r+0x702>
 8007ca2:	9a03      	ldr	r2, [sp, #12]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d1f7      	bne.n	8007c98 <_dtoa_r+0x6e8>
 8007ca8:	2230      	movs	r2, #48	; 0x30
 8007caa:	9903      	ldr	r1, [sp, #12]
 8007cac:	f108 0801 	add.w	r8, r8, #1
 8007cb0:	700a      	strb	r2, [r1, #0]
 8007cb2:	781a      	ldrb	r2, [r3, #0]
 8007cb4:	3201      	adds	r2, #1
 8007cb6:	701a      	strb	r2, [r3, #0]
 8007cb8:	e79e      	b.n	8007bf8 <_dtoa_r+0x648>
 8007cba:	46d0      	mov	r8, sl
 8007cbc:	e7eb      	b.n	8007c96 <_dtoa_r+0x6e6>
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	4b6e      	ldr	r3, [pc, #440]	; (8007e7c <_dtoa_r+0x8cc>)
 8007cc2:	f7f8 fc69 	bl	8000598 <__aeabi_dmul>
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	2300      	movs	r3, #0
 8007cca:	4680      	mov	r8, r0
 8007ccc:	4689      	mov	r9, r1
 8007cce:	f7f8 fecb 	bl	8000a68 <__aeabi_dcmpeq>
 8007cd2:	2800      	cmp	r0, #0
 8007cd4:	d09b      	beq.n	8007c0e <_dtoa_r+0x65e>
 8007cd6:	e7cd      	b.n	8007c74 <_dtoa_r+0x6c4>
 8007cd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007cda:	2a00      	cmp	r2, #0
 8007cdc:	f000 80d0 	beq.w	8007e80 <_dtoa_r+0x8d0>
 8007ce0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007ce2:	2a01      	cmp	r2, #1
 8007ce4:	f300 80ae 	bgt.w	8007e44 <_dtoa_r+0x894>
 8007ce8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007cea:	2a00      	cmp	r2, #0
 8007cec:	f000 80a6 	beq.w	8007e3c <_dtoa_r+0x88c>
 8007cf0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007cf4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007cf6:	9f06      	ldr	r7, [sp, #24]
 8007cf8:	9a06      	ldr	r2, [sp, #24]
 8007cfa:	2101      	movs	r1, #1
 8007cfc:	441a      	add	r2, r3
 8007cfe:	9206      	str	r2, [sp, #24]
 8007d00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d02:	4628      	mov	r0, r5
 8007d04:	441a      	add	r2, r3
 8007d06:	9209      	str	r2, [sp, #36]	; 0x24
 8007d08:	f000 fb74 	bl	80083f4 <__i2b>
 8007d0c:	4606      	mov	r6, r0
 8007d0e:	2f00      	cmp	r7, #0
 8007d10:	dd0c      	ble.n	8007d2c <_dtoa_r+0x77c>
 8007d12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	dd09      	ble.n	8007d2c <_dtoa_r+0x77c>
 8007d18:	42bb      	cmp	r3, r7
 8007d1a:	bfa8      	it	ge
 8007d1c:	463b      	movge	r3, r7
 8007d1e:	9a06      	ldr	r2, [sp, #24]
 8007d20:	1aff      	subs	r7, r7, r3
 8007d22:	1ad2      	subs	r2, r2, r3
 8007d24:	9206      	str	r2, [sp, #24]
 8007d26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d28:	1ad3      	subs	r3, r2, r3
 8007d2a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d2e:	b1f3      	cbz	r3, 8007d6e <_dtoa_r+0x7be>
 8007d30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	f000 80a8 	beq.w	8007e88 <_dtoa_r+0x8d8>
 8007d38:	2c00      	cmp	r4, #0
 8007d3a:	dd10      	ble.n	8007d5e <_dtoa_r+0x7ae>
 8007d3c:	4631      	mov	r1, r6
 8007d3e:	4622      	mov	r2, r4
 8007d40:	4628      	mov	r0, r5
 8007d42:	f000 fc15 	bl	8008570 <__pow5mult>
 8007d46:	465a      	mov	r2, fp
 8007d48:	4601      	mov	r1, r0
 8007d4a:	4606      	mov	r6, r0
 8007d4c:	4628      	mov	r0, r5
 8007d4e:	f000 fb67 	bl	8008420 <__multiply>
 8007d52:	4680      	mov	r8, r0
 8007d54:	4659      	mov	r1, fp
 8007d56:	4628      	mov	r0, r5
 8007d58:	f000 fa96 	bl	8008288 <_Bfree>
 8007d5c:	46c3      	mov	fp, r8
 8007d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d60:	1b1a      	subs	r2, r3, r4
 8007d62:	d004      	beq.n	8007d6e <_dtoa_r+0x7be>
 8007d64:	4659      	mov	r1, fp
 8007d66:	4628      	mov	r0, r5
 8007d68:	f000 fc02 	bl	8008570 <__pow5mult>
 8007d6c:	4683      	mov	fp, r0
 8007d6e:	2101      	movs	r1, #1
 8007d70:	4628      	mov	r0, r5
 8007d72:	f000 fb3f 	bl	80083f4 <__i2b>
 8007d76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d78:	4604      	mov	r4, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f340 8086 	ble.w	8007e8c <_dtoa_r+0x8dc>
 8007d80:	461a      	mov	r2, r3
 8007d82:	4601      	mov	r1, r0
 8007d84:	4628      	mov	r0, r5
 8007d86:	f000 fbf3 	bl	8008570 <__pow5mult>
 8007d8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	dd7f      	ble.n	8007e92 <_dtoa_r+0x8e2>
 8007d92:	f04f 0800 	mov.w	r8, #0
 8007d96:	6923      	ldr	r3, [r4, #16]
 8007d98:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d9c:	6918      	ldr	r0, [r3, #16]
 8007d9e:	f000 fadb 	bl	8008358 <__hi0bits>
 8007da2:	f1c0 0020 	rsb	r0, r0, #32
 8007da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007da8:	4418      	add	r0, r3
 8007daa:	f010 001f 	ands.w	r0, r0, #31
 8007dae:	f000 8092 	beq.w	8007ed6 <_dtoa_r+0x926>
 8007db2:	f1c0 0320 	rsb	r3, r0, #32
 8007db6:	2b04      	cmp	r3, #4
 8007db8:	f340 808a 	ble.w	8007ed0 <_dtoa_r+0x920>
 8007dbc:	f1c0 001c 	rsb	r0, r0, #28
 8007dc0:	9b06      	ldr	r3, [sp, #24]
 8007dc2:	4407      	add	r7, r0
 8007dc4:	4403      	add	r3, r0
 8007dc6:	9306      	str	r3, [sp, #24]
 8007dc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dca:	4403      	add	r3, r0
 8007dcc:	9309      	str	r3, [sp, #36]	; 0x24
 8007dce:	9b06      	ldr	r3, [sp, #24]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	dd05      	ble.n	8007de0 <_dtoa_r+0x830>
 8007dd4:	4659      	mov	r1, fp
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	4628      	mov	r0, r5
 8007dda:	f000 fc23 	bl	8008624 <__lshift>
 8007dde:	4683      	mov	fp, r0
 8007de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	dd05      	ble.n	8007df2 <_dtoa_r+0x842>
 8007de6:	4621      	mov	r1, r4
 8007de8:	461a      	mov	r2, r3
 8007dea:	4628      	mov	r0, r5
 8007dec:	f000 fc1a 	bl	8008624 <__lshift>
 8007df0:	4604      	mov	r4, r0
 8007df2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d070      	beq.n	8007eda <_dtoa_r+0x92a>
 8007df8:	4621      	mov	r1, r4
 8007dfa:	4658      	mov	r0, fp
 8007dfc:	f000 fc82 	bl	8008704 <__mcmp>
 8007e00:	2800      	cmp	r0, #0
 8007e02:	da6a      	bge.n	8007eda <_dtoa_r+0x92a>
 8007e04:	2300      	movs	r3, #0
 8007e06:	4659      	mov	r1, fp
 8007e08:	220a      	movs	r2, #10
 8007e0a:	4628      	mov	r0, r5
 8007e0c:	f000 fa5e 	bl	80082cc <__multadd>
 8007e10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e12:	4683      	mov	fp, r0
 8007e14:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 8194 	beq.w	8008146 <_dtoa_r+0xb96>
 8007e1e:	4631      	mov	r1, r6
 8007e20:	2300      	movs	r3, #0
 8007e22:	220a      	movs	r2, #10
 8007e24:	4628      	mov	r0, r5
 8007e26:	f000 fa51 	bl	80082cc <__multadd>
 8007e2a:	f1b9 0f00 	cmp.w	r9, #0
 8007e2e:	4606      	mov	r6, r0
 8007e30:	f300 8093 	bgt.w	8007f5a <_dtoa_r+0x9aa>
 8007e34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e36:	2b02      	cmp	r3, #2
 8007e38:	dc57      	bgt.n	8007eea <_dtoa_r+0x93a>
 8007e3a:	e08e      	b.n	8007f5a <_dtoa_r+0x9aa>
 8007e3c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007e3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e42:	e757      	b.n	8007cf4 <_dtoa_r+0x744>
 8007e44:	9b08      	ldr	r3, [sp, #32]
 8007e46:	1e5c      	subs	r4, r3, #1
 8007e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e4a:	42a3      	cmp	r3, r4
 8007e4c:	bfb7      	itett	lt
 8007e4e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007e50:	1b1c      	subge	r4, r3, r4
 8007e52:	1ae2      	sublt	r2, r4, r3
 8007e54:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007e56:	bfbe      	ittt	lt
 8007e58:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007e5a:	189b      	addlt	r3, r3, r2
 8007e5c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007e5e:	9b08      	ldr	r3, [sp, #32]
 8007e60:	bfb8      	it	lt
 8007e62:	2400      	movlt	r4, #0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	bfbb      	ittet	lt
 8007e68:	9b06      	ldrlt	r3, [sp, #24]
 8007e6a:	9a08      	ldrlt	r2, [sp, #32]
 8007e6c:	9f06      	ldrge	r7, [sp, #24]
 8007e6e:	1a9f      	sublt	r7, r3, r2
 8007e70:	bfac      	ite	ge
 8007e72:	9b08      	ldrge	r3, [sp, #32]
 8007e74:	2300      	movlt	r3, #0
 8007e76:	e73f      	b.n	8007cf8 <_dtoa_r+0x748>
 8007e78:	3fe00000 	.word	0x3fe00000
 8007e7c:	40240000 	.word	0x40240000
 8007e80:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007e82:	9f06      	ldr	r7, [sp, #24]
 8007e84:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007e86:	e742      	b.n	8007d0e <_dtoa_r+0x75e>
 8007e88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e8a:	e76b      	b.n	8007d64 <_dtoa_r+0x7b4>
 8007e8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	dc19      	bgt.n	8007ec6 <_dtoa_r+0x916>
 8007e92:	9b04      	ldr	r3, [sp, #16]
 8007e94:	b9bb      	cbnz	r3, 8007ec6 <_dtoa_r+0x916>
 8007e96:	9b05      	ldr	r3, [sp, #20]
 8007e98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e9c:	b99b      	cbnz	r3, 8007ec6 <_dtoa_r+0x916>
 8007e9e:	9b05      	ldr	r3, [sp, #20]
 8007ea0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ea4:	0d1b      	lsrs	r3, r3, #20
 8007ea6:	051b      	lsls	r3, r3, #20
 8007ea8:	b183      	cbz	r3, 8007ecc <_dtoa_r+0x91c>
 8007eaa:	f04f 0801 	mov.w	r8, #1
 8007eae:	9b06      	ldr	r3, [sp, #24]
 8007eb0:	3301      	adds	r3, #1
 8007eb2:	9306      	str	r3, [sp, #24]
 8007eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	9309      	str	r3, [sp, #36]	; 0x24
 8007eba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f47f af6a 	bne.w	8007d96 <_dtoa_r+0x7e6>
 8007ec2:	2001      	movs	r0, #1
 8007ec4:	e76f      	b.n	8007da6 <_dtoa_r+0x7f6>
 8007ec6:	f04f 0800 	mov.w	r8, #0
 8007eca:	e7f6      	b.n	8007eba <_dtoa_r+0x90a>
 8007ecc:	4698      	mov	r8, r3
 8007ece:	e7f4      	b.n	8007eba <_dtoa_r+0x90a>
 8007ed0:	f43f af7d 	beq.w	8007dce <_dtoa_r+0x81e>
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	301c      	adds	r0, #28
 8007ed8:	e772      	b.n	8007dc0 <_dtoa_r+0x810>
 8007eda:	9b08      	ldr	r3, [sp, #32]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	dc36      	bgt.n	8007f4e <_dtoa_r+0x99e>
 8007ee0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ee2:	2b02      	cmp	r3, #2
 8007ee4:	dd33      	ble.n	8007f4e <_dtoa_r+0x99e>
 8007ee6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007eea:	f1b9 0f00 	cmp.w	r9, #0
 8007eee:	d10d      	bne.n	8007f0c <_dtoa_r+0x95c>
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	464b      	mov	r3, r9
 8007ef4:	2205      	movs	r2, #5
 8007ef6:	4628      	mov	r0, r5
 8007ef8:	f000 f9e8 	bl	80082cc <__multadd>
 8007efc:	4601      	mov	r1, r0
 8007efe:	4604      	mov	r4, r0
 8007f00:	4658      	mov	r0, fp
 8007f02:	f000 fbff 	bl	8008704 <__mcmp>
 8007f06:	2800      	cmp	r0, #0
 8007f08:	f73f adb8 	bgt.w	8007a7c <_dtoa_r+0x4cc>
 8007f0c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f0e:	9f03      	ldr	r7, [sp, #12]
 8007f10:	ea6f 0a03 	mvn.w	sl, r3
 8007f14:	f04f 0800 	mov.w	r8, #0
 8007f18:	4621      	mov	r1, r4
 8007f1a:	4628      	mov	r0, r5
 8007f1c:	f000 f9b4 	bl	8008288 <_Bfree>
 8007f20:	2e00      	cmp	r6, #0
 8007f22:	f43f aea7 	beq.w	8007c74 <_dtoa_r+0x6c4>
 8007f26:	f1b8 0f00 	cmp.w	r8, #0
 8007f2a:	d005      	beq.n	8007f38 <_dtoa_r+0x988>
 8007f2c:	45b0      	cmp	r8, r6
 8007f2e:	d003      	beq.n	8007f38 <_dtoa_r+0x988>
 8007f30:	4641      	mov	r1, r8
 8007f32:	4628      	mov	r0, r5
 8007f34:	f000 f9a8 	bl	8008288 <_Bfree>
 8007f38:	4631      	mov	r1, r6
 8007f3a:	4628      	mov	r0, r5
 8007f3c:	f000 f9a4 	bl	8008288 <_Bfree>
 8007f40:	e698      	b.n	8007c74 <_dtoa_r+0x6c4>
 8007f42:	2400      	movs	r4, #0
 8007f44:	4626      	mov	r6, r4
 8007f46:	e7e1      	b.n	8007f0c <_dtoa_r+0x95c>
 8007f48:	46c2      	mov	sl, r8
 8007f4a:	4626      	mov	r6, r4
 8007f4c:	e596      	b.n	8007a7c <_dtoa_r+0x4cc>
 8007f4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f000 80fd 	beq.w	8008154 <_dtoa_r+0xba4>
 8007f5a:	2f00      	cmp	r7, #0
 8007f5c:	dd05      	ble.n	8007f6a <_dtoa_r+0x9ba>
 8007f5e:	4631      	mov	r1, r6
 8007f60:	463a      	mov	r2, r7
 8007f62:	4628      	mov	r0, r5
 8007f64:	f000 fb5e 	bl	8008624 <__lshift>
 8007f68:	4606      	mov	r6, r0
 8007f6a:	f1b8 0f00 	cmp.w	r8, #0
 8007f6e:	d05c      	beq.n	800802a <_dtoa_r+0xa7a>
 8007f70:	4628      	mov	r0, r5
 8007f72:	6871      	ldr	r1, [r6, #4]
 8007f74:	f000 f948 	bl	8008208 <_Balloc>
 8007f78:	4607      	mov	r7, r0
 8007f7a:	b928      	cbnz	r0, 8007f88 <_dtoa_r+0x9d8>
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007f82:	4b7f      	ldr	r3, [pc, #508]	; (8008180 <_dtoa_r+0xbd0>)
 8007f84:	f7ff bb28 	b.w	80075d8 <_dtoa_r+0x28>
 8007f88:	6932      	ldr	r2, [r6, #16]
 8007f8a:	f106 010c 	add.w	r1, r6, #12
 8007f8e:	3202      	adds	r2, #2
 8007f90:	0092      	lsls	r2, r2, #2
 8007f92:	300c      	adds	r0, #12
 8007f94:	f000 f91e 	bl	80081d4 <memcpy>
 8007f98:	2201      	movs	r2, #1
 8007f9a:	4639      	mov	r1, r7
 8007f9c:	4628      	mov	r0, r5
 8007f9e:	f000 fb41 	bl	8008624 <__lshift>
 8007fa2:	46b0      	mov	r8, r6
 8007fa4:	4606      	mov	r6, r0
 8007fa6:	9b03      	ldr	r3, [sp, #12]
 8007fa8:	3301      	adds	r3, #1
 8007faa:	9308      	str	r3, [sp, #32]
 8007fac:	9b03      	ldr	r3, [sp, #12]
 8007fae:	444b      	add	r3, r9
 8007fb0:	930a      	str	r3, [sp, #40]	; 0x28
 8007fb2:	9b04      	ldr	r3, [sp, #16]
 8007fb4:	f003 0301 	and.w	r3, r3, #1
 8007fb8:	9309      	str	r3, [sp, #36]	; 0x24
 8007fba:	9b08      	ldr	r3, [sp, #32]
 8007fbc:	4621      	mov	r1, r4
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	4658      	mov	r0, fp
 8007fc2:	9304      	str	r3, [sp, #16]
 8007fc4:	f7ff fa66 	bl	8007494 <quorem>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	4641      	mov	r1, r8
 8007fcc:	3330      	adds	r3, #48	; 0x30
 8007fce:	9006      	str	r0, [sp, #24]
 8007fd0:	4658      	mov	r0, fp
 8007fd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fd4:	f000 fb96 	bl	8008704 <__mcmp>
 8007fd8:	4632      	mov	r2, r6
 8007fda:	4681      	mov	r9, r0
 8007fdc:	4621      	mov	r1, r4
 8007fde:	4628      	mov	r0, r5
 8007fe0:	f000 fbac 	bl	800873c <__mdiff>
 8007fe4:	68c2      	ldr	r2, [r0, #12]
 8007fe6:	4607      	mov	r7, r0
 8007fe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fea:	bb02      	cbnz	r2, 800802e <_dtoa_r+0xa7e>
 8007fec:	4601      	mov	r1, r0
 8007fee:	4658      	mov	r0, fp
 8007ff0:	f000 fb88 	bl	8008704 <__mcmp>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ff8:	4639      	mov	r1, r7
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008000:	f000 f942 	bl	8008288 <_Bfree>
 8008004:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008006:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008008:	9f08      	ldr	r7, [sp, #32]
 800800a:	ea43 0102 	orr.w	r1, r3, r2
 800800e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008010:	430b      	orrs	r3, r1
 8008012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008014:	d10d      	bne.n	8008032 <_dtoa_r+0xa82>
 8008016:	2b39      	cmp	r3, #57	; 0x39
 8008018:	d029      	beq.n	800806e <_dtoa_r+0xabe>
 800801a:	f1b9 0f00 	cmp.w	r9, #0
 800801e:	dd01      	ble.n	8008024 <_dtoa_r+0xa74>
 8008020:	9b06      	ldr	r3, [sp, #24]
 8008022:	3331      	adds	r3, #49	; 0x31
 8008024:	9a04      	ldr	r2, [sp, #16]
 8008026:	7013      	strb	r3, [r2, #0]
 8008028:	e776      	b.n	8007f18 <_dtoa_r+0x968>
 800802a:	4630      	mov	r0, r6
 800802c:	e7b9      	b.n	8007fa2 <_dtoa_r+0x9f2>
 800802e:	2201      	movs	r2, #1
 8008030:	e7e2      	b.n	8007ff8 <_dtoa_r+0xa48>
 8008032:	f1b9 0f00 	cmp.w	r9, #0
 8008036:	db06      	blt.n	8008046 <_dtoa_r+0xa96>
 8008038:	9922      	ldr	r1, [sp, #136]	; 0x88
 800803a:	ea41 0909 	orr.w	r9, r1, r9
 800803e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008040:	ea59 0101 	orrs.w	r1, r9, r1
 8008044:	d120      	bne.n	8008088 <_dtoa_r+0xad8>
 8008046:	2a00      	cmp	r2, #0
 8008048:	ddec      	ble.n	8008024 <_dtoa_r+0xa74>
 800804a:	4659      	mov	r1, fp
 800804c:	2201      	movs	r2, #1
 800804e:	4628      	mov	r0, r5
 8008050:	9308      	str	r3, [sp, #32]
 8008052:	f000 fae7 	bl	8008624 <__lshift>
 8008056:	4621      	mov	r1, r4
 8008058:	4683      	mov	fp, r0
 800805a:	f000 fb53 	bl	8008704 <__mcmp>
 800805e:	2800      	cmp	r0, #0
 8008060:	9b08      	ldr	r3, [sp, #32]
 8008062:	dc02      	bgt.n	800806a <_dtoa_r+0xaba>
 8008064:	d1de      	bne.n	8008024 <_dtoa_r+0xa74>
 8008066:	07da      	lsls	r2, r3, #31
 8008068:	d5dc      	bpl.n	8008024 <_dtoa_r+0xa74>
 800806a:	2b39      	cmp	r3, #57	; 0x39
 800806c:	d1d8      	bne.n	8008020 <_dtoa_r+0xa70>
 800806e:	2339      	movs	r3, #57	; 0x39
 8008070:	9a04      	ldr	r2, [sp, #16]
 8008072:	7013      	strb	r3, [r2, #0]
 8008074:	463b      	mov	r3, r7
 8008076:	461f      	mov	r7, r3
 8008078:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800807c:	3b01      	subs	r3, #1
 800807e:	2a39      	cmp	r2, #57	; 0x39
 8008080:	d050      	beq.n	8008124 <_dtoa_r+0xb74>
 8008082:	3201      	adds	r2, #1
 8008084:	701a      	strb	r2, [r3, #0]
 8008086:	e747      	b.n	8007f18 <_dtoa_r+0x968>
 8008088:	2a00      	cmp	r2, #0
 800808a:	dd03      	ble.n	8008094 <_dtoa_r+0xae4>
 800808c:	2b39      	cmp	r3, #57	; 0x39
 800808e:	d0ee      	beq.n	800806e <_dtoa_r+0xabe>
 8008090:	3301      	adds	r3, #1
 8008092:	e7c7      	b.n	8008024 <_dtoa_r+0xa74>
 8008094:	9a08      	ldr	r2, [sp, #32]
 8008096:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008098:	f802 3c01 	strb.w	r3, [r2, #-1]
 800809c:	428a      	cmp	r2, r1
 800809e:	d02a      	beq.n	80080f6 <_dtoa_r+0xb46>
 80080a0:	4659      	mov	r1, fp
 80080a2:	2300      	movs	r3, #0
 80080a4:	220a      	movs	r2, #10
 80080a6:	4628      	mov	r0, r5
 80080a8:	f000 f910 	bl	80082cc <__multadd>
 80080ac:	45b0      	cmp	r8, r6
 80080ae:	4683      	mov	fp, r0
 80080b0:	f04f 0300 	mov.w	r3, #0
 80080b4:	f04f 020a 	mov.w	r2, #10
 80080b8:	4641      	mov	r1, r8
 80080ba:	4628      	mov	r0, r5
 80080bc:	d107      	bne.n	80080ce <_dtoa_r+0xb1e>
 80080be:	f000 f905 	bl	80082cc <__multadd>
 80080c2:	4680      	mov	r8, r0
 80080c4:	4606      	mov	r6, r0
 80080c6:	9b08      	ldr	r3, [sp, #32]
 80080c8:	3301      	adds	r3, #1
 80080ca:	9308      	str	r3, [sp, #32]
 80080cc:	e775      	b.n	8007fba <_dtoa_r+0xa0a>
 80080ce:	f000 f8fd 	bl	80082cc <__multadd>
 80080d2:	4631      	mov	r1, r6
 80080d4:	4680      	mov	r8, r0
 80080d6:	2300      	movs	r3, #0
 80080d8:	220a      	movs	r2, #10
 80080da:	4628      	mov	r0, r5
 80080dc:	f000 f8f6 	bl	80082cc <__multadd>
 80080e0:	4606      	mov	r6, r0
 80080e2:	e7f0      	b.n	80080c6 <_dtoa_r+0xb16>
 80080e4:	f1b9 0f00 	cmp.w	r9, #0
 80080e8:	bfcc      	ite	gt
 80080ea:	464f      	movgt	r7, r9
 80080ec:	2701      	movle	r7, #1
 80080ee:	f04f 0800 	mov.w	r8, #0
 80080f2:	9a03      	ldr	r2, [sp, #12]
 80080f4:	4417      	add	r7, r2
 80080f6:	4659      	mov	r1, fp
 80080f8:	2201      	movs	r2, #1
 80080fa:	4628      	mov	r0, r5
 80080fc:	9308      	str	r3, [sp, #32]
 80080fe:	f000 fa91 	bl	8008624 <__lshift>
 8008102:	4621      	mov	r1, r4
 8008104:	4683      	mov	fp, r0
 8008106:	f000 fafd 	bl	8008704 <__mcmp>
 800810a:	2800      	cmp	r0, #0
 800810c:	dcb2      	bgt.n	8008074 <_dtoa_r+0xac4>
 800810e:	d102      	bne.n	8008116 <_dtoa_r+0xb66>
 8008110:	9b08      	ldr	r3, [sp, #32]
 8008112:	07db      	lsls	r3, r3, #31
 8008114:	d4ae      	bmi.n	8008074 <_dtoa_r+0xac4>
 8008116:	463b      	mov	r3, r7
 8008118:	461f      	mov	r7, r3
 800811a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800811e:	2a30      	cmp	r2, #48	; 0x30
 8008120:	d0fa      	beq.n	8008118 <_dtoa_r+0xb68>
 8008122:	e6f9      	b.n	8007f18 <_dtoa_r+0x968>
 8008124:	9a03      	ldr	r2, [sp, #12]
 8008126:	429a      	cmp	r2, r3
 8008128:	d1a5      	bne.n	8008076 <_dtoa_r+0xac6>
 800812a:	2331      	movs	r3, #49	; 0x31
 800812c:	f10a 0a01 	add.w	sl, sl, #1
 8008130:	e779      	b.n	8008026 <_dtoa_r+0xa76>
 8008132:	4b14      	ldr	r3, [pc, #80]	; (8008184 <_dtoa_r+0xbd4>)
 8008134:	f7ff baa8 	b.w	8007688 <_dtoa_r+0xd8>
 8008138:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800813a:	2b00      	cmp	r3, #0
 800813c:	f47f aa81 	bne.w	8007642 <_dtoa_r+0x92>
 8008140:	4b11      	ldr	r3, [pc, #68]	; (8008188 <_dtoa_r+0xbd8>)
 8008142:	f7ff baa1 	b.w	8007688 <_dtoa_r+0xd8>
 8008146:	f1b9 0f00 	cmp.w	r9, #0
 800814a:	dc03      	bgt.n	8008154 <_dtoa_r+0xba4>
 800814c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800814e:	2b02      	cmp	r3, #2
 8008150:	f73f aecb 	bgt.w	8007eea <_dtoa_r+0x93a>
 8008154:	9f03      	ldr	r7, [sp, #12]
 8008156:	4621      	mov	r1, r4
 8008158:	4658      	mov	r0, fp
 800815a:	f7ff f99b 	bl	8007494 <quorem>
 800815e:	9a03      	ldr	r2, [sp, #12]
 8008160:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008164:	f807 3b01 	strb.w	r3, [r7], #1
 8008168:	1aba      	subs	r2, r7, r2
 800816a:	4591      	cmp	r9, r2
 800816c:	ddba      	ble.n	80080e4 <_dtoa_r+0xb34>
 800816e:	4659      	mov	r1, fp
 8008170:	2300      	movs	r3, #0
 8008172:	220a      	movs	r2, #10
 8008174:	4628      	mov	r0, r5
 8008176:	f000 f8a9 	bl	80082cc <__multadd>
 800817a:	4683      	mov	fp, r0
 800817c:	e7eb      	b.n	8008156 <_dtoa_r+0xba6>
 800817e:	bf00      	nop
 8008180:	0800999f 	.word	0x0800999f
 8008184:	080098c0 	.word	0x080098c0
 8008188:	08009920 	.word	0x08009920

0800818c <fiprintf>:
 800818c:	b40e      	push	{r1, r2, r3}
 800818e:	b503      	push	{r0, r1, lr}
 8008190:	4601      	mov	r1, r0
 8008192:	ab03      	add	r3, sp, #12
 8008194:	4805      	ldr	r0, [pc, #20]	; (80081ac <fiprintf+0x20>)
 8008196:	f853 2b04 	ldr.w	r2, [r3], #4
 800819a:	6800      	ldr	r0, [r0, #0]
 800819c:	9301      	str	r3, [sp, #4]
 800819e:	f000 fd4d 	bl	8008c3c <_vfiprintf_r>
 80081a2:	b002      	add	sp, #8
 80081a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80081a8:	b003      	add	sp, #12
 80081aa:	4770      	bx	lr
 80081ac:	200001d4 	.word	0x200001d4

080081b0 <_localeconv_r>:
 80081b0:	4800      	ldr	r0, [pc, #0]	; (80081b4 <_localeconv_r+0x4>)
 80081b2:	4770      	bx	lr
 80081b4:	20000328 	.word	0x20000328

080081b8 <memchr>:
 80081b8:	4603      	mov	r3, r0
 80081ba:	b510      	push	{r4, lr}
 80081bc:	b2c9      	uxtb	r1, r1
 80081be:	4402      	add	r2, r0
 80081c0:	4293      	cmp	r3, r2
 80081c2:	4618      	mov	r0, r3
 80081c4:	d101      	bne.n	80081ca <memchr+0x12>
 80081c6:	2000      	movs	r0, #0
 80081c8:	e003      	b.n	80081d2 <memchr+0x1a>
 80081ca:	7804      	ldrb	r4, [r0, #0]
 80081cc:	3301      	adds	r3, #1
 80081ce:	428c      	cmp	r4, r1
 80081d0:	d1f6      	bne.n	80081c0 <memchr+0x8>
 80081d2:	bd10      	pop	{r4, pc}

080081d4 <memcpy>:
 80081d4:	440a      	add	r2, r1
 80081d6:	4291      	cmp	r1, r2
 80081d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80081dc:	d100      	bne.n	80081e0 <memcpy+0xc>
 80081de:	4770      	bx	lr
 80081e0:	b510      	push	{r4, lr}
 80081e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081e6:	4291      	cmp	r1, r2
 80081e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081ec:	d1f9      	bne.n	80081e2 <memcpy+0xe>
 80081ee:	bd10      	pop	{r4, pc}

080081f0 <__malloc_lock>:
 80081f0:	4801      	ldr	r0, [pc, #4]	; (80081f8 <__malloc_lock+0x8>)
 80081f2:	f001 b8cf 	b.w	8009394 <__retarget_lock_acquire_recursive>
 80081f6:	bf00      	nop
 80081f8:	200028dc 	.word	0x200028dc

080081fc <__malloc_unlock>:
 80081fc:	4801      	ldr	r0, [pc, #4]	; (8008204 <__malloc_unlock+0x8>)
 80081fe:	f001 b8ca 	b.w	8009396 <__retarget_lock_release_recursive>
 8008202:	bf00      	nop
 8008204:	200028dc 	.word	0x200028dc

08008208 <_Balloc>:
 8008208:	b570      	push	{r4, r5, r6, lr}
 800820a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800820c:	4604      	mov	r4, r0
 800820e:	460d      	mov	r5, r1
 8008210:	b976      	cbnz	r6, 8008230 <_Balloc+0x28>
 8008212:	2010      	movs	r0, #16
 8008214:	f7fe fb48 	bl	80068a8 <malloc>
 8008218:	4602      	mov	r2, r0
 800821a:	6260      	str	r0, [r4, #36]	; 0x24
 800821c:	b920      	cbnz	r0, 8008228 <_Balloc+0x20>
 800821e:	2166      	movs	r1, #102	; 0x66
 8008220:	4b17      	ldr	r3, [pc, #92]	; (8008280 <_Balloc+0x78>)
 8008222:	4818      	ldr	r0, [pc, #96]	; (8008284 <_Balloc+0x7c>)
 8008224:	f7ff f918 	bl	8007458 <__assert_func>
 8008228:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800822c:	6006      	str	r6, [r0, #0]
 800822e:	60c6      	str	r6, [r0, #12]
 8008230:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008232:	68f3      	ldr	r3, [r6, #12]
 8008234:	b183      	cbz	r3, 8008258 <_Balloc+0x50>
 8008236:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800823e:	b9b8      	cbnz	r0, 8008270 <_Balloc+0x68>
 8008240:	2101      	movs	r1, #1
 8008242:	fa01 f605 	lsl.w	r6, r1, r5
 8008246:	1d72      	adds	r2, r6, #5
 8008248:	4620      	mov	r0, r4
 800824a:	0092      	lsls	r2, r2, #2
 800824c:	f000 fb5e 	bl	800890c <_calloc_r>
 8008250:	b160      	cbz	r0, 800826c <_Balloc+0x64>
 8008252:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008256:	e00e      	b.n	8008276 <_Balloc+0x6e>
 8008258:	2221      	movs	r2, #33	; 0x21
 800825a:	2104      	movs	r1, #4
 800825c:	4620      	mov	r0, r4
 800825e:	f000 fb55 	bl	800890c <_calloc_r>
 8008262:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008264:	60f0      	str	r0, [r6, #12]
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d1e4      	bne.n	8008236 <_Balloc+0x2e>
 800826c:	2000      	movs	r0, #0
 800826e:	bd70      	pop	{r4, r5, r6, pc}
 8008270:	6802      	ldr	r2, [r0, #0]
 8008272:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008276:	2300      	movs	r3, #0
 8008278:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800827c:	e7f7      	b.n	800826e <_Balloc+0x66>
 800827e:	bf00      	nop
 8008280:	0800992d 	.word	0x0800992d
 8008284:	080099b0 	.word	0x080099b0

08008288 <_Bfree>:
 8008288:	b570      	push	{r4, r5, r6, lr}
 800828a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800828c:	4605      	mov	r5, r0
 800828e:	460c      	mov	r4, r1
 8008290:	b976      	cbnz	r6, 80082b0 <_Bfree+0x28>
 8008292:	2010      	movs	r0, #16
 8008294:	f7fe fb08 	bl	80068a8 <malloc>
 8008298:	4602      	mov	r2, r0
 800829a:	6268      	str	r0, [r5, #36]	; 0x24
 800829c:	b920      	cbnz	r0, 80082a8 <_Bfree+0x20>
 800829e:	218a      	movs	r1, #138	; 0x8a
 80082a0:	4b08      	ldr	r3, [pc, #32]	; (80082c4 <_Bfree+0x3c>)
 80082a2:	4809      	ldr	r0, [pc, #36]	; (80082c8 <_Bfree+0x40>)
 80082a4:	f7ff f8d8 	bl	8007458 <__assert_func>
 80082a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082ac:	6006      	str	r6, [r0, #0]
 80082ae:	60c6      	str	r6, [r0, #12]
 80082b0:	b13c      	cbz	r4, 80082c2 <_Bfree+0x3a>
 80082b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80082b4:	6862      	ldr	r2, [r4, #4]
 80082b6:	68db      	ldr	r3, [r3, #12]
 80082b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082bc:	6021      	str	r1, [r4, #0]
 80082be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80082c2:	bd70      	pop	{r4, r5, r6, pc}
 80082c4:	0800992d 	.word	0x0800992d
 80082c8:	080099b0 	.word	0x080099b0

080082cc <__multadd>:
 80082cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082d0:	4607      	mov	r7, r0
 80082d2:	460c      	mov	r4, r1
 80082d4:	461e      	mov	r6, r3
 80082d6:	2000      	movs	r0, #0
 80082d8:	690d      	ldr	r5, [r1, #16]
 80082da:	f101 0c14 	add.w	ip, r1, #20
 80082de:	f8dc 3000 	ldr.w	r3, [ip]
 80082e2:	3001      	adds	r0, #1
 80082e4:	b299      	uxth	r1, r3
 80082e6:	fb02 6101 	mla	r1, r2, r1, r6
 80082ea:	0c1e      	lsrs	r6, r3, #16
 80082ec:	0c0b      	lsrs	r3, r1, #16
 80082ee:	fb02 3306 	mla	r3, r2, r6, r3
 80082f2:	b289      	uxth	r1, r1
 80082f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082f8:	4285      	cmp	r5, r0
 80082fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082fe:	f84c 1b04 	str.w	r1, [ip], #4
 8008302:	dcec      	bgt.n	80082de <__multadd+0x12>
 8008304:	b30e      	cbz	r6, 800834a <__multadd+0x7e>
 8008306:	68a3      	ldr	r3, [r4, #8]
 8008308:	42ab      	cmp	r3, r5
 800830a:	dc19      	bgt.n	8008340 <__multadd+0x74>
 800830c:	6861      	ldr	r1, [r4, #4]
 800830e:	4638      	mov	r0, r7
 8008310:	3101      	adds	r1, #1
 8008312:	f7ff ff79 	bl	8008208 <_Balloc>
 8008316:	4680      	mov	r8, r0
 8008318:	b928      	cbnz	r0, 8008326 <__multadd+0x5a>
 800831a:	4602      	mov	r2, r0
 800831c:	21b5      	movs	r1, #181	; 0xb5
 800831e:	4b0c      	ldr	r3, [pc, #48]	; (8008350 <__multadd+0x84>)
 8008320:	480c      	ldr	r0, [pc, #48]	; (8008354 <__multadd+0x88>)
 8008322:	f7ff f899 	bl	8007458 <__assert_func>
 8008326:	6922      	ldr	r2, [r4, #16]
 8008328:	f104 010c 	add.w	r1, r4, #12
 800832c:	3202      	adds	r2, #2
 800832e:	0092      	lsls	r2, r2, #2
 8008330:	300c      	adds	r0, #12
 8008332:	f7ff ff4f 	bl	80081d4 <memcpy>
 8008336:	4621      	mov	r1, r4
 8008338:	4638      	mov	r0, r7
 800833a:	f7ff ffa5 	bl	8008288 <_Bfree>
 800833e:	4644      	mov	r4, r8
 8008340:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008344:	3501      	adds	r5, #1
 8008346:	615e      	str	r6, [r3, #20]
 8008348:	6125      	str	r5, [r4, #16]
 800834a:	4620      	mov	r0, r4
 800834c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008350:	0800999f 	.word	0x0800999f
 8008354:	080099b0 	.word	0x080099b0

08008358 <__hi0bits>:
 8008358:	0c02      	lsrs	r2, r0, #16
 800835a:	0412      	lsls	r2, r2, #16
 800835c:	4603      	mov	r3, r0
 800835e:	b9ca      	cbnz	r2, 8008394 <__hi0bits+0x3c>
 8008360:	0403      	lsls	r3, r0, #16
 8008362:	2010      	movs	r0, #16
 8008364:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008368:	bf04      	itt	eq
 800836a:	021b      	lsleq	r3, r3, #8
 800836c:	3008      	addeq	r0, #8
 800836e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008372:	bf04      	itt	eq
 8008374:	011b      	lsleq	r3, r3, #4
 8008376:	3004      	addeq	r0, #4
 8008378:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800837c:	bf04      	itt	eq
 800837e:	009b      	lsleq	r3, r3, #2
 8008380:	3002      	addeq	r0, #2
 8008382:	2b00      	cmp	r3, #0
 8008384:	db05      	blt.n	8008392 <__hi0bits+0x3a>
 8008386:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800838a:	f100 0001 	add.w	r0, r0, #1
 800838e:	bf08      	it	eq
 8008390:	2020      	moveq	r0, #32
 8008392:	4770      	bx	lr
 8008394:	2000      	movs	r0, #0
 8008396:	e7e5      	b.n	8008364 <__hi0bits+0xc>

08008398 <__lo0bits>:
 8008398:	6803      	ldr	r3, [r0, #0]
 800839a:	4602      	mov	r2, r0
 800839c:	f013 0007 	ands.w	r0, r3, #7
 80083a0:	d00b      	beq.n	80083ba <__lo0bits+0x22>
 80083a2:	07d9      	lsls	r1, r3, #31
 80083a4:	d421      	bmi.n	80083ea <__lo0bits+0x52>
 80083a6:	0798      	lsls	r0, r3, #30
 80083a8:	bf49      	itett	mi
 80083aa:	085b      	lsrmi	r3, r3, #1
 80083ac:	089b      	lsrpl	r3, r3, #2
 80083ae:	2001      	movmi	r0, #1
 80083b0:	6013      	strmi	r3, [r2, #0]
 80083b2:	bf5c      	itt	pl
 80083b4:	2002      	movpl	r0, #2
 80083b6:	6013      	strpl	r3, [r2, #0]
 80083b8:	4770      	bx	lr
 80083ba:	b299      	uxth	r1, r3
 80083bc:	b909      	cbnz	r1, 80083c2 <__lo0bits+0x2a>
 80083be:	2010      	movs	r0, #16
 80083c0:	0c1b      	lsrs	r3, r3, #16
 80083c2:	b2d9      	uxtb	r1, r3
 80083c4:	b909      	cbnz	r1, 80083ca <__lo0bits+0x32>
 80083c6:	3008      	adds	r0, #8
 80083c8:	0a1b      	lsrs	r3, r3, #8
 80083ca:	0719      	lsls	r1, r3, #28
 80083cc:	bf04      	itt	eq
 80083ce:	091b      	lsreq	r3, r3, #4
 80083d0:	3004      	addeq	r0, #4
 80083d2:	0799      	lsls	r1, r3, #30
 80083d4:	bf04      	itt	eq
 80083d6:	089b      	lsreq	r3, r3, #2
 80083d8:	3002      	addeq	r0, #2
 80083da:	07d9      	lsls	r1, r3, #31
 80083dc:	d403      	bmi.n	80083e6 <__lo0bits+0x4e>
 80083de:	085b      	lsrs	r3, r3, #1
 80083e0:	f100 0001 	add.w	r0, r0, #1
 80083e4:	d003      	beq.n	80083ee <__lo0bits+0x56>
 80083e6:	6013      	str	r3, [r2, #0]
 80083e8:	4770      	bx	lr
 80083ea:	2000      	movs	r0, #0
 80083ec:	4770      	bx	lr
 80083ee:	2020      	movs	r0, #32
 80083f0:	4770      	bx	lr
	...

080083f4 <__i2b>:
 80083f4:	b510      	push	{r4, lr}
 80083f6:	460c      	mov	r4, r1
 80083f8:	2101      	movs	r1, #1
 80083fa:	f7ff ff05 	bl	8008208 <_Balloc>
 80083fe:	4602      	mov	r2, r0
 8008400:	b928      	cbnz	r0, 800840e <__i2b+0x1a>
 8008402:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008406:	4b04      	ldr	r3, [pc, #16]	; (8008418 <__i2b+0x24>)
 8008408:	4804      	ldr	r0, [pc, #16]	; (800841c <__i2b+0x28>)
 800840a:	f7ff f825 	bl	8007458 <__assert_func>
 800840e:	2301      	movs	r3, #1
 8008410:	6144      	str	r4, [r0, #20]
 8008412:	6103      	str	r3, [r0, #16]
 8008414:	bd10      	pop	{r4, pc}
 8008416:	bf00      	nop
 8008418:	0800999f 	.word	0x0800999f
 800841c:	080099b0 	.word	0x080099b0

08008420 <__multiply>:
 8008420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008424:	4691      	mov	r9, r2
 8008426:	690a      	ldr	r2, [r1, #16]
 8008428:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800842c:	460c      	mov	r4, r1
 800842e:	429a      	cmp	r2, r3
 8008430:	bfbe      	ittt	lt
 8008432:	460b      	movlt	r3, r1
 8008434:	464c      	movlt	r4, r9
 8008436:	4699      	movlt	r9, r3
 8008438:	6927      	ldr	r7, [r4, #16]
 800843a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800843e:	68a3      	ldr	r3, [r4, #8]
 8008440:	6861      	ldr	r1, [r4, #4]
 8008442:	eb07 060a 	add.w	r6, r7, sl
 8008446:	42b3      	cmp	r3, r6
 8008448:	b085      	sub	sp, #20
 800844a:	bfb8      	it	lt
 800844c:	3101      	addlt	r1, #1
 800844e:	f7ff fedb 	bl	8008208 <_Balloc>
 8008452:	b930      	cbnz	r0, 8008462 <__multiply+0x42>
 8008454:	4602      	mov	r2, r0
 8008456:	f240 115d 	movw	r1, #349	; 0x15d
 800845a:	4b43      	ldr	r3, [pc, #268]	; (8008568 <__multiply+0x148>)
 800845c:	4843      	ldr	r0, [pc, #268]	; (800856c <__multiply+0x14c>)
 800845e:	f7fe fffb 	bl	8007458 <__assert_func>
 8008462:	f100 0514 	add.w	r5, r0, #20
 8008466:	462b      	mov	r3, r5
 8008468:	2200      	movs	r2, #0
 800846a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800846e:	4543      	cmp	r3, r8
 8008470:	d321      	bcc.n	80084b6 <__multiply+0x96>
 8008472:	f104 0314 	add.w	r3, r4, #20
 8008476:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800847a:	f109 0314 	add.w	r3, r9, #20
 800847e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008482:	9202      	str	r2, [sp, #8]
 8008484:	1b3a      	subs	r2, r7, r4
 8008486:	3a15      	subs	r2, #21
 8008488:	f022 0203 	bic.w	r2, r2, #3
 800848c:	3204      	adds	r2, #4
 800848e:	f104 0115 	add.w	r1, r4, #21
 8008492:	428f      	cmp	r7, r1
 8008494:	bf38      	it	cc
 8008496:	2204      	movcc	r2, #4
 8008498:	9201      	str	r2, [sp, #4]
 800849a:	9a02      	ldr	r2, [sp, #8]
 800849c:	9303      	str	r3, [sp, #12]
 800849e:	429a      	cmp	r2, r3
 80084a0:	d80c      	bhi.n	80084bc <__multiply+0x9c>
 80084a2:	2e00      	cmp	r6, #0
 80084a4:	dd03      	ble.n	80084ae <__multiply+0x8e>
 80084a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d059      	beq.n	8008562 <__multiply+0x142>
 80084ae:	6106      	str	r6, [r0, #16]
 80084b0:	b005      	add	sp, #20
 80084b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084b6:	f843 2b04 	str.w	r2, [r3], #4
 80084ba:	e7d8      	b.n	800846e <__multiply+0x4e>
 80084bc:	f8b3 a000 	ldrh.w	sl, [r3]
 80084c0:	f1ba 0f00 	cmp.w	sl, #0
 80084c4:	d023      	beq.n	800850e <__multiply+0xee>
 80084c6:	46a9      	mov	r9, r5
 80084c8:	f04f 0c00 	mov.w	ip, #0
 80084cc:	f104 0e14 	add.w	lr, r4, #20
 80084d0:	f85e 2b04 	ldr.w	r2, [lr], #4
 80084d4:	f8d9 1000 	ldr.w	r1, [r9]
 80084d8:	fa1f fb82 	uxth.w	fp, r2
 80084dc:	b289      	uxth	r1, r1
 80084de:	fb0a 110b 	mla	r1, sl, fp, r1
 80084e2:	4461      	add	r1, ip
 80084e4:	f8d9 c000 	ldr.w	ip, [r9]
 80084e8:	0c12      	lsrs	r2, r2, #16
 80084ea:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80084ee:	fb0a c202 	mla	r2, sl, r2, ip
 80084f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80084f6:	b289      	uxth	r1, r1
 80084f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80084fc:	4577      	cmp	r7, lr
 80084fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008502:	f849 1b04 	str.w	r1, [r9], #4
 8008506:	d8e3      	bhi.n	80084d0 <__multiply+0xb0>
 8008508:	9a01      	ldr	r2, [sp, #4]
 800850a:	f845 c002 	str.w	ip, [r5, r2]
 800850e:	9a03      	ldr	r2, [sp, #12]
 8008510:	3304      	adds	r3, #4
 8008512:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008516:	f1b9 0f00 	cmp.w	r9, #0
 800851a:	d020      	beq.n	800855e <__multiply+0x13e>
 800851c:	46ae      	mov	lr, r5
 800851e:	f04f 0a00 	mov.w	sl, #0
 8008522:	6829      	ldr	r1, [r5, #0]
 8008524:	f104 0c14 	add.w	ip, r4, #20
 8008528:	f8bc b000 	ldrh.w	fp, [ip]
 800852c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008530:	b289      	uxth	r1, r1
 8008532:	fb09 220b 	mla	r2, r9, fp, r2
 8008536:	4492      	add	sl, r2
 8008538:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800853c:	f84e 1b04 	str.w	r1, [lr], #4
 8008540:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008544:	f8be 1000 	ldrh.w	r1, [lr]
 8008548:	0c12      	lsrs	r2, r2, #16
 800854a:	fb09 1102 	mla	r1, r9, r2, r1
 800854e:	4567      	cmp	r7, ip
 8008550:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008554:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008558:	d8e6      	bhi.n	8008528 <__multiply+0x108>
 800855a:	9a01      	ldr	r2, [sp, #4]
 800855c:	50a9      	str	r1, [r5, r2]
 800855e:	3504      	adds	r5, #4
 8008560:	e79b      	b.n	800849a <__multiply+0x7a>
 8008562:	3e01      	subs	r6, #1
 8008564:	e79d      	b.n	80084a2 <__multiply+0x82>
 8008566:	bf00      	nop
 8008568:	0800999f 	.word	0x0800999f
 800856c:	080099b0 	.word	0x080099b0

08008570 <__pow5mult>:
 8008570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008574:	4615      	mov	r5, r2
 8008576:	f012 0203 	ands.w	r2, r2, #3
 800857a:	4606      	mov	r6, r0
 800857c:	460f      	mov	r7, r1
 800857e:	d007      	beq.n	8008590 <__pow5mult+0x20>
 8008580:	4c25      	ldr	r4, [pc, #148]	; (8008618 <__pow5mult+0xa8>)
 8008582:	3a01      	subs	r2, #1
 8008584:	2300      	movs	r3, #0
 8008586:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800858a:	f7ff fe9f 	bl	80082cc <__multadd>
 800858e:	4607      	mov	r7, r0
 8008590:	10ad      	asrs	r5, r5, #2
 8008592:	d03d      	beq.n	8008610 <__pow5mult+0xa0>
 8008594:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008596:	b97c      	cbnz	r4, 80085b8 <__pow5mult+0x48>
 8008598:	2010      	movs	r0, #16
 800859a:	f7fe f985 	bl	80068a8 <malloc>
 800859e:	4602      	mov	r2, r0
 80085a0:	6270      	str	r0, [r6, #36]	; 0x24
 80085a2:	b928      	cbnz	r0, 80085b0 <__pow5mult+0x40>
 80085a4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80085a8:	4b1c      	ldr	r3, [pc, #112]	; (800861c <__pow5mult+0xac>)
 80085aa:	481d      	ldr	r0, [pc, #116]	; (8008620 <__pow5mult+0xb0>)
 80085ac:	f7fe ff54 	bl	8007458 <__assert_func>
 80085b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085b4:	6004      	str	r4, [r0, #0]
 80085b6:	60c4      	str	r4, [r0, #12]
 80085b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80085bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085c0:	b94c      	cbnz	r4, 80085d6 <__pow5mult+0x66>
 80085c2:	f240 2171 	movw	r1, #625	; 0x271
 80085c6:	4630      	mov	r0, r6
 80085c8:	f7ff ff14 	bl	80083f4 <__i2b>
 80085cc:	2300      	movs	r3, #0
 80085ce:	4604      	mov	r4, r0
 80085d0:	f8c8 0008 	str.w	r0, [r8, #8]
 80085d4:	6003      	str	r3, [r0, #0]
 80085d6:	f04f 0900 	mov.w	r9, #0
 80085da:	07eb      	lsls	r3, r5, #31
 80085dc:	d50a      	bpl.n	80085f4 <__pow5mult+0x84>
 80085de:	4639      	mov	r1, r7
 80085e0:	4622      	mov	r2, r4
 80085e2:	4630      	mov	r0, r6
 80085e4:	f7ff ff1c 	bl	8008420 <__multiply>
 80085e8:	4680      	mov	r8, r0
 80085ea:	4639      	mov	r1, r7
 80085ec:	4630      	mov	r0, r6
 80085ee:	f7ff fe4b 	bl	8008288 <_Bfree>
 80085f2:	4647      	mov	r7, r8
 80085f4:	106d      	asrs	r5, r5, #1
 80085f6:	d00b      	beq.n	8008610 <__pow5mult+0xa0>
 80085f8:	6820      	ldr	r0, [r4, #0]
 80085fa:	b938      	cbnz	r0, 800860c <__pow5mult+0x9c>
 80085fc:	4622      	mov	r2, r4
 80085fe:	4621      	mov	r1, r4
 8008600:	4630      	mov	r0, r6
 8008602:	f7ff ff0d 	bl	8008420 <__multiply>
 8008606:	6020      	str	r0, [r4, #0]
 8008608:	f8c0 9000 	str.w	r9, [r0]
 800860c:	4604      	mov	r4, r0
 800860e:	e7e4      	b.n	80085da <__pow5mult+0x6a>
 8008610:	4638      	mov	r0, r7
 8008612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008616:	bf00      	nop
 8008618:	08009b00 	.word	0x08009b00
 800861c:	0800992d 	.word	0x0800992d
 8008620:	080099b0 	.word	0x080099b0

08008624 <__lshift>:
 8008624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008628:	460c      	mov	r4, r1
 800862a:	4607      	mov	r7, r0
 800862c:	4691      	mov	r9, r2
 800862e:	6923      	ldr	r3, [r4, #16]
 8008630:	6849      	ldr	r1, [r1, #4]
 8008632:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008636:	68a3      	ldr	r3, [r4, #8]
 8008638:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800863c:	f108 0601 	add.w	r6, r8, #1
 8008640:	42b3      	cmp	r3, r6
 8008642:	db0b      	blt.n	800865c <__lshift+0x38>
 8008644:	4638      	mov	r0, r7
 8008646:	f7ff fddf 	bl	8008208 <_Balloc>
 800864a:	4605      	mov	r5, r0
 800864c:	b948      	cbnz	r0, 8008662 <__lshift+0x3e>
 800864e:	4602      	mov	r2, r0
 8008650:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008654:	4b29      	ldr	r3, [pc, #164]	; (80086fc <__lshift+0xd8>)
 8008656:	482a      	ldr	r0, [pc, #168]	; (8008700 <__lshift+0xdc>)
 8008658:	f7fe fefe 	bl	8007458 <__assert_func>
 800865c:	3101      	adds	r1, #1
 800865e:	005b      	lsls	r3, r3, #1
 8008660:	e7ee      	b.n	8008640 <__lshift+0x1c>
 8008662:	2300      	movs	r3, #0
 8008664:	f100 0114 	add.w	r1, r0, #20
 8008668:	f100 0210 	add.w	r2, r0, #16
 800866c:	4618      	mov	r0, r3
 800866e:	4553      	cmp	r3, sl
 8008670:	db37      	blt.n	80086e2 <__lshift+0xbe>
 8008672:	6920      	ldr	r0, [r4, #16]
 8008674:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008678:	f104 0314 	add.w	r3, r4, #20
 800867c:	f019 091f 	ands.w	r9, r9, #31
 8008680:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008684:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008688:	d02f      	beq.n	80086ea <__lshift+0xc6>
 800868a:	468a      	mov	sl, r1
 800868c:	f04f 0c00 	mov.w	ip, #0
 8008690:	f1c9 0e20 	rsb	lr, r9, #32
 8008694:	681a      	ldr	r2, [r3, #0]
 8008696:	fa02 f209 	lsl.w	r2, r2, r9
 800869a:	ea42 020c 	orr.w	r2, r2, ip
 800869e:	f84a 2b04 	str.w	r2, [sl], #4
 80086a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80086a6:	4298      	cmp	r0, r3
 80086a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80086ac:	d8f2      	bhi.n	8008694 <__lshift+0x70>
 80086ae:	1b03      	subs	r3, r0, r4
 80086b0:	3b15      	subs	r3, #21
 80086b2:	f023 0303 	bic.w	r3, r3, #3
 80086b6:	3304      	adds	r3, #4
 80086b8:	f104 0215 	add.w	r2, r4, #21
 80086bc:	4290      	cmp	r0, r2
 80086be:	bf38      	it	cc
 80086c0:	2304      	movcc	r3, #4
 80086c2:	f841 c003 	str.w	ip, [r1, r3]
 80086c6:	f1bc 0f00 	cmp.w	ip, #0
 80086ca:	d001      	beq.n	80086d0 <__lshift+0xac>
 80086cc:	f108 0602 	add.w	r6, r8, #2
 80086d0:	3e01      	subs	r6, #1
 80086d2:	4638      	mov	r0, r7
 80086d4:	4621      	mov	r1, r4
 80086d6:	612e      	str	r6, [r5, #16]
 80086d8:	f7ff fdd6 	bl	8008288 <_Bfree>
 80086dc:	4628      	mov	r0, r5
 80086de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80086e6:	3301      	adds	r3, #1
 80086e8:	e7c1      	b.n	800866e <__lshift+0x4a>
 80086ea:	3904      	subs	r1, #4
 80086ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80086f0:	4298      	cmp	r0, r3
 80086f2:	f841 2f04 	str.w	r2, [r1, #4]!
 80086f6:	d8f9      	bhi.n	80086ec <__lshift+0xc8>
 80086f8:	e7ea      	b.n	80086d0 <__lshift+0xac>
 80086fa:	bf00      	nop
 80086fc:	0800999f 	.word	0x0800999f
 8008700:	080099b0 	.word	0x080099b0

08008704 <__mcmp>:
 8008704:	4603      	mov	r3, r0
 8008706:	690a      	ldr	r2, [r1, #16]
 8008708:	6900      	ldr	r0, [r0, #16]
 800870a:	b530      	push	{r4, r5, lr}
 800870c:	1a80      	subs	r0, r0, r2
 800870e:	d10d      	bne.n	800872c <__mcmp+0x28>
 8008710:	3314      	adds	r3, #20
 8008712:	3114      	adds	r1, #20
 8008714:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008718:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800871c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008720:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008724:	4295      	cmp	r5, r2
 8008726:	d002      	beq.n	800872e <__mcmp+0x2a>
 8008728:	d304      	bcc.n	8008734 <__mcmp+0x30>
 800872a:	2001      	movs	r0, #1
 800872c:	bd30      	pop	{r4, r5, pc}
 800872e:	42a3      	cmp	r3, r4
 8008730:	d3f4      	bcc.n	800871c <__mcmp+0x18>
 8008732:	e7fb      	b.n	800872c <__mcmp+0x28>
 8008734:	f04f 30ff 	mov.w	r0, #4294967295
 8008738:	e7f8      	b.n	800872c <__mcmp+0x28>
	...

0800873c <__mdiff>:
 800873c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008740:	460d      	mov	r5, r1
 8008742:	4607      	mov	r7, r0
 8008744:	4611      	mov	r1, r2
 8008746:	4628      	mov	r0, r5
 8008748:	4614      	mov	r4, r2
 800874a:	f7ff ffdb 	bl	8008704 <__mcmp>
 800874e:	1e06      	subs	r6, r0, #0
 8008750:	d111      	bne.n	8008776 <__mdiff+0x3a>
 8008752:	4631      	mov	r1, r6
 8008754:	4638      	mov	r0, r7
 8008756:	f7ff fd57 	bl	8008208 <_Balloc>
 800875a:	4602      	mov	r2, r0
 800875c:	b928      	cbnz	r0, 800876a <__mdiff+0x2e>
 800875e:	f240 2132 	movw	r1, #562	; 0x232
 8008762:	4b3a      	ldr	r3, [pc, #232]	; (800884c <__mdiff+0x110>)
 8008764:	483a      	ldr	r0, [pc, #232]	; (8008850 <__mdiff+0x114>)
 8008766:	f7fe fe77 	bl	8007458 <__assert_func>
 800876a:	2301      	movs	r3, #1
 800876c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008770:	4610      	mov	r0, r2
 8008772:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008776:	bfa4      	itt	ge
 8008778:	4623      	movge	r3, r4
 800877a:	462c      	movge	r4, r5
 800877c:	4638      	mov	r0, r7
 800877e:	6861      	ldr	r1, [r4, #4]
 8008780:	bfa6      	itte	ge
 8008782:	461d      	movge	r5, r3
 8008784:	2600      	movge	r6, #0
 8008786:	2601      	movlt	r6, #1
 8008788:	f7ff fd3e 	bl	8008208 <_Balloc>
 800878c:	4602      	mov	r2, r0
 800878e:	b918      	cbnz	r0, 8008798 <__mdiff+0x5c>
 8008790:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008794:	4b2d      	ldr	r3, [pc, #180]	; (800884c <__mdiff+0x110>)
 8008796:	e7e5      	b.n	8008764 <__mdiff+0x28>
 8008798:	f102 0814 	add.w	r8, r2, #20
 800879c:	46c2      	mov	sl, r8
 800879e:	f04f 0c00 	mov.w	ip, #0
 80087a2:	6927      	ldr	r7, [r4, #16]
 80087a4:	60c6      	str	r6, [r0, #12]
 80087a6:	692e      	ldr	r6, [r5, #16]
 80087a8:	f104 0014 	add.w	r0, r4, #20
 80087ac:	f105 0914 	add.w	r9, r5, #20
 80087b0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80087b4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80087b8:	3410      	adds	r4, #16
 80087ba:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80087be:	f859 3b04 	ldr.w	r3, [r9], #4
 80087c2:	fa1f f18b 	uxth.w	r1, fp
 80087c6:	448c      	add	ip, r1
 80087c8:	b299      	uxth	r1, r3
 80087ca:	0c1b      	lsrs	r3, r3, #16
 80087cc:	ebac 0101 	sub.w	r1, ip, r1
 80087d0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80087d4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80087d8:	b289      	uxth	r1, r1
 80087da:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80087de:	454e      	cmp	r6, r9
 80087e0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80087e4:	f84a 3b04 	str.w	r3, [sl], #4
 80087e8:	d8e7      	bhi.n	80087ba <__mdiff+0x7e>
 80087ea:	1b73      	subs	r3, r6, r5
 80087ec:	3b15      	subs	r3, #21
 80087ee:	f023 0303 	bic.w	r3, r3, #3
 80087f2:	3515      	adds	r5, #21
 80087f4:	3304      	adds	r3, #4
 80087f6:	42ae      	cmp	r6, r5
 80087f8:	bf38      	it	cc
 80087fa:	2304      	movcc	r3, #4
 80087fc:	4418      	add	r0, r3
 80087fe:	4443      	add	r3, r8
 8008800:	461e      	mov	r6, r3
 8008802:	4605      	mov	r5, r0
 8008804:	4575      	cmp	r5, lr
 8008806:	d30e      	bcc.n	8008826 <__mdiff+0xea>
 8008808:	f10e 0103 	add.w	r1, lr, #3
 800880c:	1a09      	subs	r1, r1, r0
 800880e:	f021 0103 	bic.w	r1, r1, #3
 8008812:	3803      	subs	r0, #3
 8008814:	4586      	cmp	lr, r0
 8008816:	bf38      	it	cc
 8008818:	2100      	movcc	r1, #0
 800881a:	4419      	add	r1, r3
 800881c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008820:	b18b      	cbz	r3, 8008846 <__mdiff+0x10a>
 8008822:	6117      	str	r7, [r2, #16]
 8008824:	e7a4      	b.n	8008770 <__mdiff+0x34>
 8008826:	f855 8b04 	ldr.w	r8, [r5], #4
 800882a:	fa1f f188 	uxth.w	r1, r8
 800882e:	4461      	add	r1, ip
 8008830:	140c      	asrs	r4, r1, #16
 8008832:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008836:	b289      	uxth	r1, r1
 8008838:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800883c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008840:	f846 1b04 	str.w	r1, [r6], #4
 8008844:	e7de      	b.n	8008804 <__mdiff+0xc8>
 8008846:	3f01      	subs	r7, #1
 8008848:	e7e8      	b.n	800881c <__mdiff+0xe0>
 800884a:	bf00      	nop
 800884c:	0800999f 	.word	0x0800999f
 8008850:	080099b0 	.word	0x080099b0

08008854 <__d2b>:
 8008854:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008858:	2101      	movs	r1, #1
 800885a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800885e:	4690      	mov	r8, r2
 8008860:	461d      	mov	r5, r3
 8008862:	f7ff fcd1 	bl	8008208 <_Balloc>
 8008866:	4604      	mov	r4, r0
 8008868:	b930      	cbnz	r0, 8008878 <__d2b+0x24>
 800886a:	4602      	mov	r2, r0
 800886c:	f240 310a 	movw	r1, #778	; 0x30a
 8008870:	4b24      	ldr	r3, [pc, #144]	; (8008904 <__d2b+0xb0>)
 8008872:	4825      	ldr	r0, [pc, #148]	; (8008908 <__d2b+0xb4>)
 8008874:	f7fe fdf0 	bl	8007458 <__assert_func>
 8008878:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800887c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008880:	bb2d      	cbnz	r5, 80088ce <__d2b+0x7a>
 8008882:	9301      	str	r3, [sp, #4]
 8008884:	f1b8 0300 	subs.w	r3, r8, #0
 8008888:	d026      	beq.n	80088d8 <__d2b+0x84>
 800888a:	4668      	mov	r0, sp
 800888c:	9300      	str	r3, [sp, #0]
 800888e:	f7ff fd83 	bl	8008398 <__lo0bits>
 8008892:	9900      	ldr	r1, [sp, #0]
 8008894:	b1f0      	cbz	r0, 80088d4 <__d2b+0x80>
 8008896:	9a01      	ldr	r2, [sp, #4]
 8008898:	f1c0 0320 	rsb	r3, r0, #32
 800889c:	fa02 f303 	lsl.w	r3, r2, r3
 80088a0:	430b      	orrs	r3, r1
 80088a2:	40c2      	lsrs	r2, r0
 80088a4:	6163      	str	r3, [r4, #20]
 80088a6:	9201      	str	r2, [sp, #4]
 80088a8:	9b01      	ldr	r3, [sp, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	bf14      	ite	ne
 80088ae:	2102      	movne	r1, #2
 80088b0:	2101      	moveq	r1, #1
 80088b2:	61a3      	str	r3, [r4, #24]
 80088b4:	6121      	str	r1, [r4, #16]
 80088b6:	b1c5      	cbz	r5, 80088ea <__d2b+0x96>
 80088b8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80088bc:	4405      	add	r5, r0
 80088be:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80088c2:	603d      	str	r5, [r7, #0]
 80088c4:	6030      	str	r0, [r6, #0]
 80088c6:	4620      	mov	r0, r4
 80088c8:	b002      	add	sp, #8
 80088ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088d2:	e7d6      	b.n	8008882 <__d2b+0x2e>
 80088d4:	6161      	str	r1, [r4, #20]
 80088d6:	e7e7      	b.n	80088a8 <__d2b+0x54>
 80088d8:	a801      	add	r0, sp, #4
 80088da:	f7ff fd5d 	bl	8008398 <__lo0bits>
 80088de:	2101      	movs	r1, #1
 80088e0:	9b01      	ldr	r3, [sp, #4]
 80088e2:	6121      	str	r1, [r4, #16]
 80088e4:	6163      	str	r3, [r4, #20]
 80088e6:	3020      	adds	r0, #32
 80088e8:	e7e5      	b.n	80088b6 <__d2b+0x62>
 80088ea:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80088ee:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088f2:	6038      	str	r0, [r7, #0]
 80088f4:	6918      	ldr	r0, [r3, #16]
 80088f6:	f7ff fd2f 	bl	8008358 <__hi0bits>
 80088fa:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80088fe:	6031      	str	r1, [r6, #0]
 8008900:	e7e1      	b.n	80088c6 <__d2b+0x72>
 8008902:	bf00      	nop
 8008904:	0800999f 	.word	0x0800999f
 8008908:	080099b0 	.word	0x080099b0

0800890c <_calloc_r>:
 800890c:	b570      	push	{r4, r5, r6, lr}
 800890e:	fba1 5402 	umull	r5, r4, r1, r2
 8008912:	b934      	cbnz	r4, 8008922 <_calloc_r+0x16>
 8008914:	4629      	mov	r1, r5
 8008916:	f7fe f83f 	bl	8006998 <_malloc_r>
 800891a:	4606      	mov	r6, r0
 800891c:	b928      	cbnz	r0, 800892a <_calloc_r+0x1e>
 800891e:	4630      	mov	r0, r6
 8008920:	bd70      	pop	{r4, r5, r6, pc}
 8008922:	220c      	movs	r2, #12
 8008924:	2600      	movs	r6, #0
 8008926:	6002      	str	r2, [r0, #0]
 8008928:	e7f9      	b.n	800891e <_calloc_r+0x12>
 800892a:	462a      	mov	r2, r5
 800892c:	4621      	mov	r1, r4
 800892e:	f7fd ffc3 	bl	80068b8 <memset>
 8008932:	e7f4      	b.n	800891e <_calloc_r+0x12>

08008934 <__ssputs_r>:
 8008934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008938:	688e      	ldr	r6, [r1, #8]
 800893a:	4682      	mov	sl, r0
 800893c:	429e      	cmp	r6, r3
 800893e:	460c      	mov	r4, r1
 8008940:	4690      	mov	r8, r2
 8008942:	461f      	mov	r7, r3
 8008944:	d838      	bhi.n	80089b8 <__ssputs_r+0x84>
 8008946:	898a      	ldrh	r2, [r1, #12]
 8008948:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800894c:	d032      	beq.n	80089b4 <__ssputs_r+0x80>
 800894e:	6825      	ldr	r5, [r4, #0]
 8008950:	6909      	ldr	r1, [r1, #16]
 8008952:	3301      	adds	r3, #1
 8008954:	eba5 0901 	sub.w	r9, r5, r1
 8008958:	6965      	ldr	r5, [r4, #20]
 800895a:	444b      	add	r3, r9
 800895c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008960:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008964:	106d      	asrs	r5, r5, #1
 8008966:	429d      	cmp	r5, r3
 8008968:	bf38      	it	cc
 800896a:	461d      	movcc	r5, r3
 800896c:	0553      	lsls	r3, r2, #21
 800896e:	d531      	bpl.n	80089d4 <__ssputs_r+0xa0>
 8008970:	4629      	mov	r1, r5
 8008972:	f7fe f811 	bl	8006998 <_malloc_r>
 8008976:	4606      	mov	r6, r0
 8008978:	b950      	cbnz	r0, 8008990 <__ssputs_r+0x5c>
 800897a:	230c      	movs	r3, #12
 800897c:	f04f 30ff 	mov.w	r0, #4294967295
 8008980:	f8ca 3000 	str.w	r3, [sl]
 8008984:	89a3      	ldrh	r3, [r4, #12]
 8008986:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800898a:	81a3      	strh	r3, [r4, #12]
 800898c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008990:	464a      	mov	r2, r9
 8008992:	6921      	ldr	r1, [r4, #16]
 8008994:	f7ff fc1e 	bl	80081d4 <memcpy>
 8008998:	89a3      	ldrh	r3, [r4, #12]
 800899a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800899e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089a2:	81a3      	strh	r3, [r4, #12]
 80089a4:	6126      	str	r6, [r4, #16]
 80089a6:	444e      	add	r6, r9
 80089a8:	6026      	str	r6, [r4, #0]
 80089aa:	463e      	mov	r6, r7
 80089ac:	6165      	str	r5, [r4, #20]
 80089ae:	eba5 0509 	sub.w	r5, r5, r9
 80089b2:	60a5      	str	r5, [r4, #8]
 80089b4:	42be      	cmp	r6, r7
 80089b6:	d900      	bls.n	80089ba <__ssputs_r+0x86>
 80089b8:	463e      	mov	r6, r7
 80089ba:	4632      	mov	r2, r6
 80089bc:	4641      	mov	r1, r8
 80089be:	6820      	ldr	r0, [r4, #0]
 80089c0:	f000 fd62 	bl	8009488 <memmove>
 80089c4:	68a3      	ldr	r3, [r4, #8]
 80089c6:	2000      	movs	r0, #0
 80089c8:	1b9b      	subs	r3, r3, r6
 80089ca:	60a3      	str	r3, [r4, #8]
 80089cc:	6823      	ldr	r3, [r4, #0]
 80089ce:	4433      	add	r3, r6
 80089d0:	6023      	str	r3, [r4, #0]
 80089d2:	e7db      	b.n	800898c <__ssputs_r+0x58>
 80089d4:	462a      	mov	r2, r5
 80089d6:	f000 fd71 	bl	80094bc <_realloc_r>
 80089da:	4606      	mov	r6, r0
 80089dc:	2800      	cmp	r0, #0
 80089de:	d1e1      	bne.n	80089a4 <__ssputs_r+0x70>
 80089e0:	4650      	mov	r0, sl
 80089e2:	6921      	ldr	r1, [r4, #16]
 80089e4:	f7fd ff70 	bl	80068c8 <_free_r>
 80089e8:	e7c7      	b.n	800897a <__ssputs_r+0x46>
	...

080089ec <_svfiprintf_r>:
 80089ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089f0:	4698      	mov	r8, r3
 80089f2:	898b      	ldrh	r3, [r1, #12]
 80089f4:	4607      	mov	r7, r0
 80089f6:	061b      	lsls	r3, r3, #24
 80089f8:	460d      	mov	r5, r1
 80089fa:	4614      	mov	r4, r2
 80089fc:	b09d      	sub	sp, #116	; 0x74
 80089fe:	d50e      	bpl.n	8008a1e <_svfiprintf_r+0x32>
 8008a00:	690b      	ldr	r3, [r1, #16]
 8008a02:	b963      	cbnz	r3, 8008a1e <_svfiprintf_r+0x32>
 8008a04:	2140      	movs	r1, #64	; 0x40
 8008a06:	f7fd ffc7 	bl	8006998 <_malloc_r>
 8008a0a:	6028      	str	r0, [r5, #0]
 8008a0c:	6128      	str	r0, [r5, #16]
 8008a0e:	b920      	cbnz	r0, 8008a1a <_svfiprintf_r+0x2e>
 8008a10:	230c      	movs	r3, #12
 8008a12:	603b      	str	r3, [r7, #0]
 8008a14:	f04f 30ff 	mov.w	r0, #4294967295
 8008a18:	e0d1      	b.n	8008bbe <_svfiprintf_r+0x1d2>
 8008a1a:	2340      	movs	r3, #64	; 0x40
 8008a1c:	616b      	str	r3, [r5, #20]
 8008a1e:	2300      	movs	r3, #0
 8008a20:	9309      	str	r3, [sp, #36]	; 0x24
 8008a22:	2320      	movs	r3, #32
 8008a24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a28:	2330      	movs	r3, #48	; 0x30
 8008a2a:	f04f 0901 	mov.w	r9, #1
 8008a2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a32:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008bd8 <_svfiprintf_r+0x1ec>
 8008a36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a3a:	4623      	mov	r3, r4
 8008a3c:	469a      	mov	sl, r3
 8008a3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a42:	b10a      	cbz	r2, 8008a48 <_svfiprintf_r+0x5c>
 8008a44:	2a25      	cmp	r2, #37	; 0x25
 8008a46:	d1f9      	bne.n	8008a3c <_svfiprintf_r+0x50>
 8008a48:	ebba 0b04 	subs.w	fp, sl, r4
 8008a4c:	d00b      	beq.n	8008a66 <_svfiprintf_r+0x7a>
 8008a4e:	465b      	mov	r3, fp
 8008a50:	4622      	mov	r2, r4
 8008a52:	4629      	mov	r1, r5
 8008a54:	4638      	mov	r0, r7
 8008a56:	f7ff ff6d 	bl	8008934 <__ssputs_r>
 8008a5a:	3001      	adds	r0, #1
 8008a5c:	f000 80aa 	beq.w	8008bb4 <_svfiprintf_r+0x1c8>
 8008a60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a62:	445a      	add	r2, fp
 8008a64:	9209      	str	r2, [sp, #36]	; 0x24
 8008a66:	f89a 3000 	ldrb.w	r3, [sl]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f000 80a2 	beq.w	8008bb4 <_svfiprintf_r+0x1c8>
 8008a70:	2300      	movs	r3, #0
 8008a72:	f04f 32ff 	mov.w	r2, #4294967295
 8008a76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a7a:	f10a 0a01 	add.w	sl, sl, #1
 8008a7e:	9304      	str	r3, [sp, #16]
 8008a80:	9307      	str	r3, [sp, #28]
 8008a82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a86:	931a      	str	r3, [sp, #104]	; 0x68
 8008a88:	4654      	mov	r4, sl
 8008a8a:	2205      	movs	r2, #5
 8008a8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a90:	4851      	ldr	r0, [pc, #324]	; (8008bd8 <_svfiprintf_r+0x1ec>)
 8008a92:	f7ff fb91 	bl	80081b8 <memchr>
 8008a96:	9a04      	ldr	r2, [sp, #16]
 8008a98:	b9d8      	cbnz	r0, 8008ad2 <_svfiprintf_r+0xe6>
 8008a9a:	06d0      	lsls	r0, r2, #27
 8008a9c:	bf44      	itt	mi
 8008a9e:	2320      	movmi	r3, #32
 8008aa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008aa4:	0711      	lsls	r1, r2, #28
 8008aa6:	bf44      	itt	mi
 8008aa8:	232b      	movmi	r3, #43	; 0x2b
 8008aaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008aae:	f89a 3000 	ldrb.w	r3, [sl]
 8008ab2:	2b2a      	cmp	r3, #42	; 0x2a
 8008ab4:	d015      	beq.n	8008ae2 <_svfiprintf_r+0xf6>
 8008ab6:	4654      	mov	r4, sl
 8008ab8:	2000      	movs	r0, #0
 8008aba:	f04f 0c0a 	mov.w	ip, #10
 8008abe:	9a07      	ldr	r2, [sp, #28]
 8008ac0:	4621      	mov	r1, r4
 8008ac2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ac6:	3b30      	subs	r3, #48	; 0x30
 8008ac8:	2b09      	cmp	r3, #9
 8008aca:	d94e      	bls.n	8008b6a <_svfiprintf_r+0x17e>
 8008acc:	b1b0      	cbz	r0, 8008afc <_svfiprintf_r+0x110>
 8008ace:	9207      	str	r2, [sp, #28]
 8008ad0:	e014      	b.n	8008afc <_svfiprintf_r+0x110>
 8008ad2:	eba0 0308 	sub.w	r3, r0, r8
 8008ad6:	fa09 f303 	lsl.w	r3, r9, r3
 8008ada:	4313      	orrs	r3, r2
 8008adc:	46a2      	mov	sl, r4
 8008ade:	9304      	str	r3, [sp, #16]
 8008ae0:	e7d2      	b.n	8008a88 <_svfiprintf_r+0x9c>
 8008ae2:	9b03      	ldr	r3, [sp, #12]
 8008ae4:	1d19      	adds	r1, r3, #4
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	9103      	str	r1, [sp, #12]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	bfbb      	ittet	lt
 8008aee:	425b      	neglt	r3, r3
 8008af0:	f042 0202 	orrlt.w	r2, r2, #2
 8008af4:	9307      	strge	r3, [sp, #28]
 8008af6:	9307      	strlt	r3, [sp, #28]
 8008af8:	bfb8      	it	lt
 8008afa:	9204      	strlt	r2, [sp, #16]
 8008afc:	7823      	ldrb	r3, [r4, #0]
 8008afe:	2b2e      	cmp	r3, #46	; 0x2e
 8008b00:	d10c      	bne.n	8008b1c <_svfiprintf_r+0x130>
 8008b02:	7863      	ldrb	r3, [r4, #1]
 8008b04:	2b2a      	cmp	r3, #42	; 0x2a
 8008b06:	d135      	bne.n	8008b74 <_svfiprintf_r+0x188>
 8008b08:	9b03      	ldr	r3, [sp, #12]
 8008b0a:	3402      	adds	r4, #2
 8008b0c:	1d1a      	adds	r2, r3, #4
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	9203      	str	r2, [sp, #12]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	bfb8      	it	lt
 8008b16:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b1a:	9305      	str	r3, [sp, #20]
 8008b1c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008bdc <_svfiprintf_r+0x1f0>
 8008b20:	2203      	movs	r2, #3
 8008b22:	4650      	mov	r0, sl
 8008b24:	7821      	ldrb	r1, [r4, #0]
 8008b26:	f7ff fb47 	bl	80081b8 <memchr>
 8008b2a:	b140      	cbz	r0, 8008b3e <_svfiprintf_r+0x152>
 8008b2c:	2340      	movs	r3, #64	; 0x40
 8008b2e:	eba0 000a 	sub.w	r0, r0, sl
 8008b32:	fa03 f000 	lsl.w	r0, r3, r0
 8008b36:	9b04      	ldr	r3, [sp, #16]
 8008b38:	3401      	adds	r4, #1
 8008b3a:	4303      	orrs	r3, r0
 8008b3c:	9304      	str	r3, [sp, #16]
 8008b3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b42:	2206      	movs	r2, #6
 8008b44:	4826      	ldr	r0, [pc, #152]	; (8008be0 <_svfiprintf_r+0x1f4>)
 8008b46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b4a:	f7ff fb35 	bl	80081b8 <memchr>
 8008b4e:	2800      	cmp	r0, #0
 8008b50:	d038      	beq.n	8008bc4 <_svfiprintf_r+0x1d8>
 8008b52:	4b24      	ldr	r3, [pc, #144]	; (8008be4 <_svfiprintf_r+0x1f8>)
 8008b54:	bb1b      	cbnz	r3, 8008b9e <_svfiprintf_r+0x1b2>
 8008b56:	9b03      	ldr	r3, [sp, #12]
 8008b58:	3307      	adds	r3, #7
 8008b5a:	f023 0307 	bic.w	r3, r3, #7
 8008b5e:	3308      	adds	r3, #8
 8008b60:	9303      	str	r3, [sp, #12]
 8008b62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b64:	4433      	add	r3, r6
 8008b66:	9309      	str	r3, [sp, #36]	; 0x24
 8008b68:	e767      	b.n	8008a3a <_svfiprintf_r+0x4e>
 8008b6a:	460c      	mov	r4, r1
 8008b6c:	2001      	movs	r0, #1
 8008b6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b72:	e7a5      	b.n	8008ac0 <_svfiprintf_r+0xd4>
 8008b74:	2300      	movs	r3, #0
 8008b76:	f04f 0c0a 	mov.w	ip, #10
 8008b7a:	4619      	mov	r1, r3
 8008b7c:	3401      	adds	r4, #1
 8008b7e:	9305      	str	r3, [sp, #20]
 8008b80:	4620      	mov	r0, r4
 8008b82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b86:	3a30      	subs	r2, #48	; 0x30
 8008b88:	2a09      	cmp	r2, #9
 8008b8a:	d903      	bls.n	8008b94 <_svfiprintf_r+0x1a8>
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d0c5      	beq.n	8008b1c <_svfiprintf_r+0x130>
 8008b90:	9105      	str	r1, [sp, #20]
 8008b92:	e7c3      	b.n	8008b1c <_svfiprintf_r+0x130>
 8008b94:	4604      	mov	r4, r0
 8008b96:	2301      	movs	r3, #1
 8008b98:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b9c:	e7f0      	b.n	8008b80 <_svfiprintf_r+0x194>
 8008b9e:	ab03      	add	r3, sp, #12
 8008ba0:	9300      	str	r3, [sp, #0]
 8008ba2:	462a      	mov	r2, r5
 8008ba4:	4638      	mov	r0, r7
 8008ba6:	4b10      	ldr	r3, [pc, #64]	; (8008be8 <_svfiprintf_r+0x1fc>)
 8008ba8:	a904      	add	r1, sp, #16
 8008baa:	f7fe f807 	bl	8006bbc <_printf_float>
 8008bae:	1c42      	adds	r2, r0, #1
 8008bb0:	4606      	mov	r6, r0
 8008bb2:	d1d6      	bne.n	8008b62 <_svfiprintf_r+0x176>
 8008bb4:	89ab      	ldrh	r3, [r5, #12]
 8008bb6:	065b      	lsls	r3, r3, #25
 8008bb8:	f53f af2c 	bmi.w	8008a14 <_svfiprintf_r+0x28>
 8008bbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bbe:	b01d      	add	sp, #116	; 0x74
 8008bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bc4:	ab03      	add	r3, sp, #12
 8008bc6:	9300      	str	r3, [sp, #0]
 8008bc8:	462a      	mov	r2, r5
 8008bca:	4638      	mov	r0, r7
 8008bcc:	4b06      	ldr	r3, [pc, #24]	; (8008be8 <_svfiprintf_r+0x1fc>)
 8008bce:	a904      	add	r1, sp, #16
 8008bd0:	f7fe fa90 	bl	80070f4 <_printf_i>
 8008bd4:	e7eb      	b.n	8008bae <_svfiprintf_r+0x1c2>
 8008bd6:	bf00      	nop
 8008bd8:	08009b0c 	.word	0x08009b0c
 8008bdc:	08009b12 	.word	0x08009b12
 8008be0:	08009b16 	.word	0x08009b16
 8008be4:	08006bbd 	.word	0x08006bbd
 8008be8:	08008935 	.word	0x08008935

08008bec <__sfputc_r>:
 8008bec:	6893      	ldr	r3, [r2, #8]
 8008bee:	b410      	push	{r4}
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	6093      	str	r3, [r2, #8]
 8008bf6:	da07      	bge.n	8008c08 <__sfputc_r+0x1c>
 8008bf8:	6994      	ldr	r4, [r2, #24]
 8008bfa:	42a3      	cmp	r3, r4
 8008bfc:	db01      	blt.n	8008c02 <__sfputc_r+0x16>
 8008bfe:	290a      	cmp	r1, #10
 8008c00:	d102      	bne.n	8008c08 <__sfputc_r+0x1c>
 8008c02:	bc10      	pop	{r4}
 8008c04:	f000 b94a 	b.w	8008e9c <__swbuf_r>
 8008c08:	6813      	ldr	r3, [r2, #0]
 8008c0a:	1c58      	adds	r0, r3, #1
 8008c0c:	6010      	str	r0, [r2, #0]
 8008c0e:	7019      	strb	r1, [r3, #0]
 8008c10:	4608      	mov	r0, r1
 8008c12:	bc10      	pop	{r4}
 8008c14:	4770      	bx	lr

08008c16 <__sfputs_r>:
 8008c16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c18:	4606      	mov	r6, r0
 8008c1a:	460f      	mov	r7, r1
 8008c1c:	4614      	mov	r4, r2
 8008c1e:	18d5      	adds	r5, r2, r3
 8008c20:	42ac      	cmp	r4, r5
 8008c22:	d101      	bne.n	8008c28 <__sfputs_r+0x12>
 8008c24:	2000      	movs	r0, #0
 8008c26:	e007      	b.n	8008c38 <__sfputs_r+0x22>
 8008c28:	463a      	mov	r2, r7
 8008c2a:	4630      	mov	r0, r6
 8008c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c30:	f7ff ffdc 	bl	8008bec <__sfputc_r>
 8008c34:	1c43      	adds	r3, r0, #1
 8008c36:	d1f3      	bne.n	8008c20 <__sfputs_r+0xa>
 8008c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c3c <_vfiprintf_r>:
 8008c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c40:	460d      	mov	r5, r1
 8008c42:	4614      	mov	r4, r2
 8008c44:	4698      	mov	r8, r3
 8008c46:	4606      	mov	r6, r0
 8008c48:	b09d      	sub	sp, #116	; 0x74
 8008c4a:	b118      	cbz	r0, 8008c54 <_vfiprintf_r+0x18>
 8008c4c:	6983      	ldr	r3, [r0, #24]
 8008c4e:	b90b      	cbnz	r3, 8008c54 <_vfiprintf_r+0x18>
 8008c50:	f000 fb02 	bl	8009258 <__sinit>
 8008c54:	4b89      	ldr	r3, [pc, #548]	; (8008e7c <_vfiprintf_r+0x240>)
 8008c56:	429d      	cmp	r5, r3
 8008c58:	d11b      	bne.n	8008c92 <_vfiprintf_r+0x56>
 8008c5a:	6875      	ldr	r5, [r6, #4]
 8008c5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c5e:	07d9      	lsls	r1, r3, #31
 8008c60:	d405      	bmi.n	8008c6e <_vfiprintf_r+0x32>
 8008c62:	89ab      	ldrh	r3, [r5, #12]
 8008c64:	059a      	lsls	r2, r3, #22
 8008c66:	d402      	bmi.n	8008c6e <_vfiprintf_r+0x32>
 8008c68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c6a:	f000 fb93 	bl	8009394 <__retarget_lock_acquire_recursive>
 8008c6e:	89ab      	ldrh	r3, [r5, #12]
 8008c70:	071b      	lsls	r3, r3, #28
 8008c72:	d501      	bpl.n	8008c78 <_vfiprintf_r+0x3c>
 8008c74:	692b      	ldr	r3, [r5, #16]
 8008c76:	b9eb      	cbnz	r3, 8008cb4 <_vfiprintf_r+0x78>
 8008c78:	4629      	mov	r1, r5
 8008c7a:	4630      	mov	r0, r6
 8008c7c:	f000 f960 	bl	8008f40 <__swsetup_r>
 8008c80:	b1c0      	cbz	r0, 8008cb4 <_vfiprintf_r+0x78>
 8008c82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c84:	07dc      	lsls	r4, r3, #31
 8008c86:	d50e      	bpl.n	8008ca6 <_vfiprintf_r+0x6a>
 8008c88:	f04f 30ff 	mov.w	r0, #4294967295
 8008c8c:	b01d      	add	sp, #116	; 0x74
 8008c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c92:	4b7b      	ldr	r3, [pc, #492]	; (8008e80 <_vfiprintf_r+0x244>)
 8008c94:	429d      	cmp	r5, r3
 8008c96:	d101      	bne.n	8008c9c <_vfiprintf_r+0x60>
 8008c98:	68b5      	ldr	r5, [r6, #8]
 8008c9a:	e7df      	b.n	8008c5c <_vfiprintf_r+0x20>
 8008c9c:	4b79      	ldr	r3, [pc, #484]	; (8008e84 <_vfiprintf_r+0x248>)
 8008c9e:	429d      	cmp	r5, r3
 8008ca0:	bf08      	it	eq
 8008ca2:	68f5      	ldreq	r5, [r6, #12]
 8008ca4:	e7da      	b.n	8008c5c <_vfiprintf_r+0x20>
 8008ca6:	89ab      	ldrh	r3, [r5, #12]
 8008ca8:	0598      	lsls	r0, r3, #22
 8008caa:	d4ed      	bmi.n	8008c88 <_vfiprintf_r+0x4c>
 8008cac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cae:	f000 fb72 	bl	8009396 <__retarget_lock_release_recursive>
 8008cb2:	e7e9      	b.n	8008c88 <_vfiprintf_r+0x4c>
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb8:	2320      	movs	r3, #32
 8008cba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cbe:	2330      	movs	r3, #48	; 0x30
 8008cc0:	f04f 0901 	mov.w	r9, #1
 8008cc4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cc8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008e88 <_vfiprintf_r+0x24c>
 8008ccc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008cd0:	4623      	mov	r3, r4
 8008cd2:	469a      	mov	sl, r3
 8008cd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cd8:	b10a      	cbz	r2, 8008cde <_vfiprintf_r+0xa2>
 8008cda:	2a25      	cmp	r2, #37	; 0x25
 8008cdc:	d1f9      	bne.n	8008cd2 <_vfiprintf_r+0x96>
 8008cde:	ebba 0b04 	subs.w	fp, sl, r4
 8008ce2:	d00b      	beq.n	8008cfc <_vfiprintf_r+0xc0>
 8008ce4:	465b      	mov	r3, fp
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	4629      	mov	r1, r5
 8008cea:	4630      	mov	r0, r6
 8008cec:	f7ff ff93 	bl	8008c16 <__sfputs_r>
 8008cf0:	3001      	adds	r0, #1
 8008cf2:	f000 80aa 	beq.w	8008e4a <_vfiprintf_r+0x20e>
 8008cf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cf8:	445a      	add	r2, fp
 8008cfa:	9209      	str	r2, [sp, #36]	; 0x24
 8008cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	f000 80a2 	beq.w	8008e4a <_vfiprintf_r+0x20e>
 8008d06:	2300      	movs	r3, #0
 8008d08:	f04f 32ff 	mov.w	r2, #4294967295
 8008d0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d10:	f10a 0a01 	add.w	sl, sl, #1
 8008d14:	9304      	str	r3, [sp, #16]
 8008d16:	9307      	str	r3, [sp, #28]
 8008d18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d1c:	931a      	str	r3, [sp, #104]	; 0x68
 8008d1e:	4654      	mov	r4, sl
 8008d20:	2205      	movs	r2, #5
 8008d22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d26:	4858      	ldr	r0, [pc, #352]	; (8008e88 <_vfiprintf_r+0x24c>)
 8008d28:	f7ff fa46 	bl	80081b8 <memchr>
 8008d2c:	9a04      	ldr	r2, [sp, #16]
 8008d2e:	b9d8      	cbnz	r0, 8008d68 <_vfiprintf_r+0x12c>
 8008d30:	06d1      	lsls	r1, r2, #27
 8008d32:	bf44      	itt	mi
 8008d34:	2320      	movmi	r3, #32
 8008d36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d3a:	0713      	lsls	r3, r2, #28
 8008d3c:	bf44      	itt	mi
 8008d3e:	232b      	movmi	r3, #43	; 0x2b
 8008d40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d44:	f89a 3000 	ldrb.w	r3, [sl]
 8008d48:	2b2a      	cmp	r3, #42	; 0x2a
 8008d4a:	d015      	beq.n	8008d78 <_vfiprintf_r+0x13c>
 8008d4c:	4654      	mov	r4, sl
 8008d4e:	2000      	movs	r0, #0
 8008d50:	f04f 0c0a 	mov.w	ip, #10
 8008d54:	9a07      	ldr	r2, [sp, #28]
 8008d56:	4621      	mov	r1, r4
 8008d58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d5c:	3b30      	subs	r3, #48	; 0x30
 8008d5e:	2b09      	cmp	r3, #9
 8008d60:	d94e      	bls.n	8008e00 <_vfiprintf_r+0x1c4>
 8008d62:	b1b0      	cbz	r0, 8008d92 <_vfiprintf_r+0x156>
 8008d64:	9207      	str	r2, [sp, #28]
 8008d66:	e014      	b.n	8008d92 <_vfiprintf_r+0x156>
 8008d68:	eba0 0308 	sub.w	r3, r0, r8
 8008d6c:	fa09 f303 	lsl.w	r3, r9, r3
 8008d70:	4313      	orrs	r3, r2
 8008d72:	46a2      	mov	sl, r4
 8008d74:	9304      	str	r3, [sp, #16]
 8008d76:	e7d2      	b.n	8008d1e <_vfiprintf_r+0xe2>
 8008d78:	9b03      	ldr	r3, [sp, #12]
 8008d7a:	1d19      	adds	r1, r3, #4
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	9103      	str	r1, [sp, #12]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	bfbb      	ittet	lt
 8008d84:	425b      	neglt	r3, r3
 8008d86:	f042 0202 	orrlt.w	r2, r2, #2
 8008d8a:	9307      	strge	r3, [sp, #28]
 8008d8c:	9307      	strlt	r3, [sp, #28]
 8008d8e:	bfb8      	it	lt
 8008d90:	9204      	strlt	r2, [sp, #16]
 8008d92:	7823      	ldrb	r3, [r4, #0]
 8008d94:	2b2e      	cmp	r3, #46	; 0x2e
 8008d96:	d10c      	bne.n	8008db2 <_vfiprintf_r+0x176>
 8008d98:	7863      	ldrb	r3, [r4, #1]
 8008d9a:	2b2a      	cmp	r3, #42	; 0x2a
 8008d9c:	d135      	bne.n	8008e0a <_vfiprintf_r+0x1ce>
 8008d9e:	9b03      	ldr	r3, [sp, #12]
 8008da0:	3402      	adds	r4, #2
 8008da2:	1d1a      	adds	r2, r3, #4
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	9203      	str	r2, [sp, #12]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	bfb8      	it	lt
 8008dac:	f04f 33ff 	movlt.w	r3, #4294967295
 8008db0:	9305      	str	r3, [sp, #20]
 8008db2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008e8c <_vfiprintf_r+0x250>
 8008db6:	2203      	movs	r2, #3
 8008db8:	4650      	mov	r0, sl
 8008dba:	7821      	ldrb	r1, [r4, #0]
 8008dbc:	f7ff f9fc 	bl	80081b8 <memchr>
 8008dc0:	b140      	cbz	r0, 8008dd4 <_vfiprintf_r+0x198>
 8008dc2:	2340      	movs	r3, #64	; 0x40
 8008dc4:	eba0 000a 	sub.w	r0, r0, sl
 8008dc8:	fa03 f000 	lsl.w	r0, r3, r0
 8008dcc:	9b04      	ldr	r3, [sp, #16]
 8008dce:	3401      	adds	r4, #1
 8008dd0:	4303      	orrs	r3, r0
 8008dd2:	9304      	str	r3, [sp, #16]
 8008dd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dd8:	2206      	movs	r2, #6
 8008dda:	482d      	ldr	r0, [pc, #180]	; (8008e90 <_vfiprintf_r+0x254>)
 8008ddc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008de0:	f7ff f9ea 	bl	80081b8 <memchr>
 8008de4:	2800      	cmp	r0, #0
 8008de6:	d03f      	beq.n	8008e68 <_vfiprintf_r+0x22c>
 8008de8:	4b2a      	ldr	r3, [pc, #168]	; (8008e94 <_vfiprintf_r+0x258>)
 8008dea:	bb1b      	cbnz	r3, 8008e34 <_vfiprintf_r+0x1f8>
 8008dec:	9b03      	ldr	r3, [sp, #12]
 8008dee:	3307      	adds	r3, #7
 8008df0:	f023 0307 	bic.w	r3, r3, #7
 8008df4:	3308      	adds	r3, #8
 8008df6:	9303      	str	r3, [sp, #12]
 8008df8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dfa:	443b      	add	r3, r7
 8008dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8008dfe:	e767      	b.n	8008cd0 <_vfiprintf_r+0x94>
 8008e00:	460c      	mov	r4, r1
 8008e02:	2001      	movs	r0, #1
 8008e04:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e08:	e7a5      	b.n	8008d56 <_vfiprintf_r+0x11a>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	f04f 0c0a 	mov.w	ip, #10
 8008e10:	4619      	mov	r1, r3
 8008e12:	3401      	adds	r4, #1
 8008e14:	9305      	str	r3, [sp, #20]
 8008e16:	4620      	mov	r0, r4
 8008e18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e1c:	3a30      	subs	r2, #48	; 0x30
 8008e1e:	2a09      	cmp	r2, #9
 8008e20:	d903      	bls.n	8008e2a <_vfiprintf_r+0x1ee>
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d0c5      	beq.n	8008db2 <_vfiprintf_r+0x176>
 8008e26:	9105      	str	r1, [sp, #20]
 8008e28:	e7c3      	b.n	8008db2 <_vfiprintf_r+0x176>
 8008e2a:	4604      	mov	r4, r0
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e32:	e7f0      	b.n	8008e16 <_vfiprintf_r+0x1da>
 8008e34:	ab03      	add	r3, sp, #12
 8008e36:	9300      	str	r3, [sp, #0]
 8008e38:	462a      	mov	r2, r5
 8008e3a:	4630      	mov	r0, r6
 8008e3c:	4b16      	ldr	r3, [pc, #88]	; (8008e98 <_vfiprintf_r+0x25c>)
 8008e3e:	a904      	add	r1, sp, #16
 8008e40:	f7fd febc 	bl	8006bbc <_printf_float>
 8008e44:	4607      	mov	r7, r0
 8008e46:	1c78      	adds	r0, r7, #1
 8008e48:	d1d6      	bne.n	8008df8 <_vfiprintf_r+0x1bc>
 8008e4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e4c:	07d9      	lsls	r1, r3, #31
 8008e4e:	d405      	bmi.n	8008e5c <_vfiprintf_r+0x220>
 8008e50:	89ab      	ldrh	r3, [r5, #12]
 8008e52:	059a      	lsls	r2, r3, #22
 8008e54:	d402      	bmi.n	8008e5c <_vfiprintf_r+0x220>
 8008e56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e58:	f000 fa9d 	bl	8009396 <__retarget_lock_release_recursive>
 8008e5c:	89ab      	ldrh	r3, [r5, #12]
 8008e5e:	065b      	lsls	r3, r3, #25
 8008e60:	f53f af12 	bmi.w	8008c88 <_vfiprintf_r+0x4c>
 8008e64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e66:	e711      	b.n	8008c8c <_vfiprintf_r+0x50>
 8008e68:	ab03      	add	r3, sp, #12
 8008e6a:	9300      	str	r3, [sp, #0]
 8008e6c:	462a      	mov	r2, r5
 8008e6e:	4630      	mov	r0, r6
 8008e70:	4b09      	ldr	r3, [pc, #36]	; (8008e98 <_vfiprintf_r+0x25c>)
 8008e72:	a904      	add	r1, sp, #16
 8008e74:	f7fe f93e 	bl	80070f4 <_printf_i>
 8008e78:	e7e4      	b.n	8008e44 <_vfiprintf_r+0x208>
 8008e7a:	bf00      	nop
 8008e7c:	08009b40 	.word	0x08009b40
 8008e80:	08009b60 	.word	0x08009b60
 8008e84:	08009b20 	.word	0x08009b20
 8008e88:	08009b0c 	.word	0x08009b0c
 8008e8c:	08009b12 	.word	0x08009b12
 8008e90:	08009b16 	.word	0x08009b16
 8008e94:	08006bbd 	.word	0x08006bbd
 8008e98:	08008c17 	.word	0x08008c17

08008e9c <__swbuf_r>:
 8008e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e9e:	460e      	mov	r6, r1
 8008ea0:	4614      	mov	r4, r2
 8008ea2:	4605      	mov	r5, r0
 8008ea4:	b118      	cbz	r0, 8008eae <__swbuf_r+0x12>
 8008ea6:	6983      	ldr	r3, [r0, #24]
 8008ea8:	b90b      	cbnz	r3, 8008eae <__swbuf_r+0x12>
 8008eaa:	f000 f9d5 	bl	8009258 <__sinit>
 8008eae:	4b21      	ldr	r3, [pc, #132]	; (8008f34 <__swbuf_r+0x98>)
 8008eb0:	429c      	cmp	r4, r3
 8008eb2:	d12b      	bne.n	8008f0c <__swbuf_r+0x70>
 8008eb4:	686c      	ldr	r4, [r5, #4]
 8008eb6:	69a3      	ldr	r3, [r4, #24]
 8008eb8:	60a3      	str	r3, [r4, #8]
 8008eba:	89a3      	ldrh	r3, [r4, #12]
 8008ebc:	071a      	lsls	r2, r3, #28
 8008ebe:	d52f      	bpl.n	8008f20 <__swbuf_r+0x84>
 8008ec0:	6923      	ldr	r3, [r4, #16]
 8008ec2:	b36b      	cbz	r3, 8008f20 <__swbuf_r+0x84>
 8008ec4:	6923      	ldr	r3, [r4, #16]
 8008ec6:	6820      	ldr	r0, [r4, #0]
 8008ec8:	b2f6      	uxtb	r6, r6
 8008eca:	1ac0      	subs	r0, r0, r3
 8008ecc:	6963      	ldr	r3, [r4, #20]
 8008ece:	4637      	mov	r7, r6
 8008ed0:	4283      	cmp	r3, r0
 8008ed2:	dc04      	bgt.n	8008ede <__swbuf_r+0x42>
 8008ed4:	4621      	mov	r1, r4
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	f000 f92a 	bl	8009130 <_fflush_r>
 8008edc:	bb30      	cbnz	r0, 8008f2c <__swbuf_r+0x90>
 8008ede:	68a3      	ldr	r3, [r4, #8]
 8008ee0:	3001      	adds	r0, #1
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	60a3      	str	r3, [r4, #8]
 8008ee6:	6823      	ldr	r3, [r4, #0]
 8008ee8:	1c5a      	adds	r2, r3, #1
 8008eea:	6022      	str	r2, [r4, #0]
 8008eec:	701e      	strb	r6, [r3, #0]
 8008eee:	6963      	ldr	r3, [r4, #20]
 8008ef0:	4283      	cmp	r3, r0
 8008ef2:	d004      	beq.n	8008efe <__swbuf_r+0x62>
 8008ef4:	89a3      	ldrh	r3, [r4, #12]
 8008ef6:	07db      	lsls	r3, r3, #31
 8008ef8:	d506      	bpl.n	8008f08 <__swbuf_r+0x6c>
 8008efa:	2e0a      	cmp	r6, #10
 8008efc:	d104      	bne.n	8008f08 <__swbuf_r+0x6c>
 8008efe:	4621      	mov	r1, r4
 8008f00:	4628      	mov	r0, r5
 8008f02:	f000 f915 	bl	8009130 <_fflush_r>
 8008f06:	b988      	cbnz	r0, 8008f2c <__swbuf_r+0x90>
 8008f08:	4638      	mov	r0, r7
 8008f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f0c:	4b0a      	ldr	r3, [pc, #40]	; (8008f38 <__swbuf_r+0x9c>)
 8008f0e:	429c      	cmp	r4, r3
 8008f10:	d101      	bne.n	8008f16 <__swbuf_r+0x7a>
 8008f12:	68ac      	ldr	r4, [r5, #8]
 8008f14:	e7cf      	b.n	8008eb6 <__swbuf_r+0x1a>
 8008f16:	4b09      	ldr	r3, [pc, #36]	; (8008f3c <__swbuf_r+0xa0>)
 8008f18:	429c      	cmp	r4, r3
 8008f1a:	bf08      	it	eq
 8008f1c:	68ec      	ldreq	r4, [r5, #12]
 8008f1e:	e7ca      	b.n	8008eb6 <__swbuf_r+0x1a>
 8008f20:	4621      	mov	r1, r4
 8008f22:	4628      	mov	r0, r5
 8008f24:	f000 f80c 	bl	8008f40 <__swsetup_r>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	d0cb      	beq.n	8008ec4 <__swbuf_r+0x28>
 8008f2c:	f04f 37ff 	mov.w	r7, #4294967295
 8008f30:	e7ea      	b.n	8008f08 <__swbuf_r+0x6c>
 8008f32:	bf00      	nop
 8008f34:	08009b40 	.word	0x08009b40
 8008f38:	08009b60 	.word	0x08009b60
 8008f3c:	08009b20 	.word	0x08009b20

08008f40 <__swsetup_r>:
 8008f40:	4b32      	ldr	r3, [pc, #200]	; (800900c <__swsetup_r+0xcc>)
 8008f42:	b570      	push	{r4, r5, r6, lr}
 8008f44:	681d      	ldr	r5, [r3, #0]
 8008f46:	4606      	mov	r6, r0
 8008f48:	460c      	mov	r4, r1
 8008f4a:	b125      	cbz	r5, 8008f56 <__swsetup_r+0x16>
 8008f4c:	69ab      	ldr	r3, [r5, #24]
 8008f4e:	b913      	cbnz	r3, 8008f56 <__swsetup_r+0x16>
 8008f50:	4628      	mov	r0, r5
 8008f52:	f000 f981 	bl	8009258 <__sinit>
 8008f56:	4b2e      	ldr	r3, [pc, #184]	; (8009010 <__swsetup_r+0xd0>)
 8008f58:	429c      	cmp	r4, r3
 8008f5a:	d10f      	bne.n	8008f7c <__swsetup_r+0x3c>
 8008f5c:	686c      	ldr	r4, [r5, #4]
 8008f5e:	89a3      	ldrh	r3, [r4, #12]
 8008f60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f64:	0719      	lsls	r1, r3, #28
 8008f66:	d42c      	bmi.n	8008fc2 <__swsetup_r+0x82>
 8008f68:	06dd      	lsls	r5, r3, #27
 8008f6a:	d411      	bmi.n	8008f90 <__swsetup_r+0x50>
 8008f6c:	2309      	movs	r3, #9
 8008f6e:	6033      	str	r3, [r6, #0]
 8008f70:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f74:	f04f 30ff 	mov.w	r0, #4294967295
 8008f78:	81a3      	strh	r3, [r4, #12]
 8008f7a:	e03e      	b.n	8008ffa <__swsetup_r+0xba>
 8008f7c:	4b25      	ldr	r3, [pc, #148]	; (8009014 <__swsetup_r+0xd4>)
 8008f7e:	429c      	cmp	r4, r3
 8008f80:	d101      	bne.n	8008f86 <__swsetup_r+0x46>
 8008f82:	68ac      	ldr	r4, [r5, #8]
 8008f84:	e7eb      	b.n	8008f5e <__swsetup_r+0x1e>
 8008f86:	4b24      	ldr	r3, [pc, #144]	; (8009018 <__swsetup_r+0xd8>)
 8008f88:	429c      	cmp	r4, r3
 8008f8a:	bf08      	it	eq
 8008f8c:	68ec      	ldreq	r4, [r5, #12]
 8008f8e:	e7e6      	b.n	8008f5e <__swsetup_r+0x1e>
 8008f90:	0758      	lsls	r0, r3, #29
 8008f92:	d512      	bpl.n	8008fba <__swsetup_r+0x7a>
 8008f94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f96:	b141      	cbz	r1, 8008faa <__swsetup_r+0x6a>
 8008f98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f9c:	4299      	cmp	r1, r3
 8008f9e:	d002      	beq.n	8008fa6 <__swsetup_r+0x66>
 8008fa0:	4630      	mov	r0, r6
 8008fa2:	f7fd fc91 	bl	80068c8 <_free_r>
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	6363      	str	r3, [r4, #52]	; 0x34
 8008faa:	89a3      	ldrh	r3, [r4, #12]
 8008fac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008fb0:	81a3      	strh	r3, [r4, #12]
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	6063      	str	r3, [r4, #4]
 8008fb6:	6923      	ldr	r3, [r4, #16]
 8008fb8:	6023      	str	r3, [r4, #0]
 8008fba:	89a3      	ldrh	r3, [r4, #12]
 8008fbc:	f043 0308 	orr.w	r3, r3, #8
 8008fc0:	81a3      	strh	r3, [r4, #12]
 8008fc2:	6923      	ldr	r3, [r4, #16]
 8008fc4:	b94b      	cbnz	r3, 8008fda <__swsetup_r+0x9a>
 8008fc6:	89a3      	ldrh	r3, [r4, #12]
 8008fc8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008fcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fd0:	d003      	beq.n	8008fda <__swsetup_r+0x9a>
 8008fd2:	4621      	mov	r1, r4
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	f000 fa05 	bl	80093e4 <__smakebuf_r>
 8008fda:	89a0      	ldrh	r0, [r4, #12]
 8008fdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008fe0:	f010 0301 	ands.w	r3, r0, #1
 8008fe4:	d00a      	beq.n	8008ffc <__swsetup_r+0xbc>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	60a3      	str	r3, [r4, #8]
 8008fea:	6963      	ldr	r3, [r4, #20]
 8008fec:	425b      	negs	r3, r3
 8008fee:	61a3      	str	r3, [r4, #24]
 8008ff0:	6923      	ldr	r3, [r4, #16]
 8008ff2:	b943      	cbnz	r3, 8009006 <__swsetup_r+0xc6>
 8008ff4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ff8:	d1ba      	bne.n	8008f70 <__swsetup_r+0x30>
 8008ffa:	bd70      	pop	{r4, r5, r6, pc}
 8008ffc:	0781      	lsls	r1, r0, #30
 8008ffe:	bf58      	it	pl
 8009000:	6963      	ldrpl	r3, [r4, #20]
 8009002:	60a3      	str	r3, [r4, #8]
 8009004:	e7f4      	b.n	8008ff0 <__swsetup_r+0xb0>
 8009006:	2000      	movs	r0, #0
 8009008:	e7f7      	b.n	8008ffa <__swsetup_r+0xba>
 800900a:	bf00      	nop
 800900c:	200001d4 	.word	0x200001d4
 8009010:	08009b40 	.word	0x08009b40
 8009014:	08009b60 	.word	0x08009b60
 8009018:	08009b20 	.word	0x08009b20

0800901c <abort>:
 800901c:	2006      	movs	r0, #6
 800901e:	b508      	push	{r3, lr}
 8009020:	f000 faa4 	bl	800956c <raise>
 8009024:	2001      	movs	r0, #1
 8009026:	f7f8 fb0b 	bl	8001640 <_exit>
	...

0800902c <__sflush_r>:
 800902c:	898a      	ldrh	r2, [r1, #12]
 800902e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009030:	4605      	mov	r5, r0
 8009032:	0710      	lsls	r0, r2, #28
 8009034:	460c      	mov	r4, r1
 8009036:	d457      	bmi.n	80090e8 <__sflush_r+0xbc>
 8009038:	684b      	ldr	r3, [r1, #4]
 800903a:	2b00      	cmp	r3, #0
 800903c:	dc04      	bgt.n	8009048 <__sflush_r+0x1c>
 800903e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009040:	2b00      	cmp	r3, #0
 8009042:	dc01      	bgt.n	8009048 <__sflush_r+0x1c>
 8009044:	2000      	movs	r0, #0
 8009046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009048:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800904a:	2e00      	cmp	r6, #0
 800904c:	d0fa      	beq.n	8009044 <__sflush_r+0x18>
 800904e:	2300      	movs	r3, #0
 8009050:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009054:	682f      	ldr	r7, [r5, #0]
 8009056:	602b      	str	r3, [r5, #0]
 8009058:	d032      	beq.n	80090c0 <__sflush_r+0x94>
 800905a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800905c:	89a3      	ldrh	r3, [r4, #12]
 800905e:	075a      	lsls	r2, r3, #29
 8009060:	d505      	bpl.n	800906e <__sflush_r+0x42>
 8009062:	6863      	ldr	r3, [r4, #4]
 8009064:	1ac0      	subs	r0, r0, r3
 8009066:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009068:	b10b      	cbz	r3, 800906e <__sflush_r+0x42>
 800906a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800906c:	1ac0      	subs	r0, r0, r3
 800906e:	2300      	movs	r3, #0
 8009070:	4602      	mov	r2, r0
 8009072:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009074:	4628      	mov	r0, r5
 8009076:	6a21      	ldr	r1, [r4, #32]
 8009078:	47b0      	blx	r6
 800907a:	1c43      	adds	r3, r0, #1
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	d106      	bne.n	800908e <__sflush_r+0x62>
 8009080:	6829      	ldr	r1, [r5, #0]
 8009082:	291d      	cmp	r1, #29
 8009084:	d82c      	bhi.n	80090e0 <__sflush_r+0xb4>
 8009086:	4a29      	ldr	r2, [pc, #164]	; (800912c <__sflush_r+0x100>)
 8009088:	40ca      	lsrs	r2, r1
 800908a:	07d6      	lsls	r6, r2, #31
 800908c:	d528      	bpl.n	80090e0 <__sflush_r+0xb4>
 800908e:	2200      	movs	r2, #0
 8009090:	6062      	str	r2, [r4, #4]
 8009092:	6922      	ldr	r2, [r4, #16]
 8009094:	04d9      	lsls	r1, r3, #19
 8009096:	6022      	str	r2, [r4, #0]
 8009098:	d504      	bpl.n	80090a4 <__sflush_r+0x78>
 800909a:	1c42      	adds	r2, r0, #1
 800909c:	d101      	bne.n	80090a2 <__sflush_r+0x76>
 800909e:	682b      	ldr	r3, [r5, #0]
 80090a0:	b903      	cbnz	r3, 80090a4 <__sflush_r+0x78>
 80090a2:	6560      	str	r0, [r4, #84]	; 0x54
 80090a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090a6:	602f      	str	r7, [r5, #0]
 80090a8:	2900      	cmp	r1, #0
 80090aa:	d0cb      	beq.n	8009044 <__sflush_r+0x18>
 80090ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090b0:	4299      	cmp	r1, r3
 80090b2:	d002      	beq.n	80090ba <__sflush_r+0x8e>
 80090b4:	4628      	mov	r0, r5
 80090b6:	f7fd fc07 	bl	80068c8 <_free_r>
 80090ba:	2000      	movs	r0, #0
 80090bc:	6360      	str	r0, [r4, #52]	; 0x34
 80090be:	e7c2      	b.n	8009046 <__sflush_r+0x1a>
 80090c0:	6a21      	ldr	r1, [r4, #32]
 80090c2:	2301      	movs	r3, #1
 80090c4:	4628      	mov	r0, r5
 80090c6:	47b0      	blx	r6
 80090c8:	1c41      	adds	r1, r0, #1
 80090ca:	d1c7      	bne.n	800905c <__sflush_r+0x30>
 80090cc:	682b      	ldr	r3, [r5, #0]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d0c4      	beq.n	800905c <__sflush_r+0x30>
 80090d2:	2b1d      	cmp	r3, #29
 80090d4:	d001      	beq.n	80090da <__sflush_r+0xae>
 80090d6:	2b16      	cmp	r3, #22
 80090d8:	d101      	bne.n	80090de <__sflush_r+0xb2>
 80090da:	602f      	str	r7, [r5, #0]
 80090dc:	e7b2      	b.n	8009044 <__sflush_r+0x18>
 80090de:	89a3      	ldrh	r3, [r4, #12]
 80090e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090e4:	81a3      	strh	r3, [r4, #12]
 80090e6:	e7ae      	b.n	8009046 <__sflush_r+0x1a>
 80090e8:	690f      	ldr	r7, [r1, #16]
 80090ea:	2f00      	cmp	r7, #0
 80090ec:	d0aa      	beq.n	8009044 <__sflush_r+0x18>
 80090ee:	0793      	lsls	r3, r2, #30
 80090f0:	bf18      	it	ne
 80090f2:	2300      	movne	r3, #0
 80090f4:	680e      	ldr	r6, [r1, #0]
 80090f6:	bf08      	it	eq
 80090f8:	694b      	ldreq	r3, [r1, #20]
 80090fa:	1bf6      	subs	r6, r6, r7
 80090fc:	600f      	str	r7, [r1, #0]
 80090fe:	608b      	str	r3, [r1, #8]
 8009100:	2e00      	cmp	r6, #0
 8009102:	dd9f      	ble.n	8009044 <__sflush_r+0x18>
 8009104:	4633      	mov	r3, r6
 8009106:	463a      	mov	r2, r7
 8009108:	4628      	mov	r0, r5
 800910a:	6a21      	ldr	r1, [r4, #32]
 800910c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009110:	47e0      	blx	ip
 8009112:	2800      	cmp	r0, #0
 8009114:	dc06      	bgt.n	8009124 <__sflush_r+0xf8>
 8009116:	89a3      	ldrh	r3, [r4, #12]
 8009118:	f04f 30ff 	mov.w	r0, #4294967295
 800911c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009120:	81a3      	strh	r3, [r4, #12]
 8009122:	e790      	b.n	8009046 <__sflush_r+0x1a>
 8009124:	4407      	add	r7, r0
 8009126:	1a36      	subs	r6, r6, r0
 8009128:	e7ea      	b.n	8009100 <__sflush_r+0xd4>
 800912a:	bf00      	nop
 800912c:	20400001 	.word	0x20400001

08009130 <_fflush_r>:
 8009130:	b538      	push	{r3, r4, r5, lr}
 8009132:	690b      	ldr	r3, [r1, #16]
 8009134:	4605      	mov	r5, r0
 8009136:	460c      	mov	r4, r1
 8009138:	b913      	cbnz	r3, 8009140 <_fflush_r+0x10>
 800913a:	2500      	movs	r5, #0
 800913c:	4628      	mov	r0, r5
 800913e:	bd38      	pop	{r3, r4, r5, pc}
 8009140:	b118      	cbz	r0, 800914a <_fflush_r+0x1a>
 8009142:	6983      	ldr	r3, [r0, #24]
 8009144:	b90b      	cbnz	r3, 800914a <_fflush_r+0x1a>
 8009146:	f000 f887 	bl	8009258 <__sinit>
 800914a:	4b14      	ldr	r3, [pc, #80]	; (800919c <_fflush_r+0x6c>)
 800914c:	429c      	cmp	r4, r3
 800914e:	d11b      	bne.n	8009188 <_fflush_r+0x58>
 8009150:	686c      	ldr	r4, [r5, #4]
 8009152:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d0ef      	beq.n	800913a <_fflush_r+0xa>
 800915a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800915c:	07d0      	lsls	r0, r2, #31
 800915e:	d404      	bmi.n	800916a <_fflush_r+0x3a>
 8009160:	0599      	lsls	r1, r3, #22
 8009162:	d402      	bmi.n	800916a <_fflush_r+0x3a>
 8009164:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009166:	f000 f915 	bl	8009394 <__retarget_lock_acquire_recursive>
 800916a:	4628      	mov	r0, r5
 800916c:	4621      	mov	r1, r4
 800916e:	f7ff ff5d 	bl	800902c <__sflush_r>
 8009172:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009174:	4605      	mov	r5, r0
 8009176:	07da      	lsls	r2, r3, #31
 8009178:	d4e0      	bmi.n	800913c <_fflush_r+0xc>
 800917a:	89a3      	ldrh	r3, [r4, #12]
 800917c:	059b      	lsls	r3, r3, #22
 800917e:	d4dd      	bmi.n	800913c <_fflush_r+0xc>
 8009180:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009182:	f000 f908 	bl	8009396 <__retarget_lock_release_recursive>
 8009186:	e7d9      	b.n	800913c <_fflush_r+0xc>
 8009188:	4b05      	ldr	r3, [pc, #20]	; (80091a0 <_fflush_r+0x70>)
 800918a:	429c      	cmp	r4, r3
 800918c:	d101      	bne.n	8009192 <_fflush_r+0x62>
 800918e:	68ac      	ldr	r4, [r5, #8]
 8009190:	e7df      	b.n	8009152 <_fflush_r+0x22>
 8009192:	4b04      	ldr	r3, [pc, #16]	; (80091a4 <_fflush_r+0x74>)
 8009194:	429c      	cmp	r4, r3
 8009196:	bf08      	it	eq
 8009198:	68ec      	ldreq	r4, [r5, #12]
 800919a:	e7da      	b.n	8009152 <_fflush_r+0x22>
 800919c:	08009b40 	.word	0x08009b40
 80091a0:	08009b60 	.word	0x08009b60
 80091a4:	08009b20 	.word	0x08009b20

080091a8 <std>:
 80091a8:	2300      	movs	r3, #0
 80091aa:	b510      	push	{r4, lr}
 80091ac:	4604      	mov	r4, r0
 80091ae:	e9c0 3300 	strd	r3, r3, [r0]
 80091b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091b6:	6083      	str	r3, [r0, #8]
 80091b8:	8181      	strh	r1, [r0, #12]
 80091ba:	6643      	str	r3, [r0, #100]	; 0x64
 80091bc:	81c2      	strh	r2, [r0, #14]
 80091be:	6183      	str	r3, [r0, #24]
 80091c0:	4619      	mov	r1, r3
 80091c2:	2208      	movs	r2, #8
 80091c4:	305c      	adds	r0, #92	; 0x5c
 80091c6:	f7fd fb77 	bl	80068b8 <memset>
 80091ca:	4b05      	ldr	r3, [pc, #20]	; (80091e0 <std+0x38>)
 80091cc:	6224      	str	r4, [r4, #32]
 80091ce:	6263      	str	r3, [r4, #36]	; 0x24
 80091d0:	4b04      	ldr	r3, [pc, #16]	; (80091e4 <std+0x3c>)
 80091d2:	62a3      	str	r3, [r4, #40]	; 0x28
 80091d4:	4b04      	ldr	r3, [pc, #16]	; (80091e8 <std+0x40>)
 80091d6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80091d8:	4b04      	ldr	r3, [pc, #16]	; (80091ec <std+0x44>)
 80091da:	6323      	str	r3, [r4, #48]	; 0x30
 80091dc:	bd10      	pop	{r4, pc}
 80091de:	bf00      	nop
 80091e0:	080095a5 	.word	0x080095a5
 80091e4:	080095c7 	.word	0x080095c7
 80091e8:	080095ff 	.word	0x080095ff
 80091ec:	08009623 	.word	0x08009623

080091f0 <_cleanup_r>:
 80091f0:	4901      	ldr	r1, [pc, #4]	; (80091f8 <_cleanup_r+0x8>)
 80091f2:	f000 b8af 	b.w	8009354 <_fwalk_reent>
 80091f6:	bf00      	nop
 80091f8:	08009131 	.word	0x08009131

080091fc <__sfmoreglue>:
 80091fc:	2268      	movs	r2, #104	; 0x68
 80091fe:	b570      	push	{r4, r5, r6, lr}
 8009200:	1e4d      	subs	r5, r1, #1
 8009202:	4355      	muls	r5, r2
 8009204:	460e      	mov	r6, r1
 8009206:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800920a:	f7fd fbc5 	bl	8006998 <_malloc_r>
 800920e:	4604      	mov	r4, r0
 8009210:	b140      	cbz	r0, 8009224 <__sfmoreglue+0x28>
 8009212:	2100      	movs	r1, #0
 8009214:	e9c0 1600 	strd	r1, r6, [r0]
 8009218:	300c      	adds	r0, #12
 800921a:	60a0      	str	r0, [r4, #8]
 800921c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009220:	f7fd fb4a 	bl	80068b8 <memset>
 8009224:	4620      	mov	r0, r4
 8009226:	bd70      	pop	{r4, r5, r6, pc}

08009228 <__sfp_lock_acquire>:
 8009228:	4801      	ldr	r0, [pc, #4]	; (8009230 <__sfp_lock_acquire+0x8>)
 800922a:	f000 b8b3 	b.w	8009394 <__retarget_lock_acquire_recursive>
 800922e:	bf00      	nop
 8009230:	200028dd 	.word	0x200028dd

08009234 <__sfp_lock_release>:
 8009234:	4801      	ldr	r0, [pc, #4]	; (800923c <__sfp_lock_release+0x8>)
 8009236:	f000 b8ae 	b.w	8009396 <__retarget_lock_release_recursive>
 800923a:	bf00      	nop
 800923c:	200028dd 	.word	0x200028dd

08009240 <__sinit_lock_acquire>:
 8009240:	4801      	ldr	r0, [pc, #4]	; (8009248 <__sinit_lock_acquire+0x8>)
 8009242:	f000 b8a7 	b.w	8009394 <__retarget_lock_acquire_recursive>
 8009246:	bf00      	nop
 8009248:	200028de 	.word	0x200028de

0800924c <__sinit_lock_release>:
 800924c:	4801      	ldr	r0, [pc, #4]	; (8009254 <__sinit_lock_release+0x8>)
 800924e:	f000 b8a2 	b.w	8009396 <__retarget_lock_release_recursive>
 8009252:	bf00      	nop
 8009254:	200028de 	.word	0x200028de

08009258 <__sinit>:
 8009258:	b510      	push	{r4, lr}
 800925a:	4604      	mov	r4, r0
 800925c:	f7ff fff0 	bl	8009240 <__sinit_lock_acquire>
 8009260:	69a3      	ldr	r3, [r4, #24]
 8009262:	b11b      	cbz	r3, 800926c <__sinit+0x14>
 8009264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009268:	f7ff bff0 	b.w	800924c <__sinit_lock_release>
 800926c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009270:	6523      	str	r3, [r4, #80]	; 0x50
 8009272:	4b13      	ldr	r3, [pc, #76]	; (80092c0 <__sinit+0x68>)
 8009274:	4a13      	ldr	r2, [pc, #76]	; (80092c4 <__sinit+0x6c>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	62a2      	str	r2, [r4, #40]	; 0x28
 800927a:	42a3      	cmp	r3, r4
 800927c:	bf08      	it	eq
 800927e:	2301      	moveq	r3, #1
 8009280:	4620      	mov	r0, r4
 8009282:	bf08      	it	eq
 8009284:	61a3      	streq	r3, [r4, #24]
 8009286:	f000 f81f 	bl	80092c8 <__sfp>
 800928a:	6060      	str	r0, [r4, #4]
 800928c:	4620      	mov	r0, r4
 800928e:	f000 f81b 	bl	80092c8 <__sfp>
 8009292:	60a0      	str	r0, [r4, #8]
 8009294:	4620      	mov	r0, r4
 8009296:	f000 f817 	bl	80092c8 <__sfp>
 800929a:	2200      	movs	r2, #0
 800929c:	2104      	movs	r1, #4
 800929e:	60e0      	str	r0, [r4, #12]
 80092a0:	6860      	ldr	r0, [r4, #4]
 80092a2:	f7ff ff81 	bl	80091a8 <std>
 80092a6:	2201      	movs	r2, #1
 80092a8:	2109      	movs	r1, #9
 80092aa:	68a0      	ldr	r0, [r4, #8]
 80092ac:	f7ff ff7c 	bl	80091a8 <std>
 80092b0:	2202      	movs	r2, #2
 80092b2:	2112      	movs	r1, #18
 80092b4:	68e0      	ldr	r0, [r4, #12]
 80092b6:	f7ff ff77 	bl	80091a8 <std>
 80092ba:	2301      	movs	r3, #1
 80092bc:	61a3      	str	r3, [r4, #24]
 80092be:	e7d1      	b.n	8009264 <__sinit+0xc>
 80092c0:	080098ac 	.word	0x080098ac
 80092c4:	080091f1 	.word	0x080091f1

080092c8 <__sfp>:
 80092c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ca:	4607      	mov	r7, r0
 80092cc:	f7ff ffac 	bl	8009228 <__sfp_lock_acquire>
 80092d0:	4b1e      	ldr	r3, [pc, #120]	; (800934c <__sfp+0x84>)
 80092d2:	681e      	ldr	r6, [r3, #0]
 80092d4:	69b3      	ldr	r3, [r6, #24]
 80092d6:	b913      	cbnz	r3, 80092de <__sfp+0x16>
 80092d8:	4630      	mov	r0, r6
 80092da:	f7ff ffbd 	bl	8009258 <__sinit>
 80092de:	3648      	adds	r6, #72	; 0x48
 80092e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80092e4:	3b01      	subs	r3, #1
 80092e6:	d503      	bpl.n	80092f0 <__sfp+0x28>
 80092e8:	6833      	ldr	r3, [r6, #0]
 80092ea:	b30b      	cbz	r3, 8009330 <__sfp+0x68>
 80092ec:	6836      	ldr	r6, [r6, #0]
 80092ee:	e7f7      	b.n	80092e0 <__sfp+0x18>
 80092f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80092f4:	b9d5      	cbnz	r5, 800932c <__sfp+0x64>
 80092f6:	4b16      	ldr	r3, [pc, #88]	; (8009350 <__sfp+0x88>)
 80092f8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80092fc:	60e3      	str	r3, [r4, #12]
 80092fe:	6665      	str	r5, [r4, #100]	; 0x64
 8009300:	f000 f847 	bl	8009392 <__retarget_lock_init_recursive>
 8009304:	f7ff ff96 	bl	8009234 <__sfp_lock_release>
 8009308:	2208      	movs	r2, #8
 800930a:	4629      	mov	r1, r5
 800930c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009310:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009314:	6025      	str	r5, [r4, #0]
 8009316:	61a5      	str	r5, [r4, #24]
 8009318:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800931c:	f7fd facc 	bl	80068b8 <memset>
 8009320:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009324:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009328:	4620      	mov	r0, r4
 800932a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800932c:	3468      	adds	r4, #104	; 0x68
 800932e:	e7d9      	b.n	80092e4 <__sfp+0x1c>
 8009330:	2104      	movs	r1, #4
 8009332:	4638      	mov	r0, r7
 8009334:	f7ff ff62 	bl	80091fc <__sfmoreglue>
 8009338:	4604      	mov	r4, r0
 800933a:	6030      	str	r0, [r6, #0]
 800933c:	2800      	cmp	r0, #0
 800933e:	d1d5      	bne.n	80092ec <__sfp+0x24>
 8009340:	f7ff ff78 	bl	8009234 <__sfp_lock_release>
 8009344:	230c      	movs	r3, #12
 8009346:	603b      	str	r3, [r7, #0]
 8009348:	e7ee      	b.n	8009328 <__sfp+0x60>
 800934a:	bf00      	nop
 800934c:	080098ac 	.word	0x080098ac
 8009350:	ffff0001 	.word	0xffff0001

08009354 <_fwalk_reent>:
 8009354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009358:	4606      	mov	r6, r0
 800935a:	4688      	mov	r8, r1
 800935c:	2700      	movs	r7, #0
 800935e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009362:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009366:	f1b9 0901 	subs.w	r9, r9, #1
 800936a:	d505      	bpl.n	8009378 <_fwalk_reent+0x24>
 800936c:	6824      	ldr	r4, [r4, #0]
 800936e:	2c00      	cmp	r4, #0
 8009370:	d1f7      	bne.n	8009362 <_fwalk_reent+0xe>
 8009372:	4638      	mov	r0, r7
 8009374:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009378:	89ab      	ldrh	r3, [r5, #12]
 800937a:	2b01      	cmp	r3, #1
 800937c:	d907      	bls.n	800938e <_fwalk_reent+0x3a>
 800937e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009382:	3301      	adds	r3, #1
 8009384:	d003      	beq.n	800938e <_fwalk_reent+0x3a>
 8009386:	4629      	mov	r1, r5
 8009388:	4630      	mov	r0, r6
 800938a:	47c0      	blx	r8
 800938c:	4307      	orrs	r7, r0
 800938e:	3568      	adds	r5, #104	; 0x68
 8009390:	e7e9      	b.n	8009366 <_fwalk_reent+0x12>

08009392 <__retarget_lock_init_recursive>:
 8009392:	4770      	bx	lr

08009394 <__retarget_lock_acquire_recursive>:
 8009394:	4770      	bx	lr

08009396 <__retarget_lock_release_recursive>:
 8009396:	4770      	bx	lr

08009398 <__swhatbuf_r>:
 8009398:	b570      	push	{r4, r5, r6, lr}
 800939a:	460e      	mov	r6, r1
 800939c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093a0:	4614      	mov	r4, r2
 80093a2:	2900      	cmp	r1, #0
 80093a4:	461d      	mov	r5, r3
 80093a6:	b096      	sub	sp, #88	; 0x58
 80093a8:	da08      	bge.n	80093bc <__swhatbuf_r+0x24>
 80093aa:	2200      	movs	r2, #0
 80093ac:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80093b0:	602a      	str	r2, [r5, #0]
 80093b2:	061a      	lsls	r2, r3, #24
 80093b4:	d410      	bmi.n	80093d8 <__swhatbuf_r+0x40>
 80093b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093ba:	e00e      	b.n	80093da <__swhatbuf_r+0x42>
 80093bc:	466a      	mov	r2, sp
 80093be:	f000 f963 	bl	8009688 <_fstat_r>
 80093c2:	2800      	cmp	r0, #0
 80093c4:	dbf1      	blt.n	80093aa <__swhatbuf_r+0x12>
 80093c6:	9a01      	ldr	r2, [sp, #4]
 80093c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80093cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80093d0:	425a      	negs	r2, r3
 80093d2:	415a      	adcs	r2, r3
 80093d4:	602a      	str	r2, [r5, #0]
 80093d6:	e7ee      	b.n	80093b6 <__swhatbuf_r+0x1e>
 80093d8:	2340      	movs	r3, #64	; 0x40
 80093da:	2000      	movs	r0, #0
 80093dc:	6023      	str	r3, [r4, #0]
 80093de:	b016      	add	sp, #88	; 0x58
 80093e0:	bd70      	pop	{r4, r5, r6, pc}
	...

080093e4 <__smakebuf_r>:
 80093e4:	898b      	ldrh	r3, [r1, #12]
 80093e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093e8:	079d      	lsls	r5, r3, #30
 80093ea:	4606      	mov	r6, r0
 80093ec:	460c      	mov	r4, r1
 80093ee:	d507      	bpl.n	8009400 <__smakebuf_r+0x1c>
 80093f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80093f4:	6023      	str	r3, [r4, #0]
 80093f6:	6123      	str	r3, [r4, #16]
 80093f8:	2301      	movs	r3, #1
 80093fa:	6163      	str	r3, [r4, #20]
 80093fc:	b002      	add	sp, #8
 80093fe:	bd70      	pop	{r4, r5, r6, pc}
 8009400:	466a      	mov	r2, sp
 8009402:	ab01      	add	r3, sp, #4
 8009404:	f7ff ffc8 	bl	8009398 <__swhatbuf_r>
 8009408:	9900      	ldr	r1, [sp, #0]
 800940a:	4605      	mov	r5, r0
 800940c:	4630      	mov	r0, r6
 800940e:	f7fd fac3 	bl	8006998 <_malloc_r>
 8009412:	b948      	cbnz	r0, 8009428 <__smakebuf_r+0x44>
 8009414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009418:	059a      	lsls	r2, r3, #22
 800941a:	d4ef      	bmi.n	80093fc <__smakebuf_r+0x18>
 800941c:	f023 0303 	bic.w	r3, r3, #3
 8009420:	f043 0302 	orr.w	r3, r3, #2
 8009424:	81a3      	strh	r3, [r4, #12]
 8009426:	e7e3      	b.n	80093f0 <__smakebuf_r+0xc>
 8009428:	4b0d      	ldr	r3, [pc, #52]	; (8009460 <__smakebuf_r+0x7c>)
 800942a:	62b3      	str	r3, [r6, #40]	; 0x28
 800942c:	89a3      	ldrh	r3, [r4, #12]
 800942e:	6020      	str	r0, [r4, #0]
 8009430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009434:	81a3      	strh	r3, [r4, #12]
 8009436:	9b00      	ldr	r3, [sp, #0]
 8009438:	6120      	str	r0, [r4, #16]
 800943a:	6163      	str	r3, [r4, #20]
 800943c:	9b01      	ldr	r3, [sp, #4]
 800943e:	b15b      	cbz	r3, 8009458 <__smakebuf_r+0x74>
 8009440:	4630      	mov	r0, r6
 8009442:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009446:	f000 f931 	bl	80096ac <_isatty_r>
 800944a:	b128      	cbz	r0, 8009458 <__smakebuf_r+0x74>
 800944c:	89a3      	ldrh	r3, [r4, #12]
 800944e:	f023 0303 	bic.w	r3, r3, #3
 8009452:	f043 0301 	orr.w	r3, r3, #1
 8009456:	81a3      	strh	r3, [r4, #12]
 8009458:	89a0      	ldrh	r0, [r4, #12]
 800945a:	4305      	orrs	r5, r0
 800945c:	81a5      	strh	r5, [r4, #12]
 800945e:	e7cd      	b.n	80093fc <__smakebuf_r+0x18>
 8009460:	080091f1 	.word	0x080091f1

08009464 <__ascii_mbtowc>:
 8009464:	b082      	sub	sp, #8
 8009466:	b901      	cbnz	r1, 800946a <__ascii_mbtowc+0x6>
 8009468:	a901      	add	r1, sp, #4
 800946a:	b142      	cbz	r2, 800947e <__ascii_mbtowc+0x1a>
 800946c:	b14b      	cbz	r3, 8009482 <__ascii_mbtowc+0x1e>
 800946e:	7813      	ldrb	r3, [r2, #0]
 8009470:	600b      	str	r3, [r1, #0]
 8009472:	7812      	ldrb	r2, [r2, #0]
 8009474:	1e10      	subs	r0, r2, #0
 8009476:	bf18      	it	ne
 8009478:	2001      	movne	r0, #1
 800947a:	b002      	add	sp, #8
 800947c:	4770      	bx	lr
 800947e:	4610      	mov	r0, r2
 8009480:	e7fb      	b.n	800947a <__ascii_mbtowc+0x16>
 8009482:	f06f 0001 	mvn.w	r0, #1
 8009486:	e7f8      	b.n	800947a <__ascii_mbtowc+0x16>

08009488 <memmove>:
 8009488:	4288      	cmp	r0, r1
 800948a:	b510      	push	{r4, lr}
 800948c:	eb01 0402 	add.w	r4, r1, r2
 8009490:	d902      	bls.n	8009498 <memmove+0x10>
 8009492:	4284      	cmp	r4, r0
 8009494:	4623      	mov	r3, r4
 8009496:	d807      	bhi.n	80094a8 <memmove+0x20>
 8009498:	1e43      	subs	r3, r0, #1
 800949a:	42a1      	cmp	r1, r4
 800949c:	d008      	beq.n	80094b0 <memmove+0x28>
 800949e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80094a6:	e7f8      	b.n	800949a <memmove+0x12>
 80094a8:	4601      	mov	r1, r0
 80094aa:	4402      	add	r2, r0
 80094ac:	428a      	cmp	r2, r1
 80094ae:	d100      	bne.n	80094b2 <memmove+0x2a>
 80094b0:	bd10      	pop	{r4, pc}
 80094b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80094b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80094ba:	e7f7      	b.n	80094ac <memmove+0x24>

080094bc <_realloc_r>:
 80094bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094c0:	4680      	mov	r8, r0
 80094c2:	4614      	mov	r4, r2
 80094c4:	460e      	mov	r6, r1
 80094c6:	b921      	cbnz	r1, 80094d2 <_realloc_r+0x16>
 80094c8:	4611      	mov	r1, r2
 80094ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094ce:	f7fd ba63 	b.w	8006998 <_malloc_r>
 80094d2:	b92a      	cbnz	r2, 80094e0 <_realloc_r+0x24>
 80094d4:	f7fd f9f8 	bl	80068c8 <_free_r>
 80094d8:	4625      	mov	r5, r4
 80094da:	4628      	mov	r0, r5
 80094dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094e0:	f000 f906 	bl	80096f0 <_malloc_usable_size_r>
 80094e4:	4284      	cmp	r4, r0
 80094e6:	4607      	mov	r7, r0
 80094e8:	d802      	bhi.n	80094f0 <_realloc_r+0x34>
 80094ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80094ee:	d812      	bhi.n	8009516 <_realloc_r+0x5a>
 80094f0:	4621      	mov	r1, r4
 80094f2:	4640      	mov	r0, r8
 80094f4:	f7fd fa50 	bl	8006998 <_malloc_r>
 80094f8:	4605      	mov	r5, r0
 80094fa:	2800      	cmp	r0, #0
 80094fc:	d0ed      	beq.n	80094da <_realloc_r+0x1e>
 80094fe:	42bc      	cmp	r4, r7
 8009500:	4622      	mov	r2, r4
 8009502:	4631      	mov	r1, r6
 8009504:	bf28      	it	cs
 8009506:	463a      	movcs	r2, r7
 8009508:	f7fe fe64 	bl	80081d4 <memcpy>
 800950c:	4631      	mov	r1, r6
 800950e:	4640      	mov	r0, r8
 8009510:	f7fd f9da 	bl	80068c8 <_free_r>
 8009514:	e7e1      	b.n	80094da <_realloc_r+0x1e>
 8009516:	4635      	mov	r5, r6
 8009518:	e7df      	b.n	80094da <_realloc_r+0x1e>

0800951a <_raise_r>:
 800951a:	291f      	cmp	r1, #31
 800951c:	b538      	push	{r3, r4, r5, lr}
 800951e:	4604      	mov	r4, r0
 8009520:	460d      	mov	r5, r1
 8009522:	d904      	bls.n	800952e <_raise_r+0x14>
 8009524:	2316      	movs	r3, #22
 8009526:	6003      	str	r3, [r0, #0]
 8009528:	f04f 30ff 	mov.w	r0, #4294967295
 800952c:	bd38      	pop	{r3, r4, r5, pc}
 800952e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009530:	b112      	cbz	r2, 8009538 <_raise_r+0x1e>
 8009532:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009536:	b94b      	cbnz	r3, 800954c <_raise_r+0x32>
 8009538:	4620      	mov	r0, r4
 800953a:	f000 f831 	bl	80095a0 <_getpid_r>
 800953e:	462a      	mov	r2, r5
 8009540:	4601      	mov	r1, r0
 8009542:	4620      	mov	r0, r4
 8009544:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009548:	f000 b818 	b.w	800957c <_kill_r>
 800954c:	2b01      	cmp	r3, #1
 800954e:	d00a      	beq.n	8009566 <_raise_r+0x4c>
 8009550:	1c59      	adds	r1, r3, #1
 8009552:	d103      	bne.n	800955c <_raise_r+0x42>
 8009554:	2316      	movs	r3, #22
 8009556:	6003      	str	r3, [r0, #0]
 8009558:	2001      	movs	r0, #1
 800955a:	e7e7      	b.n	800952c <_raise_r+0x12>
 800955c:	2400      	movs	r4, #0
 800955e:	4628      	mov	r0, r5
 8009560:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009564:	4798      	blx	r3
 8009566:	2000      	movs	r0, #0
 8009568:	e7e0      	b.n	800952c <_raise_r+0x12>
	...

0800956c <raise>:
 800956c:	4b02      	ldr	r3, [pc, #8]	; (8009578 <raise+0xc>)
 800956e:	4601      	mov	r1, r0
 8009570:	6818      	ldr	r0, [r3, #0]
 8009572:	f7ff bfd2 	b.w	800951a <_raise_r>
 8009576:	bf00      	nop
 8009578:	200001d4 	.word	0x200001d4

0800957c <_kill_r>:
 800957c:	b538      	push	{r3, r4, r5, lr}
 800957e:	2300      	movs	r3, #0
 8009580:	4d06      	ldr	r5, [pc, #24]	; (800959c <_kill_r+0x20>)
 8009582:	4604      	mov	r4, r0
 8009584:	4608      	mov	r0, r1
 8009586:	4611      	mov	r1, r2
 8009588:	602b      	str	r3, [r5, #0]
 800958a:	f7f8 f851 	bl	8001630 <_kill>
 800958e:	1c43      	adds	r3, r0, #1
 8009590:	d102      	bne.n	8009598 <_kill_r+0x1c>
 8009592:	682b      	ldr	r3, [r5, #0]
 8009594:	b103      	cbz	r3, 8009598 <_kill_r+0x1c>
 8009596:	6023      	str	r3, [r4, #0]
 8009598:	bd38      	pop	{r3, r4, r5, pc}
 800959a:	bf00      	nop
 800959c:	200028d8 	.word	0x200028d8

080095a0 <_getpid_r>:
 80095a0:	f7f8 b844 	b.w	800162c <_getpid>

080095a4 <__sread>:
 80095a4:	b510      	push	{r4, lr}
 80095a6:	460c      	mov	r4, r1
 80095a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095ac:	f000 f8a8 	bl	8009700 <_read_r>
 80095b0:	2800      	cmp	r0, #0
 80095b2:	bfab      	itete	ge
 80095b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80095b6:	89a3      	ldrhlt	r3, [r4, #12]
 80095b8:	181b      	addge	r3, r3, r0
 80095ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80095be:	bfac      	ite	ge
 80095c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80095c2:	81a3      	strhlt	r3, [r4, #12]
 80095c4:	bd10      	pop	{r4, pc}

080095c6 <__swrite>:
 80095c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095ca:	461f      	mov	r7, r3
 80095cc:	898b      	ldrh	r3, [r1, #12]
 80095ce:	4605      	mov	r5, r0
 80095d0:	05db      	lsls	r3, r3, #23
 80095d2:	460c      	mov	r4, r1
 80095d4:	4616      	mov	r6, r2
 80095d6:	d505      	bpl.n	80095e4 <__swrite+0x1e>
 80095d8:	2302      	movs	r3, #2
 80095da:	2200      	movs	r2, #0
 80095dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095e0:	f000 f874 	bl	80096cc <_lseek_r>
 80095e4:	89a3      	ldrh	r3, [r4, #12]
 80095e6:	4632      	mov	r2, r6
 80095e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80095ec:	81a3      	strh	r3, [r4, #12]
 80095ee:	4628      	mov	r0, r5
 80095f0:	463b      	mov	r3, r7
 80095f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095fa:	f000 b823 	b.w	8009644 <_write_r>

080095fe <__sseek>:
 80095fe:	b510      	push	{r4, lr}
 8009600:	460c      	mov	r4, r1
 8009602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009606:	f000 f861 	bl	80096cc <_lseek_r>
 800960a:	1c43      	adds	r3, r0, #1
 800960c:	89a3      	ldrh	r3, [r4, #12]
 800960e:	bf15      	itete	ne
 8009610:	6560      	strne	r0, [r4, #84]	; 0x54
 8009612:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009616:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800961a:	81a3      	strheq	r3, [r4, #12]
 800961c:	bf18      	it	ne
 800961e:	81a3      	strhne	r3, [r4, #12]
 8009620:	bd10      	pop	{r4, pc}

08009622 <__sclose>:
 8009622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009626:	f000 b81f 	b.w	8009668 <_close_r>

0800962a <__ascii_wctomb>:
 800962a:	4603      	mov	r3, r0
 800962c:	4608      	mov	r0, r1
 800962e:	b141      	cbz	r1, 8009642 <__ascii_wctomb+0x18>
 8009630:	2aff      	cmp	r2, #255	; 0xff
 8009632:	d904      	bls.n	800963e <__ascii_wctomb+0x14>
 8009634:	228a      	movs	r2, #138	; 0x8a
 8009636:	f04f 30ff 	mov.w	r0, #4294967295
 800963a:	601a      	str	r2, [r3, #0]
 800963c:	4770      	bx	lr
 800963e:	2001      	movs	r0, #1
 8009640:	700a      	strb	r2, [r1, #0]
 8009642:	4770      	bx	lr

08009644 <_write_r>:
 8009644:	b538      	push	{r3, r4, r5, lr}
 8009646:	4604      	mov	r4, r0
 8009648:	4608      	mov	r0, r1
 800964a:	4611      	mov	r1, r2
 800964c:	2200      	movs	r2, #0
 800964e:	4d05      	ldr	r5, [pc, #20]	; (8009664 <_write_r+0x20>)
 8009650:	602a      	str	r2, [r5, #0]
 8009652:	461a      	mov	r2, r3
 8009654:	f7f8 f80a 	bl	800166c <_write>
 8009658:	1c43      	adds	r3, r0, #1
 800965a:	d102      	bne.n	8009662 <_write_r+0x1e>
 800965c:	682b      	ldr	r3, [r5, #0]
 800965e:	b103      	cbz	r3, 8009662 <_write_r+0x1e>
 8009660:	6023      	str	r3, [r4, #0]
 8009662:	bd38      	pop	{r3, r4, r5, pc}
 8009664:	200028d8 	.word	0x200028d8

08009668 <_close_r>:
 8009668:	b538      	push	{r3, r4, r5, lr}
 800966a:	2300      	movs	r3, #0
 800966c:	4d05      	ldr	r5, [pc, #20]	; (8009684 <_close_r+0x1c>)
 800966e:	4604      	mov	r4, r0
 8009670:	4608      	mov	r0, r1
 8009672:	602b      	str	r3, [r5, #0]
 8009674:	f7f8 f808 	bl	8001688 <_close>
 8009678:	1c43      	adds	r3, r0, #1
 800967a:	d102      	bne.n	8009682 <_close_r+0x1a>
 800967c:	682b      	ldr	r3, [r5, #0]
 800967e:	b103      	cbz	r3, 8009682 <_close_r+0x1a>
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	bd38      	pop	{r3, r4, r5, pc}
 8009684:	200028d8 	.word	0x200028d8

08009688 <_fstat_r>:
 8009688:	b538      	push	{r3, r4, r5, lr}
 800968a:	2300      	movs	r3, #0
 800968c:	4d06      	ldr	r5, [pc, #24]	; (80096a8 <_fstat_r+0x20>)
 800968e:	4604      	mov	r4, r0
 8009690:	4608      	mov	r0, r1
 8009692:	4611      	mov	r1, r2
 8009694:	602b      	str	r3, [r5, #0]
 8009696:	f7f7 fffa 	bl	800168e <_fstat>
 800969a:	1c43      	adds	r3, r0, #1
 800969c:	d102      	bne.n	80096a4 <_fstat_r+0x1c>
 800969e:	682b      	ldr	r3, [r5, #0]
 80096a0:	b103      	cbz	r3, 80096a4 <_fstat_r+0x1c>
 80096a2:	6023      	str	r3, [r4, #0]
 80096a4:	bd38      	pop	{r3, r4, r5, pc}
 80096a6:	bf00      	nop
 80096a8:	200028d8 	.word	0x200028d8

080096ac <_isatty_r>:
 80096ac:	b538      	push	{r3, r4, r5, lr}
 80096ae:	2300      	movs	r3, #0
 80096b0:	4d05      	ldr	r5, [pc, #20]	; (80096c8 <_isatty_r+0x1c>)
 80096b2:	4604      	mov	r4, r0
 80096b4:	4608      	mov	r0, r1
 80096b6:	602b      	str	r3, [r5, #0]
 80096b8:	f7f7 ffee 	bl	8001698 <_isatty>
 80096bc:	1c43      	adds	r3, r0, #1
 80096be:	d102      	bne.n	80096c6 <_isatty_r+0x1a>
 80096c0:	682b      	ldr	r3, [r5, #0]
 80096c2:	b103      	cbz	r3, 80096c6 <_isatty_r+0x1a>
 80096c4:	6023      	str	r3, [r4, #0]
 80096c6:	bd38      	pop	{r3, r4, r5, pc}
 80096c8:	200028d8 	.word	0x200028d8

080096cc <_lseek_r>:
 80096cc:	b538      	push	{r3, r4, r5, lr}
 80096ce:	4604      	mov	r4, r0
 80096d0:	4608      	mov	r0, r1
 80096d2:	4611      	mov	r1, r2
 80096d4:	2200      	movs	r2, #0
 80096d6:	4d05      	ldr	r5, [pc, #20]	; (80096ec <_lseek_r+0x20>)
 80096d8:	602a      	str	r2, [r5, #0]
 80096da:	461a      	mov	r2, r3
 80096dc:	f7f7 ffde 	bl	800169c <_lseek>
 80096e0:	1c43      	adds	r3, r0, #1
 80096e2:	d102      	bne.n	80096ea <_lseek_r+0x1e>
 80096e4:	682b      	ldr	r3, [r5, #0]
 80096e6:	b103      	cbz	r3, 80096ea <_lseek_r+0x1e>
 80096e8:	6023      	str	r3, [r4, #0]
 80096ea:	bd38      	pop	{r3, r4, r5, pc}
 80096ec:	200028d8 	.word	0x200028d8

080096f0 <_malloc_usable_size_r>:
 80096f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096f4:	1f18      	subs	r0, r3, #4
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	bfbc      	itt	lt
 80096fa:	580b      	ldrlt	r3, [r1, r0]
 80096fc:	18c0      	addlt	r0, r0, r3
 80096fe:	4770      	bx	lr

08009700 <_read_r>:
 8009700:	b538      	push	{r3, r4, r5, lr}
 8009702:	4604      	mov	r4, r0
 8009704:	4608      	mov	r0, r1
 8009706:	4611      	mov	r1, r2
 8009708:	2200      	movs	r2, #0
 800970a:	4d05      	ldr	r5, [pc, #20]	; (8009720 <_read_r+0x20>)
 800970c:	602a      	str	r2, [r5, #0]
 800970e:	461a      	mov	r2, r3
 8009710:	f7f7 ff9c 	bl	800164c <_read>
 8009714:	1c43      	adds	r3, r0, #1
 8009716:	d102      	bne.n	800971e <_read_r+0x1e>
 8009718:	682b      	ldr	r3, [r5, #0]
 800971a:	b103      	cbz	r3, 800971e <_read_r+0x1e>
 800971c:	6023      	str	r3, [r4, #0]
 800971e:	bd38      	pop	{r3, r4, r5, pc}
 8009720:	200028d8 	.word	0x200028d8

08009724 <_init>:
 8009724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009726:	bf00      	nop
 8009728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800972a:	bc08      	pop	{r3}
 800972c:	469e      	mov	lr, r3
 800972e:	4770      	bx	lr

08009730 <_fini>:
 8009730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009732:	bf00      	nop
 8009734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009736:	bc08      	pop	{r3}
 8009738:	469e      	mov	lr, r3
 800973a:	4770      	bx	lr
