OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     213
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   riscv_top
Die area:                 ( 0 0 ) ( 80000 90000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     32938
Number of terminals:      135
Number of snets:          2
Number of nets:           10937

[WARNING DRT-0422] No routing tracks pass through the center of Term clk
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[17]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[19]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[20]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[22]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[23]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[24]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[25]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[26]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[27]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[28]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[29]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[30]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[31]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term dataadr[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[17]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[19]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[20]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[22]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[23]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[24]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[25]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[26]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[27]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[28]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[29]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[30]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[31]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term instr[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term memwrite
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[17]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[19]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[20]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[22]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[23]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[24]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[25]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[26]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[27]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[28]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[29]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[30]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[31]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term pc[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term ready
[WARNING DRT-0422] No routing tracks pass through the center of Term reset
[WARNING DRT-0422] No routing tracks pass through the center of Term suspend
[WARNING DRT-0422] No routing tracks pass through the center of Term valid
[WARNING DRT-0422] No routing tracks pass through the center of Term valid_reg
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[0]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[11]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[12]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[14]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[16]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[17]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[18]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[19]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[20]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[22]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[23]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[24]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[25]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[26]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[27]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[28]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[29]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[2]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[30]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[31]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[3]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[4]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term writedata[9]
[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
[INFO DRT-0164] Number of unique instances = 335.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 267087.
[INFO DRT-0033] V1 shape region query size = 349400.
[INFO DRT-0033] M2 shape region query size = 13551.
[INFO DRT-0033] V2 shape region query size = 7977.
[INFO DRT-0033] M3 shape region query size = 15958.
[INFO DRT-0033] V3 shape region query size = 5318.
[INFO DRT-0033] M4 shape region query size = 15414.
[INFO DRT-0033] V4 shape region query size = 6693.
[INFO DRT-0033] M5 shape region query size = 7284.
[INFO DRT-0033] V5 shape region query size = 852.
[INFO DRT-0033] M6 shape region query size = 456.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1481 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 297 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10633 groups.
#scanned instances     = 32938
#unique  instances     = 319
#stdCellGenAp          = 10150
#stdCellValidPlanarAp  = 138
#stdCellValidViaAp     = 8191
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 36967
#instTermValidViaApCnt = 0
#macroGenAp            = 600
#macroValidPlanarAp    = 600
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:05, elapsed time = 00:00:04, memory = 291.68 (MB), peak = 291.68 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     111027

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 148 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 166 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 33323.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 29939.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 19040.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 4319.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1828.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 451.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 39.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 54230 vertical wires in 3 frboxes and 34709 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 5278 vertical wires in 3 frboxes and 6907 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 667.99 (MB), peak = 678.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 667.99 (MB), peak = 678.57 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 1490.82 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 1927.38 (MB).
    Completing 30% with 461 violations.
    elapsed time = 00:00:11, memory = 2033.83 (MB).
    Completing 40% with 461 violations.
    elapsed time = 00:00:17, memory = 2049.07 (MB).
    Completing 50% with 461 violations.
    elapsed time = 00:00:23, memory = 1690.01 (MB).
    Completing 60% with 952 violations.
    elapsed time = 00:00:29, memory = 2351.08 (MB).
    Completing 70% with 952 violations.
    elapsed time = 00:00:37, memory = 2499.05 (MB).
    Completing 80% with 1397 violations.
    elapsed time = 00:00:41, memory = 2581.67 (MB).
    Completing 90% with 1397 violations.
    elapsed time = 00:00:49, memory = 2576.95 (MB).
    Completing 100% with 1798 violations.
    elapsed time = 00:00:57, memory = 2021.98 (MB).
[INFO DRT-0199]   Number of violations = 6981.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6
Corner Spacing       2      0      1      0      0      0      0      0      0      0      0
Cut Spacing          0      1      0      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0      0     19      0     17      0     16      0
EOL                  0      0    186      0      8      0      0      0      0      0      0
Metal Spacing      117      0     29      0     84      0      3      0      0      0      0
NS Metal            15      0      0      0      0      0      0      0      0      0      0
Recheck              1      0   2922      0   1723      0    388      0    109      0     40
Rect Only            0      0      4      0      0      0      0      0      0      0      0
Short                0      1     92      3     15      0      0      0      0      1      3
eolKeepOut           0      0   1151      0     27      0      3      0      0      0      0
[INFO DRT-0267] cpu time = 00:13:33, elapsed time = 00:00:57, memory = 2453.87 (MB), peak = 2718.24 (MB)
Total wire length = 72397 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 15801 um.
Total wire length on LAYER M3 = 26551 um.
Total wire length on LAYER M4 = 14228 um.
Total wire length on LAYER M5 = 10097 um.
Total wire length on LAYER M6 = 4912 um.
Total wire length on LAYER M7 = 805 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 113657.
Up-via summary (total 113657):.

-----------------
 Active         0
     M1     36711
     M2     61992
     M3     10734
     M4      3293
     M5       844
     M6        83
     M7         0
     M8         0
     M9         0
-----------------
           113657


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6981 violations.
    elapsed time = 00:00:05, memory = 3169.25 (MB).
    Completing 20% with 6981 violations.
    elapsed time = 00:00:12, memory = 3243.19 (MB).
    Completing 30% with 4782 violations.
    elapsed time = 00:00:18, memory = 3182.61 (MB).
    Completing 40% with 4782 violations.
    elapsed time = 00:00:25, memory = 3293.76 (MB).
    Completing 50% with 4782 violations.
    elapsed time = 00:00:33, memory = 2593.50 (MB).
    Completing 60% with 3408 violations.
    elapsed time = 00:00:39, memory = 3387.54 (MB).
    Completing 70% with 3408 violations.
    elapsed time = 00:00:49, memory = 3312.23 (MB).
    Completing 80% with 1616 violations.
    elapsed time = 00:00:53, memory = 3347.67 (MB).
    Completing 90% with 1616 violations.
    elapsed time = 00:01:01, memory = 3357.73 (MB).
    Completing 100% with 360 violations.
    elapsed time = 00:01:08, memory = 2668.17 (MB).
[INFO DRT-0199]   Number of violations = 684.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     V5     M6     M7
CutSpcTbl            0      0      0      4      0      2      0      1      0      0
EOL                  0     34      1      0      2      0      1      0      0      0
Metal Spacing        9     14     32      0      0      0      0      0      0      0
Recheck              0    158     18      0     88      0     57      0      2      1
Short                0     19      1      0      0      0      0      0      0      0
eolKeepOut           0    228      3      0      6      0      3      0      0      0
[INFO DRT-0267] cpu time = 00:16:49, elapsed time = 00:01:09, memory = 2674.10 (MB), peak = 3475.29 (MB)
Total wire length = 72108 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 15544 um.
Total wire length on LAYER M3 = 26414 um.
Total wire length on LAYER M4 = 14355 um.
Total wire length on LAYER M5 = 10086 um.
Total wire length on LAYER M6 = 4900 um.
Total wire length on LAYER M7 = 806 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 111873.
Up-via summary (total 111873):.

-----------------
 Active         0
     M1     36718
     M2     60170
     M3     10525
     M4      3549
     M5       826
     M6        85
     M7         0
     M8         0
     M9         0
-----------------
           111873


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 684 violations.
    elapsed time = 00:00:03, memory = 3388.19 (MB).
    Completing 20% with 684 violations.
    elapsed time = 00:00:08, memory = 3427.89 (MB).
    Completing 30% with 521 violations.
    elapsed time = 00:00:13, memory = 2680.28 (MB).
    Completing 40% with 521 violations.
    elapsed time = 00:00:18, memory = 3441.30 (MB).
    Completing 50% with 521 violations.
    elapsed time = 00:00:26, memory = 2674.10 (MB).
    Completing 60% with 413 violations.
    elapsed time = 00:00:28, memory = 3395.41 (MB).
    Completing 70% with 413 violations.
    elapsed time = 00:00:35, memory = 3423.51 (MB).
    Completing 80% with 348 violations.
    elapsed time = 00:00:38, memory = 2674.10 (MB).
    Completing 90% with 348 violations.
    elapsed time = 00:00:43, memory = 3392.05 (MB).
    Completing 100% with 278 violations.
    elapsed time = 00:00:51, memory = 2674.10 (MB).
[INFO DRT-0199]   Number of violations = 613.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     M6
CutSpcTbl            0      0      0      6      0      4      0      0
EOL                  0     26      2      0      0      0      1      0
Metal Spacing        4      7     22      0      0      0      1      0
Recheck              0    170     13      0    118      0     60      4
Short                0     16      0      0      0      0      0      0
eolKeepOut           0    147      9      0      0      0      3      0
[INFO DRT-0267] cpu time = 00:11:59, elapsed time = 00:00:51, memory = 2676.94 (MB), peak = 3521.47 (MB)
Total wire length = 72020 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 15526 um.
Total wire length on LAYER M3 = 26373 um.
Total wire length on LAYER M4 = 14333 um.
Total wire length on LAYER M5 = 10083 um.
Total wire length on LAYER M6 = 4892 um.
Total wire length on LAYER M7 = 810 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 111246.
Up-via summary (total 111246):.

-----------------
 Active         0
     M1     36716
     M2     59670
     M3     10345
     M4      3595
     M5       825
     M6        95
     M7         0
     M8         0
     M9         0
-----------------
           111246


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 613 violations.
    elapsed time = 00:00:01, memory = 3381.48 (MB).
    Completing 20% with 613 violations.
    elapsed time = 00:00:04, memory = 3413.71 (MB).
    Completing 30% with 473 violations.
    elapsed time = 00:00:07, memory = 2693.43 (MB).
    Completing 40% with 473 violations.
    elapsed time = 00:00:09, memory = 3434.34 (MB).
    Completing 50% with 473 violations.
    elapsed time = 00:00:12, memory = 2676.94 (MB).
    Completing 60% with 358 violations.
    elapsed time = 00:00:15, memory = 3411.65 (MB).
    Completing 70% with 358 violations.
    elapsed time = 00:00:18, memory = 3285.84 (MB).
    Completing 80% with 147 violations.
    elapsed time = 00:00:20, memory = 2680.80 (MB).
    Completing 90% with 147 violations.
    elapsed time = 00:00:22, memory = 3364.98 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:26, memory = 2676.94 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer          M2     M3     M4
Metal Spacing        0      1      0
Recheck              0      0      1
Short                1      0      0
[INFO DRT-0267] cpu time = 00:05:37, elapsed time = 00:00:26, memory = 2676.94 (MB), peak = 3521.47 (MB)
Total wire length = 72020 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 15371 um.
Total wire length on LAYER M3 = 26363 um.
Total wire length on LAYER M4 = 14497 um.
Total wire length on LAYER M5 = 10087 um.
Total wire length on LAYER M6 = 4890 um.
Total wire length on LAYER M7 = 810 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 111243.
Up-via summary (total 111243):.

-----------------
 Active         0
     M1     36717
     M2     59454
     M3     10545
     M4      3609
     M5       823
     M6        95
     M7         0
     M8         0
     M9         0
-----------------
           111243


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2676.94 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2676.94 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 2676.94 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 2676.94 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 2676.94 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 2676.94 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 2676.94 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 2676.94 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 2676.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2676.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2676.94 (MB), peak = 3521.47 (MB)
Total wire length = 72020 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 15370 um.
Total wire length on LAYER M3 = 26363 um.
Total wire length on LAYER M4 = 14498 um.
Total wire length on LAYER M5 = 10086 um.
Total wire length on LAYER M6 = 4890 um.
Total wire length on LAYER M7 = 810 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 111244.
Up-via summary (total 111244):.

-----------------
 Active         0
     M1     36717
     M2     59453
     M3     10549
     M4      3607
     M5       823
     M6        95
     M7         0
     M8         0
     M9         0
-----------------
           111244


[INFO DRT-0198] Complete detail routing.
Total wire length = 72020 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 15370 um.
Total wire length on LAYER M3 = 26363 um.
Total wire length on LAYER M4 = 14498 um.
Total wire length on LAYER M5 = 10086 um.
Total wire length on LAYER M6 = 4890 um.
Total wire length on LAYER M7 = 810 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 111244.
Up-via summary (total 111244):.

-----------------
 Active         0
     M1     36717
     M2     59453
     M3     10549
     M4      3607
     M5       823
     M6        95
     M7         0
     M8         0
     M9         0
-----------------
           111244


[INFO DRT-0267] cpu time = 00:48:04, elapsed time = 00:03:26, memory = 2676.94 (MB), peak = 3521.47 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 3:36.22[h:]min:sec. CPU time: user 2929.19 sys 29.80 (1368%). Peak memory: 3605988KB.
