
---------- Begin Simulation Statistics ----------
final_tick                                 3079315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149568                       # Simulator instruction rate (inst/s)
host_mem_usage                                 877248                       # Number of bytes of host memory used
host_op_rate                                   255587                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.82                       # Real time elapsed on the host
host_tick_rate                              284552712                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1618534                       # Number of instructions simulated
sim_ops                                       2765852                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003079                       # Number of seconds simulated
sim_ticks                                  3079315000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                63                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                69                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  9                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              61                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               52                       # Number of indirect misses.
system.cpu.branchPred.lookups                      69                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1618534                       # Number of instructions committed
system.cpu.committedOps                       2765852                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.805067                       # CPI: cycles per instruction
system.cpu.discardedOps                        312002                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      443849                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1656                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      157618                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            79                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                 12                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1344790                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.262807                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      500020                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           369                       # TLB misses on write requests
system.cpu.numCycles                          6158630                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               17204      0.62%      0.62% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2151952     77.80%     78.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1924      0.07%     78.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   24345      0.88%     79.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  7764      0.28%     79.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     79.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1504      0.05%     79.71% # Class of committed instruction
system.cpu.op_class_0::FloatMult                 4000      0.14%     79.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     79.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     18      0.00%     79.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   4173      0.15%     80.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    208      0.01%     80.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  4220      0.15%     80.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                   27      0.00%     80.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              8000      0.29%     80.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt              4000      0.14%     80.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              2000      0.07%     80.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             5000      0.18%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.86% # Class of committed instruction
system.cpu.op_class_0::MemRead                 359436     13.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                135793      4.91%     98.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             20254      0.73%     99.49% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            14030      0.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2765852                       # Class of committed instruction
system.cpu.tickCycles                         4813840                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    64                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        27191                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8178                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1536                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1536                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8178                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        19428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        19428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       621696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       621696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  621696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9714                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11736000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           51943500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2367                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2971                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1890                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3228                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9118                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        32000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 41426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       396672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       856000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1252672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            14236                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000702                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026495                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  14226     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              14236                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           18933500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          16512000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4840999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3375                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4521                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1146                       # number of overall hits
system.l2.overall_hits::.cpu.data                3375                       # number of overall hits
system.l2.overall_hits::total                    4521                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7633                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9715                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2082                       # number of overall misses
system.l2.overall_misses::.cpu.data              7633                       # number of overall misses
system.l2.overall_misses::total                  9715                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    157530000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    609877500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        767407500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    157530000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    609877500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       767407500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3228                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            11008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14236                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3228                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           11008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14236                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.644981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.693405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.682425                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.644981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.693405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.682425                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75662.824207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79900.104808                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78992.022645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75662.824207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79900.104808                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78992.022645                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9715                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9715                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    136720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    533547500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    670267500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    136720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    533547500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    670267500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.644981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.693405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.682425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.644981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.693405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.682425                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65667.627281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69900.104808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68993.051981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65667.627281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69900.104808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68993.051981                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2367                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2367                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2968                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2968                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2968                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2968                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   354                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1536                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    120339000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     120339000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.812698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78345.703125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78345.703125                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    104979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    104979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.812698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.812698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68345.703125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68345.703125                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    157530000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    157530000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.644981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.644981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75662.824207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75662.824207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    136720000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136720000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.644981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.644981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65667.627281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65667.627281                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    489538500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    489538500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.668677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.668677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80291.700836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80291.700836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    428568500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    428568500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.668677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.668677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70291.700836                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70291.700836                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5503.048031                       # Cycle average of tags in use
system.l2.tags.total_refs                       27183                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9714                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.798332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       874.141303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4628.906728                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.141263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.167940                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9714                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6306                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.296448                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    227186                       # Number of tag accesses
system.l2.tags.data_accesses                   227186                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         133184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         488512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             621696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       133184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        133184                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9714                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          43251178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         158643075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             201894252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     43251178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43251178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         43251178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        158643075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            201894252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20208                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9714                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9714                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     89215500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   48570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               271353000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9184.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27934.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6491                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9714                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.835301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.211625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.195985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1601     49.75%     49.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          892     27.72%     77.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          305      9.48%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          121      3.76%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           60      1.86%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47      1.46%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      0.84%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.56%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          147      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3218                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 621696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  621696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       201.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    201.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3079236000                       # Total gap between requests
system.mem_ctrls.avgGap                     316989.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       133184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       488512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 43251177.615800917149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 158643074.839696496725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51542250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    219810750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24768.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28797.43                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12345060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6542580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34357680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     242782800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1146049980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        217362240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1659440340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.899184                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    554023000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    102700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2422592000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10667160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5669730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35000280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     242782800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1134942390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        226716000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1655778360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        537.709965                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    578973250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    102700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2397641750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       496683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           496683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       496683                       # number of overall hits
system.cpu.icache.overall_hits::total          496683                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3228                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3228                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3228                       # number of overall misses
system.cpu.icache.overall_misses::total          3228                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    177638000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177638000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    177638000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177638000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       499911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       499911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       499911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       499911                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006457                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006457                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006457                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006457                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55030.359356                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55030.359356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55030.359356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55030.359356                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2971                       # number of writebacks
system.cpu.icache.writebacks::total              2971                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3228                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3228                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3228                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3228                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    174411000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    174411000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    174411000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    174411000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006457                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006457                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006457                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006457                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54030.669145                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54030.669145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54030.669145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54030.669145                       # average overall mshr miss latency
system.cpu.icache.replacements                   2971                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       496683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          496683                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3228                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3228                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    177638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       499911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       499911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006457                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006457                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55030.359356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55030.359356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    174411000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    174411000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54030.669145                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54030.669145                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.160726                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              499910                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3227                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            154.914782                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.160726                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1003049                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1003049                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       572170                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           572170                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       572170                       # number of overall hits
system.cpu.dcache.overall_hits::total          572170                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11753                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11753                       # number of overall misses
system.cpu.dcache.overall_misses::total         11753                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    720225500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    720225500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    720225500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    720225500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       583923                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       583923                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       583923                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       583923                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61280.141241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61280.141241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61280.141241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61280.141241                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2367                       # number of writebacks
system.cpu.dcache.writebacks::total              2367                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          745                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          745                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          745                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          745                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        11008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11008                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    661895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    661895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    661895500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    661895500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018852                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018852                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60128.588299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60128.588299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60128.588299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60128.588299                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       424989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          424989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    544436500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    544436500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       434117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       434117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59644.664768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59644.664768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    534997500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    534997500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58674.873876                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58674.873876                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2625                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2625                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    175789000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    175789000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       149806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       149806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017523                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017523                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66967.238095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66967.238095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          735                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          735                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    126898000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    126898000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67141.798942                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67141.798942                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           973.596435                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              583178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.977653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   973.596435                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.950778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.950778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          666                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1178854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1178854                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3079315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3079315000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
