// Seed: 1621688311
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1
    , id_7,
    output wand  id_2,
    output wand  id_3
    , id_8,
    input  uwire id_4,
    input  wor   id_5
);
  always @(posedge id_1 or 1) id_8 = id_4;
  assign module_1.id_1 = 0;
  logic id_9;
  wire  \id_10 ;
endmodule
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output logic id_2,
    input supply1 id_3,
    output wor id_4,
    input wor id_5,
    output tri1 id_6,
    input wand id_7
    , id_16,
    input supply1 id_8,
    input wire id_9,
    input tri1 module_1,
    output logic id_11,
    input uwire id_12,
    input wire id_13,
    output logic id_14
);
  always @(id_16, id_5) begin : LABEL_0
    id_2 <= #id_5 id_7;
    if (1) begin : LABEL_1
      id_2 <= -1'b0;
      if (-1) disable id_17;
      id_14 <= 1;
    end else id_11 <= -1;
  end
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_4,
      id_9,
      id_0
  );
endmodule
