#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002720030 .scope module, "microc_tb" "microc_tb" 2 3;
 .timescale -9 -11;
v00000000027b0320_0 .var "clk", 0 0;
v00000000027b12c0_0 .var "reset", 0 0;
S_00000000027201b0 .scope module, "micpu" "cpu" 2 18, 3 1 0, S_0000000002720030;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000027b05a0_0 .net "clk", 0 0, v00000000027b0320_0;  1 drivers
v00000000027b1d60_0 .net "op_alu", 2 0, v00000000027b1860_0;  1 drivers
v00000000027b1900_0 .net "opcode", 5 0, L_00000000027b1540;  1 drivers
v00000000027b1680_0 .net "reset", 0 0, v00000000027b12c0_0;  1 drivers
v00000000027b0a00_0 .net "s_abs", 0 0, v00000000027b0fa0_0;  1 drivers
v00000000027b0140_0 .net "s_inc", 0 0, v00000000027b1ea0_0;  1 drivers
v00000000027b08c0_0 .net "s_inm", 0 0, v00000000027b00a0_0;  1 drivers
v00000000027b01e0_0 .net "we3", 0 0, v00000000027b1f40_0;  1 drivers
v00000000027b0280_0 .net "wez", 0 0, v00000000027b0d20_0;  1 drivers
v00000000027b0960_0 .net "z", 0 0, v00000000027ae660_0;  1 drivers
S_000000000271cab0 .scope module, "caminodatos" "microc" 3 9, 4 1 0, S_00000000027201b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_abs"
    .port_info 3 /INPUT 1 "s_inc"
    .port_info 4 /INPUT 1 "s_inm"
    .port_info 5 /INPUT 1 "we3"
    .port_info 6 /INPUT 1 "wez"
    .port_info 7 /INPUT 3 "op_alu"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 6 "opcode"
v00000000027ae0c0_0 .net "clk", 0 0, v00000000027b0320_0;  alias, 1 drivers
v00000000027ad8a0_0 .net "instruccion", 15 0, L_00000000027274a0;  1 drivers
v00000000027aee80_0 .net "nuevo_pc", 9 0, L_00000000027b0640;  1 drivers
v00000000027ad580_0 .net "op_alu", 2 0, v00000000027b1860_0;  alias, 1 drivers
v00000000027aef20_0 .net "opcode", 5 0, L_00000000027b1540;  alias, 1 drivers
v00000000027ae5c0_0 .net "pc_actual", 9 0, v000000000274d100_0;  1 drivers
v00000000027ad620_0 .net "pc_incrementado", 9 0, L_00000000027b1720;  1 drivers
v00000000027ad080_0 .net "pc_next", 9 0, L_00000000027b1b80;  1 drivers
v00000000027ad6c0_0 .net "rd1", 7 0, L_00000000027b06e0;  1 drivers
v00000000027ad120_0 .net "rd2", 7 0, L_00000000027b0820;  1 drivers
v00000000027adda0_0 .net "reset", 0 0, v00000000027b12c0_0;  alias, 1 drivers
v00000000027ad760_0 .net "s_abs", 0 0, v00000000027b0fa0_0;  alias, 1 drivers
v00000000027ad940_0 .net "s_inc", 0 0, v00000000027b1ea0_0;  alias, 1 drivers
v00000000027ad9e0_0 .net "s_inm", 0 0, v00000000027b00a0_0;  alias, 1 drivers
v00000000027add00_0 .net "valor_operado", 7 0, v00000000027aea20_0;  1 drivers
v00000000027adee0_0 .net "wd3", 7 0, L_00000000027b1040;  1 drivers
v00000000027ae020_0 .net "we3", 0 0, v00000000027b1f40_0;  alias, 1 drivers
v00000000027ae200_0 .net "wez", 0 0, v00000000027b0d20_0;  alias, 1 drivers
v00000000027ae3e0_0 .net "z", 0 0, v00000000027ae660_0;  alias, 1 drivers
v00000000027b1a40_0 .net "zalu", 0 0, L_0000000002727740;  1 drivers
L_00000000027b1540 .part L_00000000027274a0, 10, 6;
L_00000000027b0460 .part L_00000000027274a0, 0, 10;
L_00000000027b10e0 .part L_00000000027274a0, 0, 10;
L_00000000027b1180 .part L_00000000027274a0, 8, 4;
L_00000000027b0e60 .part L_00000000027274a0, 4, 4;
L_00000000027b0f00 .part L_00000000027274a0, 0, 4;
L_00000000027b0c80 .part L_00000000027274a0, 4, 8;
S_000000000271cc30 .scope module, "PC" "registro" 4 13, 5 35 0, S_000000000271cab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0000000002753030 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v000000000274d060_0 .net "clk", 0 0, v00000000027b0320_0;  alias, 1 drivers
v000000000274c480_0 .net "d", 9 0, L_00000000027b1b80;  alias, 1 drivers
v000000000274d100_0 .var "q", 9 0;
v000000000274b800_0 .net "reset", 0 0, v00000000027b12c0_0;  alias, 1 drivers
E_0000000002752830 .event posedge, v000000000274b800_0, v000000000274d060_0;
S_000000000272a990 .scope module, "banco_registros" "regfile" 4 32, 5 4 0, S_000000000271cab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v000000000274d240_0 .net *"_s0", 31 0, L_00000000027b0500;  1 drivers
v000000000274ce80_0 .net *"_s10", 5 0, L_00000000027b0aa0;  1 drivers
L_00000000027d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000274c660_0 .net *"_s13", 1 0, L_00000000027d01a8;  1 drivers
L_00000000027d01f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000274d380_0 .net/2u *"_s14", 7 0, L_00000000027d01f0;  1 drivers
v000000000274b4e0_0 .net *"_s18", 31 0, L_00000000027b0b40;  1 drivers
L_00000000027d0238 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000274cd40_0 .net *"_s21", 27 0, L_00000000027d0238;  1 drivers
L_00000000027d0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000274b9e0_0 .net/2u *"_s22", 31 0, L_00000000027d0280;  1 drivers
v000000000274b620_0 .net *"_s24", 0 0, L_00000000027b1c20;  1 drivers
v000000000274ba80_0 .net *"_s26", 7 0, L_00000000027b0dc0;  1 drivers
v000000000274c700_0 .net *"_s28", 5 0, L_00000000027b0780;  1 drivers
L_00000000027d0118 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000274cf20_0 .net *"_s3", 27 0, L_00000000027d0118;  1 drivers
L_00000000027d02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000274c980_0 .net *"_s31", 1 0, L_00000000027d02c8;  1 drivers
L_00000000027d0310 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000274bbc0_0 .net/2u *"_s32", 7 0, L_00000000027d0310;  1 drivers
L_00000000027d0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000274c0c0_0 .net/2u *"_s4", 31 0, L_00000000027d0160;  1 drivers
v000000000274b580_0 .net *"_s6", 0 0, L_00000000027b1360;  1 drivers
v000000000274b6c0_0 .net *"_s8", 7 0, L_00000000027b17c0;  1 drivers
v000000000274bee0_0 .net "clk", 0 0, v00000000027b0320_0;  alias, 1 drivers
v000000000274b8a0_0 .net "ra1", 3 0, L_00000000027b1180;  1 drivers
v000000000274b940_0 .net "ra2", 3 0, L_00000000027b0e60;  1 drivers
v000000000274c8e0_0 .net "rd1", 7 0, L_00000000027b06e0;  alias, 1 drivers
v000000000274bb20_0 .net "rd2", 7 0, L_00000000027b0820;  alias, 1 drivers
v000000000274bc60 .array "regb", 15 0, 7 0;
v000000000274cc00_0 .net "wa3", 3 0, L_00000000027b0f00;  1 drivers
v000000000274bd00_0 .net "wd3", 7 0, L_00000000027b1040;  alias, 1 drivers
v000000000274bda0_0 .net "we3", 0 0, v00000000027b1f40_0;  alias, 1 drivers
E_0000000002752eb0 .event posedge, v000000000274d060_0;
L_00000000027b0500 .concat [ 4 28 0 0], L_00000000027b1180, L_00000000027d0118;
L_00000000027b1360 .cmp/ne 32, L_00000000027b0500, L_00000000027d0160;
L_00000000027b17c0 .array/port v000000000274bc60, L_00000000027b0aa0;
L_00000000027b0aa0 .concat [ 4 2 0 0], L_00000000027b1180, L_00000000027d01a8;
L_00000000027b06e0 .functor MUXZ 8, L_00000000027d01f0, L_00000000027b17c0, L_00000000027b1360, C4<>;
L_00000000027b0b40 .concat [ 4 28 0 0], L_00000000027b0e60, L_00000000027d0238;
L_00000000027b1c20 .cmp/ne 32, L_00000000027b0b40, L_00000000027d0280;
L_00000000027b0dc0 .array/port v000000000274bc60, L_00000000027b0780;
L_00000000027b0780 .concat [ 4 2 0 0], L_00000000027b0e60, L_00000000027d02c8;
L_00000000027b0820 .functor MUXZ 8, L_00000000027d0310, L_00000000027b0dc0, L_00000000027b1c20, C4<>;
S_0000000002725b60 .scope module, "ffz" "ffd" 4 39, 5 56 0, S_000000000271cab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v000000000274c160_0 .net "carga", 0 0, v00000000027b0d20_0;  alias, 1 drivers
v000000000274cb60_0 .net "clk", 0 0, v00000000027b0320_0;  alias, 1 drivers
v000000000274cac0_0 .net "d", 0 0, L_0000000002727740;  alias, 1 drivers
v00000000027ae660_0 .var "q", 0 0;
v00000000027ad300_0 .net "reset", 0 0, v00000000027b12c0_0;  alias, 1 drivers
S_0000000002725ce0 .scope module, "memoria_programa" "memprog" 4 17, 6 3 0, S_000000000271cab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_00000000027274a0 .functor BUFZ 16, L_00000000027b19a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000027adc60_0 .net *"_s0", 15 0, L_00000000027b19a0;  1 drivers
v00000000027ae340_0 .net *"_s2", 11 0, L_00000000027b03c0;  1 drivers
L_00000000027d0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027aeac0_0 .net *"_s5", 1 0, L_00000000027d0088;  1 drivers
v00000000027adb20_0 .net "a", 9 0, v000000000274d100_0;  alias, 1 drivers
v00000000027ae480_0 .net "clk", 0 0, v00000000027b0320_0;  alias, 1 drivers
v00000000027ad1c0 .array "mem", 1023 0, 15 0;
v00000000027aed40_0 .net "rd", 15 0, L_00000000027274a0;  alias, 1 drivers
L_00000000027b19a0 .array/port v00000000027ad1c0, L_00000000027b03c0;
L_00000000027b03c0 .concat [ 10 2 0 0], v000000000274d100_0, L_00000000027d0088;
S_000000000272c6b0 .scope module, "mux_alu" "mux2" 4 43, 5 46 0, S_000000000271cab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0000000002752b70 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v00000000027ade40_0 .net "d0", 7 0, v00000000027aea20_0;  alias, 1 drivers
v00000000027adbc0_0 .net "d1", 7 0, L_00000000027b0c80;  1 drivers
v00000000027aeb60_0 .net "s", 0 0, v00000000027b00a0_0;  alias, 1 drivers
v00000000027adf80_0 .net "y", 7 0, L_00000000027b1040;  alias, 1 drivers
L_00000000027b1040 .functor MUXZ 8, v00000000027aea20_0, L_00000000027b0c80, v00000000027b00a0_0, C4<>;
S_000000000272c830 .scope module, "mux_jr" "mux2" 4 23, 5 46 0, S_000000000271cab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_00000000027530f0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v00000000027ad3a0_0 .net "d0", 9 0, L_00000000027b0460;  1 drivers
L_00000000027d00d0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000000027ad440_0 .net "d1", 9 0, L_00000000027d00d0;  1 drivers
v00000000027ad800_0 .net "s", 0 0, v00000000027b1ea0_0;  alias, 1 drivers
v00000000027ae700_0 .net "y", 9 0, L_00000000027b1720;  alias, 1 drivers
L_00000000027b1720 .functor MUXZ 10, L_00000000027b0460, L_00000000027d00d0, v00000000027b1ea0_0, C4<>;
S_0000000002716200 .scope module, "mux_s_abs" "mux2" 4 29, 5 46 0, S_000000000271cab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0000000002752f70 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v00000000027ae2a0_0 .net "d0", 9 0, L_00000000027b10e0;  1 drivers
v00000000027aec00_0 .net "d1", 9 0, L_00000000027b0640;  alias, 1 drivers
v00000000027ae7a0_0 .net "s", 0 0, v00000000027b0fa0_0;  alias, 1 drivers
v00000000027aeca0_0 .net "y", 9 0, L_00000000027b1b80;  alias, 1 drivers
L_00000000027b1b80 .functor MUXZ 10, L_00000000027b10e0, L_00000000027b0640, v00000000027b0fa0_0, C4<>;
S_0000000002716380 .scope module, "sum_pc" "sum" 4 26, 5 28 0, S_000000000271cab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v00000000027ae840_0 .net "a", 9 0, v000000000274d100_0;  alias, 1 drivers
v00000000027ae8e0_0 .net "b", 9 0, L_00000000027b1720;  alias, 1 drivers
v00000000027ad4e0_0 .net "y", 9 0, L_00000000027b0640;  alias, 1 drivers
L_00000000027b0640 .arith/sum 10, v000000000274d100_0, L_00000000027b1720;
S_000000000272ef70 .scope module, "unidad_alu" "alu" 4 35, 7 1 0, S_000000000271cab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0000000002727740 .functor NOT 1, L_00000000027b0be0, C4<0>, C4<0>, C4<0>;
v00000000027ada80_0 .net *"_s3", 0 0, L_00000000027b0be0;  1 drivers
v00000000027ae520_0 .net "a", 7 0, L_00000000027b06e0;  alias, 1 drivers
v00000000027aede0_0 .net "b", 7 0, L_00000000027b0820;  alias, 1 drivers
v00000000027ae980_0 .net "op", 2 0, v00000000027b1860_0;  alias, 1 drivers
v00000000027aea20_0 .var "s", 7 0;
v00000000027ad260_0 .net "y", 7 0, v00000000027aea20_0;  alias, 1 drivers
v00000000027ae160_0 .net "zero", 0 0, L_0000000002727740;  alias, 1 drivers
E_0000000002752570 .event edge, v00000000027ae980_0, v000000000274bb20_0, v000000000274c8e0_0;
L_00000000027b0be0 .reduce/or v00000000027aea20_0;
S_000000000272f0f0 .scope module, "unidadcontrol" "uc" 3 10, 8 1 0, S_00000000027201b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "z"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /OUTPUT 1 "s_abs"
    .port_info 5 /OUTPUT 1 "s_inc"
    .port_info 6 /OUTPUT 1 "s_inm"
    .port_info 7 /OUTPUT 1 "we3"
    .port_info 8 /OUTPUT 1 "wez"
    .port_info 9 /OUTPUT 3 "op_alu"
P_000000000272db60 .param/l "carga_inmediata" 0 8 39, C4<0100zz>;
P_000000000272db98 .param/l "debug" 0 8 44, C4<0010zz>;
P_000000000272dbd0 .param/l "in_registro" 0 8 41, C4<0101zz>;
P_000000000272dc08 .param/l "in_solo_lectura" 0 8 46, C4<0001zz>;
P_000000000272dc40 .param/l "iret_int" 0 8 34, C4<100011>;
P_000000000272dc78 .param/l "jal" 0 8 31, C4<100000>;
P_000000000272dcb0 .param/l "jmp" 0 8 48, C4<000001>;
P_000000000272dce8 .param/l "jnz" 0 8 50, C4<000011>;
P_000000000272dd20 .param/l "jr" 0 8 32, C4<100001>;
P_000000000272dd58 .param/l "jz" 0 8 49, C4<000010>;
P_000000000272dd90 .param/l "operacion_alu" 0 8 38, C4<1zzzzz>;
P_000000000272ddc8 .param/l "out_inmediato" 0 8 42, C4<0110zz>;
P_000000000272de00 .param/l "out_registro" 0 8 43, C4<0111zz>;
P_000000000272de38 .param/l "pop" 0 8 33, C4<100010>;
P_000000000272de70 .param/l "push" 0 8 45, C4<0011zz>;
v00000000027b1ae0_0 .net "clk", 0 0, v00000000027b0320_0;  alias, 1 drivers
v00000000027b1860_0 .var "op_alu", 2 0;
v00000000027b1e00_0 .net "opcode", 5 0, L_00000000027b1540;  alias, 1 drivers
v00000000027b1220_0 .net "reset", 0 0, v00000000027b12c0_0;  alias, 1 drivers
v00000000027b0fa0_0 .var "s_abs", 0 0;
v00000000027b1ea0_0 .var "s_inc", 0 0;
v00000000027b00a0_0 .var "s_inm", 0 0;
v00000000027b1f40_0 .var "we3", 0 0;
v00000000027b0d20_0 .var "wez", 0 0;
v00000000027b15e0_0 .net "z", 0 0, v00000000027ae660_0;  alias, 1 drivers
    .scope S_000000000271cc30;
T_0 ;
    %wait E_0000000002752830;
    %load/vec4 v000000000274b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000274d100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000274c480_0;
    %assign/vec4 v000000000274d100_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002725ce0;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v00000000027ad1c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000272a990;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v000000000274bc60 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000272a990;
T_3 ;
    %wait E_0000000002752eb0;
    %load/vec4 v000000000274bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000000000274bd00_0;
    %load/vec4 v000000000274cc00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000274bc60, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000272ef70;
T_4 ;
    %wait E_0000000002752570;
    %load/vec4 v00000000027ae980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000027aea20_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v00000000027ae520_0;
    %store/vec4 v00000000027aea20_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v00000000027ae520_0;
    %inv;
    %store/vec4 v00000000027aea20_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v00000000027ae520_0;
    %load/vec4 v00000000027aede0_0;
    %add;
    %store/vec4 v00000000027aea20_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v00000000027ae520_0;
    %load/vec4 v00000000027aede0_0;
    %sub;
    %store/vec4 v00000000027aea20_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v00000000027ae520_0;
    %load/vec4 v00000000027aede0_0;
    %and;
    %store/vec4 v00000000027aea20_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v00000000027ae520_0;
    %load/vec4 v00000000027aede0_0;
    %or;
    %store/vec4 v00000000027aea20_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v00000000027ae520_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000027aea20_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v00000000027aede0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000027aea20_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002725b60;
T_5 ;
    %wait E_0000000002752830;
    %load/vec4 v00000000027ad300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027ae660_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000274c160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000000000274cac0_0;
    %assign/vec4 v00000000027ae660_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002720030;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027b0320_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027b0320_0, 0, 1;
    %delay 2000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002720030;
T_7 ;
    %vpi_call 2 22 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027b12c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027b12c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027b12c0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0000000002720030;
T_8 ;
    %delay 200000000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "cpu.v";
    "microc.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
