# Verilog Implication
Exercise for fpga programming course of summer school. 

## Project Structure
`src`: 
  - `implic.sv` - realisation module of `implic` and `ex_implic` functions.
  - `testbenches/implic_tb.sv` - `implic` and `ex_implic` modules test

## Test Results
[![build and run testbenches](https://github.com/ValeraDanger/Verilog_Implication/actions/workflows/tests.yaml/badge.svg)](https://github.com/ValeraDanger/Verilog_Implication/actions/workflows/tests.yaml)
