<dec f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='422' type='unsigned int llvm::FastISel::fastEmitInst_rii(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm1, uint64_t Imm2)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2152' ll='2175' type='unsigned int llvm::FastISel::fastEmitInst_rii(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm1, uint64_t Imm2)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='420'>/// Emit a MachineInstr with one register operand and two immediate
  /// operands.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4127' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4248' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4357' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4418' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b'/>
