// Seed: 3134744947
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply1 id_7
    , id_24,
    input wor id_8,
    output wor id_9,
    input wire id_10,
    input tri1 id_11,
    output wand id_12,
    input uwire id_13,
    output tri0 id_14,
    input wor id_15,
    output tri1 id_16,
    input supply0 id_17,
    output wand id_18,
    output wire id_19,
    input wire id_20,
    output supply1 id_21,
    input wand id_22
);
  wire id_25;
  assign id_9 = id_22 ** 1;
  wire id_26;
  uwire id_27, id_28, id_29;
  assign id_24 = id_10;
  wire id_30;
  wire id_31;
  assign id_27 = id_13;
  assign module_1.type_1 = 0;
  wire id_32;
  wire id_33, id_34, id_35;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input supply1 void id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wire id_6,
    input tri1 id_7,
    input uwire id_8,
    output supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wire id_13
    , id_28,
    input wire id_14,
    input tri0 id_15,
    input wire id_16,
    input wire id_17,
    output uwire id_18,
    input uwire id_19,
    input wire id_20,
    output wor id_21,
    output tri0 id_22,
    output wire id_23,
    input uwire id_24,
    output supply0 id_25
    , id_29,
    input wand id_26
);
  module_0 modCall_1 (
      id_8,
      id_5,
      id_26,
      id_20,
      id_14,
      id_23,
      id_3,
      id_17,
      id_19,
      id_25,
      id_5,
      id_13,
      id_18,
      id_5,
      id_6,
      id_4,
      id_21,
      id_20,
      id_23,
      id_22,
      id_14,
      id_21,
      id_13
  );
  wire id_30;
endmodule
