0.6
2017.4
Dec 15 2017
21:07:18
V:/viv_wd/Edge_detection/Edge_detection.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,,,,,,,,,
V:/viv_wd/Edge_detection/Edge_detection.srcs/sim_1/new/tb.v,1732647540,verilog,,,,tb,,,,,,,,
V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/ip/outputBuffer/outputBuffer_sim_netlist.v,1731830592,verilog,,V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/conv.v,,glbl;outputBuffer;outputBuffer_blk_mem_gen_generic_cstr;outputBuffer_blk_mem_gen_prim_width;outputBuffer_blk_mem_gen_prim_wrapper;outputBuffer_blk_mem_gen_top;outputBuffer_blk_mem_gen_v8_4_1;outputBuffer_blk_mem_gen_v8_4_1_synth;outputBuffer_fifo_generator_ramfifo;outputBuffer_fifo_generator_top;outputBuffer_fifo_generator_v13_2_1;outputBuffer_fifo_generator_v13_2_1_synth;outputBuffer_memory;outputBuffer_rd_bin_cntr;outputBuffer_rd_fwft;outputBuffer_rd_logic;outputBuffer_rd_status_flags_ss;outputBuffer_reset_blk_ramfifo;outputBuffer_wr_bin_cntr;outputBuffer_wr_logic;outputBuffer_wr_pf_ss;outputBuffer_wr_status_flags_ss;outputBuffer_xpm_cdc_sync_rst,,,,,,,,
V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/conv.v,1731864050,verilog,,V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/imageControl.v,,conv,,,,,,,,
V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/imageControl.v,1731829369,verilog,,V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/imageProcessTop.v,,imageControl,,,,,,,,
V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/imageProcessTop.v,1731830426,verilog,,V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/lineBuffer.v,,imageProcessTop,,,,,,,,
V:/viv_wd/Edge_detection/Edge_detection.srcs/sources_1/new/lineBuffer.v,1731827919,verilog,,V:/viv_wd/Edge_detection/Edge_detection.srcs/sim_1/new/tb.v,,lineBuffer,,,,,,,,
