Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov  7 12:03:38 2022
| Host         : PETE-LT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   183 |
|    Minimum number of control sets                        |   183 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   354 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   183 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    73 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     4 |
| >= 16              |    51 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             415 |          126 |
| No           | No                    | Yes                    |             170 |           37 |
| No           | Yes                   | No                     |             134 |           53 |
| Yes          | No                    | No                     |            1180 |          358 |
| Yes          | No                    | Yes                    |             198 |           52 |
| Yes          | Yes                   | No                     |            1509 |          491 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                       Clock Signal                                                                       |                                                                                                                    Enable Signal                                                                                                                    |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vdd1_out                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vbat2_out                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_dc3_out                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/D[0]                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/command_ongoing_reg[0]                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/after_state[98]_i_1_n_0                                                                                                                                                        | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/after_state[62]_i_1_n_0                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rcount_n_0                                                                                                                                                                                     | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/p_0_in                                                                                                                                                                                           | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                   | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo                                                                                                                                                              | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/FSM_onehot_current_state_reg_n_0_[0]                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                     |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/after_state[98]_i_1_n_0                                                                                                                                                        | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/after_state[60]_i_1_n_0                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/counter                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                   | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/rst_ps7_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | design_1_i/rst_ps7_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/shift_register                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/RST_internal_reg_0                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/p_15_in                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                            | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                            | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                     | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                     | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_spi_data[7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                     | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/p_1_in[1]                                                                                                                                                                      | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                            | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                            | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                            | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                            | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                            | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                            | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                            | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                            | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                           | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rreq                                                                                                                                                                                           | design_1_i/Zedboard_AXI_VGA_0/inst/axi_rd_reg[29]_i_1_n_0                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/p_1_in_0                                                                                                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/p_1_in_0                                                                                                                                                                                         | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_addr[10]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk                                                                                                               | design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt                                                                                                                                                                                                            | design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt                                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk                                                                                                               | design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0                                                                                                                                                                                                           | design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt                                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/DELAY_COMP/ms_counter                                                                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/DELAY_COMP/clk_counter__0                                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_page[1]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/RST_internal_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_index[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             14 |         1.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk                                                                                                               |                                                                                                                                                                                                                                                     | design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                           |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_0                                                                                                                                                                                                        | design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/DELAY_COMP/clk_counter__0                                                                                                                                                                                |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                     |               11 |             21 |         1.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/temp_i                                                                                                                                                                                                  |                4 |             21 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_rreq                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             22 |         1.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                 |                7 |             24 |         3.43 |
|  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk                                                                                                               | design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                     | design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                           |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               11 |             30 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/command_ongoing_reg[0]                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/D[0]                                                                                                                      |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                   | design_1_i/Zedboard_OLED_v1_0_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wreq_reg_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wreq_reg_4[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wreq_reg_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wreq_reg_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wreq_reg_7[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wreq_reg_6[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wreq_reg_8[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wreq_reg_5[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_rvalid_i_1_n_0                                                                                                                                                                             | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0                                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_rvalid_i_1_n_0                                                                                                                                                                            | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0                                                                                                                                                                                                     |               13 |             33 |         2.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_waddr_reg[3]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/D[0]                                                                                                                      |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                            | design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                          |                                                                                                                                                                                                                                                                               |               16 |             40 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/p_5_in                                                                                                                                                                                            | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0                                                                                                                                                                                                      |               12 |             42 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/p_5_in                                                                                                                                                                                           | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0                                                                                                                                                                                                     |               11 |             42 |         3.82 |
|  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk                                                                                                               |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                               |               13 |             52 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                               |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                 |                                                                                                                                                                                                                                                                               |               11 |             55 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                |                                                                                                                                                                                                                                                                               |               15 |             55 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/after_state[98]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               42 |             67 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0                                                                                                                                                                                                     |               13 |             78 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     | design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0                                                                                                                                                                                                      |               17 |             78 |         4.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/DELAY_COMP/current_state__0                                                                                                                                                    | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/RST_internal_reg_0                                                                                                                                                                                       |               34 |             84 |         2.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                          |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               38 |            115 |         3.03 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               79 |            250 |         3.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                          | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen[3][0][7]_i_2_n_0                                                                                                                                                | design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen[3][0][7]_i_1_n_0                                                                                                                                                                          |              107 |            512 |         4.79 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


