<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p42" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_42{left:86px;bottom:1140px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t2_42{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_42{left:110px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_42{left:165px;bottom:1083px;}
#t5_42{left:192px;bottom:1083px;letter-spacing:0.12px;}
#t6_42{left:192px;bottom:1046px;letter-spacing:0.11px;}
#t7_42{left:165px;bottom:1010px;}
#t8_42{left:192px;bottom:1010px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t9_42{left:192px;bottom:973px;letter-spacing:0.11px;}
#ta_42{left:165px;bottom:936px;}
#tb_42{left:192px;bottom:936px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tc_42{left:192px;bottom:900px;letter-spacing:0.1px;}
#td_42{left:165px;bottom:863px;}
#te_42{left:192px;bottom:863px;letter-spacing:0.1px;word-spacing:0.06px;}
#tf_42{left:192px;bottom:826px;letter-spacing:0.09px;}
#tg_42{left:165px;bottom:790px;}
#th_42{left:193px;bottom:790px;letter-spacing:0.13px;word-spacing:0.02px;}
#ti_42{left:192px;bottom:753px;letter-spacing:0.11px;}
#tj_42{left:83px;bottom:701px;letter-spacing:0.18px;}
#tk_42{left:135px;bottom:701px;letter-spacing:0.14px;word-spacing:0.03px;}
#tl_42{left:531px;bottom:711px;}
#tm_42{left:138px;bottom:659px;letter-spacing:0.11px;word-spacing:0.01px;}
#tn_42{left:138px;bottom:640px;letter-spacing:0.11px;}
#to_42{left:110px;bottom:600px;letter-spacing:0.15px;}
#tp_42{left:170px;bottom:600px;letter-spacing:0.13px;word-spacing:0.02px;}
#tq_42{left:138px;bottom:561px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tr_42{left:138px;bottom:543px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ts_42{left:137px;bottom:524px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tt_42{left:530px;bottom:524px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tu_42{left:137px;bottom:506px;letter-spacing:0.11px;}
#tv_42{left:138px;bottom:487px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tw_42{left:110px;bottom:447px;letter-spacing:0.14px;}
#tx_42{left:170px;bottom:447px;letter-spacing:0.17px;word-spacing:0.05px;}
#ty_42{left:138px;bottom:408px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tz_42{left:138px;bottom:390px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t10_42{left:138px;bottom:371px;letter-spacing:0.11px;word-spacing:0.02px;}
#t11_42{left:138px;bottom:353px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t12_42{left:138px;bottom:335px;letter-spacing:0.1px;word-spacing:0.01px;}
#t13_42{left:138px;bottom:316px;letter-spacing:0.11px;word-spacing:0.02px;}
#t14_42{left:138px;bottom:298px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t15_42{left:138px;bottom:280px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t16_42{left:570px;bottom:280px;letter-spacing:0.11px;word-spacing:0.03px;}
#t17_42{left:636px;bottom:280px;letter-spacing:0.11px;}
#t18_42{left:138px;bottom:261px;letter-spacing:0.11px;word-spacing:-0.16px;}
#t19_42{left:138px;bottom:243px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1a_42{left:110px;bottom:207px;letter-spacing:-0.11px;}
#t1b_42{left:137px;bottom:207px;letter-spacing:-0.11px;}
#t1c_42{left:161px;bottom:207px;letter-spacing:-0.13px;}
#t1d_42{left:188px;bottom:207px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1e_42{left:396px;bottom:207px;letter-spacing:-0.12px;}
#t1f_42{left:419px;bottom:207px;letter-spacing:-0.13px;}
#t1g_42{left:446px;bottom:207px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1h_42{left:679px;bottom:207px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_42{left:138px;bottom:190px;letter-spacing:-0.13px;word-spacing:0.02px;}

.s1_42{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_42{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_42{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_42{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s5_42{font-size:17px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s6_42{font-size:18px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s7_42{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s8_42{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s9_42{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts42" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg42Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg42" style="-webkit-user-select: none;"><object width="935" height="1210" data="42/42.svg" type="image/svg+xml" id="pdf42" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_42" class="t s1_42">Virtual Memory </span>
<span id="t2_42" class="t s2_42">42 </span><span id="t3_42" class="t s2_42">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span>
<span id="t4_42" class="t s3_42">• </span><span id="t5_42" class="t s3_42">Indexed Data Memory Reference (pre-Release 6 Indexed Load/Store/Prefetch) </span>
<span id="t6_42" class="t s3_42">effective_address(GPR[index],GPR[index]) </span>
<span id="t7_42" class="t s3_42">• </span><span id="t8_42" class="t s3_42">Jump Register with no Immediate </span>
<span id="t9_42" class="t s3_42">effective_address(GPR[index],0) </span>
<span id="ta_42" class="t s3_42">• </span><span id="tb_42" class="t s3_42">Jump Register with Immediate (Release 6 JIC/JIALC) </span>
<span id="tc_42" class="t s3_42">effective_address(GPR[index],offset) </span>
<span id="td_42" class="t s3_42">• </span><span id="te_42" class="t s3_42">PC-Relative (Branch/ADDIUPC/ALUIPC/AUIPC/LWPC/LWUPC/LDPC) </span>
<span id="tf_42" class="t s3_42">effective_address(PC,offset) </span>
<span id="tg_42" class="t s3_42">• </span><span id="th_42" class="t s3_42">PC-Region (J/JAL/JALX) </span>
<span id="ti_42" class="t s3_42">effective_address(PC,immediate) </span>
<span id="tj_42" class="t s4_42">4.12 </span><span id="tk_42" class="t s4_42">TLB-Based Virtual Address Translation </span>
<span id="tl_42" class="t s5_42">1 </span>
<span id="tm_42" class="t s3_42">This section describes the TLB-based virtual address translation mechanism. Sufficient TLB entries must be imple- </span>
<span id="tn_42" class="t s3_42">mented to avoid a TLB exception loop on load and store instructions. </span>
<span id="to_42" class="t s6_42">4.12.1 </span><span id="tp_42" class="t s6_42">Address Space Identifiers (ASID) </span>
<span id="tq_42" class="t s3_42">The TLB-based translation mechanism supports Address Space Identifiers to uniquely identify the same virtual </span>
<span id="tr_42" class="t s3_42">address across different processes. The operating system assigns ASIDs to each process, and the TLB keeps track of </span>
<span id="ts_42" class="t s3_42">each ASID during address translation. In certain circumstances, </span><span id="tt_42" class="t s3_42">the operating system may want to associate the same </span>
<span id="tu_42" class="t s3_42">virtual address with all processes; for this, the TLB includes a global (G) bit which over-rides the ASID comparison </span>
<span id="tv_42" class="t s3_42">during translation. </span>
<span id="tw_42" class="t s6_42">4.12.2 </span><span id="tx_42" class="t s6_42">TLB Organization </span>
<span id="ty_42" class="t s3_42">The TLB is a fully-associative structure for translating virtual addresses. Each entry contains two logical compo- </span>
<span id="tz_42" class="t s3_42">nents: a comparison section, and a physical translation section. The comparison section includes the mapping region </span>
<span id="t10_42" class="t s3_42">specifier (R) and the virtual page number (VPN2 and, in Release 2 and subsequent releases, VPNX, which is the vir- </span>
<span id="t11_42" class="t s3_42">tual page number/2 since each entry maps two physical pages) of the entry, the ASID, the G(lobal) bit, and a recom- </span>
<span id="t12_42" class="t s3_42">mended mask field that allows mapping different page sizes with a single entry. The physical translation section </span>
<span id="t13_42" class="t s3_42">contains a pair of entries, each of which contains the physical page frame number (PFN, and in Release 2 and subse- </span>
<span id="t14_42" class="t s3_42">quent releases, PFNX), a valid (V) bit, a dirty (D) bit, optionally read-inhibit and execute-inhibit (RI &amp; XI) bits, and </span>
<span id="t15_42" class="t s3_42">a cache coherency field (C) for which the valid encodings are given in </span><span id="t16_42" class="t s7_42">Table 9.11</span><span id="t17_42" class="t s3_42">. There are two entries in the trans- </span>
<span id="t18_42" class="t s3_42">lation section for each TLB entry because each TLB entry maps an aligned pair of virtual pages, and the pair of phys- </span>
<span id="t19_42" class="t s3_42">ical translation entries corresponds to the even and odd pages of the pair. </span>
<span id="t1a_42" class="t s8_42">1. </span><span id="t1b_42" class="t s8_42">See </span><span id="t1c_42" class="t s9_42">A.1 </span><span id="t1d_42" class="t s9_42">“Fixed Mapping MMU” on page 347 </span><span id="t1e_42" class="t s8_42">and </span><span id="t1f_42" class="t s9_42">A.2 </span><span id="t1g_42" class="t s9_42">“Block Address Translation” on page 351 </span><span id="t1h_42" class="t s8_42">for descriptions of alterna- </span>
<span id="t1i_42" class="t s8_42">tive MMU organizations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
