<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>VCVT (between floating-point and fixed-point, floating-point) -- AArch32</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">VCVT (between floating-point and fixed-point, floating-point)</h2>
      <p class="aml">Convert between floating-point and fixed-point converts a value in a register from floating-point to fixed-point, or from fixed-point to floating-point. Software can specify the fixed-point value as either signed or unsigned.</p>
      <p class="aml">The fixed-point value can be 16-bit or 32-bit. Conversions from fixed-point values take their operand from the low-order bits of the source register and ignore any remaining bits. Signed conversions to fixed-point values sign-extend the result value to the destination register width. Unsigned conversions to fixed-point values zero-extend the result value to the destination register width.</p>
      <p class="aml">The floating-point to fixed-point operation uses the Round towards Zero rounding mode. The fixed-point to floating-point operation uses the Round to Nearest rounding mode.</p>
      <p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="AArch32.cpacr">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="AArch32.nsacr">NSACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="AArch32.hcptr">HCPTR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="AArch32.fpexc">FPEXC</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="CIHIDDFF">Enabling Advanced SIMD and floating-point support</a>.</p>
    
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#iclass_a1">A1</a>
      )
       and 
       T32 (
      <a href="#iclass_t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a id="iclass_a1"/>A1</h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr">U</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td colspan="2" class="lr">sf</td><td class="lr">sx</td><td class="lr">1</td><td class="lr">i</td><td class="lr">0</td><td colspan="4" class="lr">imm4</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="5"/><td/><td colspan="2"/><td/><td/><td/><td/><td colspan="4"/><td colspan="2"/><td colspan="2"/><td/><td/><td/><td/><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision scalar variant
            <span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="VCVT_toxv_A1_H"/>
        Applies when
        <span class="bitdiff"> (op == 0 &amp;&amp; sf == 01)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.F16.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a> <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision scalar variant
            <span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="VCVT_xv_A1_H"/>
        Applies when
        <span class="bitdiff"> (op == 1 &amp;&amp; sf == 01)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a>.F16 <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision scalar variant
            </h4><a id="VCVT_toxv_A1_S"/>
        Applies when
        <span class="bitdiff"> (op == 0 &amp;&amp; sf == 10)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.F32.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a> <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision scalar variant
            </h4><a id="VCVT_xv_A1_S"/>
        Applies when
        <span class="bitdiff"> (op == 1 &amp;&amp; sf == 10)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a>.F32 <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision scalar variant
            </h4><a id="VCVT_toxv_A1_D"/>
        Applies when
        <span class="bitdiff"> (op == 0 &amp;&amp; sf == 11)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.F64.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a> <a href="#sa_ddm" title="64-bit SIMD&amp;FP destination and source register (field &quot;D:Vd&quot;)">&lt;Ddm&gt;</a>, <a href="#sa_ddm" title="64-bit SIMD&amp;FP destination and source register (field &quot;D:Vd&quot;)">&lt;Ddm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision scalar variant
            </h4><a id="VCVT_xv_A1_D"/>
        Applies when
        <span class="bitdiff"> (op == 1 &amp;&amp; sf == 11)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a>.F64 <a href="#sa_ddm" title="64-bit SIMD&amp;FP destination and source register (field &quot;D:Vd&quot;)">&lt;Ddm&gt;</a>, <a href="#sa_ddm" title="64-bit SIMD&amp;FP destination and source register (field &quot;D:Vd&quot;)">&lt;Ddm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if sf == '00' || (sf == '01' &amp;&amp; !IsFeatureImplemented(FEAT_FP16)) then UNDEFINED;
if sf == '01' &amp;&amp; cond != '1110' then UNPREDICTABLE;
constant to_fixed = (op == '1');  constant unsigned = (U == '1');
constant integer size = if sx == '0' then 16 else 32;
constant frac_bits = size - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm4:i);
constant integer fp_size = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(sf);
constant integer d = if sf == '11' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
if frac_bits &lt; 0 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">frac_bits &lt; 0</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The value in the destination register is <span class="arm-defined-word">unknown</span>.</li></ul>
    <h3 class="classheading"><a id="iclass_t1"/>T1</h3><p class="desc"/><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr">1</td><td class="lr">op</td><td class="lr">1</td><td class="lr">U</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td colspan="2" class="lr">sf</td><td class="lr">sx</td><td class="lr">1</td><td class="lr">i</td><td class="lr">0</td><td colspan="4" class="lr">imm4</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision scalar variant
            <span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="VCVT_toxv_T1_H"/>
        Applies when
        <span class="bitdiff"> (op == 0 &amp;&amp; sf == 01)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.F16.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a> <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision scalar variant
            <span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="VCVT_xv_T1_H"/>
        Applies when
        <span class="bitdiff"> (op == 1 &amp;&amp; sf == 01)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a>.F16 <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision scalar variant
            </h4><a id="VCVT_toxv_T1_S"/>
        Applies when
        <span class="bitdiff"> (op == 0 &amp;&amp; sf == 10)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.F32.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a> <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision scalar variant
            </h4><a id="VCVT_xv_T1_S"/>
        Applies when
        <span class="bitdiff"> (op == 1 &amp;&amp; sf == 10)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a>.F32 <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, <a href="#sa_sdm" title="32-bit SIMD&amp;FP destination and source register (field &quot;Vd:D&quot;)">&lt;Sdm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision scalar variant
            </h4><a id="VCVT_toxv_T1_D"/>
        Applies when
        <span class="bitdiff"> (op == 0 &amp;&amp; sf == 11)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.F64.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a> <a href="#sa_ddm" title="64-bit SIMD&amp;FP destination and source register (field &quot;D:Vd&quot;)">&lt;Ddm&gt;</a>, <a href="#sa_ddm" title="64-bit SIMD&amp;FP destination and source register (field &quot;D:Vd&quot;)">&lt;Ddm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision scalar variant
            </h4><a id="VCVT_xv_T1_D"/>
        Applies when
        <span class="bitdiff"> (op == 1 &amp;&amp; sf == 11)</span><p class="asm-code">VCVT{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.<a href="#sa_dt" title="Data type for fixed-point number (field &quot;U:sx&quot;)">&lt;dt&gt;</a>.F64 <a href="#sa_ddm" title="64-bit SIMD&amp;FP destination and source register (field &quot;D:Vd&quot;)">&lt;Ddm&gt;</a>, <a href="#sa_ddm" title="64-bit SIMD&amp;FP destination and source register (field &quot;D:Vd&quot;)">&lt;Ddm&gt;</a>, #<a href="#sa_fbits" title="The number of fraction bits in the fixed-point number:&#10;* If {syntax{&lt;dt&gt;}} is {value{S16}} or {value{U16}}">&lt;fbits&gt;</a></p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if sf == '00' || (sf == '01' &amp;&amp; !IsFeatureImplemented(FEAT_FP16)) then UNDEFINED;
if sf == '01' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() then UNPREDICTABLE;
constant to_fixed = (op == '1');  constant unsigned = (U == '1');
constant integer size = if sx == '0' then 16 else 32;
constant frac_bits = size - <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm4:i);
constant integer fp_size = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(sf);
constant integer d = if sf == '11' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);

if frac_bits &lt; 0 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">frac_bits &lt; 0</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The value in the destination register is <span class="arm-defined-word">unknown</span>.</li></ul>
  <div class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="CJAEGDJC">Architectural Constraints on UNPREDICTABLE behaviors</a>, and particularly <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="CEGDIADD">VCVT (between floating-point and fixed-point)</a>.</p>
    </div><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;c&gt;</td><td><a id="sa_c"/>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="Babbefhf">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q&gt;</td><td><a id="sa_q"/>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="Babbefhf">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dt&gt;</td><td><a id="sa_dt"/>
        <p>Is the data type for the fixed-point number, 
          encoded in
          <q>U:sx</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">U</th>
                <th class="bitfield">sx</th>
                <th class="symbol">&lt;dt&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="symbol">S16</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="symbol">S32</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">0</td>
                <td class="symbol">U16</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="symbol">U32</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sdm&gt;</td><td><a id="sa_sdm"/>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP destination and source register, encoded in the "Vd:D" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ddm&gt;</td><td><a id="sa_ddm"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP destination and source register, encoded in the "D:Vd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;fbits&gt;</td><td><a id="sa_fbits"/>
        
          <p class="aml">The number of fraction bits in the fixed-point number:</p>
          <ul>
            <li>If &lt;dt&gt; is S16 or U16, &lt;fbits&gt; must be in the range 0-16. (16 - &lt;fbits&gt;) is encoded in [imm4, i]</li>
            <li>If &lt;dt&gt; is S32 or U32, &lt;fbits&gt; must be in the range 1-32. (32 - &lt;fbits&gt;) is encoded in [imm4, i].</li>
          </ul>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();  <a href="shared_pseudocode.html#impl-aarch32.CheckVFPEnabled.1" title="function: CheckVFPEnabled(boolean include_fpexc_check)">CheckVFPEnabled</a>(TRUE);
    constant <a href="shared_pseudocode.html#FPCR_Type" title="type FPCR_Type">FPCR_Type</a> fpcr = <a href="shared_pseudocode.html#impl-shared.EffectiveFPCR.0" title="function: FPCR_Type EffectiveFPCR()">EffectiveFPCR</a>();
    if to_fixed then
        bits(size) result;
        case fp_size of
            when 16
                result = <a href="shared_pseudocode.html#impl-shared.FPToFixed.6" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCR_Type fpcr, FPRounding rounding, integer M)">FPToFixed</a>(<a href="shared_pseudocode.html#impl-aarch32.H.read.1" title="accessor: bits(16) H[integer n]">H</a>[d], frac_bits, unsigned, fpcr, <a href="shared_pseudocode.html#FPRounding_ZERO" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding_ZERO</a>, size);
                <a href="shared_pseudocode.html#impl-aarch32.S.write.1" title="accessor: S[integer n] = bits(32) value">S</a>[d] = <a href="shared_pseudocode.html#impl-shared.Extend.3" title="function: bits(N) Extend(bits(M) x, integer N, boolean unsigned)">Extend</a>(result, 32, unsigned);
            when 32
                result = <a href="shared_pseudocode.html#impl-shared.FPToFixed.6" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCR_Type fpcr, FPRounding rounding, integer M)">FPToFixed</a>(<a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[d], frac_bits, unsigned, fpcr, <a href="shared_pseudocode.html#FPRounding_ZERO" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding_ZERO</a>, size);
                <a href="shared_pseudocode.html#impl-aarch32.S.write.1" title="accessor: S[integer n] = bits(32) value">S</a>[d] = <a href="shared_pseudocode.html#impl-shared.Extend.3" title="function: bits(N) Extend(bits(M) x, integer N, boolean unsigned)">Extend</a>(result, 32, unsigned);
            when 64
                result = <a href="shared_pseudocode.html#impl-shared.FPToFixed.6" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCR_Type fpcr, FPRounding rounding, integer M)">FPToFixed</a>(<a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[d], frac_bits, unsigned, fpcr, <a href="shared_pseudocode.html#FPRounding_ZERO" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding_ZERO</a>, size);
                <a href="shared_pseudocode.html#impl-aarch32.D.write.1" title="accessor: D[integer n] = bits(64) value">D</a>[d] = <a href="shared_pseudocode.html#impl-shared.Extend.3" title="function: bits(N) Extend(bits(M) x, integer N, boolean unsigned)">Extend</a>(result, 64, unsigned);
    else
        case fp_size of
            when 16
                <a href="shared_pseudocode.html#impl-aarch32.H.write.1" title="accessor: H[integer n] = bits(16) value">H</a>[d] = <a href="shared_pseudocode.html#impl-shared.FixedToFP.6" title="function: bits(N) FixedToFP(bits(M) op, integer fbits, boolean unsigned, FPCR_Type fpcr, FPRounding rounding, integer N)">FixedToFP</a>(<a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[d]&lt;size-1:0&gt;, frac_bits, unsigned, fpcr, <a href="shared_pseudocode.html#FPRounding_TIEEVEN" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding_TIEEVEN</a>, 16);
            when 32
                <a href="shared_pseudocode.html#impl-aarch32.S.write.1" title="accessor: S[integer n] = bits(32) value">S</a>[d] = <a href="shared_pseudocode.html#impl-shared.FixedToFP.6" title="function: bits(N) FixedToFP(bits(M) op, integer fbits, boolean unsigned, FPCR_Type fpcr, FPRounding rounding, integer N)">FixedToFP</a>(<a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[d]&lt;size-1:0&gt;, frac_bits, unsigned, fpcr, <a href="shared_pseudocode.html#FPRounding_TIEEVEN" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding_TIEEVEN</a>, 32);
            when 64
                <a href="shared_pseudocode.html#impl-aarch32.D.write.1" title="accessor: D[integer n] = bits(64) value">D</a>[d] = <a href="shared_pseudocode.html#impl-shared.FixedToFP.6" title="function: bits(N) FixedToFP(bits(M) op, integer fbits, boolean unsigned, FPCR_Type fpcr, FPRounding rounding, integer N)">FixedToFP</a>(<a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[d]&lt;size-1:0&gt;, frac_bits, unsigned, fpcr, <a href="shared_pseudocode.html#FPRounding_TIEEVEN" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding_TIEEVEN</a>, 64);</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v01_32, pseudocode v2025-03_rel
      ; Build timestamp: 2025-03-21T16:47
    </p><p class="copyconf">
      Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
