Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: mainboard_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mainboard_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mainboard_top"
Output Format                      : NGC
Target Device                      : xc7k70t-2-fbg676

---- Source Options
Top Module Name                    : mainboard_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_gt.v" into library work
Parsing module <aurora_8b10b_gtx1_gt>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_tx_ll_datapath.v" into library work
Parsing module <aurora_8b10b_gtx1_TX_LL_DATAPATH>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_tx_ll_control.v" into library work
Parsing module <aurora_8b10b_gtx1_TX_LL_CONTROL>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_sym_gen.v" into library work
Parsing module <aurora_8b10b_gtx1_SYM_GEN>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_sym_dec.v" into library work
Parsing module <aurora_8b10b_gtx1_SYM_DEC>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_rx_ll_pdu_datapath.v" into library work
Parsing module <aurora_8b10b_gtx1_RX_LL_PDU_DATAPATH>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_lane_init_sm.v" into library work
Parsing module <aurora_8b10b_gtx1_LANE_INIT_SM>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_idle_and_ver_gen.v" into library work
Parsing module <aurora_8b10b_gtx1_IDLE_AND_VER_GEN>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_hotplug.v" into library work
Parsing module <aurora_8b10b_gtx1_hotplug>.
Parsing module <aurora_8b10b_gtx1_cir_fifo>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_err_detect.v" into library work
Parsing module <aurora_8b10b_gtx1_ERR_DETECT>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_chbond_count_dec.v" into library work
Parsing module <aurora_8b10b_gtx1_CHBOND_COUNT_DEC>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_channel_init_sm.v" into library work
Parsing module <aurora_8b10b_gtx1_CHANNEL_INIT_SM>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_channel_err_detect.v" into library work
Parsing module <aurora_8b10b_gtx1_CHANNEL_ERR_DETECT>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_multi_gt.v" into library work
Parsing module <aurora_8b10b_gtx1_multi_gt>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_tx_ll.v" into library work
Parsing module <aurora_8b10b_gtx1_TX_LL>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_rx_ll.v" into library work
Parsing module <aurora_8b10b_gtx1_RX_LL>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_ll_to_axi.v" into library work
Parsing module <aurora_8b10b_gtx1_LL_TO_AXI>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_global_logic.v" into library work
Parsing module <aurora_8b10b_gtx1_GLOBAL_LOGIC>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_axi_to_ll.v" into library work
Parsing module <aurora_8b10b_gtx1_AXI_TO_LL>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_aurora_lane.v" into library work
Parsing module <aurora_8b10b_gtx1_AURORA_LANE>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\asynram_w16d2048.v" into library work
Parsing module <asynram_w16d2048>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\asynfifo_w24d64.v" into library work
Parsing module <asynfifo_w24d64>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\asynfifo_w18d4096.v" into library work
Parsing module <asynfifo_w18d4096>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\txrx\round_robin_arbiter.v" into library work
Parsing module <round_robin_arbiter>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" into library work
Parsing module <aurora_8b10b_gtx1_GT_WRAPPER>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\example_design\clock_module\aurora_8b10b_gtx1_clock_module.v" into library work
Parsing module <aurora_8b10b_gtx1_CLOCK_MODULE>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\example_design\cc_manager\aurora_8b10b_gtx1_standard_cc_module.v" into library work
Parsing module <aurora_8b10b_gtx1_STANDARD_CC_MODULE>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_tx_tm.v" into library work
Parsing module <pkt_tx_tm>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" into library work
Parsing module <pkt_rx_tm>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\spi\spi_slave.v" into library work
Parsing module <spi_slave>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\spi\spi_cmd.v" into library work
Parsing module <spi_cmd>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_reset_logic.v" into library work
Parsing module <aurora_8b10b_gtx1_RESET_LOGIC>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1.v" into library work
Parsing module <aurora_8b10b_gtx1>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\pll_27m.v" into library work
Parsing module <pll_27m>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_tm.v" into library work
Parsing module <pkt_tm>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\test\test_ts_syn.v" into library work
Parsing module <test_ts_syn>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\spi\spi_if.v" into library work
Parsing module <spi_if>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_exdes.v" into library work
Parsing module <aurora_8b10b_gtx1_exdes>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\serdes\common_block.v" into library work
Parsing module <common_block>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\clk_rst\gen_rst.v" into library work
Parsing module <gen_rst>.
Analyzing Verilog file "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" into library work
Parsing module <mainboard_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mainboard_top>.

Elaborating module <IBUFG>.

Elaborating module <BUFG>.

Elaborating module <gen_rst>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\clk_rst\gen_rst.v" Line 46: Result of 29-bit expression is truncated to fit in 28-bit target.

Elaborating module <pll_27m>.

Elaborating module <PLLE2_ADV(BANDWIDTH="OPTIMIZED",COMPENSATION="ZHOLD",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=56,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=12,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=5,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN1_PERIOD=37.037,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\pll_27m.v" Line 127: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\pll_27m.v" Line 128: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\pll_27m.v" Line 129: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\pll_27m.v" Line 130: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\pll_27m.v" Line 142: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\pll_27m.v" Line 143: Assignment to drdy_unused ignored, since the identifier is never used

Elaborating module <IBUFDS_GTE2>.

Elaborating module <common_block>.

Elaborating module <GTXE2_COMMON(SIM_RESET_SPEEDUP="TRUE",SIM_QPLLREFCLK_SEL=3'b01,SIM_VERSION="4.0",BIAS_CFG=64'b01000000000000000000000000000001000000000000,COMMON_CFG=32'b0,QPLL_CFG=27'b011010000000000111000001,QPLL_CLKOUT_CFG=4'b0,QPLL_COARSE_FREQ_OVRD=6'b010000,QPLL_COARSE_FREQ_OVRD_EN=1'b0,QPLL_CP=10'b011111,QPLL_CP_MONITOR_EN=1'b0,QPLL_DMONITOR_SEL=1'b0,QPLL_FBDIV=10'b010000000,QPLL_FBDIV_MONITOR_EN=1'b0,QPLL_FBDIV_RATIO=1'b1,QPLL_INIT_CFG=24'b0110,QPLL_LOCK_CFG=16'b010000111101000,QPLL_LPF=4'b1111,QPLL_REFCLK_DIV=1)>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\common_block.v" Line 129: Assignment to GT0_QPLLLOCK_OUT ignored, since the identifier is never used

Elaborating module <aurora_8b10b_gtx1_exdes>.

Elaborating module <aurora_8b10b_gtx1_CLOCK_MODULE>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_exdes.v" Line 250: Assignment to tied_to_gnd_vec_i ignored, since the identifier is never used

Elaborating module <aurora_8b10b_gtx1(SIM_GTRESET_SPEEDUP="TRUE")>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1.v" Line 288: Assignment to tied_to_gnd_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1.v" Line 290: Assignment to tied_to_ground_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1.v" Line 291: Assignment to tied_to_vcc_i ignored, since the identifier is never used

Elaborating module <aurora_8b10b_gtx1_AURORA_LANE>.

Elaborating module <aurora_8b10b_gtx1_LANE_INIT_SM>.

Elaborating module <FDR>.

Elaborating module <aurora_8b10b_gtx1_CHBOND_COUNT_DEC>.

Elaborating module <aurora_8b10b_gtx1_SYM_GEN>.

Elaborating module <aurora_8b10b_gtx1_SYM_DEC>.

Elaborating module <aurora_8b10b_gtx1_ERR_DETECT>.

Elaborating module <aurora_8b10b_gtx1_hotplug>.

Elaborating module <aurora_8b10b_gtx1_cir_fifo>.

Elaborating module <aurora_8b10b_gtx1_GT_WRAPPER(SIM_GTRESET_SPEEDUP="TRUE")>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" Line 224: Assignment to tied_to_ground_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" Line 225: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" Line 226: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" Line 230: Assignment to chbondi ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_multi_gt.v" Line 164: Port RXDFEAGCHOLD_IN is not connected to this instance

Elaborating module <aurora_8b10b_gtx1_multi_gt(WRAPPER_SIM_GTRESET_SPEEDUP="TRUE")>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_multi_gt.v" Line 153: Assignment to tied_to_ground_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_multi_gt.v" Line 154: Assignment to tied_to_ground_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_multi_gt.v" Line 155: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_multi_gt.v" Line 156: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <aurora_8b10b_gtx1_gt(GT_SIM_GTRESET_SPEEDUP="TRUE",RX_DFE_KL_CFG2_IN=32'b0110000000100001101100100001100,PCS_RSVD_ATTR_IN=48'b0,PMA_RSV_IN=32'b011000010010000000)>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_gt.v" Line 201: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTXE2_CHANNEL(SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_EIDLE_DRIVE_LEVEL="X",SIM_RESET_SPEEDUP="TRUE",SIM_CPLLREFCLK_SEL=3'b01,SIM_VERSION="4.0",ALIGN_COMMA_DOUBLE="FALSE",ALIGN_COMMA_ENABLE=10'b1111111111,ALIGN_COMMA_WORD=2,ALIGN_MCOMMA_DET="TRUE",ALIGN_MCOMMA_VALUE=10'b1010000011,ALIGN_PCOMMA_DET="TRUE",ALIGN_PCOMMA_VALUE=10'b0101111100,SHOW_REALIGN_COMMA="TRUE",RXSLIDE_AUTO_WAIT=7,RXSLIDE_MODE="OFF",RX_SIG_VALID_DLY=10,RX_DISPERR_SEQ_MATCH="TRUE",DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="FALSE",CBCC_DATA_SOURCE_SEL="DECODED",CLK_COR_SEQ_2_USE="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=15,CLK_COR_MIN_LAT=12,CLK_COR_PRECEDENCE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_LEN=2,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_1_1=10'b0111110111,CLK_COR_SEQ_1_2=10'b0111110111,CLK_COR_SEQ_1_3=10'b0100000000,CLK_COR_SEQ_1_4=10'b0100000000,CLK_CORRECT_USE="TRUE",CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CHAN_BOND_KE
EP_ALIGN="FALSE",CHAN_BOND_MAX_SKEW=1,CHAN_BOND_SEQ_LEN=1,CHAN_BOND_SEQ_1_1=10'b0,CHAN_BOND_SEQ_1_2=10'b0,CHAN_BOND_SEQ_1_3=10'b0,CHAN_BOND_SEQ_1_4=10'b0,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0,CHAN_BOND_SEQ_2_2=10'b0,CHAN_BOND_SEQ_2_3=10'b0,CHAN_BOND_SEQ_2_4=10'b0,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="FALSE",FTS_DESKEW_SEQ_ENABLE=4'b1111,FTS_LANE_DESKEW_CFG=4'b1111,FTS_LANE_DESKEW_EN="FALSE",ES_CONTROL=6'b0,ES_ERRDET_EN="FALSE",ES_EYE_SCAN_EN="TRUE",ES_HORZ_OFFSET=12'b0,ES_PMA_CFG=10'b0,ES_PRESCALE=5'b0,ES_QUALIFIER=80'b0,ES_QUAL_MASK=80'b0,ES_SDATA_MASK=80'b0,ES_VERT_OFFSET=9'b0,RX_DATA_WIDTH=20,OUTREFCLK_SEL_INV=2'b11,PMA_RSV=32'b011000010010000000,PMA_RSV2=16'b010000001010000,PMA_RSV3=2'b0,PMA_RSV4=32'b0,RX_BIAS_CFG=12'b0100,DMONITOR_CFG=24'b0101000000000,RX_CM_SEL=2'b11,RX_CM_TRIM=3'b010,RX_DEBUG_CFG=12'b0,RX_OS_CFG=13'b010000000,TERM_RCAL_CFG=5'b10000,TERM_RCAL_OVRD=1'b0,TST_RSV=32'b0,RX_CLK25_DIV=5,TX_CLK25_DIV=5,UCODEER_CLR=1'b0,PCS_PCIE_EN="FALSE",PCS_RSVD_ATTR=48'b0,RXBU
F_ADDR_MODE="FULL",RXBUF_EIDLE_HI_CNT=4'b1000,RXBUF_EIDLE_LO_CNT=4'b0,RXBUF_EN="TRUE",RX_BUFFER_CFG=6'b0,RXBUF_RESET_ON_CB_CHANGE="TRUE",RXBUF_RESET_ON_COMMAALIGN="FALSE",RXBUF_RESET_ON_EIDLE="FALSE",RXBUF_RESET_ON_RATE_CHANGE="TRUE",RXBUFRESET_TIME=5'b01,RXBUF_THRESH_OVFLW=61,RXBUF_THRESH_OVRD="FALSE",RXBUF_THRESH_UNDFLW=4,RXDLY_CFG=16'b011111,RXDLY_LCFG=9'b0110000,RXDLY_TAP_CFG=16'b0,RXPH_CFG=24'b0,RXPHDLY_CFG=24'b010000100000000100000,RXPH_MONITOR_SEL=5'b0,RX_XCLK_SEL="RXREC",RX_DDI_SEL=6'b0,RX_DEFER_RESET_BUF_EN="TRUE",RXCDR_CFG=72'b0110000000000000000001000111111111100100000010000000000000000100000,RXCDR_FR_RESET_ON_EIDLE=1'b0,RXCDR_HOLD_DURING_EIDLE=1'b0,RXCDR_PH_RESET_ON_EIDLE=1'b0,RXCDR_LOCK_CFG=6'b010101,RXCDRFREQRESET_TIME=5'b01,RXCDRPHRESET_TIME=5'b01,RXISCANRESET_TIME=5'b01,RXPCSRESET_TIME=5'b01,RXPMARESET_TIME=5'b011,RXOOB_CFG=7'b0110,RXGEARBOX_EN="FALSE",GEARBOX_MODE=3'b0,RXPRBS_ERR_LOOPBACK=1'b0,PD_TRANS_TIME_FROM_P2=12'b0111100,PD_TRANS_TIME_NONE_P2=8'b011001,PD_TRANS_TIME_TO_P2=8'b01100100,SA
S_MAX_COM=64,SAS_MIN_COM=36,SATA_BURST_SEQ_LEN=4'b1111,SATA_BURST_VAL=3'b100,SATA_EIDLE_VAL=3'b100,SATA_MAX_BURST=8,SATA_MAX_INIT=21,SATA_MAX_WAKE=7,SATA_MIN_BURST=4,SATA_MIN_INIT=12,SATA_MIN_WAKE=4,TRANS_TIME_RATE=8'b01110,TXBUF_EN="TRUE",TXBUF_RESET_ON_RATE_CHANGE="TRUE",TXDLY_CFG=16'b011111,TXDLY_LCFG=9'b0110000,TXDLY_TAP_CFG=16'b0,TXPH_CFG=16'b011110000000,TXPHDLY_CFG=24'b010000100000000100000,TXPH_MONITOR_SEL=5'b0,TX_XCLK_SEL="TXOUT",TX_DATA_WIDTH=20,TX_DEEMPH0=5'b0,TX_DEEMPH1=5'b0,TX_EIDLE_ASSERT_DELAY=3'b110,TX_EIDLE_DEASSERT_DELAY=3'b100,TX_LOOPBACK_DRIVE_HIZ="FALSE",TX_MAINCURSOR_SEL=1'b0,TX_DRIVE_MODE="DIRECT",TX_MARGIN_FULL_0=7'b1001110,TX_MARGIN_FULL_1=7'b1001001,TX_MARGIN_FULL_2=7'b1000101,TX_MARGIN_FULL_3=7'b1000010,TX_MARGIN_FULL_4=7'b1000000,TX_MARGIN_LOW_0=7'b1000110,TX_MARGIN_LOW_1=7'b1000100,TX_MARGIN_LOW_2=7'b1000010,TX_MARGIN_LOW_3=7'b1000000,TX_MARGIN_LOW_4=7'b1000000,TXGEARBOX_EN="FALSE",TXPCSRESET_TIME=5'b01,TXPMARESET_TIME=5'b01,TX_RXDETECT_CFG=14'b01100000110010,TX_RXDETECT_REF=3'b10
0,CPLL_CFG=24'b101111000000011111011100,CPLL_FBDIV=5,CPLL_FBDIV_45=5,CPLL_INIT_CFG=24'b011110,CPLL_LOCK_CFG=16'b0111101000,CPLL_REFCLK_DIV=1,RXOUT_DIV=1,TXOUT_DIV=1,SATA_CPLL_CFG="VCO_3000MHZ",RXDFELPMRESET_TIME=7'b01111,RXLPM_HF_CFG=14'b011110000,RXLPM_LF_CFG=14'b011110000,RX_DFE_GAIN_CFG=23'b0100000111111101010,RX_DFE_H2_CFG=12'b0,RX_DFE_H3_CFG=12'b01000000,RX_DFE_H4_CFG=11'b011110000,RX_DFE_H5_CFG=11'b011100000,RX_DFE_KL_CFG=13'b011111110,RX_DFE_LPM_CFG=16'b0100101010100,RX_DFE_LPM_HOLD_DURING_EIDLE=1'b0,RX_DFE_UT_CFG=17'b10001111000000000,RX_DFE_VP_CFG=17'b011111100000011,RX_CLKMUX_PD=1'b1,TX_CLKMUX_PD=1'b1,RX_INT_DATAWIDTH=0,TX_INT_DATAWIDTH=0,TX_QPI_STATUS_EN=1'b0,RX_DFE_KL_CFG2=32'b0110000000100001101100100001100,RX_DFE_XYD_CFG=13'b0,TX_PREDRIVER_MODE=1'b0>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_gt.v" Line 581: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_gt.v" Line 582: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_gt.v" Line 685: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_gt.v" Line 686: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_multi_gt.v" Line 173: Input port RXDFEAGCHOLD_IN is not connected on this instance
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" Line 355: Assignment to open_rxbufstatus_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" Line 363: Assignment to open_txbufstatus_i ignored, since the identifier is never used

Elaborating module <aurora_8b10b_gtx1_GLOBAL_LOGIC>.

Elaborating module <aurora_8b10b_gtx1_CHANNEL_INIT_SM>.

Elaborating module <FD(INIT=1'b1)>.

Elaborating module <aurora_8b10b_gtx1_IDLE_AND_VER_GEN>.

Elaborating module <FDR(INIT=1'b0)>.

Elaborating module <SRL16(INIT=16'b0)>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <aurora_8b10b_gtx1_CHANNEL_ERR_DETECT>.

Elaborating module <aurora_8b10b_gtx1_AXI_TO_LL(DATA_WIDTH=16,STRB_WIDTH=2,REM_WIDTH=1)>.

Elaborating module <aurora_8b10b_gtx1_TX_LL>.

Elaborating module <aurora_8b10b_gtx1_TX_LL_DATAPATH>.

Elaborating module <aurora_8b10b_gtx1_TX_LL_CONTROL>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_tx_ll_control.v" Line 390: Assignment to channel_full_c ignored, since the identifier is never used

Elaborating module <aurora_8b10b_gtx1_LL_TO_AXI(DATA_WIDTH=16,STRB_WIDTH=2,REM_WIDTH=1)>.

Elaborating module <aurora_8b10b_gtx1_RX_LL>.

Elaborating module <aurora_8b10b_gtx1_RX_LL_PDU_DATAPATH>.
WARNING:HDLCompiler:552 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1.v" Line 543: Input port AXI4_S_IP_TREADY is not connected on this instance
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_exdes.v" Line 316: Assignment to drdy_out_unused_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_exdes.v" Line 317: Assignment to drpdo_out_unused_i ignored, since the identifier is never used

Elaborating module <aurora_8b10b_gtx1_STANDARD_CC_MODULE>.

Elaborating module <aurora_8b10b_gtx1_RESET_LOGIC>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 192: Assignment to hard_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 193: Assignment to soft_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 194: Assignment to frame_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 233: Assignment to hard_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 234: Assignment to soft_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 235: Assignment to frame_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 274: Assignment to hard_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 275: Assignment to soft_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 276: Assignment to frame_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 315: Assignment to hard_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 316: Assignment to soft_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 317: Assignment to frame_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 356: Assignment to hard_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 357: Assignment to soft_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 358: Assignment to frame_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 371: Assignment to tx_dst_rdy_n_t ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 397: Assignment to hard_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 398: Assignment to soft_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 399: Assignment to frame_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 438: Assignment to hard_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 439: Assignment to soft_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 440: Assignment to frame_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 479: Assignment to hard_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 480: Assignment to soft_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 481: Assignment to frame_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 520: Assignment to tx_dst_rdy_n_t ignored, since the identifier is never used

Elaborating module <pkt_tm>.

Elaborating module <pkt_rx_tm>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 199: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 212: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 228: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 229: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 230: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 231: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 232: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 233: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 234: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 235: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 293: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <asynram_w16d2048>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\asynram_w16d2048.v" Line 39: Empty module <asynram_w16d2048> remains a black box.

Elaborating module <asynfifo_w24d64>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\asynfifo_w24d64.v" Line 39: Empty module <asynfifo_w24d64> remains a black box.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 293: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 293: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 293: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 293: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 293: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 293: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" Line 293: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <pkt_tx_tm>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_tx_tm.v" Line 236: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_tx_tm.v" Line 311: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <round_robin_arbiter>.

Elaborating module <asynfifo_w18d4096>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\asynfifo_w18d4096.v" Line 39: Empty module <asynfifo_w18d4096> remains a black box.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_tx_tm.v" Line 429: Assignment to dram_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_tx_tm.v" Line 430: Assignment to dram_empty ignored, since the identifier is never used

Elaborating module <spi_if>.

Elaborating module <spi_slave>.

Elaborating module <spi_cmd(BUS_DATA_WIDTH=8)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 589: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 614: Assignment to rcv_pkts_1s_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 641: Assignment to send_pkts_1s_reg ignored, since the identifier is never used

Elaborating module <test_ts_syn>.
WARNING:HDLCompiler:872 - "E:\MyProjects\STV\test_0420\main\src\test\test_ts_syn.v" Line 44: Using initial value of test_pid_reg since it is never assigned
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 745: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 759: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:634 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 83: Net <tx_dst_rdy_n[7]> does not have a driver.
WARNING:HDLCompiler:552 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 188: Input port TX_D[0] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 229: Input port TX_D[0] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 270: Input port TX_D[0] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 311: Input port TX_D[0] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 393: Input port TX_D[0] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 434: Input port TX_D[0] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" Line 475: Input port TX_D[0] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mainboard_top>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v".
        CHAN_NUMS = 8
    Set property "KEEP = TRUE" for signal <tx_data<7>>.
    Set property "KEEP = TRUE" for signal <tx_data<6>>.
    Set property "KEEP = TRUE" for signal <tx_data<5>>.
    Set property "KEEP = TRUE" for signal <tx_data<4>>.
    Set property "KEEP = TRUE" for signal <tx_data<3>>.
    Set property "KEEP = TRUE" for signal <tx_data<2>>.
    Set property "KEEP = TRUE" for signal <tx_data<1>>.
    Set property "KEEP = TRUE" for signal <tx_data<0>>.
    Set property "KEEP = TRUE" for signal <tx_rem>.
    Set property "KEEP = TRUE" for signal <tx_sof_n>.
    Set property "KEEP = TRUE" for signal <tx_eof_n>.
    Set property "KEEP = TRUE" for signal <tx_src_rdy_n>.
    Set property "KEEP = TRUE" for signal <tx_dst_rdy_n>.
    Set property "KEEP = TRUE" for signal <rx_data<7>>.
    Set property "KEEP = TRUE" for signal <rx_data<6>>.
    Set property "KEEP = TRUE" for signal <rx_data<5>>.
    Set property "KEEP = TRUE" for signal <rx_data<4>>.
    Set property "KEEP = TRUE" for signal <rx_data<3>>.
    Set property "KEEP = TRUE" for signal <rx_data<2>>.
    Set property "KEEP = TRUE" for signal <rx_data<1>>.
    Set property "KEEP = TRUE" for signal <rx_data<0>>.
    Set property "KEEP = TRUE" for signal <rx_rem<7>>.
    Set property "KEEP = TRUE" for signal <rx_rem<6>>.
    Set property "KEEP = TRUE" for signal <rx_rem<5>>.
    Set property "KEEP = TRUE" for signal <rx_rem<4>>.
    Set property "KEEP = TRUE" for signal <rx_rem<3>>.
    Set property "KEEP = TRUE" for signal <rx_rem<2>>.
    Set property "KEEP = TRUE" for signal <rx_rem<1>>.
    Set property "KEEP = TRUE" for signal <rx_rem<0>>.
    Set property "KEEP = TRUE" for signal <rx_sof_n<7>>.
    Set property "KEEP = TRUE" for signal <rx_sof_n<6>>.
    Set property "KEEP = TRUE" for signal <rx_sof_n<5>>.
    Set property "KEEP = TRUE" for signal <rx_sof_n<4>>.
    Set property "KEEP = TRUE" for signal <rx_sof_n<3>>.
    Set property "KEEP = TRUE" for signal <rx_sof_n<2>>.
    Set property "KEEP = TRUE" for signal <rx_sof_n<1>>.
    Set property "KEEP = TRUE" for signal <rx_sof_n<0>>.
    Set property "KEEP = TRUE" for signal <rx_eof_n<7>>.
    Set property "KEEP = TRUE" for signal <rx_eof_n<6>>.
    Set property "KEEP = TRUE" for signal <rx_eof_n<5>>.
    Set property "KEEP = TRUE" for signal <rx_eof_n<4>>.
    Set property "KEEP = TRUE" for signal <rx_eof_n<3>>.
    Set property "KEEP = TRUE" for signal <rx_eof_n<2>>.
    Set property "KEEP = TRUE" for signal <rx_eof_n<1>>.
    Set property "KEEP = TRUE" for signal <rx_eof_n<0>>.
    Set property "KEEP = TRUE" for signal <rx_src_rdy_n<7>>.
    Set property "KEEP = TRUE" for signal <rx_src_rdy_n<6>>.
    Set property "KEEP = TRUE" for signal <rx_src_rdy_n<5>>.
    Set property "KEEP = TRUE" for signal <rx_src_rdy_n<4>>.
    Set property "KEEP = TRUE" for signal <rx_src_rdy_n<3>>.
    Set property "KEEP = TRUE" for signal <rx_src_rdy_n<2>>.
    Set property "KEEP = TRUE" for signal <rx_src_rdy_n<1>>.
    Set property "KEEP = TRUE" for signal <rx_src_rdy_n<0>>.
WARNING:Xst:2898 - Port 'TX_D', unconnected in block instance 'u0_aurora_8b10b_gtx1_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_REM', unconnected in block instance 'u0_aurora_8b10b_gtx1_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx1_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_EOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx1_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SRC_RDY_N', unconnected in block instance 'u0_aurora_8b10b_gtx1_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_D', unconnected in block instance 'u0_aurora_8b10b_gtx2_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_REM', unconnected in block instance 'u0_aurora_8b10b_gtx2_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx2_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_EOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx2_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SRC_RDY_N', unconnected in block instance 'u0_aurora_8b10b_gtx2_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_D', unconnected in block instance 'u0_aurora_8b10b_gtx3_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_REM', unconnected in block instance 'u0_aurora_8b10b_gtx3_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx3_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_EOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx3_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SRC_RDY_N', unconnected in block instance 'u0_aurora_8b10b_gtx3_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_D', unconnected in block instance 'u0_aurora_8b10b_gtx4_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_REM', unconnected in block instance 'u0_aurora_8b10b_gtx4_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx4_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_EOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx4_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SRC_RDY_N', unconnected in block instance 'u0_aurora_8b10b_gtx4_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_D', unconnected in block instance 'u0_aurora_8b10b_gtx6_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_REM', unconnected in block instance 'u0_aurora_8b10b_gtx6_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx6_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_EOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx6_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SRC_RDY_N', unconnected in block instance 'u0_aurora_8b10b_gtx6_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_D', unconnected in block instance 'u0_aurora_8b10b_gtx7_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_REM', unconnected in block instance 'u0_aurora_8b10b_gtx7_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx7_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_EOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx7_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SRC_RDY_N', unconnected in block instance 'u0_aurora_8b10b_gtx7_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_D', unconnected in block instance 'u0_aurora_8b10b_gtx8_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_REM', unconnected in block instance 'u0_aurora_8b10b_gtx8_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx8_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_EOF_N', unconnected in block instance 'u0_aurora_8b10b_gtx8_exdes', is tied to GND.
WARNING:Xst:2898 - Port 'TX_SRC_RDY_N', unconnected in block instance 'u0_aurora_8b10b_gtx8_exdes', is tied to GND.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 171: Output port <GT0_QPLLLOCK> of the instance <u0_common_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 171: Output port <GT0_QPLLREFCLKLOST> of the instance <u0_common_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 171: Output port <GT1_QPLLLOCK> of the instance <u0_common_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 171: Output port <GT1_QPLLREFCLKLOST> of the instance <u0_common_block> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 188: Output port <HARD_ERR> of the instance <u0_aurora_8b10b_gtx1_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 188: Output port <SOFT_ERR> of the instance <u0_aurora_8b10b_gtx1_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 188: Output port <FRAME_ERR> of the instance <u0_aurora_8b10b_gtx1_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 188: Output port <TX_DST_RDY_N> of the instance <u0_aurora_8b10b_gtx1_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 229: Output port <HARD_ERR> of the instance <u0_aurora_8b10b_gtx2_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 229: Output port <SOFT_ERR> of the instance <u0_aurora_8b10b_gtx2_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 229: Output port <FRAME_ERR> of the instance <u0_aurora_8b10b_gtx2_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 229: Output port <TX_DST_RDY_N> of the instance <u0_aurora_8b10b_gtx2_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 270: Output port <HARD_ERR> of the instance <u0_aurora_8b10b_gtx3_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 270: Output port <SOFT_ERR> of the instance <u0_aurora_8b10b_gtx3_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 270: Output port <FRAME_ERR> of the instance <u0_aurora_8b10b_gtx3_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 270: Output port <TX_DST_RDY_N> of the instance <u0_aurora_8b10b_gtx3_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 311: Output port <HARD_ERR> of the instance <u0_aurora_8b10b_gtx4_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 311: Output port <SOFT_ERR> of the instance <u0_aurora_8b10b_gtx4_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 311: Output port <FRAME_ERR> of the instance <u0_aurora_8b10b_gtx4_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 311: Output port <TX_DST_RDY_N> of the instance <u0_aurora_8b10b_gtx4_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 352: Output port <HARD_ERR> of the instance <u0_aurora_8b10b_gtx5_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 352: Output port <SOFT_ERR> of the instance <u0_aurora_8b10b_gtx5_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 352: Output port <FRAME_ERR> of the instance <u0_aurora_8b10b_gtx5_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 352: Output port <TX_DST_RDY_N> of the instance <u0_aurora_8b10b_gtx5_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 393: Output port <HARD_ERR> of the instance <u0_aurora_8b10b_gtx6_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 393: Output port <SOFT_ERR> of the instance <u0_aurora_8b10b_gtx6_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 393: Output port <FRAME_ERR> of the instance <u0_aurora_8b10b_gtx6_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 393: Output port <TX_DST_RDY_N> of the instance <u0_aurora_8b10b_gtx6_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 434: Output port <HARD_ERR> of the instance <u0_aurora_8b10b_gtx7_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 434: Output port <SOFT_ERR> of the instance <u0_aurora_8b10b_gtx7_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 434: Output port <FRAME_ERR> of the instance <u0_aurora_8b10b_gtx7_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 434: Output port <TX_DST_RDY_N> of the instance <u0_aurora_8b10b_gtx7_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 475: Output port <HARD_ERR> of the instance <u0_aurora_8b10b_gtx8_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 475: Output port <SOFT_ERR> of the instance <u0_aurora_8b10b_gtx8_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 475: Output port <FRAME_ERR> of the instance <u0_aurora_8b10b_gtx8_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 475: Output port <TX_DST_RDY_N> of the instance <u0_aurora_8b10b_gtx8_exdes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 522: Output port <tx_data_out1> of the instance <u0_pkt_tm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 522: Output port <tx_data_out2> of the instance <u0_pkt_tm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 522: Output port <tx_data_out3> of the instance <u0_pkt_tm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 522: Output port <tx_data_out4> of the instance <u0_pkt_tm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 522: Output port <tx_data_out5> of the instance <u0_pkt_tm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 522: Output port <tx_data_out6> of the instance <u0_pkt_tm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\top\mainboard_top.v" line 522: Output port <tx_data_out7> of the instance <u0_pkt_tm> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tx_dst_rdy_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <led_count>.
    Found 1-bit register for signal <ms_led>.
    Found 24-bit register for signal <send_err_cnt>.
    Found 24-bit register for signal <recv_err_cnt>.
    Found 4-bit register for signal <debounce_gt_rst_r>.
    Found 32-bit adder for signal <led_count[31]_GND_1_o_add_7_OUT> created at line 585.
    Found 24-bit adder for signal <send_err_cnt[23]_GND_1_o_add_62_OUT> created at line 745.
    Found 24-bit adder for signal <recv_err_cnt[23]_GND_1_o_add_70_OUT> created at line 759.
    Found 32-bit comparator greater for signal <n0011> created at line 578
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rx_rem<7> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rx_sof_n<7> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rx_src_rdy_n<7> may hinder XST clustering optimizations.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <mainboard_top> synthesized.

Synthesizing Unit <gen_rst>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\clk_rst\gen_rst.v".
        TIME_RESET = 270000
    Found 1-bit register for signal <rst_o>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_4_o_add_2_OUT> created at line 46.
    Found 28-bit comparator greater for signal <counter[27]_GND_4_o_LessThan_7_o> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <gen_rst> synthesized.

Synthesizing Unit <pll_27m>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\pll_27m.v".
    Summary:
	no macro.
Unit <pll_27m> synthesized.

Synthesizing Unit <common_block>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\serdes\common_block.v".
        QPLL_FBDIV_TOP = 40
        QPLL_FBDIV_IN = 10'b0010000000
        QPLL_FBDIV_RATIO = 1'b1
WARNING:Xst:653 - Signal <GT0_QPLLLOCK> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <common_block> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_exdes>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_exdes.v".
        USE_CHIPSCOPE = 0
        SIM_GTRESET_SPEEDUP = "TRUE"
    Set property "KEEP = TRUE" for signal <init_clk_i>.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_exdes.v" line 264: Output port <DRPDO_OUT> of the instance <aurora_module_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_exdes.v" line 264: Output port <DRPRDY_OUT> of the instance <aurora_module_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_exdes.v" line 382: Output port <AXI4_S_IP_TX_TREADY> of the instance <frame_chk_axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
    Register <lane_up_r> equivalent to <LANE_UP> has been removed
    Found 1-bit register for signal <lane_up_r2>.
    Found 1-bit register for signal <HARD_ERR>.
    Found 1-bit register for signal <SOFT_ERR>.
    Found 1-bit register for signal <FRAME_ERR>.
    Found 1-bit register for signal <LANE_UP>.
    Found 1-bit register for signal <CHANNEL_UP>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <aurora_8b10b_gtx1_exdes> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_CLOCK_MODULE>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\example_design\clock_module\aurora_8b10b_gtx1_clock_module.v".
    Summary:
	no macro.
Unit <aurora_8b10b_gtx1_CLOCK_MODULE> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1.v".
        SIM_GTRESET_SPEEDUP = "TRUE"
WARNING:Xst:2898 - Port 'AXI4_S_IP_TREADY', unconnected in block instance 'll_to_axi_pdu_i', is tied to GND.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1.v" line 311: Output port <CHANNEL_BOND_LOAD> of the instance <aurora_lane_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1.v" line 543: Output port <LL_OP_DST_RDY_N> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <aurora_8b10b_gtx1> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_AURORA_LANE>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_aurora_lane.v".
WARNING:Xst:647 - Input <CHANNEL_UP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <aurora_8b10b_gtx1_AURORA_LANE> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_LANE_INIT_SM>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_lane_init_sm.v".
    Found 1-bit register for signal <ack_r>.
    Found 1-bit register for signal <polarity_r>.
    Found 1-bit register for signal <realign_r>.
    Found 1-bit register for signal <align_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <begin_r>.
    Found 1-bit register for signal <ENABLE_ERR_DETECT>.
    Found 1-bit register for signal <odd_word_r>.
    Found 8-bit register for signal <counter1_r>.
    Found 1-bit register for signal <reset_count_r>.
    Found 2-bit register for signal <RX_CHAR_IS_COMMA_R>.
    Found 1-bit register for signal <prev_char_was_comma_r>.
    Found 1-bit register for signal <comma_over_two_cycles_r>.
    Found 16-bit register for signal <counter2_r>.
    Found 4-bit register for signal <counter3_r>.
    Found 16-bit register for signal <counter4_r>.
    Found 16-bit register for signal <counter5_r>.
    Found 1-bit register for signal <prev_count_128d_done_r>.
    Found 1-bit register for signal <do_watchdog_count_r>.
    Found 1-bit register for signal <rx_polarity_r>.
    Found 1-bit register for signal <ready_r>.
    Found 8-bit adder for signal <counter1_r[0]_GND_15_o_add_4_OUT> created at line 353.
    Found 1-bit comparator not equal for signal <n0083> created at line 376
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <aurora_8b10b_gtx1_LANE_INIT_SM> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_CHBOND_COUNT_DEC>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_chbond_count_dec.v".
        CHANNEL_BOND_LOAD_CODE = 6'b100111
    WARNING:Xst:2404 -  FFs/Latches <CHANNEL_BOND_LOAD<0:0>> (without init value) have a constant value of 0 in block <aurora_8b10b_gtx1_CHBOND_COUNT_DEC>.
    Summary:
	no macro.
Unit <aurora_8b10b_gtx1_CHBOND_COUNT_DEC> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_SYM_GEN>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_sym_gen.v".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen_ecp_r>.
    Found 1-bit register for signal <gen_pad_r>.
    Found 16-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <gen_cc_r>.
    Found 1-bit register for signal <gen_a_r>.
    Found 2-bit register for signal <gen_k_r>.
    Found 2-bit register for signal <gen_r_r>.
    Found 2-bit register for signal <gen_v_r>.
    Found 1-bit register for signal <gen_k_fsm_r>.
    Found 2-bit register for signal <gen_sp_data_r>.
    Found 2-bit register for signal <gen_spa_data_r>.
    Found 1-bit register for signal <TX_DATA<15>>.
    Found 1-bit register for signal <TX_DATA<14>>.
    Found 1-bit register for signal <TX_DATA<13>>.
    Found 1-bit register for signal <TX_DATA<12>>.
    Found 1-bit register for signal <TX_DATA<11>>.
    Found 1-bit register for signal <TX_DATA<10>>.
    Found 1-bit register for signal <TX_DATA<9>>.
    Found 1-bit register for signal <TX_DATA<8>>.
    Found 1-bit register for signal <TX_CHAR_IS_K<1>>.
    Found 1-bit register for signal <TX_DATA<7>>.
    Found 1-bit register for signal <TX_DATA<6>>.
    Found 1-bit register for signal <TX_DATA<5>>.
    Found 1-bit register for signal <TX_DATA<4>>.
    Found 1-bit register for signal <TX_DATA<3>>.
    Found 1-bit register for signal <TX_DATA<2>>.
    Found 1-bit register for signal <TX_DATA<1>>.
    Found 1-bit register for signal <TX_DATA<0>>.
    Found 1-bit register for signal <TX_CHAR_IS_K<0>>.
    Found 1-bit register for signal <gen_scp_r>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred  90 Multiplexer(s).
Unit <aurora_8b10b_gtx1_SYM_GEN> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_SYM_DEC>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_sym_dec.v".
        K_CHAR_0 = 4'b1011
        K_CHAR_1 = 4'b1100
        SP_DATA_0 = 4'b0100
        SP_DATA_1 = 4'b1010
        SPA_DATA_0 = 4'b0010
        SPA_DATA_1 = 4'b1100
        SP_NEG_DATA_0 = 4'b1011
        SP_NEG_DATA_1 = 4'b0101
        SPA_NEG_DATA_0 = 4'b1101
        SPA_NEG_DATA_1 = 4'b0011
        PAD_0 = 4'b1001
        PAD_1 = 4'b1100
        SCP_0 = 4'b0101
        SCP_1 = 4'b1100
        SCP_2 = 4'b1111
        SCP_3 = 4'b1011
        ECP_0 = 4'b1111
        ECP_1 = 4'b1101
        ECP_2 = 4'b1111
        ECP_3 = 4'b1110
        A_CHAR_0 = 4'b0111
        A_CHAR_1 = 4'b1100
        VER_DATA_0 = 4'b1110
        VER_DATA_1 = 4'b1000
        CC_CHAR_0 = 4'b1111
        CC_CHAR_1 = 4'b0111
    Found 1-bit register for signal <word_aligned_data_r<0>>.
    Found 1-bit register for signal <word_aligned_data_r<1>>.
    Found 1-bit register for signal <word_aligned_data_r<2>>.
    Found 1-bit register for signal <word_aligned_data_r<3>>.
    Found 1-bit register for signal <word_aligned_data_r<4>>.
    Found 1-bit register for signal <word_aligned_data_r<5>>.
    Found 1-bit register for signal <word_aligned_data_r<6>>.
    Found 1-bit register for signal <word_aligned_data_r<7>>.
    Found 1-bit register for signal <word_aligned_data_r<8>>.
    Found 1-bit register for signal <word_aligned_data_r<9>>.
    Found 1-bit register for signal <word_aligned_data_r<10>>.
    Found 1-bit register for signal <word_aligned_data_r<11>>.
    Found 1-bit register for signal <word_aligned_data_r<12>>.
    Found 1-bit register for signal <word_aligned_data_r<13>>.
    Found 1-bit register for signal <word_aligned_data_r<14>>.
    Found 1-bit register for signal <word_aligned_data_r<15>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<0>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<1>>.
    Found 16-bit register for signal <rx_pe_data_r>.
    Found 16-bit register for signal <RX_PE_DATA>.
    Found 2-bit register for signal <rx_pe_control_r>.
    Found 2-bit register for signal <rx_pad_d_r>.
    Found 1-bit register for signal <RX_PAD>.
    Found 1-bit register for signal <RX_PE_DATA_V>.
    Found 4-bit register for signal <rx_scp_d_r>.
    Found 1-bit register for signal <RX_SCP>.
    Found 4-bit register for signal <rx_ecp_d_r>.
    Found 1-bit register for signal <RX_ECP>.
    Found 4-bit register for signal <prev_beat_sp_d_r>.
    Found 1-bit register for signal <prev_beat_sp_r>.
    Found 4-bit register for signal <prev_beat_spa_d_r>.
    Found 1-bit register for signal <prev_beat_spa_r>.
    Found 4-bit register for signal <rx_sp_d_r>.
    Found 1-bit register for signal <RX_SP>.
    Found 4-bit register for signal <rx_spa_d_r>.
    Found 1-bit register for signal <RX_SPA>.
    Found 2-bit register for signal <rx_sp_neg_d_r>.
    Found 2-bit register for signal <rx_spa_neg_d_r>.
    Found 1-bit register for signal <RX_NEG>.
    Found 4-bit register for signal <got_a_d_r>.
    Found 2-bit register for signal <GOT_A>.
    Found 4-bit register for signal <prev_beat_v_d_r>.
    Found 1-bit register for signal <prev_beat_v_r>.
    Found 4-bit register for signal <rx_v_d_r>.
    Found 1-bit register for signal <GOT_V>.
    Found 1-bit register for signal <first_v_received_r>.
    Found 4-bit register for signal <rx_cc_r>.
    Found 1-bit register for signal <RX_CC>.
    Found 1-bit register for signal <left_aligned_r>.
    Summary:
	inferred 114 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <aurora_8b10b_gtx1_SYM_DEC> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_ERR_DETECT>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_err_detect.v".
    Found 1-bit register for signal <soft_err_flop_r>.
    Found 1-bit register for signal <SOFT_ERR>.
    Found 1-bit register for signal <hard_err_flop_r>.
    Found 1-bit register for signal <HARD_ERR>.
    Found 2-bit register for signal <good_count_r>.
    Found 2-bit register for signal <count_r>.
    Found 1-bit register for signal <bucket_full_r>.
    Found 2-bit register for signal <soft_err_r>.
    Found finite state machine <FSM_0> for signal <count_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 108                                            |
    | Inputs             | 15                                             |
    | Outputs            | 2                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_50_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <aurora_8b10b_gtx1_ERR_DETECT> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_hotplug>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_hotplug.v".
        ENABLE_HOTPLUG = 1
    Found 1-bit register for signal <link_reset_0>.
    Found 1-bit register for signal <link_reset_r>.
    Found 20-bit register for signal <count_for_reset_r>.
    Found 20-bit adder for signal <count_for_reset_r[19]_GND_21_o_add_1_OUT> created at line 133.
    Found 20-bit comparator greater for signal <PWR_20_o_count_for_reset_r[19]_LessThan_6_o> created at line 139
    Found 20-bit comparator greater for signal <count_for_reset_r[19]_PWR_20_o_LessThan_7_o> created at line 139
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <aurora_8b10b_gtx1_hotplug> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_cir_fifo>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_hotplug.v".
    Found 3-bit register for signal <wr_ptr>.
    Found 3-bit register for signal <rd_ptr>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <mem<7>>.
    Found 3-bit adder for signal <wr_ptr[2]_GND_22_o_add_1_OUT> created at line 183.
    Found 3-bit adder for signal <rd_ptr[2]_GND_22_o_add_3_OUT> created at line 196.
    Found 1-bit 8-to-1 multiplexer for signal <rd_ptr[2]_mem[7]_Mux_4_o> created at line 197.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_gtx1_cir_fifo> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_GT_WRAPPER>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v".
        SIM_GTRESET_SPEEDUP = "TRUE"
WARNING:Xst:647 - Input <ENCHANSYNC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" line 302: Output port <GT0_RXCLKCORCNT_OUT> of the instance <aurora_8b10b_gtx1_multi_gt_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" line 302: Output port <GT0_CPLLFBCLKLOST_OUT> of the instance <aurora_8b10b_gtx1_multi_gt_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" line 302: Output port <GT0_CPLLREFCLKLOST_OUT> of the instance <aurora_8b10b_gtx1_multi_gt_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" line 302: Output port <GT0_EYESCANDATAERROR_OUT> of the instance <aurora_8b10b_gtx1_multi_gt_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" line 302: Output port <GT0_RXOUTCLK_OUT> of the instance <aurora_8b10b_gtx1_multi_gt_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" line 302: Output port <GT0_RXCDRLOCK_OUT> of the instance <aurora_8b10b_gtx1_multi_gt_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" line 302: Output port <GT0_RXELECIDLE_OUT> of the instance <aurora_8b10b_gtx1_multi_gt_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" line 302: Output port <GT0_TXOUTCLKFABRIC_OUT> of the instance <aurora_8b10b_gtx1_multi_gt_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_transceiver_wrapper.v" line 302: Output port <GT0_TXOUTCLKPCS_OUT> of the instance <aurora_8b10b_gtx1_multi_gt_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <link_reset_r2>.
    Found 1-bit register for signal <gt_userrdy_r>.
    Found 8-bit register for signal <reset_counter>.
    Found 1-bit register for signal <gt0_txresetdone_r>.
    Found 1-bit register for signal <gt0_txresetdone_r2>.
    Found 1-bit register for signal <gt0_txresetdone_r3>.
    Found 1-bit register for signal <gt0_rxresetdone_r>.
    Found 1-bit register for signal <gt0_rxresetdone_r2>.
    Found 1-bit register for signal <gt0_rxresetdone_r3>.
    Found 1-bit register for signal <link_reset_r>.
    Found 8-bit adder for signal <reset_counter[7]_GND_24_o_add_7_OUT> created at line 271.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_gtx1_GT_WRAPPER> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_multi_gt>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_multi_gt.v".
        WRAPPER_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = 32'b00110000000100001101100100001100
        PMA_RSV_IN = 32'b00000000000000011000010010000000
        SIM_VERSION = "3.0"
WARNING:Xst:653 - Signal <GT0_RXELECIDLE_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <aurora_8b10b_gtx1_multi_gt> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_gt>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_gt.v".
        GT_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = 32'b00110000000100001101100100001100
        PMA_RSV_IN = 32'b00000000000000011000010010000000
        PCS_RSVD_ATTR_IN = 48'b000000000000000000000000000000000000000000000000
    Summary:
	no macro.
Unit <aurora_8b10b_gtx1_gt> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_GLOBAL_LOGIC>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_global_logic.v".
    Summary:
	no macro.
Unit <aurora_8b10b_gtx1_GLOBAL_LOGIC> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_CHANNEL_INIT_SM>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_channel_init_sm.v".
WARNING:Xst:647 - Input <GOT_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CH_BOND_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHANNEL_BOND_LOAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <verify_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <ready_r2>.
    Found 1-bit register for signal <CHANNEL_UP>.
    Found 1-bit register for signal <START_RX>.
    Found 8-bit register for signal <free_count_r>.
    Found 16-bit register for signal <verify_watchdog_r>.
    Found 1-bit register for signal <all_lanes_v_r>.
    Found 1-bit register for signal <got_first_v_r>.
    Found 32-bit register for signal <v_count_r>.
    Found 1-bit register for signal <bad_v_r>.
    Found 3-bit register for signal <rxver_count_r>.
    Found 8-bit register for signal <txver_count_r>.
    Found 1-bit register for signal <wait_for_lane_up_r>.
    Found 8-bit adder for signal <free_count_r[0]_GND_29_o_add_5_OUT> created at line 273.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
Unit <aurora_8b10b_gtx1_CHANNEL_INIT_SM> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_IDLE_AND_VER_GEN>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_idle_and_ver_gen.v".
    Found 4-bit register for signal <downcounter_r>.
    Found 1-bit register for signal <prev_cycle_gen_ver_r>.
    Found 1-bit register for signal <gen_ver_word_2_r>.
    Found 4-bit register for signal <lfsr_shift_register_r>.
    Found 4-bit subtractor for signal <downcounter_r[0]_GND_31_o_sub_5_OUT> created at line 183.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_gtx1_IDLE_AND_VER_GEN> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_CHANNEL_ERR_DETECT>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_channel_err_detect.v".
    Found 1-bit register for signal <hard_err_r>.
    Found 1-bit register for signal <CHANNEL_SOFT_ERR>.
    Found 1-bit register for signal <CHANNEL_HARD_ERR>.
    Found 1-bit register for signal <lane_up_r>.
    Found 1-bit register for signal <RESET_CHANNEL>.
    Found 1-bit register for signal <soft_err_r>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <aurora_8b10b_gtx1_CHANNEL_ERR_DETECT> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_AXI_TO_LL>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_axi_to_ll.v".
        DATA_WIDTH = 16
        STRB_WIDTH = 2
        REM_WIDTH = 1
    Found 1-bit register for signal <new_pkt_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <aurora_8b10b_gtx1_AXI_TO_LL> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_TX_LL>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_tx_ll.v".
    Summary:
	no macro.
Unit <aurora_8b10b_gtx1_TX_LL> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_TX_LL_DATAPATH>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_tx_ll_datapath.v".
    Found 16-bit register for signal <storage_r>.
    Found 16-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <storage_v_r>.
    Found 1-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <storage_pad_r>.
    Found 1-bit register for signal <gen_pad_r>.
    Found 16-bit register for signal <TX_PE_DATA>.
    Found 1-bit register for signal <TX_PE_DATA_V>.
    Found 1-bit register for signal <GEN_PAD>.
    Found 1-bit register for signal <in_frame_r>.
    Summary:
	inferred  55 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_gtx1_TX_LL_DATAPATH> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_TX_LL_CONTROL>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_tx_ll_control.v".
WARNING:Xst:647 - Input <TX_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WARN_CC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <idle_r>.
    Found 1-bit register for signal <sof_r>.
    Found 1-bit register for signal <sof_data_eof_1_r>.
    Found 1-bit register for signal <sof_data_eof_2_r>.
    Found 1-bit register for signal <sof_data_eof_3_r>.
    Found 1-bit register for signal <data_r>.
    Found 1-bit register for signal <data_eof_1_r>.
    Found 1-bit register for signal <data_eof_2_r>.
    Found 1-bit register for signal <data_eof_3_r>.
    Found 1-bit register for signal <GEN_SCP>.
    Found 1-bit register for signal <GEN_ECP>.
    Found 1-bit register for signal <TX_DST_RDY_N>.
    Found 1-bit register for signal <do_cc_r>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <aurora_8b10b_gtx1_TX_LL_CONTROL> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_LL_TO_AXI>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_ll_to_axi.v".
        DATA_WIDTH = 16
        STRB_WIDTH = 2
        USE_UFC_REM = 0
        REM_WIDTH = 1
WARNING:Xst:647 - Input <LL_IP_SOF_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <aurora_8b10b_gtx1_LL_TO_AXI> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_RX_LL>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_rx_ll.v".
    Summary:
	no macro.
Unit <aurora_8b10b_gtx1_RX_LL> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_RX_LL_PDU_DATAPATH>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\src\aurora_8b10b_gtx1_rx_ll_pdu_datapath.v".
    Found 1-bit register for signal <storage_v_r>.
    Found 16-bit register for signal <RX_D>.
    Found 1-bit register for signal <RX_SRC_RDY_N>.
    Found 1-bit register for signal <in_frame_r>.
    Found 1-bit register for signal <sof_in_storage_r>.
    Found 1-bit register for signal <RX_SOF_N>.
    Found 1-bit register for signal <RX_EOF_N>.
    Found 1-bit register for signal <pad_in_storage_r>.
    Found 1-bit register for signal <RX_REM>.
    Found 1-bit register for signal <FRAME_ERR>.
    Found 16-bit register for signal <storage_r>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <aurora_8b10b_gtx1_RX_LL_PDU_DATAPATH> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_STANDARD_CC_MODULE>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\xilinx_ipcore\aurora_8b10b_gtx1\example_design\cc_manager\aurora_8b10b_gtx1_standard_cc_module.v".
WARNING:Xst:647 - Input <PLL_NOT_LOCKED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_13d_flop_r>.
    Found 15-bit register for signal <count_16d_srl_r>.
    Found 1-bit register for signal <count_16d_flop_r>.
    Found 23-bit register for signal <count_24d_srl_r>.
    Found 1-bit register for signal <count_24d_flop_r>.
    Found 10-bit register for signal <prepare_count_r>.
    Found 1-bit register for signal <WARN_CC>.
    Found 1-bit register for signal <reset_r>.
    Found 6-bit register for signal <cc_count_r>.
    Found 1-bit register for signal <DO_CC>.
    Found 12-bit register for signal <count_13d_srl_r>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <aurora_8b10b_gtx1_STANDARD_CC_MODULE> synthesized.

Synthesizing Unit <aurora_8b10b_gtx1_RESET_LOGIC>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\serdes\gtx1\aurora_8b10b_gtx1_reset_logic.v".
WARNING:Xst:647 - Input <PLL_NOT_LOCKED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gt_rxresetdone_r>.
    Found 1-bit register for signal <gt_rxresetdone_r2>.
    Found 1-bit register for signal <gt_txresetdone_r>.
    Found 1-bit register for signal <gt_txresetdone_r2>.
    Found 4-bit register for signal <reset_debounce_r>.
    Found 1-bit register for signal <reset_debounce_r2>.
    Found 1-bit register for signal <reset_debounce_r3>.
    Found 1-bit register for signal <reset_debounce_r4>.
    Found 1-bit register for signal <gt_rxresetdone_r3>.
    Found 1-bit register for signal <gt_txresetdone_r3>.
    Found 1-bit register for signal <link_reset_r>.
    Found 1-bit register for signal <link_reset_r2>.
    Found 4-bit register for signal <debounce_gt_rst_r>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <aurora_8b10b_gtx1_RESET_LOGIC> synthesized.

Synthesizing Unit <pkt_tm>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_tm.v".
        RAM_DEPTH = 11
    Summary:
	no macro.
Unit <pkt_tm> synthesized.

Synthesizing Unit <pkt_rx_tm>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v".
        CHAN_NUMS = 8
        RAM_DEPTH = 11
    Set property "KEEP = TRUE" for signal <fifo_full<7>>.
    Set property "KEEP = TRUE" for signal <fifo_full<6>>.
    Set property "KEEP = TRUE" for signal <fifo_full<5>>.
    Set property "KEEP = TRUE" for signal <fifo_full<4>>.
    Set property "KEEP = TRUE" for signal <fifo_full<3>>.
    Set property "KEEP = TRUE" for signal <fifo_full<2>>.
    Set property "KEEP = TRUE" for signal <fifo_full<1>>.
    Set property "KEEP = TRUE" for signal <fifo_full<0>>.
WARNING:Xst:647 - Input <rx_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <rd_data_count> of the instance <INST_RX_PKT_TM[0].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <full> of the instance <INST_RX_PKT_TM[0].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <rd_data_count> of the instance <INST_RX_PKT_TM[1].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <full> of the instance <INST_RX_PKT_TM[1].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <rd_data_count> of the instance <INST_RX_PKT_TM[2].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <full> of the instance <INST_RX_PKT_TM[2].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <rd_data_count> of the instance <INST_RX_PKT_TM[3].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <full> of the instance <INST_RX_PKT_TM[3].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <rd_data_count> of the instance <INST_RX_PKT_TM[4].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <full> of the instance <INST_RX_PKT_TM[4].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <rd_data_count> of the instance <INST_RX_PKT_TM[5].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <full> of the instance <INST_RX_PKT_TM[5].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <rd_data_count> of the instance <INST_RX_PKT_TM[6].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <full> of the instance <INST_RX_PKT_TM[6].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <rd_data_count> of the instance <INST_RX_PKT_TM[7].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_rx_tm.v" line 355: Output port <full> of the instance <INST_RX_PKT_TM[7].u0_asynfifo_w24d64> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <dst_slot>.
    Found 10-bit register for signal <pkt_len>.
    Found 10-bit register for signal <word_cnt>.
    Found 11-bit register for signal <start_addr>.
    Found 1-bit register for signal <fifo_wren<0>>.
    Found 1-bit register for signal <pkt_rdy<0>>.
    Found 1-bit register for signal <ram_waddr<0><10>>.
    Found 1-bit register for signal <ram_waddr<0><9>>.
    Found 1-bit register for signal <ram_waddr<0><8>>.
    Found 1-bit register for signal <ram_waddr<0><7>>.
    Found 1-bit register for signal <ram_waddr<0><6>>.
    Found 1-bit register for signal <ram_waddr<0><5>>.
    Found 1-bit register for signal <ram_waddr<0><4>>.
    Found 1-bit register for signal <ram_waddr<0><3>>.
    Found 1-bit register for signal <ram_waddr<0><2>>.
    Found 1-bit register for signal <ram_waddr<0><1>>.
    Found 1-bit register for signal <ram_waddr<0><0>>.
    Found 1-bit register for signal <fifo_wren<1>>.
    Found 1-bit register for signal <pkt_rdy<1>>.
    Found 1-bit register for signal <ram_waddr<1><10>>.
    Found 1-bit register for signal <ram_waddr<1><9>>.
    Found 1-bit register for signal <ram_waddr<1><8>>.
    Found 1-bit register for signal <ram_waddr<1><7>>.
    Found 1-bit register for signal <ram_waddr<1><6>>.
    Found 1-bit register for signal <ram_waddr<1><5>>.
    Found 1-bit register for signal <ram_waddr<1><4>>.
    Found 1-bit register for signal <ram_waddr<1><3>>.
    Found 1-bit register for signal <ram_waddr<1><2>>.
    Found 1-bit register for signal <ram_waddr<1><1>>.
    Found 1-bit register for signal <ram_waddr<1><0>>.
    Found 1-bit register for signal <fifo_wren<2>>.
    Found 1-bit register for signal <pkt_rdy<2>>.
    Found 1-bit register for signal <ram_waddr<2><10>>.
    Found 1-bit register for signal <ram_waddr<2><9>>.
    Found 1-bit register for signal <ram_waddr<2><8>>.
    Found 1-bit register for signal <ram_waddr<2><7>>.
    Found 1-bit register for signal <ram_waddr<2><6>>.
    Found 1-bit register for signal <ram_waddr<2><5>>.
    Found 1-bit register for signal <ram_waddr<2><4>>.
    Found 1-bit register for signal <ram_waddr<2><3>>.
    Found 1-bit register for signal <ram_waddr<2><2>>.
    Found 1-bit register for signal <ram_waddr<2><1>>.
    Found 1-bit register for signal <ram_waddr<2><0>>.
    Found 1-bit register for signal <fifo_wren<3>>.
    Found 1-bit register for signal <pkt_rdy<3>>.
    Found 1-bit register for signal <ram_waddr<3><10>>.
    Found 1-bit register for signal <ram_waddr<3><9>>.
    Found 1-bit register for signal <ram_waddr<3><8>>.
    Found 1-bit register for signal <ram_waddr<3><7>>.
    Found 1-bit register for signal <ram_waddr<3><6>>.
    Found 1-bit register for signal <ram_waddr<3><5>>.
    Found 1-bit register for signal <ram_waddr<3><4>>.
    Found 1-bit register for signal <ram_waddr<3><3>>.
    Found 1-bit register for signal <ram_waddr<3><2>>.
    Found 1-bit register for signal <ram_waddr<3><1>>.
    Found 1-bit register for signal <ram_waddr<3><0>>.
    Found 1-bit register for signal <fifo_wren<4>>.
    Found 1-bit register for signal <pkt_rdy<4>>.
    Found 1-bit register for signal <ram_waddr<4><10>>.
    Found 1-bit register for signal <ram_waddr<4><9>>.
    Found 1-bit register for signal <ram_waddr<4><8>>.
    Found 1-bit register for signal <ram_waddr<4><7>>.
    Found 1-bit register for signal <ram_waddr<4><6>>.
    Found 1-bit register for signal <ram_waddr<4><5>>.
    Found 1-bit register for signal <ram_waddr<4><4>>.
    Found 1-bit register for signal <ram_waddr<4><3>>.
    Found 1-bit register for signal <ram_waddr<4><2>>.
    Found 1-bit register for signal <ram_waddr<4><1>>.
    Found 1-bit register for signal <ram_waddr<4><0>>.
    Found 1-bit register for signal <fifo_wren<5>>.
    Found 1-bit register for signal <pkt_rdy<5>>.
    Found 1-bit register for signal <ram_waddr<5><10>>.
    Found 1-bit register for signal <ram_waddr<5><9>>.
    Found 1-bit register for signal <ram_waddr<5><8>>.
    Found 1-bit register for signal <ram_waddr<5><7>>.
    Found 1-bit register for signal <ram_waddr<5><6>>.
    Found 1-bit register for signal <ram_waddr<5><5>>.
    Found 1-bit register for signal <ram_waddr<5><4>>.
    Found 1-bit register for signal <ram_waddr<5><3>>.
    Found 1-bit register for signal <ram_waddr<5><2>>.
    Found 1-bit register for signal <ram_waddr<5><1>>.
    Found 1-bit register for signal <ram_waddr<5><0>>.
    Found 1-bit register for signal <fifo_wren<6>>.
    Found 1-bit register for signal <pkt_rdy<6>>.
    Found 1-bit register for signal <ram_waddr<6><10>>.
    Found 1-bit register for signal <ram_waddr<6><9>>.
    Found 1-bit register for signal <ram_waddr<6><8>>.
    Found 1-bit register for signal <ram_waddr<6><7>>.
    Found 1-bit register for signal <ram_waddr<6><6>>.
    Found 1-bit register for signal <ram_waddr<6><5>>.
    Found 1-bit register for signal <ram_waddr<6><4>>.
    Found 1-bit register for signal <ram_waddr<6><3>>.
    Found 1-bit register for signal <ram_waddr<6><2>>.
    Found 1-bit register for signal <ram_waddr<6><1>>.
    Found 1-bit register for signal <ram_waddr<6><0>>.
    Found 1-bit register for signal <fifo_wren<7>>.
    Found 1-bit register for signal <pkt_rdy<7>>.
    Found 1-bit register for signal <ram_waddr<7><10>>.
    Found 1-bit register for signal <ram_waddr<7><9>>.
    Found 1-bit register for signal <ram_waddr<7><8>>.
    Found 1-bit register for signal <ram_waddr<7><7>>.
    Found 1-bit register for signal <ram_waddr<7><6>>.
    Found 1-bit register for signal <ram_waddr<7><5>>.
    Found 1-bit register for signal <ram_waddr<7><4>>.
    Found 1-bit register for signal <ram_waddr<7><3>>.
    Found 1-bit register for signal <ram_waddr<7><2>>.
    Found 1-bit register for signal <ram_waddr<7><1>>.
    Found 1-bit register for signal <ram_waddr<7><0>>.
    Found 3-bit adder for signal <rx_data[8]_GND_47_o_add_41_OUT> created at line 199.
    Found 10-bit adder for signal <word_cnt[9]_GND_47_o_add_49_OUT> created at line 212.
    Found 11-bit adder for signal <ram_waddr[0][10]_GND_47_o_add_79_OUT> created at line 293.
    Found 11-bit adder for signal <ram_waddr[1][10]_GND_47_o_add_97_OUT> created at line 293.
    Found 11-bit adder for signal <ram_waddr[2][10]_GND_47_o_add_115_OUT> created at line 293.
    Found 11-bit adder for signal <ram_waddr[3][10]_GND_47_o_add_133_OUT> created at line 293.
    Found 11-bit adder for signal <ram_waddr[4][10]_GND_47_o_add_151_OUT> created at line 293.
    Found 11-bit adder for signal <ram_waddr[5][10]_GND_47_o_add_169_OUT> created at line 293.
    Found 11-bit adder for signal <ram_waddr[6][10]_GND_47_o_add_187_OUT> created at line 293.
    Found 11-bit adder for signal <ram_waddr[7][10]_GND_47_o_add_205_OUT> created at line 293.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_56_OUT<10:0>> created at line 228.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_57_OUT<10:0>> created at line 229.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_58_OUT<10:0>> created at line 230.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_59_OUT<10:0>> created at line 231.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_60_OUT<10:0>> created at line 232.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_61_OUT<10:0>> created at line 233.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_62_OUT<10:0>> created at line 234.
    Found 11-bit subtractor for signal <GND_47_o_GND_47_o_sub_63_OUT<10:0>> created at line 235.
    Found 11-bit 8-to-1 multiplexer for signal <dst_slot[2]_GND_47_o_wide_mux_63_OUT> created at line 227.
    Found 10-bit comparator greater for signal <GND_47_o_word_cnt[9]_LessThan_78_o> created at line 291
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <pkt_rx_tm> synthesized.

Synthesizing Unit <pkt_tx_tm>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_tx_tm.v".
        CHAN_NUMS = 8
        RAM_DEPTH = 11
        DRAM_DEPTH = 12
        ST_WIDTH = 4
        ST_IDLE = 4'b0001
        ST_READ_ACK = 4'b0010
        ST_READ_INFO = 4'b0100
        ST_READ_DATA = 4'b1000
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_tx_tm.v" line 421: Output port <full> of the instance <u0_asynfifo_w18d4096> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\test_0420\main\src\txrx\pkt_tx_tm.v" line 421: Output port <empty> of the instance <u0_asynfifo_w18d4096> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <read_info_cnt>.
    Found 3-bit register for signal <in_slot>.
    Found 10-bit register for signal <data_cycle_cnt>.
    Found 10-bit register for signal <pkt_len>.
    Found 8-bit register for signal <fifo_rden>.
    Found 8-bit register for signal <fifo_rden_1dly>.
    Found 8-bit register for signal <fifo_rden_2dly>.
    Found 24-bit register for signal <fifo_dout>.
    Found 16-bit register for signal <dram_din_buf_1dly>.
    Found 4-bit register for signal <st_curr>.
    Found 1-bit register for signal <ack>.
    Found 1-bit register for signal <ram_raddr<0><10>>.
    Found 1-bit register for signal <ram_raddr<0><9>>.
    Found 1-bit register for signal <ram_raddr<0><8>>.
    Found 1-bit register for signal <ram_raddr<0><7>>.
    Found 1-bit register for signal <ram_raddr<0><6>>.
    Found 1-bit register for signal <ram_raddr<0><5>>.
    Found 1-bit register for signal <ram_raddr<0><4>>.
    Found 1-bit register for signal <ram_raddr<0><3>>.
    Found 1-bit register for signal <ram_raddr<0><2>>.
    Found 1-bit register for signal <ram_raddr<0><1>>.
    Found 1-bit register for signal <ram_raddr<0><0>>.
    Found 1-bit register for signal <ram_raddr<1><10>>.
    Found 1-bit register for signal <ram_raddr<1><9>>.
    Found 1-bit register for signal <ram_raddr<1><8>>.
    Found 1-bit register for signal <ram_raddr<1><7>>.
    Found 1-bit register for signal <ram_raddr<1><6>>.
    Found 1-bit register for signal <ram_raddr<1><5>>.
    Found 1-bit register for signal <ram_raddr<1><4>>.
    Found 1-bit register for signal <ram_raddr<1><3>>.
    Found 1-bit register for signal <ram_raddr<1><2>>.
    Found 1-bit register for signal <ram_raddr<1><1>>.
    Found 1-bit register for signal <ram_raddr<1><0>>.
    Found 1-bit register for signal <ram_raddr<2><10>>.
    Found 1-bit register for signal <ram_raddr<2><9>>.
    Found 1-bit register for signal <ram_raddr<2><8>>.
    Found 1-bit register for signal <ram_raddr<2><7>>.
    Found 1-bit register for signal <ram_raddr<2><6>>.
    Found 1-bit register for signal <ram_raddr<2><5>>.
    Found 1-bit register for signal <ram_raddr<2><4>>.
    Found 1-bit register for signal <ram_raddr<2><3>>.
    Found 1-bit register for signal <ram_raddr<2><2>>.
    Found 1-bit register for signal <ram_raddr<2><1>>.
    Found 1-bit register for signal <ram_raddr<2><0>>.
    Found 1-bit register for signal <ram_raddr<3><10>>.
    Found 1-bit register for signal <ram_raddr<3><9>>.
    Found 1-bit register for signal <ram_raddr<3><8>>.
    Found 1-bit register for signal <ram_raddr<3><7>>.
    Found 1-bit register for signal <ram_raddr<3><6>>.
    Found 1-bit register for signal <ram_raddr<3><5>>.
    Found 1-bit register for signal <ram_raddr<3><4>>.
    Found 1-bit register for signal <ram_raddr<3><3>>.
    Found 1-bit register for signal <ram_raddr<3><2>>.
    Found 1-bit register for signal <ram_raddr<3><1>>.
    Found 1-bit register for signal <ram_raddr<3><0>>.
    Found 1-bit register for signal <ram_raddr<4><10>>.
    Found 1-bit register for signal <ram_raddr<4><9>>.
    Found 1-bit register for signal <ram_raddr<4><8>>.
    Found 1-bit register for signal <ram_raddr<4><7>>.
    Found 1-bit register for signal <ram_raddr<4><6>>.
    Found 1-bit register for signal <ram_raddr<4><5>>.
    Found 1-bit register for signal <ram_raddr<4><4>>.
    Found 1-bit register for signal <ram_raddr<4><3>>.
    Found 1-bit register for signal <ram_raddr<4><2>>.
    Found 1-bit register for signal <ram_raddr<4><1>>.
    Found 1-bit register for signal <ram_raddr<4><0>>.
    Found 1-bit register for signal <ram_raddr<5><10>>.
    Found 1-bit register for signal <ram_raddr<5><9>>.
    Found 1-bit register for signal <ram_raddr<5><8>>.
    Found 1-bit register for signal <ram_raddr<5><7>>.
    Found 1-bit register for signal <ram_raddr<5><6>>.
    Found 1-bit register for signal <ram_raddr<5><5>>.
    Found 1-bit register for signal <ram_raddr<5><4>>.
    Found 1-bit register for signal <ram_raddr<5><3>>.
    Found 1-bit register for signal <ram_raddr<5><2>>.
    Found 1-bit register for signal <ram_raddr<5><1>>.
    Found 1-bit register for signal <ram_raddr<5><0>>.
    Found 1-bit register for signal <ram_raddr<6><10>>.
    Found 1-bit register for signal <ram_raddr<6><9>>.
    Found 1-bit register for signal <ram_raddr<6><8>>.
    Found 1-bit register for signal <ram_raddr<6><7>>.
    Found 1-bit register for signal <ram_raddr<6><6>>.
    Found 1-bit register for signal <ram_raddr<6><5>>.
    Found 1-bit register for signal <ram_raddr<6><4>>.
    Found 1-bit register for signal <ram_raddr<6><3>>.
    Found 1-bit register for signal <ram_raddr<6><2>>.
    Found 1-bit register for signal <ram_raddr<6><1>>.
    Found 1-bit register for signal <ram_raddr<6><0>>.
    Found 1-bit register for signal <ram_raddr<7><10>>.
    Found 1-bit register for signal <ram_raddr<7><9>>.
    Found 1-bit register for signal <ram_raddr<7><8>>.
    Found 1-bit register for signal <ram_raddr<7><7>>.
    Found 1-bit register for signal <ram_raddr<7><6>>.
    Found 1-bit register for signal <ram_raddr<7><5>>.
    Found 1-bit register for signal <ram_raddr<7><4>>.
    Found 1-bit register for signal <ram_raddr<7><3>>.
    Found 1-bit register for signal <ram_raddr<7><2>>.
    Found 1-bit register for signal <ram_raddr<7><1>>.
    Found 1-bit register for signal <ram_raddr<7><0>>.
    Found 1-bit register for signal <sof_flag>.
    Found 1-bit register for signal <eof_flag>.
    Found 1-bit register for signal <dram_wren>.
    Found finite state machine <FSM_1> for signal <st_curr>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_50_o_GND_50_o_sub_141_OUT> created at line 372.
    Found 3-bit adder for signal <read_info_cnt[2]_GND_50_o_add_21_OUT> created at line 220.
    Found 10-bit adder for signal <data_cycle_cnt[9]_GND_50_o_add_26_OUT> created at line 236.
    Found 11-bit adder for signal <ram_raddr[0][10]_GND_50_o_add_58_OUT> created at line 311.
    Found 11-bit adder for signal <ram_raddr[1][10]_GND_50_o_add_65_OUT> created at line 311.
    Found 11-bit adder for signal <ram_raddr[2][10]_GND_50_o_add_72_OUT> created at line 311.
    Found 11-bit adder for signal <ram_raddr[3][10]_GND_50_o_add_79_OUT> created at line 311.
    Found 11-bit adder for signal <ram_raddr[4][10]_GND_50_o_add_86_OUT> created at line 311.
    Found 11-bit adder for signal <ram_raddr[5][10]_GND_50_o_add_93_OUT> created at line 311.
    Found 11-bit adder for signal <ram_raddr[6][10]_GND_50_o_add_100_OUT> created at line 311.
    Found 11-bit adder for signal <ram_raddr[7][10]_GND_50_o_add_107_OUT> created at line 311.
    Found 16-bit 8-to-1 multiplexer for signal <dram_din_buf> created at line 123.
    Found 3-bit comparator greater for signal <PWR_50_o_read_info_cnt[2]_LessThan_58_o> created at line 309
    Found 32-bit comparator equal for signal <GND_50_o_GND_50_o_equal_142_o> created at line 372
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 182 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  91 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pkt_tx_tm> synthesized.

Synthesizing Unit <round_robin_arbiter>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\txrx\round_robin_arbiter.v".
        CHN_NUM = 8
    Found 8-bit register for signal <mask>.
    Found finite state machine <FSM_2> for signal <mask>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 78                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11111111                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <round_robin_arbiter> synthesized.

Synthesizing Unit <spi_if>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\spi\spi_if.v".
        BUS_DATA_WIDTH = 8
    Summary:
	no macro.
Unit <spi_if> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\spi\spi_slave.v".
    Found 8-bit register for signal <tx_data>.
    Found 8-bit register for signal <rx_data>.
    Found 3-bit register for signal <rx_cnt>.
    Found 3-bit register for signal <tx_cnt>.
    Found 1-bit register for signal <rx_tip>.
    Found 1-bit register for signal <tx_tip>.
    Found 1-bit register for signal <we_ack_o>.
    Found 3-bit register for signal <s_sel>.
    Found 1-bit register for signal <s_in>.
    Found 1-bit register for signal <s_out>.
    Found 2-bit register for signal <s_clk<1:0>>.
    Found 3-bit subtractor for signal <rx_cnt[2]_GND_56_o_sub_14_OUT> created at line 114.
    Found 3-bit subtractor for signal <tx_cnt[2]_GND_56_o_sub_21_OUT> created at line 146.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <spi_cmd>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\spi\spi_cmd.v".
        BUS_DATA_WIDTH = 8
    Found 8-bit register for signal <tx_data>.
    Found 4-bit register for signal <cmd_state>.
    Found 1-bit register for signal <tx_req>.
    Found finite state machine <FSM_3> for signal <cmd_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spi_cmd> synthesized.

Synthesizing Unit <test_ts_syn>.
    Related source file is "E:\MyProjects\STV\test_0420\main\src\test\test_ts_syn.v".
        DEFAULT_PID = 13'b0010100100001
        TEST_IDLE = 0
        TEST_INT = 1
        TEST_LEN = 2
        TEST_SYN = 3
        TEST_PID = 4
        TEST_CC = 5
        TEST_END = 6
    Set property "KEEP = TRUE" for signal <payload_in_data>.
    Set property "KEEP = TRUE" for signal <test_state>.
    Set property "KEEP = TRUE" for signal <len_count>.
    Set property "KEEP = TRUE" for signal <test_cc_reg>.
    Set property "KEEP = TRUE" for signal <pid_reg<12>>.
    Set property "KEEP = TRUE" for signal <pid_reg<11>>.
    Set property "KEEP = TRUE" for signal <pid_reg<10>>.
    Set property "KEEP = TRUE" for signal <pid_reg<9>>.
    Set property "KEEP = TRUE" for signal <pid_reg<8>>.
    Set property "KEEP = TRUE" for signal <pid_reg<7>>.
    Set property "KEEP = TRUE" for signal <pid_reg<6>>.
    Set property "KEEP = TRUE" for signal <pid_reg<5>>.
    Set property "KEEP = TRUE" for signal <pid_reg<4>>.
    Set property "KEEP = TRUE" for signal <pid_reg<3>>.
    Set property "KEEP = TRUE" for signal <pid_reg<2>>.
    Set property "KEEP = TRUE" for signal <pid_reg<1>>.
    Set property "KEEP = TRUE" for signal <pid_reg<0>>.
    Set property "KEEP = TRUE" for signal <cc_reg>.
    Set property "KEEP = TRUE" for signal <payload_rst>.
    Set property "KEEP = TRUE" for signal <payload_in_valid>.
    Set property "KEEP = TRUE" for signal <payload_in_start>.
    Set property "KEEP = TRUE" for signal <payload_in_end>.
    Set property "KEEP = TRUE" for signal <syn_err>.
    Set property "KEEP = TRUE" for signal <len_err>.
    Set property "KEEP = TRUE" for signal <cc_err>.
    Found 8-bit register for signal <len_count>.
    Found 3-bit register for signal <test_state>.
    Found 1-bit register for signal <len_err>.
    Found 1-bit register for signal <cc_err>.
    Found 1-bit register for signal <syn_err>.
    Found 4-bit register for signal <test_cc_reg>.
    Found 1-bit register for signal <pid_reg<12>>.
    Found 1-bit register for signal <pid_reg<11>>.
    Found 1-bit register for signal <pid_reg<10>>.
    Found 1-bit register for signal <pid_reg<9>>.
    Found 1-bit register for signal <pid_reg<8>>.
    Found 1-bit register for signal <pid_reg<7>>.
    Found 1-bit register for signal <pid_reg<6>>.
    Found 1-bit register for signal <pid_reg<5>>.
    Found 1-bit register for signal <pid_reg<4>>.
    Found 1-bit register for signal <pid_reg<3>>.
    Found 1-bit register for signal <pid_reg<2>>.
    Found 1-bit register for signal <pid_reg<1>>.
    Found 1-bit register for signal <pid_reg<0>>.
    Found 5-bit register for signal <cc_reg>.
    Found 4-bit adder for signal <cc_reg[3]_GND_60_o_add_18_OUT> created at line 138.
    Found 8-bit adder for signal <len_count[7]_GND_60_o_add_24_OUT> created at line 160.
    Found 3-bit 8-to-1 multiplexer for signal <test_state[2]_GND_60_o_wide_mux_29_OUT> created at line 62.
    Found 4-bit comparator equal for signal <n0035> created at line 134
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal len_count may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal payload_in_data may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal test_cc_reg may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <test_ts_syn> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 274
 10-bit adder                                          : 16
 11-bit adder                                          : 128
 11-bit subtractor                                     : 16
 20-bit adder                                          : 8
 24-bit adder                                          : 2
 28-bit adder                                          : 1
 3-bit adder                                           : 64
 3-bit subtractor                                      : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 8
 8-bit adder                                           : 26
# Registers                                            : 3540
 1-bit register                                        : 2936
 10-bit register                                       : 40
 11-bit register                                       : 8
 12-bit register                                       : 8
 15-bit register                                       : 8
 16-bit register                                       : 112
 2-bit register                                        : 113
 20-bit register                                       : 8
 23-bit register                                       : 8
 24-bit register                                       : 10
 28-bit register                                       : 1
 3-bit register                                        : 85
 32-bit register                                       : 9
 4-bit register                                        : 115
 5-bit register                                        : 2
 6-bit register                                        : 16
 8-bit register                                        : 61
# Comparators                                          : 52
 1-bit comparator not equal                            : 8
 10-bit comparator greater                             : 8
 20-bit comparator greater                             : 16
 28-bit comparator greater                             : 1
 3-bit comparator greater                              : 8
 32-bit comparator equal                               : 8
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 2
# Multiplexers                                         : 1927
 1-bit 2-to-1 multiplexer                              : 1705
 1-bit 8-to-1 multiplexer                              : 24
 10-bit 2-to-1 multiplexer                             : 24
 11-bit 2-to-1 multiplexer                             : 56
 16-bit 8-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 32
 3-bit 8-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 66
# FSMs                                                 : 25
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <chbond_count_dec_i> is unconnected in block <aurora_lane_0_i>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <tx_data_0> in Unit <u_spi_cmd> is equivalent to the following 6 FFs/Latches, which will be removed : <tx_data_1> <tx_data_2> <tx_data_3> <tx_data_5> <tx_data_6> <tx_data_7> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_cc_r_2> <rx_scp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_1> in Unit <sym_dec_i> is equivalent to the following 4 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <prev_beat_v_d_r_1> <rx_scp_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_cc_r_2> <rx_scp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_1> in Unit <sym_dec_i> is equivalent to the following 4 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <prev_beat_v_d_r_1> <rx_scp_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_cc_r_2> <rx_scp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_1> in Unit <sym_dec_i> is equivalent to the following 4 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <prev_beat_v_d_r_1> <rx_scp_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_cc_r_2> <rx_scp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_1> in Unit <sym_dec_i> is equivalent to the following 4 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <prev_beat_v_d_r_1> <rx_scp_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_cc_r_2> <rx_scp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_1> in Unit <sym_dec_i> is equivalent to the following 4 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <prev_beat_v_d_r_1> <rx_scp_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_cc_r_2> <rx_scp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_1> in Unit <sym_dec_i> is equivalent to the following 4 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <prev_beat_v_d_r_1> <rx_scp_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_cc_r_2> <rx_scp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_1> in Unit <sym_dec_i> is equivalent to the following 4 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <prev_beat_v_d_r_1> <rx_scp_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_cc_r_2> <rx_scp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_v_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <prev_beat_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_1> in Unit <sym_dec_i> is equivalent to the following 4 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <prev_beat_v_d_r_1> <rx_scp_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <sym_dec_i> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <sym_dec_i> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> 
WARNING:Xst:1710 - FF/Latch <storage_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_frame_r> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_frame_r> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_frame_r> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_frame_r> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_frame_r> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <sym_gen_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_frame_r> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_0> (without init value) has a constant value of 0 in block <u_spi_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_frame_r> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_pe_data_r_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_15> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_14> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_13> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_12> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_11> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_10> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_9> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_8> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_7> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_0> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_1> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_2> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_3> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_4> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_5> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TX_PE_DATA_6> (without init value) has a constant value of 0 in block <tx_ll_datapath_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fifo_dout_21> of sequential type is unconnected in block <INST_RX_TM[0].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_22> of sequential type is unconnected in block <INST_RX_TM[0].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_23> of sequential type is unconnected in block <INST_RX_TM[0].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_21> of sequential type is unconnected in block <INST_RX_TM[1].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_22> of sequential type is unconnected in block <INST_RX_TM[1].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_23> of sequential type is unconnected in block <INST_RX_TM[1].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_21> of sequential type is unconnected in block <INST_RX_TM[2].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_22> of sequential type is unconnected in block <INST_RX_TM[2].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_23> of sequential type is unconnected in block <INST_RX_TM[2].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_21> of sequential type is unconnected in block <INST_RX_TM[3].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_22> of sequential type is unconnected in block <INST_RX_TM[3].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_23> of sequential type is unconnected in block <INST_RX_TM[3].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_21> of sequential type is unconnected in block <INST_RX_TM[4].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_22> of sequential type is unconnected in block <INST_RX_TM[4].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_23> of sequential type is unconnected in block <INST_RX_TM[4].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_21> of sequential type is unconnected in block <INST_RX_TM[5].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_22> of sequential type is unconnected in block <INST_RX_TM[5].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_23> of sequential type is unconnected in block <INST_RX_TM[5].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_21> of sequential type is unconnected in block <INST_RX_TM[6].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_22> of sequential type is unconnected in block <INST_RX_TM[6].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_23> of sequential type is unconnected in block <INST_RX_TM[6].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_21> of sequential type is unconnected in block <INST_RX_TM[7].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_22> of sequential type is unconnected in block <INST_RX_TM[7].u0_pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_23> of sequential type is unconnected in block <INST_RX_TM[7].u0_pkt_tx_tm>.
WARNING:Xst:1290 - Hierarchical block <frame_gen_ll_to_axi_pdu_i> is unconnected in block <u0_aurora_8b10b_gtx1_exdes>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <frame_gen_ll_to_axi_pdu_i> is unconnected in block <u0_aurora_8b10b_gtx2_exdes>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <frame_gen_ll_to_axi_pdu_i> is unconnected in block <u0_aurora_8b10b_gtx3_exdes>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <frame_gen_ll_to_axi_pdu_i> is unconnected in block <u0_aurora_8b10b_gtx4_exdes>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <frame_gen_ll_to_axi_pdu_i> is unconnected in block <u0_aurora_8b10b_gtx6_exdes>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <frame_gen_ll_to_axi_pdu_i> is unconnected in block <u0_aurora_8b10b_gtx7_exdes>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <frame_gen_ll_to_axi_pdu_i> is unconnected in block <u0_aurora_8b10b_gtx8_exdes>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <tx_data<7:5>> (without init value) have a constant value of 0 in block <spi_cmd>.

Synthesizing (advanced) Unit <aurora_8b10b_gtx1_CHANNEL_INIT_SM>.
The following registers are absorbed into counter <free_count_r>: 1 register on signal <free_count_r>.
Unit <aurora_8b10b_gtx1_CHANNEL_INIT_SM> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_gtx1_GT_WRAPPER>.
The following registers are absorbed into counter <reset_counter>: 1 register on signal <reset_counter>.
Unit <aurora_8b10b_gtx1_GT_WRAPPER> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_gtx1_IDLE_AND_VER_GEN>.
The following registers are absorbed into counter <downcounter_r>: 1 register on signal <downcounter_r>.
Unit <aurora_8b10b_gtx1_IDLE_AND_VER_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_gtx1_LANE_INIT_SM>.
The following registers are absorbed into counter <counter1_r>: 1 register on signal <counter1_r>.
Unit <aurora_8b10b_gtx1_LANE_INIT_SM> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_gtx1_cir_fifo>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
Unit <aurora_8b10b_gtx1_cir_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_gtx1_hotplug>.
The following registers are absorbed into counter <count_for_reset_r>: 1 register on signal <count_for_reset_r>.
Unit <aurora_8b10b_gtx1_hotplug> synthesized (advanced).

Synthesizing (advanced) Unit <gen_rst>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <gen_rst> synthesized (advanced).

Synthesizing (advanced) Unit <mainboard_top>.
The following registers are absorbed into counter <recv_err_cnt>: 1 register on signal <recv_err_cnt>.
The following registers are absorbed into counter <send_err_cnt>: 1 register on signal <send_err_cnt>.
The following registers are absorbed into counter <led_count>: 1 register on signal <led_count>.
Unit <mainboard_top> synthesized (advanced).

Synthesizing (advanced) Unit <pkt_tx_tm>.
The following registers are absorbed into counter <read_info_cnt>: 1 register on signal <read_info_cnt>.
The following registers are absorbed into counter <data_cycle_cnt>: 1 register on signal <data_cycle_cnt>.
Unit <pkt_tx_tm> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <rx_cnt>: 1 register on signal <rx_cnt>.
The following registers are absorbed into counter <tx_cnt>: 1 register on signal <tx_cnt>.
Unit <spi_slave> synthesized (advanced).

Synthesizing (advanced) Unit <test_ts_syn>.
Unit <test_ts_syn> synthesized (advanced).
WARNING:Xst:2677 - Node <fifo_dout_21> of sequential type is unconnected in block <pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_22> of sequential type is unconnected in block <pkt_tx_tm>.
WARNING:Xst:2677 - Node <fifo_dout_23> of sequential type is unconnected in block <pkt_tx_tm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 164
 10-bit adder                                          : 8
 11-bit adder                                          : 128
 11-bit subtractor                                     : 16
 3-bit adder                                           : 8
 4-bit adder                                           : 2
 8-bit adder                                           : 2
# Counters                                             : 110
 10-bit up counter                                     : 8
 20-bit up counter                                     : 8
 24-bit up counter                                     : 2
 28-bit up counter                                     : 1
 3-bit down counter                                    : 2
 3-bit up counter                                      : 56
 32-bit up counter                                     : 1
 4-bit down counter                                    : 8
 8-bit up counter                                      : 24
# Registers                                            : 7190
 Flip-Flops                                            : 7190
# Comparators                                          : 52
 1-bit comparator not equal                            : 8
 10-bit comparator greater                             : 8
 20-bit comparator greater                             : 16
 28-bit comparator greater                             : 1
 3-bit comparator greater                              : 8
 32-bit comparator equal                               : 8
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 2
# Multiplexers                                         : 1892
 1-bit 2-to-1 multiplexer                              : 1697
 1-bit 8-to-1 multiplexer                              : 24
 10-bit 2-to-1 multiplexer                             : 16
 11-bit 2-to-1 multiplexer                             : 56
 16-bit 8-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 22
 3-bit 8-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 66
# FSMs                                                 : 25
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <tx_data_0> (without init value) has a constant value of 0 in block <spi_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_1> (without init value) has a constant value of 0 in block <spi_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_2> (without init value) has a constant value of 0 in block <spi_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_3> (without init value) has a constant value of 0 in block <spi_cmd>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <prev_beat_v_d_r_2> in Unit <aurora_8b10b_gtx1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_v_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_2> in Unit <aurora_8b10b_gtx1_SYM_DEC> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_cc_r_2> <rx_scp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <aurora_8b10b_gtx1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_spa_d_r_2> in Unit <aurora_8b10b_gtx1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_spa_d_r_2> 
INFO:Xst:2261 - The FF/Latch <prev_beat_v_d_r_3> in Unit <aurora_8b10b_gtx1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_v_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_0> in Unit <aurora_8b10b_gtx1_SYM_DEC> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_beat_spa_d_r_0> <prev_beat_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_1> in Unit <aurora_8b10b_gtx1_SYM_DEC> is equivalent to the following 5 FFs/Latches, which will be removed : <prev_beat_spa_d_r_1> <rx_spa_d_r_1> <got_a_d_r_1> <prev_beat_v_d_r_1> <rx_scp_d_r_1> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_3> in Unit <aurora_8b10b_gtx1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_3> 
INFO:Xst:2261 - The FF/Latch <prev_beat_sp_d_r_2> in Unit <aurora_8b10b_gtx1_SYM_DEC> is equivalent to the following FF/Latch, which will be removed : <rx_sp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <aurora_8b10b_gtx1_SYM_DEC> is equivalent to the following 3 FFs/Latches, which will be removed : <prev_beat_spa_d_r_3> <rx_spa_d_r_3> <got_a_d_r_3> 
INFO:Xst:2261 - The FF/Latch <LANE_UP> in Unit <aurora_8b10b_gtx1_exdes> is equivalent to the following FF/Latch, which will be removed : <aurora_module_i/global_logic_i/channel_err_detect_i/lane_up_r> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_spi_if/u_spi_cmd/FSM_3> on signal <cmd_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/FSM_0> on signal <count_r[1:2]> with gray encoding.
Optimizing FSM <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/FSM_0> on signal <count_r[1:2]> with gray encoding.
Optimizing FSM <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/FSM_0> on signal <count_r[1:2]> with gray encoding.
Optimizing FSM <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/FSM_0> on signal <count_r[1:2]> with gray encoding.
Optimizing FSM <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/FSM_0> on signal <count_r[1:2]> with gray encoding.
Optimizing FSM <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/FSM_0> on signal <count_r[1:2]> with gray encoding.
Optimizing FSM <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/FSM_0> on signal <count_r[1:2]> with gray encoding.
Optimizing FSM <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/FSM_0> on signal <count_r[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/FSM_1> on signal <st_curr[1:2]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/FSM_1> on signal <st_curr[1:2]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/FSM_1> on signal <st_curr[1:2]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/FSM_1> on signal <st_curr[1:2]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/FSM_1> on signal <st_curr[1:2]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/FSM_1> on signal <st_curr[1:2]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/FSM_1> on signal <st_curr[1:2]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/FSM_1> on signal <st_curr[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_rr_arbiter/FSM_2> on signal <mask[1:3]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/u0_rr_arbiter/FSM_2> on signal <mask[1:3]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/u0_rr_arbiter/FSM_2> on signal <mask[1:3]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/u0_rr_arbiter/FSM_2> on signal <mask[1:3]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/u0_rr_arbiter/FSM_2> on signal <mask[1:3]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/u0_rr_arbiter/FSM_2> on signal <mask[1:3]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/u0_rr_arbiter/FSM_2> on signal <mask[1:3]> with gray encoding.
Optimizing FSM <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/u0_rr_arbiter/FSM_2> on signal <mask[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 11111111 | 000
 10000000 | 001
 11000000 | 011
 11100000 | 010
 11110000 | 110
 11111000 | 111
 11111100 | 101
 11111110 | 100
----------------------

Optimizing unit <mainboard_top> ...

Optimizing unit <spi_slave> ...

Optimizing unit <spi_cmd> ...

Optimizing unit <aurora_8b10b_gtx1_exdes> ...

Optimizing unit <aurora_8b10b_gtx1_RESET_LOGIC> ...

Optimizing unit <aurora_8b10b_gtx1_AXI_TO_LL> ...

Optimizing unit <aurora_8b10b_gtx1_GT_WRAPPER> ...

Optimizing unit <aurora_8b10b_gtx1_TX_LL_DATAPATH> ...

Optimizing unit <aurora_8b10b_gtx1_TX_LL_CONTROL> ...

Optimizing unit <aurora_8b10b_gtx1_LANE_INIT_SM> ...

Optimizing unit <aurora_8b10b_gtx1_SYM_GEN> ...

Optimizing unit <aurora_8b10b_gtx1_ERR_DETECT> ...

Optimizing unit <aurora_8b10b_gtx1_hotplug> ...

Optimizing unit <aurora_8b10b_gtx1_cir_fifo> ...

Optimizing unit <aurora_8b10b_gtx1_SYM_DEC> ...

Optimizing unit <aurora_8b10b_gtx1_CHANNEL_INIT_SM> ...

Optimizing unit <aurora_8b10b_gtx1_IDLE_AND_VER_GEN> ...

Optimizing unit <aurora_8b10b_gtx1_RX_LL_PDU_DATAPATH> ...

Optimizing unit <aurora_8b10b_gtx1_STANDARD_CC_MODULE> ...

Optimizing unit <pkt_tm> ...

Optimizing unit <pkt_rx_tm> ...

Optimizing unit <pkt_tx_tm> ...

Optimizing unit <round_robin_arbiter> ...

Optimizing unit <test_ts_syn> ...
WARNING:Xst:2716 - In unit mainboard_top, both signals u0_aurora_8b10b_gtx1_exdes/init_clk_i and u0_aurora_8b10b_gtx2_exdes/init_clk_i have a KEEP attribute, signal u0_aurora_8b10b_gtx2_exdes/init_clk_i will be lost.
WARNING:Xst:2716 - In unit mainboard_top, both signals u0_aurora_8b10b_gtx1_exdes/init_clk_i and u0_aurora_8b10b_gtx3_exdes/init_clk_i have a KEEP attribute, signal u0_aurora_8b10b_gtx3_exdes/init_clk_i will be lost.
WARNING:Xst:2716 - In unit mainboard_top, both signals u0_aurora_8b10b_gtx1_exdes/init_clk_i and u0_aurora_8b10b_gtx4_exdes/init_clk_i have a KEEP attribute, signal u0_aurora_8b10b_gtx4_exdes/init_clk_i will be lost.
WARNING:Xst:2716 - In unit mainboard_top, both signals u0_aurora_8b10b_gtx1_exdes/init_clk_i and u0_aurora_8b10b_gtx5_exdes/init_clk_i have a KEEP attribute, signal u0_aurora_8b10b_gtx5_exdes/init_clk_i will be lost.
WARNING:Xst:2716 - In unit mainboard_top, both signals u0_aurora_8b10b_gtx1_exdes/init_clk_i and u0_aurora_8b10b_gtx6_exdes/init_clk_i have a KEEP attribute, signal u0_aurora_8b10b_gtx6_exdes/init_clk_i will be lost.
WARNING:Xst:2716 - In unit mainboard_top, both signals u0_aurora_8b10b_gtx1_exdes/init_clk_i and u0_aurora_8b10b_gtx7_exdes/init_clk_i have a KEEP attribute, signal u0_aurora_8b10b_gtx7_exdes/init_clk_i will be lost.
WARNING:Xst:2716 - In unit mainboard_top, both signals u0_aurora_8b10b_gtx1_exdes/init_clk_i and u0_aurora_8b10b_gtx8_exdes/init_clk_i have a KEEP attribute, signal u0_aurora_8b10b_gtx8_exdes/init_clk_i will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<15> and tx_data<0><0> have a KEEP attribute, signal payload_in_data<15> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<14> and tx_data<0><1> have a KEEP attribute, signal payload_in_data<14> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<13> and tx_data<0><2> have a KEEP attribute, signal payload_in_data<13> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<12> and tx_data<0><3> have a KEEP attribute, signal payload_in_data<12> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<11> and tx_data<0><4> have a KEEP attribute, signal payload_in_data<11> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<10> and tx_data<0><5> have a KEEP attribute, signal payload_in_data<10> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<9> and tx_data<0><6> have a KEEP attribute, signal payload_in_data<9> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<8> and tx_data<0><7> have a KEEP attribute, signal payload_in_data<8> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<7> and tx_data<0><8> have a KEEP attribute, signal payload_in_data<7> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<6> and tx_data<0><9> have a KEEP attribute, signal payload_in_data<6> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<5> and tx_data<0><10> have a KEEP attribute, signal payload_in_data<5> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<4> and tx_data<0><11> have a KEEP attribute, signal payload_in_data<4> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<3> and tx_data<0><12> have a KEEP attribute, signal payload_in_data<3> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<2> and tx_data<0><13> have a KEEP attribute, signal payload_in_data<2> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<1> and tx_data<0><14> have a KEEP attribute, signal payload_in_data<1> will be lost.
WARNING:Xst:1303 - From in and out of unit test_send, both signals payload_in_data<0> and tx_data<0><15> have a KEEP attribute, signal payload_in_data<0> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<15> and rx_data<0><0> have a KEEP attribute, signal payload_in_data<15> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<14> and rx_data<0><1> have a KEEP attribute, signal payload_in_data<14> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<13> and rx_data<0><2> have a KEEP attribute, signal payload_in_data<13> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<12> and rx_data<0><3> have a KEEP attribute, signal payload_in_data<12> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<11> and rx_data<0><4> have a KEEP attribute, signal payload_in_data<11> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<10> and rx_data<0><5> have a KEEP attribute, signal payload_in_data<10> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<9> and rx_data<0><6> have a KEEP attribute, signal payload_in_data<9> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<8> and rx_data<0><7> have a KEEP attribute, signal payload_in_data<8> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<7> and rx_data<0><8> have a KEEP attribute, signal payload_in_data<7> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<6> and rx_data<0><9> have a KEEP attribute, signal payload_in_data<6> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<5> and rx_data<0><10> have a KEEP attribute, signal payload_in_data<5> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<4> and rx_data<0><11> have a KEEP attribute, signal payload_in_data<4> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<3> and rx_data<0><12> have a KEEP attribute, signal payload_in_data<3> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<2> and rx_data<0><13> have a KEEP attribute, signal payload_in_data<2> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<1> and rx_data<0><14> have a KEEP attribute, signal payload_in_data<1> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_in_data<0> and rx_data<0><15> have a KEEP attribute, signal payload_in_data<0> will be lost.
WARNING:Xst:1303 - From in and out of unit test_recv, both signals payload_rst and test_send/payload_rst have a KEEP attribute, signal payload_rst will be lost.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/sof_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_1_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/sof_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_1_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/sof_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_1_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/sof_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_1_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/sof_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_1_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/sof_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/axi_to_ll_pdu_i/new_pkt_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/axi_to_ll_pdu_i/new_pkt_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/axi_to_ll_pdu_i/new_pkt_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/axi_to_ll_pdu_i/new_pkt_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/axi_to_ll_pdu_i/new_pkt_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/axi_to_ll_pdu_i/new_pkt_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/axi_to_ll_pdu_i/new_pkt_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_1_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_1_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/sof_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_2_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_2_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_2_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_2_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_2_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_2_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_2_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_3_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_3_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_3_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_3_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_3_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_3_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/data_eof_3_r> (without init value) has a constant value of 0 in block <mainboard_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/soft_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/hard_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/soft_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/hard_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/soft_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/hard_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/soft_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/hard_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/soft_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/hard_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/soft_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/hard_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/soft_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/hard_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/soft_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/hard_err_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/soft_err_flop_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/soft_err_flop_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/soft_err_flop_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/soft_err_flop_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/soft_err_flop_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/soft_err_flop_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/soft_err_flop_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/SOFT_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/HARD_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/err_detect_i/soft_err_flop_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_2> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_1> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_2> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_1> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_2> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_1> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_2> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_1> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_2> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_1> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_2> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_1> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_2> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_1> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/got_a_d_r_2> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_0> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/GOT_A_1> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/FRAME_ERR> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/sof_in_storage_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx5_exdes/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <mainboard_top>.
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_6> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_6> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_6> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_6> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_6> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_6> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_6> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_6> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_7> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_7> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_7> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_7> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_7> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_7> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_7> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_7> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_8> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_8> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_8> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_8> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_8> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_8> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_8> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_8> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_9> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_9> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_9> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_9> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_9> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_9> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_9> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_9> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_0> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_2> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_0> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_0> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_0> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_0> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_0> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_0> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_0> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_0> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_1> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_1> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_1> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_1> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_1> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_1> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_1> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_2> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_0> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_2> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_2> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_2> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_2> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_2> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_2> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_2> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_2> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_3> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_3> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_3> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_3> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_3> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_3> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_3> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_3> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_0> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_4> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_4> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_4> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_4> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_4> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_4> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_4> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_4> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_0> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_5> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_5> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_5> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_5> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_5> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_5> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_5> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_5> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_0> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_6> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_6> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_6> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_6> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_6> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_6> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_6> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_6> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_v_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_pad_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_1> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_2> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_3> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_4> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_5> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_6> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_7> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_8> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_9>
   <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_10> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_11> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_12> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_13> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_14> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_2> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_7> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_7> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_7> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_7> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_7> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_7> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_7> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_7> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_2> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_8> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_8> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_8> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_8> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_8> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_8> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_8> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_8> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_9> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_9> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_9> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_9> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_9> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_9> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_9> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_9> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_0> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_2> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_10> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_10> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_10> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_10> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_10> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_10> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_10> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_10> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_v_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_pad_r> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_10> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_10> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_10> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_10> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_10> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_10> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_10> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_10> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_0> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_2> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_0> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_2> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/GEN_PAD> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_1> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_2> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_3> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_4> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_5> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_6> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_7> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_8> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_9>
   <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_10> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_11> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_12> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_13> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_14> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_10> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_10> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_10> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_10> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_10> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_10> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_10> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_10> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_10> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_10> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_10> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_10> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_10> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_10> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_10> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_10> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_1> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_2> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_3> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_4> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_5> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_6> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_7> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_8> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_9>
   <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_10> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_11> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_12> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_13> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_14> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_15> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_10> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_10> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_10> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_10> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_10> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_10> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_10> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_10> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_10> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_10> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_10> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_10> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_10> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_10> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_10> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_10> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_0> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/reset_counter_0> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/reset_counter_0> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/reset_counter_0> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/reset_counter_0> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/reset_counter_0> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/reset_counter_0> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/reset_counter_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_0> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_7_10> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_6_10> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_5_10> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_4_10> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_3_10> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_2_10> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_1_10> <u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/ram_raddr_0_10> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_1> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/reset_counter_1> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/reset_counter_1> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/reset_counter_1> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/reset_counter_1> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/reset_counter_1> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/reset_counter_1> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/reset_counter_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_2> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/reset_counter_2> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/reset_counter_2> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/reset_counter_2> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/reset_counter_2> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/reset_counter_2> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/reset_counter_2> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/reset_counter_2> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_10> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_10> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_10> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_10> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_10> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_10> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_10> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_10> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/reset_counter_3> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_4> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/reset_counter_4> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/reset_counter_4> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/reset_counter_4> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/reset_counter_4> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/reset_counter_4> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/reset_counter_4> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/reset_counter_4> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_5> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/reset_counter_5> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/reset_counter_5> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/reset_counter_5> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/reset_counter_5> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/reset_counter_5> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/reset_counter_5> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/reset_counter_5> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_6> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/reset_counter_6> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/reset_counter_6> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/reset_counter_6> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/reset_counter_6> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/reset_counter_6> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/reset_counter_6> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/reset_counter_6> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/reset_counter_7> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/reset_counter_7> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/reset_counter_7> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/reset_counter_7> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/reset_counter_7> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/reset_counter_7> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/reset_counter_7> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/reset_counter_7> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_1> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_2> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_3> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_4> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_5> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_6> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_7> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_8> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_9>
   <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_10> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_11> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_12> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_13> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_14> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/GEN_PAD> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_0> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_0> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_0> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_0> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_0> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_0> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_0> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_0> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_0> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_0> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_0> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_0> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_0> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_0> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_0> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_0> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_1> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_1> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_1> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_1> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_1> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_1> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_1> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_1> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_1> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_1> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_1> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_1> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_1> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_1> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_2> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_2> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_2> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_2> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_2> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_2> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_2> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_2> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_2> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_2> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_2> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_2> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_2> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_2> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_2> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_2> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_3> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_3> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_3> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_3> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_3> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_3> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_3> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_3> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_3> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_3> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_3> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_3> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_3> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_3> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_3> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_3> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_4> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_4> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_4> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_4> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_4> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_4> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_4> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_4> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_4> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_4> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_4> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_4> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_4> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_4> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_4> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_4> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_5> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_5> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_5> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_5> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_5> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_5> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_5> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_5> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_5> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_5> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_5> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_5> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_5> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_5> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_5> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_5> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_6> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_6> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_6> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_6> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_6> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_6> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_6> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_6> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_6> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_6> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_6> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_6> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_6> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_6> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_6> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_6> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_7> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_7> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_7> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_7> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_7> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_7> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_7> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_7> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_7> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_7> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_7> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_7> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_7> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_7> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_7> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_7> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_8> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_8> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_8> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_8> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_8> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_8> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_8> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_8> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_8> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_8> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_8> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_8> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_8> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_8> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_8> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_8> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_7_9> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_6_9> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_5_9> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_4_9> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_3_9> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_2_9> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_1_9> <u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/ram_raddr_0_9> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_7_9> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_6_9> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_5_9> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_4_9> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_3_9> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_2_9> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_1_9> <u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/ram_raddr_0_9> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_0> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/GEN_PAD> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_v_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_pad_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_v_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_pad_r> 
INFO:Xst:2261 - The FF/Latch <debounce_gt_rst_r_0> in Unit <mainboard_top> is equivalent to the following 8 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0> <u0_aurora_8b10b_gtx2_exdes/reset_logic_i/debounce_gt_rst_r_0> <u0_aurora_8b10b_gtx3_exdes/reset_logic_i/debounce_gt_rst_r_0> <u0_aurora_8b10b_gtx4_exdes/reset_logic_i/debounce_gt_rst_r_0> <u0_aurora_8b10b_gtx5_exdes/reset_logic_i/debounce_gt_rst_r_0> <u0_aurora_8b10b_gtx6_exdes/reset_logic_i/debounce_gt_rst_r_0> <u0_aurora_8b10b_gtx7_exdes/reset_logic_i/debounce_gt_rst_r_0> <u0_aurora_8b10b_gtx8_exdes/reset_logic_i/debounce_gt_rst_r_0> 
INFO:Xst:2261 - The FF/Latch <debounce_gt_rst_r_1> in Unit <mainboard_top> is equivalent to the following 8 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_1> <u0_aurora_8b10b_gtx2_exdes/reset_logic_i/debounce_gt_rst_r_1> <u0_aurora_8b10b_gtx3_exdes/reset_logic_i/debounce_gt_rst_r_1> <u0_aurora_8b10b_gtx4_exdes/reset_logic_i/debounce_gt_rst_r_1> <u0_aurora_8b10b_gtx5_exdes/reset_logic_i/debounce_gt_rst_r_1> <u0_aurora_8b10b_gtx6_exdes/reset_logic_i/debounce_gt_rst_r_1> <u0_aurora_8b10b_gtx7_exdes/reset_logic_i/debounce_gt_rst_r_1> <u0_aurora_8b10b_gtx8_exdes/reset_logic_i/debounce_gt_rst_r_1> 
INFO:Xst:2261 - The FF/Latch <debounce_gt_rst_r_2> in Unit <mainboard_top> is equivalent to the following 8 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_2> <u0_aurora_8b10b_gtx2_exdes/reset_logic_i/debounce_gt_rst_r_2> <u0_aurora_8b10b_gtx3_exdes/reset_logic_i/debounce_gt_rst_r_2> <u0_aurora_8b10b_gtx4_exdes/reset_logic_i/debounce_gt_rst_r_2> <u0_aurora_8b10b_gtx5_exdes/reset_logic_i/debounce_gt_rst_r_2> <u0_aurora_8b10b_gtx6_exdes/reset_logic_i/debounce_gt_rst_r_2> <u0_aurora_8b10b_gtx7_exdes/reset_logic_i/debounce_gt_rst_r_2> <u0_aurora_8b10b_gtx8_exdes/reset_logic_i/debounce_gt_rst_r_2> 
INFO:Xst:2261 - The FF/Latch <debounce_gt_rst_r_3> in Unit <mainboard_top> is equivalent to the following 8 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_3> <u0_aurora_8b10b_gtx2_exdes/reset_logic_i/debounce_gt_rst_r_3> <u0_aurora_8b10b_gtx3_exdes/reset_logic_i/debounce_gt_rst_r_3> <u0_aurora_8b10b_gtx4_exdes/reset_logic_i/debounce_gt_rst_r_3> <u0_aurora_8b10b_gtx5_exdes/reset_logic_i/debounce_gt_rst_r_3> <u0_aurora_8b10b_gtx6_exdes/reset_logic_i/debounce_gt_rst_r_3> <u0_aurora_8b10b_gtx7_exdes/reset_logic_i/debounce_gt_rst_r_3> <u0_aurora_8b10b_gtx8_exdes/reset_logic_i/debounce_gt_rst_r_3> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_0> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_0> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_0> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_0> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_0> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_0> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_0> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/GEN_PAD> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_1> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_1> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_1> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_1> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_1> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_1> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_1> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_v_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_pad_r> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_2> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_2> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_2> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_2> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_2> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_2> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_2> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_2> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_3> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_3> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_3> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_3> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_3> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_3> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_3> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_3> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_4> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_4> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_4> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_4> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_4> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_4> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_4> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_4> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_5> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_5> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_5> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_5> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_5> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_5> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_5> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_5> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_6> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_6> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_6> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_6> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_6> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_6> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_6> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_6> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_7> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_7> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_7> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_7> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_7> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_7> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_7> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_7> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_8> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_8> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_8> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_8> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_8> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_8> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_8> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_8> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_7_9> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_6_9> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_5_9> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_4_9> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_3_9> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_2_9> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_1_9> <u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/ram_raddr_0_9> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_1> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_2> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_3> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_4> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_5> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_6> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_7> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_8> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_9>
   <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_10> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_11> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_12> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_13> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_14> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_0> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_1> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_2> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_3> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_4> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_5> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_6> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_7> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_8> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_9>
   <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_10> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_11> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_12> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_13> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_14> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/GEN_PAD> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_0> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_1> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_2> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_0> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_1> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_2> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_0> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_1> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_1> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_2> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_3> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_4> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_5> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_6> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_7> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_8> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_9>
   <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_10> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_11> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_12> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_13> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_14> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_2> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_0> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_1> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_2> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_0> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_1> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_2> <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_0> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_1> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_2> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_0> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_1> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_2> <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_0> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_0> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_0> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_1> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_1> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_2> in Unit <mainboard_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_2> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_0> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_0> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_0> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_0> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_0> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_0> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_0> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_0> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_1> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_1> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_1> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_1> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_1> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_1> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_1> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_2> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_2> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_2> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_2> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_2> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_2> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_2> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_2> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_3> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_3> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_3> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_3> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_3> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_3> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_3> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_3> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_4> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_4> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_4> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_4> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_4> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_4> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_4> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_4> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_5> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_5> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_5> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_5> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_5> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_5> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_5> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_5> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_6> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_6> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_6> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_6> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_6> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_6> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_6> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_6> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_7> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_7> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_7> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_7> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_7> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_7> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_7> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_7> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_8> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_8> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_8> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_8> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_8> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_8> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_8> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_8> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_7_9> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_6_9> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_5_9> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_4_9> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_3_9> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_2_9> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_1_9> <u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/ram_raddr_0_9> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/GEN_PAD> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_1> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_2> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_3> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_4> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_5> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_6> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_7> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_8> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_9>
   <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_10> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_11> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_12> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_13> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_14> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_v_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_pad_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_1> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_2> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_3> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_4> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_5> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_6> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_7> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_8> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_9>
   <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_10> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_11> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_12> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_13> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_14> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_0> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_v_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_pad_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_1> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_2> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_3> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_4> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_5> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_6> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_7> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_8> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_9>
   <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_10> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_11> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_12> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_13> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_14> <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_15> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_0> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_0> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_0> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_0> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_0> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_0> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_0> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_0> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_1> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_1> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_1> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_1> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_1> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_1> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_1> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_2> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_2> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_2> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_2> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_2> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_2> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_2> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_2> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_1> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_2> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_3> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_4> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_5> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_6> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_7> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_8> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_9>
   <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_10> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_11> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_12> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_13> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_14> <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_3> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_3> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_3> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_3> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_3> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_3> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_3> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_3> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_4> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_4> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_4> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_4> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_4> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_4> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_4> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_4> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_5> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_5> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_5> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_5> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_5> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_5> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_5> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_5> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_6> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_6> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_6> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_6> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_6> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_6> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_6> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_6> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_7> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_7> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_7> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_7> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_7> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_7> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_7> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_7> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_8> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_8> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_8> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_8> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_8> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_8> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_8> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_8> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_7_9> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_6_9> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_5_9> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_4_9> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_3_9> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_2_9> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_1_9> <u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/ram_raddr_0_9> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_0> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_0> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_0> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_0> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_0> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_0> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_0> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_0> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_1> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_1> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_1> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_1> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_1> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_1> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_1> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_2> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_2> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_2> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_2> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_2> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_2> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_2> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_2> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_3> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_3> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_3> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_3> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_3> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_3> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_3> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_3> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_4> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_4> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_4> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_4> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_4> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_4> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_4> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_4> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_5> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_5> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_5> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_5> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_5> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_5> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_5> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_5> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_6> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_6> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_6> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_6> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_6> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_6> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_6> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_6> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_7> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_7> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_7> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_7> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_7> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_7> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_7> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_7> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_1> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_2> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_3> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_4> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_5> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_6> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_7> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_8> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_9>
   <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_10> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_11> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_12> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_13> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_14> <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_8> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_8> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_8> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_8> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_8> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_8> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_8> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_8> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/GEN_PAD> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_V> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_7_9> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_6_9> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_5_9> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_4_9> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_3_9> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_2_9> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_1_9> <u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/ram_raddr_0_9> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_0> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_1> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_2> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_3> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_4> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_5> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_6> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_7> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_8> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_9>
   <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_10> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_11> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_12> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_13> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_14> <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_0> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_1> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_2> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_3> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_4> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_5> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_6> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_7> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_8> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_9>
   <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_10> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_11> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_12> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_13> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_14> <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r> in Unit <mainboard_top> is equivalent to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_0> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_0> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_0> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_0> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_0> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_0> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_0> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_0> 
INFO:Xst:2261 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_0> in Unit <mainboard_top> is equivalent to the following 15 FFs/Latches, which will be removed : <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_1> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_2> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_3> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_4> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_5> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_6> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_7> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_8> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_9>
   <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_10> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_11> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_12> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_13> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_14> <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/storage_r_15> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_1> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_1> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_1> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_1> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_1> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_1> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_1> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_1> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_2> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_2> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_2> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_2> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_2> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_2> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_2> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_2> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_3> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_3> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_3> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_3> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_3> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_3> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_3> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_3> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_4> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_4> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_4> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_4> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_4> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_4> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_4> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_4> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_7_5> in Unit <mainboard_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_6_5> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_5_5> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_4_5> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_3_5> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_2_5> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_1_5> <u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/ram_raddr_0_5> 
INFO:Xst:3203 - The FF/Latch <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/RESET_CHANNEL> in Unit <mainboard_top> is the opposite to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx7_exdes/lane_up_r2> 
INFO:Xst:3203 - The FF/Latch <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/RESET_CHANNEL> in Unit <mainboard_top> is the opposite to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx5_exdes/lane_up_r2> 
INFO:Xst:3203 - The FF/Latch <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/RESET_CHANNEL> in Unit <mainboard_top> is the opposite to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx3_exdes/lane_up_r2> 
INFO:Xst:3203 - The FF/Latch <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/RESET_CHANNEL> in Unit <mainboard_top> is the opposite to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx1_exdes/lane_up_r2> 
INFO:Xst:3203 - The FF/Latch <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/RESET_CHANNEL> in Unit <mainboard_top> is the opposite to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx8_exdes/lane_up_r2> 
INFO:Xst:3203 - The FF/Latch <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/RESET_CHANNEL> in Unit <mainboard_top> is the opposite to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx6_exdes/lane_up_r2> 
INFO:Xst:3203 - The FF/Latch <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/RESET_CHANNEL> in Unit <mainboard_top> is the opposite to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx4_exdes/lane_up_r2> 
INFO:Xst:3203 - The FF/Latch <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_err_detect_i/RESET_CHANNEL> in Unit <mainboard_top> is the opposite to the following FF/Latch, which will be removed : <u0_aurora_8b10b_gtx2_exdes/lane_up_r2> 

Mapping all equations...
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/in_frame_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/in_frame_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/in_frame_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/in_frame_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/in_frame_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/in_frame_r> of sequential type is unconnected in block <mainboard_top>.
WARNING:Xst:2677 - Node <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/in_frame_r> of sequential type is unconnected in block <mainboard_top>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mainboard_top, actual ratio is 26.
FlipFlop u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_7 has been replicated 1 time(s)
FlipFlop u0_pkt_tm/INST_RX_TM[1].u0_pkt_tx_tm/fifo_rden_2dly_7 has been replicated 1 time(s)
FlipFlop u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/fifo_rden_2dly_7 has been replicated 1 time(s)
FlipFlop u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_2dly_7 has been replicated 1 time(s)
FlipFlop u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/fifo_rden_2dly_7 has been replicated 1 time(s)
FlipFlop u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/fifo_rden_2dly_6 has been replicated 1 time(s)
FlipFlop u0_pkt_tm/INST_RX_TM[5].u0_pkt_tx_tm/fifo_rden_2dly_7 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mainboard_top> :
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/reset_logic_i/link_reset_r2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/reset_logic_i/link_reset_r2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/reset_logic_i/link_reset_r2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/reset_logic_i/link_reset_r2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/reset_logic_i/link_reset_r2>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt0_txresetdone_r3>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt0_rxresetdone_r3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/gt0_txresetdone_r3>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/gt0_rxresetdone_r3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/gt0_txresetdone_r3>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/gt0_rxresetdone_r3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/gt0_txresetdone_r3>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/gt0_rxresetdone_r3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/gt0_txresetdone_r3>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/gt0_rxresetdone_r3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/gt0_txresetdone_r3>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/gt0_rxresetdone_r3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/gt0_txresetdone_r3>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/gt0_rxresetdone_r3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/gt0_txresetdone_r3>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/gt0_rxresetdone_r3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_4>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_5>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_6>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_7>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_8>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_9>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_10>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_11>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_12>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_13>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_14>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter5_r_15>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter3_r_3>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter4_r_15>.
	Found 15-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_15>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter5_r_15>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter3_r_3>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter4_r_15>.
	Found 15-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_15>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter5_r_15>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter3_r_3>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter4_r_15>.
	Found 15-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_15>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter5_r_15>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter3_r_3>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter4_r_15>.
	Found 15-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_15>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter5_r_15>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter3_r_3>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter4_r_15>.
	Found 15-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_15>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter5_r_15>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter3_r_3>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter4_r_15>.
	Found 15-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_15>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter5_r_15>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter3_r_3>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter4_r_15>.
	Found 15-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_15>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter5_r_15>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter3_r_3>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter4_r_15>.
	Found 15-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/lane_init_sm_i/counter2_r_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/gen_pad_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_1>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_4>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_5>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_6>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_7>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_8>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_9>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_10>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_11>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_12>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_13>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_14>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_1>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_4>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_5>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_6>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_7>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_8>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_9>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_10>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_11>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_12>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_13>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_14>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_1>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_4>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_5>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_6>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_7>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_8>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_9>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_10>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_11>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_12>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_13>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_14>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_1>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_4>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_5>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_6>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_7>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_8>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_9>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_10>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_11>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_12>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_13>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_14>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_1>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_4>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_5>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_6>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_7>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_8>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_9>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_10>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_11>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_12>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_13>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_14>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_1>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_4>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_5>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_6>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_7>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_8>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_9>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_10>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_11>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_12>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_13>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_14>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_1>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_4>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_5>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_6>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_7>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_8>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_9>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_10>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_11>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_12>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_13>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_14>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_1>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_4>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_5>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_6>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_7>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_8>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_9>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_10>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_11>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_12>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_13>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_14>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_0>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_1>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_2>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_3>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_4>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_5>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_6>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_7>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_8>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_9>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_10>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_11>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_12>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_13>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_14>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_15>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/CHANNEL_UP>.
	Found 8-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 31-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/v_count_r_31>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/all_lanes_v_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/CHANNEL_UP>.
	Found 8-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 31-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/v_count_r_31>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/all_lanes_v_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/CHANNEL_UP>.
	Found 8-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 31-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/v_count_r_31>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/all_lanes_v_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/CHANNEL_UP>.
	Found 8-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 31-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/v_count_r_31>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/all_lanes_v_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/CHANNEL_UP>.
	Found 8-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 31-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/v_count_r_31>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/all_lanes_v_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/CHANNEL_UP>.
	Found 8-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 31-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/v_count_r_31>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/all_lanes_v_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/CHANNEL_UP>.
	Found 8-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 31-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/v_count_r_31>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/all_lanes_v_r>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/CHANNEL_UP>.
	Found 8-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 31-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/v_count_r_31>.
	Found 2-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/all_lanes_v_r>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3>.
	Found 4-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_3>.
	Found 12-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/standard_cc_module_i/count_13d_srl_r_11>.
	Found 9-bit shift register for signal <u0_aurora_8b10b_gtx1_exdes/standard_cc_module_i/prepare_count_r_9>.
	Found 12-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/standard_cc_module_i/count_13d_srl_r_11>.
	Found 9-bit shift register for signal <u0_aurora_8b10b_gtx2_exdes/standard_cc_module_i/prepare_count_r_9>.
	Found 12-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/standard_cc_module_i/count_13d_srl_r_11>.
	Found 9-bit shift register for signal <u0_aurora_8b10b_gtx3_exdes/standard_cc_module_i/prepare_count_r_9>.
	Found 12-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/standard_cc_module_i/count_13d_srl_r_11>.
	Found 9-bit shift register for signal <u0_aurora_8b10b_gtx4_exdes/standard_cc_module_i/prepare_count_r_9>.
	Found 12-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/standard_cc_module_i/count_13d_srl_r_11>.
	Found 9-bit shift register for signal <u0_aurora_8b10b_gtx5_exdes/standard_cc_module_i/prepare_count_r_9>.
	Found 12-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/count_13d_srl_r_11>.
	Found 9-bit shift register for signal <u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/prepare_count_r_9>.
	Found 12-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/standard_cc_module_i/count_13d_srl_r_11>.
	Found 9-bit shift register for signal <u0_aurora_8b10b_gtx7_exdes/standard_cc_module_i/prepare_count_r_9>.
	Found 12-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/standard_cc_module_i/count_13d_srl_r_11>.
	Found 9-bit shift register for signal <u0_aurora_8b10b_gtx8_exdes/standard_cc_module_i/prepare_count_r_9>.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u0_aurora_8b10b_gtx1_exdes/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <u0_aurora_8b10b_gtx1_exdes/standard_cc_module_i/count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u0_aurora_8b10b_gtx2_exdes/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <u0_aurora_8b10b_gtx2_exdes/standard_cc_module_i/count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u0_aurora_8b10b_gtx3_exdes/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <u0_aurora_8b10b_gtx3_exdes/standard_cc_module_i/count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u0_aurora_8b10b_gtx4_exdes/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <u0_aurora_8b10b_gtx4_exdes/standard_cc_module_i/count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u0_aurora_8b10b_gtx5_exdes/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <u0_aurora_8b10b_gtx5_exdes/standard_cc_module_i/count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u0_aurora_8b10b_gtx7_exdes/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <u0_aurora_8b10b_gtx7_exdes/standard_cc_module_i/count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u0_aurora_8b10b_gtx8_exdes/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 23-bit shift register was found for signal <u0_aurora_8b10b_gtx8_exdes/standard_cc_module_i/count_24d_srl_r_22> and currently occupies 23 logic cells (11 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mainboard_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4838
 Flip-Flops                                            : 4838
# Shift Registers                                      : 318
 12-bit shift register                                 : 8
 15-bit shift register                                 : 8
 16-bit shift register                                 : 24
 2-bit shift register                                  : 214
 3-bit shift register                                  : 24
 31-bit shift register                                 : 8
 4-bit shift register                                  : 16
 8-bit shift register                                  : 8
 9-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mainboard_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8058
#      GND                         : 1
#      INV                         : 302
#      LUT1                        : 350
#      LUT2                        : 834
#      LUT3                        : 1035
#      LUT4                        : 784
#      LUT5                        : 887
#      LUT6                        : 2514
#      MUXCY                       : 455
#      MUXF7                       : 411
#      VCC                         : 1
#      XORCY                       : 484
# FlipFlops/Latches                : 5132
#      FD                          : 1050
#      FDC                         : 971
#      FDCE                        : 1388
#      FDE                         : 380
#      FDP                         : 41
#      FDPE                        : 14
#      FDR                         : 619
#      FDRE                        : 541
#      FDS                         : 112
#      FDSE                        : 16
# Shift Registers                  : 334
#      SRL16                       : 16
#      SRLC16E                     : 310
#      SRLC32E                     : 8
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 75
#      IBUF                        : 34
#      IBUFDS_GTE2                 : 1
#      IBUFG                       : 1
#      OBUF                        : 39
# GigabitIOs                       : 10
#      GTXE2_CHANNEL               : 8
#      GTXE2_COMMON                : 2
# Others                           : 137
#      asynfifo_w18d4096           : 8
#      asynfifo_w24d64             : 64
#      asynram_w16d2048            : 64
#      PLLE2_ADV                   : 1

Device utilization summary:
---------------------------

Selected Device : 7k70tfbg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5132  out of  82000     6%  
 Number of Slice LUTs:                 7040  out of  41000    17%  
    Number used as Logic:              6706  out of  41000    16%  
    Number used as Memory:              334  out of  13400     2%  
       Number used as SRL:              334

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8092
   Number with an unused Flip Flop:    2960  out of   8092    36%  
   Number with an unused LUT:          1052  out of   8092    13%  
   Number of fully used LUT-FF pairs:  4080  out of   8092    50%  
   Number of unique control sets:       472

IO Utilization: 
 Number of IOs:                          74
 Number of bonded IOBs:                  74  out of    300    24%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:        12  out of    128     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
clk_27m                                | PLLE2_ADV:CLKOUT0      | 329   |
clk_27m                                | IBUFG+BUFG             | 29    |
u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i| BUFG                   | 595   |
u0_aurora_8b10b_gtx6_exdes/tx_out_clk_i| BUFG                   | 523   |
u0_aurora_8b10b_gtx8_exdes/tx_out_clk_i| BUFG                   | 499   |
u0_aurora_8b10b_gtx7_exdes/tx_out_clk_i| BUFG                   | 499   |
u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i| BUFG                   | 568   |
u0_aurora_8b10b_gtx4_exdes/tx_out_clk_i| BUFG                   | 499   |
u0_aurora_8b10b_gtx3_exdes/tx_out_clk_i| BUFG                   | 499   |
u0_aurora_8b10b_gtx2_exdes/tx_out_clk_i| BUFG                   | 499   |
clk_27m                                | PLLE2_ADV:CLKOUT1      | 927   |
---------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 27.615ns (Maximum Frequency: 36.212MHz)
   Minimum input arrival time before clock: 2.478ns
   Maximum output required time after clock: 2.826ns
   Maximum combinational path delay: 0.877ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_27m'
  Clock period: 27.615ns (frequency: 36.212MHz)
  Total number of paths / destination ports: 47921 / 1674
-------------------------------------------------------------------------
Delay:               2.466ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_rdy_7 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_5 (FF)
  Source Clock:      clk_27m rising 11.2X
  Destination Clock: clk_27m rising 11.2X

  Data Path: u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_rdy_7 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.236   0.642  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_rdy_7 (u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_rdy_7)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/u0_rr_arbiter/out4 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/u0_rr_arbiter/out3)
     LUT5:I4->O            9   0.043   0.450  u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/u0_rr_arbiter/out5 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/u0_rr_arbiter/out4)
     LUT6:I4->O            3   0.043   0.615  u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/u0_rr_arbiter/grant_buf[2]_flag_OR_303_o1 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/u0_rr_arbiter/grant_buf[2]_flag_OR_303_o)
     LUT6:I1->O            1   0.043   0.000  u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/u0_rr_arbiter/mask_FSM_FFd3-In (u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/u0_rr_arbiter/mask_FSM_FFd3-In)
     FDC:D                    -0.000          u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/u0_rr_arbiter/mask_FSM_FFd3
    ----------------------------------------
    Total                      2.466ns (0.408ns logic, 2.058ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i'
  Clock period: 2.987ns (frequency: 334.773MHz)
  Total number of paths / destination ports: 7745 / 1202
-------------------------------------------------------------------------
Delay:               2.987ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_7_10 (FF)
  Source Clock:      u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i rising
  Destination Clock: u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_7_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N331)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<7>)
     FDCE:CE                   0.161          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_7_9
    ----------------------------------------
    Total                      2.987ns (0.569ns logic, 2.418ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_aurora_8b10b_gtx6_exdes/tx_out_clk_i'
  Clock period: 2.987ns (frequency: 334.773MHz)
  Total number of paths / destination ports: 6688 / 1036
-------------------------------------------------------------------------
Delay:               2.987ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_waddr_7_10 (FF)
  Source Clock:      u0_aurora_8b10b_gtx6_exdes/tx_out_clk_i rising
  Destination Clock: u0_aurora_8b10b_gtx6_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_waddr_7_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N291)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<7>)
     FDCE:CE                   0.161          u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_waddr_7_9
    ----------------------------------------
    Total                      2.987ns (0.569ns logic, 2.418ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_aurora_8b10b_gtx8_exdes/tx_out_clk_i'
  Clock period: 2.987ns (frequency: 334.773MHz)
  Total number of paths / destination ports: 6388 / 1012
-------------------------------------------------------------------------
Delay:               2.987ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_waddr_7_10 (FF)
  Source Clock:      u0_aurora_8b10b_gtx8_exdes/tx_out_clk_i rising
  Destination Clock: u0_aurora_8b10b_gtx8_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_waddr_7_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N275)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<7>)
     FDCE:CE                   0.161          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_waddr_7_9
    ----------------------------------------
    Total                      2.987ns (0.569ns logic, 2.418ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_aurora_8b10b_gtx7_exdes/tx_out_clk_i'
  Clock period: 2.987ns (frequency: 334.773MHz)
  Total number of paths / destination ports: 6388 / 1012
-------------------------------------------------------------------------
Delay:               2.987ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_7_10 (FF)
  Source Clock:      u0_aurora_8b10b_gtx7_exdes/tx_out_clk_i rising
  Destination Clock: u0_aurora_8b10b_gtx7_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_7_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N283)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<7>)
     FDCE:CE                   0.161          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_7_9
    ----------------------------------------
    Total                      2.987ns (0.569ns logic, 2.418ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i'
  Clock period: 2.987ns (frequency: 334.773MHz)
  Total number of paths / destination ports: 6542 / 1108
-------------------------------------------------------------------------
Delay:               2.987ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_waddr_7_10 (FF)
  Source Clock:      u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i rising
  Destination Clock: u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_waddr_7_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N299)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<7>)
     FDCE:CE                   0.161          u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_waddr_7_9
    ----------------------------------------
    Total                      2.987ns (0.569ns logic, 2.418ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_aurora_8b10b_gtx4_exdes/tx_out_clk_i'
  Clock period: 2.987ns (frequency: 334.773MHz)
  Total number of paths / destination ports: 6388 / 1012
-------------------------------------------------------------------------
Delay:               2.987ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_waddr_7_10 (FF)
  Source Clock:      u0_aurora_8b10b_gtx4_exdes/tx_out_clk_i rising
  Destination Clock: u0_aurora_8b10b_gtx4_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_waddr_7_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N307)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<7>)
     FDCE:CE                   0.161          u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_waddr_7_9
    ----------------------------------------
    Total                      2.987ns (0.569ns logic, 2.418ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_aurora_8b10b_gtx3_exdes/tx_out_clk_i'
  Clock period: 2.987ns (frequency: 334.773MHz)
  Total number of paths / destination ports: 6388 / 1012
-------------------------------------------------------------------------
Delay:               2.987ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_waddr_7_10 (FF)
  Source Clock:      u0_aurora_8b10b_gtx3_exdes/tx_out_clk_i rising
  Destination Clock: u0_aurora_8b10b_gtx3_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_waddr_7_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N315)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<7>)
     FDCE:CE                   0.161          u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_waddr_7_9
    ----------------------------------------
    Total                      2.987ns (0.569ns logic, 2.418ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_aurora_8b10b_gtx2_exdes/tx_out_clk_i'
  Clock period: 2.987ns (frequency: 334.773MHz)
  Total number of paths / destination ports: 6388 / 1012
-------------------------------------------------------------------------
Delay:               2.987ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_waddr_7_10 (FF)
  Source Clock:      u0_aurora_8b10b_gtx2_exdes/tx_out_clk_i rising
  Destination Clock: u0_aurora_8b10b_gtx2_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_waddr_7_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N323)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<7>)
     FDCE:CE                   0.161          u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_waddr_7_9
    ----------------------------------------
    Total                      2.987ns (0.569ns logic, 2.418ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_27m'
  Total number of paths / destination ports: 2844 / 400
-------------------------------------------------------------------------
Offset:              1.771ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64:dout<20> (PAD)
  Destination:       u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/fifo_dout_20 (FF)
  Destination Clock: clk_27m rising 11.2X

  Data Path: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64:dout<20> to u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/fifo_dout_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    asynfifo_w24d64:dout<20>    1   0.000   0.613  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64 (u0_pkt_tm/fifo_dout_out4_in<0><20>)
     LUT6:I0->O            2   0.043   0.355  u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<20>5 (u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<20>5)
     LUT6:I5->O            1   0.043   0.000  u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<20>4_SW1_G (N1546)
     MUXF7:I1->O           1   0.178   0.495  u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<20>4_SW1 (N959)
     LUT6:I3->O            1   0.043   0.000  u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<20>6 (u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<20>)
     FDC:D                    -0.000          u0_pkt_tm/INST_RX_TM[4].u0_pkt_tx_tm/fifo_dout_20
    ----------------------------------------
    Total                      1.771ns (0.307ns logic, 1.464ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i'
  Total number of paths / destination ports: 40 / 25
-------------------------------------------------------------------------
Offset:              1.081ns (Levels of Logic = 2)
  Source:            u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096:almost_empty (PAD)
  Destination:       u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/sof_data_eof_1_r (FF)
  Destination Clock: u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096:almost_empty to u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/sof_data_eof_1_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    asynfifo_w18d4096:almost_empty   13   0.000   0.473  u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096 (tx_src_rdy_n<0>)
     LUT3:I1->O            1   0.043   0.522  u0_aurora_8b10b_gtx5_exdes/aurora_module_i/axi_to_ll_pdu_i/LL_OP_SOF_N1 (u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_sof)
     LUT5:I1->O            1   0.043   0.000  u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/next_sof_data_eof_1_c1 (u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/next_sof_data_eof_1_c)
     FDRE:D                   -0.000          u0_aurora_8b10b_gtx5_exdes/aurora_module_i/tx_ll_i/tx_ll_control_i/sof_data_eof_1_r
    ----------------------------------------
    Total                      1.081ns (0.086ns logic, 0.995ns route)
                                       (8.0% logic, 92.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i'
  Total number of paths / destination ports: 164 / 57
-------------------------------------------------------------------------
Offset:              2.478ns (Levels of Logic = 5)
  Source:            u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096:almost_empty (PAD)
  Destination:       test_send/len_err (FF)
  Destination Clock: u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096:almost_empty to test_send/len_err
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    asynfifo_w18d4096:almost_empty   13   0.000   0.418  u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096 (tx_src_rdy_n<0>)
     LUT2:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/tx_eof_n1 (tx_eof_n<0>)
     LUT1:I0->O            9   0.043   0.567  tx_eof_n[0]_INV_226_o1 (test_send/payload_in_end)
     LUT6:I2->O            1   0.043   0.405  test_send/_n0277_inv2 (test_send/_n0277_inv3)
     LUT6:I4->O            1   0.043   0.522  test_send/_n0277_inv3 (test_send/_n0277_inv)
     LUT4:I0->O            1   0.043   0.000  test_send/len_err_rstpot (test_send/len_err_rstpot)
     FDC:D                    -0.000          test_send/len_err
    ----------------------------------------
    Total                      2.478ns (0.215ns logic, 2.263ns route)
                                       (8.7% logic, 91.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_aurora_8b10b_gtx8_exdes/tx_out_clk_i'
  Total number of paths / destination ports: 656 / 412
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0> (PAD)
  Source Clock:      u0_aurora_8b10b_gtx8_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N275)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/ram_wren<7>)
    asynram_w16d2048:wea<0>        0.000          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048
    ----------------------------------------
    Total                      2.826ns (0.408ns logic, 2.418ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_aurora_8b10b_gtx7_exdes/tx_out_clk_i'
  Total number of paths / destination ports: 656 / 412
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0> (PAD)
  Source Clock:      u0_aurora_8b10b_gtx7_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N283)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<7>)
    asynram_w16d2048:wea<0>        0.000          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048
    ----------------------------------------
    Total                      2.826ns (0.408ns logic, 2.418ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_aurora_8b10b_gtx6_exdes/tx_out_clk_i'
  Total number of paths / destination ports: 660 / 413
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0> (PAD)
  Source Clock:      u0_aurora_8b10b_gtx6_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N291)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/ram_wren<7>)
    asynram_w16d2048:wea<0>        0.000          u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048
    ----------------------------------------
    Total                      2.826ns (0.408ns logic, 2.418ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i'
  Total number of paths / destination ports: 656 / 412
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0> (PAD)
  Source Clock:      u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N299)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/ram_wren<7>)
    asynram_w16d2048:wea<0>        0.000          u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048
    ----------------------------------------
    Total                      2.826ns (0.408ns logic, 2.418ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_aurora_8b10b_gtx4_exdes/tx_out_clk_i'
  Total number of paths / destination ports: 656 / 412
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0> (PAD)
  Source Clock:      u0_aurora_8b10b_gtx4_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N307)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/ram_wren<7>)
    asynram_w16d2048:wea<0>        0.000          u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048
    ----------------------------------------
    Total                      2.826ns (0.408ns logic, 2.418ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_aurora_8b10b_gtx3_exdes/tx_out_clk_i'
  Total number of paths / destination ports: 656 / 412
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0> (PAD)
  Source Clock:      u0_aurora_8b10b_gtx3_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N315)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/ram_wren<7>)
    asynram_w16d2048:wea<0>        0.000          u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048
    ----------------------------------------
    Total                      2.826ns (0.408ns logic, 2.418ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_aurora_8b10b_gtx2_exdes/tx_out_clk_i'
  Total number of paths / destination ports: 656 / 412
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0> (PAD)
  Source Clock:      u0_aurora_8b10b_gtx2_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N323)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/ram_wren<7>)
    asynram_w16d2048:wea<0>        0.000          u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048
    ----------------------------------------
    Total                      2.826ns (0.408ns logic, 2.418ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i'
  Total number of paths / destination ports: 666 / 414
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 4)
  Source:            u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:       u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0> (PAD)
  Source Clock:      u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i rising

  Data Path: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.236   0.653  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_2 (u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_2)
     LUT6:I1->O            1   0.043   0.350  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<0>1_SW0 (N331)
     LUT6:I5->O            4   0.043   0.367  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<0>1 (u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<0>1)
     LUT3:I2->O            8   0.043   0.652  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<0>21 (u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<0>2)
     LUT6:I0->O           11   0.043   0.395  u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<7>1 (u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<7>)
    asynram_w16d2048:wea<0>        0.000          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048
    ----------------------------------------
    Total                      2.826ns (0.408ns logic, 2.418ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_27m'
  Total number of paths / destination ports: 922 / 922
-------------------------------------------------------------------------
Offset:              1.226ns (Levels of Logic = 2)
  Source:            ms_led (FF)
  Destination:       led_out<0> (PAD)
  Source Clock:      clk_27m rising 4.7X

  Data Path: ms_led to led_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.236   0.608  ms_led (ms_led)
     LUT5:I0->O            1   0.043   0.339  Mmux_n006511 (led_out_0_OBUF)
     OBUF:I->O                 0.000          led_out_0_OBUF (led_out<0>)
    ----------------------------------------
    Total                      1.226ns (0.279ns logic, 0.947ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Delay:               0.877ns (Levels of Logic = 3)
  Source:            sb_signal<3> (PAD)
  Destination:       front_panel_led<3> (PAD)

  Data Path: sb_signal<3> to front_panel_led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.495  sb_signal_3_IBUF (sb_signal_3_IBUF)
     LUT3:I0->O            1   0.043   0.339  front_panel_led<3>1 (front_panel_led_3_OBUF)
     OBUF:I->O                 0.000          front_panel_led_3_OBUF (front_panel_led<3>)
    ----------------------------------------
    Total                      0.877ns (0.043ns logic, 0.834ns route)
                                       (4.9% logic, 95.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_27m
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk_27m                                |    4.842|         |         |         |
u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i|    2.099|         |         |         |
u0_aurora_8b10b_gtx2_exdes/tx_out_clk_i|    1.655|         |         |         |
u0_aurora_8b10b_gtx3_exdes/tx_out_clk_i|    1.655|         |         |         |
u0_aurora_8b10b_gtx4_exdes/tx_out_clk_i|    1.655|         |         |         |
u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i|    1.655|         |         |         |
u0_aurora_8b10b_gtx6_exdes/tx_out_clk_i|    1.655|         |         |         |
u0_aurora_8b10b_gtx7_exdes/tx_out_clk_i|    1.655|         |         |         |
u0_aurora_8b10b_gtx8_exdes/tx_out_clk_i|    1.655|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk_27m                                |    4.842|         |         |         |
u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i|    2.987|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_aurora_8b10b_gtx2_exdes/tx_out_clk_i
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk_27m                                |    4.098|         |         |         |
u0_aurora_8b10b_gtx2_exdes/tx_out_clk_i|    2.987|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_aurora_8b10b_gtx3_exdes/tx_out_clk_i
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk_27m                                |    4.098|         |         |         |
u0_aurora_8b10b_gtx3_exdes/tx_out_clk_i|    2.987|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_aurora_8b10b_gtx4_exdes/tx_out_clk_i
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk_27m                                |    4.098|         |         |         |
u0_aurora_8b10b_gtx4_exdes/tx_out_clk_i|    2.987|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk_27m                                |    4.098|         |         |         |
u0_aurora_8b10b_gtx5_exdes/tx_out_clk_i|    2.987|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_aurora_8b10b_gtx6_exdes/tx_out_clk_i
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk_27m                                |    4.842|         |         |         |
u0_aurora_8b10b_gtx1_exdes/tx_out_clk_i|    1.410|         |         |         |
u0_aurora_8b10b_gtx6_exdes/tx_out_clk_i|    2.987|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_aurora_8b10b_gtx7_exdes/tx_out_clk_i
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk_27m                                |    4.098|         |         |         |
u0_aurora_8b10b_gtx7_exdes/tx_out_clk_i|    2.987|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_aurora_8b10b_gtx8_exdes/tx_out_clk_i
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk_27m                                |    4.098|         |         |         |
u0_aurora_8b10b_gtx8_exdes/tx_out_clk_i|    2.987|         |         |         |
---------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 61.33 secs
 
--> 

Total memory usage is 519148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  890 (   0 filtered)
Number of infos    :  410 (   0 filtered)

