{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564046233447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564046233449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 25 12:17:13 2019 " "Processing started: Thu Jul 25 12:17:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564046233449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564046233449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder2to4 -c decoder2to4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder2to4 -c decoder2to4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564046233449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564046234599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564046234599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4_model.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4_model " "Found entity 1: decoder2to4_model" {  } { { "decoder2to4_model.v" "" { Text "C:/Users/fvura/Desktop/programs quartus/decoder2to4/decoder2to4_model.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564046245223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564046245223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4_main.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "decoder2to4_main.v" "" { Text "C:/Users/fvura/Desktop/programs quartus/decoder2to4/decoder2to4_main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564046245238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564046245238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder2to4_tb.v" "" { Text "C:/Users/fvura/Desktop/programs quartus/decoder2to4/decoder2to4_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564046245238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564046245238 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A1 decoder2to4_tb.v(7) " "Verilog HDL error at decoder2to4_tb.v(7): object \"A1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "decoder2to4_tb.v" "" { Text "C:/Users/fvura/Desktop/programs quartus/decoder2to4/decoder2to4_tb.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1564046245254 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y0 decoder2to4_tb.v(8) " "Verilog HDL error at decoder2to4_tb.v(8): object \"Y0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "decoder2to4_tb.v" "" { Text "C:/Users/fvura/Desktop/programs quartus/decoder2to4/decoder2to4_tb.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1564046245254 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y1 decoder2to4_tb.v(8) " "Verilog HDL error at decoder2to4_tb.v(8): object \"Y1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "decoder2to4_tb.v" "" { Text "C:/Users/fvura/Desktop/programs quartus/decoder2to4/decoder2to4_tb.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1564046245254 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y2 decoder2to4_tb.v(9) " "Verilog HDL error at decoder2to4_tb.v(9): object \"Y2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "decoder2to4_tb.v" "" { Text "C:/Users/fvura/Desktop/programs quartus/decoder2to4/decoder2to4_tb.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1564046245254 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Y3 decoder2to4_tb.v(9) " "Verilog HDL error at decoder2to4_tb.v(9): object \"Y3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "decoder2to4_tb.v" "" { Text "C:/Users/fvura/Desktop/programs quartus/decoder2to4/decoder2to4_tb.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1564046245254 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564046245348 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 25 12:17:25 2019 " "Processing ended: Thu Jul 25 12:17:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564046245348 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564046245348 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564046245348 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564046245348 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564046246045 ""}
