{
    "DESIGN_NAME": "aes_128_ofb",
    "VERILOG_FILES": "dir::src/aes_128_ofb.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "RESET_PORT": "rst_n",
    "GLB_RT_ADJUSTMENT": 0.5,
    "FP_IO_HMETAL": "M3",
    "FP_CORE_UTIL": 50,
    "FP_ASPECT_RATIO": 1.0,
    "FP_CORE_VMETAL": "M1",
    "PL_TARGET_DENSITY": 0.7,
    "CELL_PAD": 2,
    "PL_BASIC_PLACEMENT": "conservative",
    "SYNTH_MAX_FANOUT": 5,
    "SYNTH_STRATEGY": "AREA 1",
    "SYNTH_DRIVING_CELL": "sky130_fd_sc_hd__inv_2",
    "SYNTH_DRIVING_CELL_PIN": "Y",
    "LIB_SYNTH": "dir::libs/sky130_fd_sc_hd__typical.lib",
    "LIB_FASTEST": "dir::libs/sky130_fd_sc_hd__fast.lib",
    "LIB_SLOWEST": "dir::libs/sky130_fd_sc_hd__slow.lib",
    "LIB_TYPICAL": "dir::libs/sky130_fd_sc_hd__typical.lib",
    "TEST_EXTERNAL_GLOB": "dir::tests",
    "GRT_REPAIR_ANTENNAS": "1",
    "FP_PIN_ORDER_CFG": "dir::src/pin_order.cfg",
    "FP_SIZING": "relative",
    "FP_PIN_WIDTH": 0.2,
    "FP_PIN_HEIGHT": 2.0,
    "FP_PIN_EXTEND": 0.5,
    "DIODE_INSERTION_STRATEGY": 3,
    "DIODE_CELL": "sky130_fd_sc_hd__diode_2",
    "RESYNTHESIZE_COUNTER": 2,
    "ROUTING_CORES": 3,
    "FP_PDN_VPITCH": 0.34,
    "FP_PDN_HPITCH": 0.34,
    "USE_VIPER": "1",
    "GRT_ALLOW_CONGESTION": "2",
    "RT_MAX_LAYER": "5",
    "CHECK_ANTENNAS_AT_GDS": "1"
}