INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/DigitalLogic/adder2/adder2.srcs/sources_1/new/adder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carrylookahead4
INFO: [VRFC 10-311] analyzing module carrylookahead8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/DigitalLogic/adder2/adder2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/DigitalLogic/adder2/adder2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
