
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: unlimited (bytes)


Implementation : First_Implementation
Synopsys HDL compiler and linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 37
FID:  path (timestamp)
0        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v (2023-08-10 19:00:08)
1        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v (2023-08-10 19:00:09)
2        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v (2023-08-10 18:51:57)
3        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v (2023-08-10 18:51:57)
4        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh (2023-08-10 18:51:57)
5        /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv (2024-05-23 00:12:01)
6        /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv (2024-05-22 23:39:07)
7        /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv (2024-05-22 22:28:44)
8        /home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv (2024-05-20 23:43:26)
9        /home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv (2024-05-20 23:43:26)
10       /home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv (2024-05-20 23:43:26)
11       /home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/trick_sw_detection.sv (2024-05-20 23:43:26)
12       /home/user/openCologne/4.Advanced--4/1.hw/modules/i2s/src/i2s.sv (2024-05-22 23:40:52)
13       /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v (2024-05-20 23:43:26)
14       /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv (2024-05-20 23:43:26)
15       /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv (2024-05-23 19:01:58)
16       /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv (2024-05-22 23:27:07)
17       /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv (2024-05-20 23:43:26)
18       /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv (2024-05-23 22:32:32)
19       /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv (2024-05-23 22:32:25)
20       /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv (2024-05-20 23:43:26)
21       /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv (2024-05-22 23:48:34)
22       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv (2024-05-23 19:19:49)
23       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv (2024-05-20 23:43:26)
24       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv (2024-05-20 23:43:26)
25       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv (2024-05-20 23:43:26)
26       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv (2024-05-20 23:43:26)
27       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv (2024-05-20 23:43:26)
28       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv (2024-05-20 23:43:26)
29       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv (2024-05-20 23:43:26)
30       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv (2024-05-20 23:43:26)
31       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv (2024-05-20 23:43:26)
32       /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv (2024-05-20 23:43:26)
33       /home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timer.sv (2024-05-22 23:37:49)
34       /home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timers.sv (2024-05-20 23:43:26)
35       /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv (2024-05-23 19:24:38)
36       /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv (2024-05-20 23:43:26)

*******************************************************************
Unchanged modules: 31
MID:  lib.cell.view
0        work.afifo.verilog
1        work.calc_phase_inc.verilog
2        work.calc_rhythm_phase.verilog
3        work.channels.verilog
4        work.clk_div.verilog
5        work.control_operators.verilog
6        work.dac_prep.verilog
7        work.edge_detector.verilog
8        work.env_rate_counter.verilog
9        work.envelope_generator.verilog
10       work.host_if.verilog
11       work.i2s.verilog
12       work.ksl_add_rom.verilog
13       work.leds.verilog
14       work.mem_multi_bank.verilog
15       work.mem_multi_bank_reset.verilog
16       work.mem_simple_dual_port.verilog
17       work.mem_simple_dual_port_async_read.verilog
18       work.operator.verilog
19       work.opl3.verilog
20       work.opl3_exp_lut.verilog
21       work.opl3_log_sine_lut.verilog
22       work.phase_generator.verilog
23       work.pipeline_sr.verilog
24       work.reset_sync.verilog
25       work.synchronizer.verilog
26       work.timer.verilog
27       work.timers.verilog
28       work.tremolo.verilog
29       work.trick_sw_detection.verilog
30       work.vibrato.verilog
