;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* RED */
RED__0__DR EQU CYREG_GPIO_PRT3_DR
RED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
RED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
RED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
RED__0__HSIOM_MASK EQU 0x0F000000
RED__0__HSIOM_SHIFT EQU 24
RED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
RED__0__INTR EQU CYREG_GPIO_PRT3_INTR
RED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
RED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
RED__0__MASK EQU 0x40
RED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RED__0__PC EQU CYREG_GPIO_PRT3_PC
RED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
RED__0__PORT EQU 3
RED__0__PS EQU CYREG_GPIO_PRT3_PS
RED__0__SHIFT EQU 6
RED__DR EQU CYREG_GPIO_PRT3_DR
RED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
RED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
RED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
RED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
RED__INTR EQU CYREG_GPIO_PRT3_INTR
RED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
RED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
RED__MASK EQU 0x40
RED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RED__PC EQU CYREG_GPIO_PRT3_PC
RED__PC2 EQU CYREG_GPIO_PRT3_PC2
RED__PORT EQU 3
RED__PS EQU CYREG_GPIO_PRT3_PS
RED__SHIFT EQU 6

/* BLUE */
BLUE__0__DR EQU CYREG_GPIO_PRT4_DR
BLUE__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
BLUE__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
BLUE__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
BLUE__0__HSIOM_MASK EQU 0x0000000F
BLUE__0__HSIOM_SHIFT EQU 0
BLUE__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
BLUE__0__INTR EQU CYREG_GPIO_PRT4_INTR
BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
BLUE__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
BLUE__0__MASK EQU 0x01
BLUE__0__PC EQU CYREG_GPIO_PRT4_PC
BLUE__0__PC2 EQU CYREG_GPIO_PRT4_PC2
BLUE__0__PORT EQU 4
BLUE__0__PS EQU CYREG_GPIO_PRT4_PS
BLUE__0__SHIFT EQU 0
BLUE__DR EQU CYREG_GPIO_PRT4_DR
BLUE__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
BLUE__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
BLUE__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
BLUE__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
BLUE__INTR EQU CYREG_GPIO_PRT4_INTR
BLUE__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
BLUE__INTSTAT EQU CYREG_GPIO_PRT4_INTR
BLUE__MASK EQU 0x01
BLUE__PC EQU CYREG_GPIO_PRT4_PC
BLUE__PC2 EQU CYREG_GPIO_PRT4_PC2
BLUE__PORT EQU 4
BLUE__PS EQU CYREG_GPIO_PRT4_PS
BLUE__SHIFT EQU 0

/* GREEN */
GREEN__0__DR EQU CYREG_GPIO_PRT3_DR
GREEN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GREEN__0__HSIOM_MASK EQU 0xF0000000
GREEN__0__HSIOM_SHIFT EQU 28
GREEN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__0__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN__0__MASK EQU 0x80
GREEN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN__0__PC EQU CYREG_GPIO_PRT3_PC
GREEN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN__0__PORT EQU 3
GREEN__0__PS EQU CYREG_GPIO_PRT3_PS
GREEN__0__SHIFT EQU 7
GREEN__DR EQU CYREG_GPIO_PRT3_DR
GREEN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN__MASK EQU 0x80
GREEN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN__PC EQU CYREG_GPIO_PRT3_PC
GREEN__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN__PORT EQU 3
GREEN__PS EQU CYREG_GPIO_PRT3_PS
GREEN__SHIFT EQU 7

/* HF_CB */
HF_CB__0__DR EQU CYREG_GPIO_PRT2_DR
HF_CB__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
HF_CB__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
HF_CB__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
HF_CB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
HF_CB__0__HSIOM_MASK EQU 0x0000F000
HF_CB__0__HSIOM_SHIFT EQU 12
HF_CB__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
HF_CB__0__INTR EQU CYREG_GPIO_PRT2_INTR
HF_CB__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
HF_CB__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
HF_CB__0__MASK EQU 0x08
HF_CB__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HF_CB__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HF_CB__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HF_CB__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HF_CB__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HF_CB__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HF_CB__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HF_CB__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HF_CB__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HF_CB__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HF_CB__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HF_CB__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HF_CB__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HF_CB__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HF_CB__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HF_CB__0__PC EQU CYREG_GPIO_PRT2_PC
HF_CB__0__PC2 EQU CYREG_GPIO_PRT2_PC2
HF_CB__0__PORT EQU 2
HF_CB__0__PS EQU CYREG_GPIO_PRT2_PS
HF_CB__0__SHIFT EQU 3
HF_CB__DR EQU CYREG_GPIO_PRT2_DR
HF_CB__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
HF_CB__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
HF_CB__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
HF_CB__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
HF_CB__INTR EQU CYREG_GPIO_PRT2_INTR
HF_CB__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
HF_CB__INTSTAT EQU CYREG_GPIO_PRT2_INTR
HF_CB__MASK EQU 0x08
HF_CB__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HF_CB__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HF_CB__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HF_CB__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HF_CB__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HF_CB__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HF_CB__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HF_CB__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HF_CB__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HF_CB__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HF_CB__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HF_CB__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HF_CB__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HF_CB__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HF_CB__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HF_CB__PC EQU CYREG_GPIO_PRT2_PC
HF_CB__PC2 EQU CYREG_GPIO_PRT2_PC2
HF_CB__PORT EQU 2
HF_CB__PS EQU CYREG_GPIO_PRT2_PS
HF_CB__SHIFT EQU 3

/* I2C_1 */
I2C_1_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_1_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
I2C_1_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
I2C_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_1_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
I2C_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_1_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
I2C_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_1_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
I2C_1_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
I2C_1_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
I2C_1_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
I2C_1_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
I2C_1_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
I2C_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_1_SCB__SS0_POSISTION EQU 0
I2C_1_SCB__SS1_POSISTION EQU 1
I2C_1_SCB__SS2_POSISTION EQU 2
I2C_1_SCB__SS3_POSISTION EQU 3
I2C_1_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
I2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
I2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_1_SCB_IRQ__INTC_MASK EQU 0x400
I2C_1_SCB_IRQ__INTC_NUMBER EQU 10
I2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_1_SCBCLK__DIV_ID EQU 0x00000040
I2C_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
I2C_1_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_1_scl__0__DR EQU CYREG_GPIO_PRT5_DR
I2C_1_scl__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_1_scl__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_1_scl__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
I2C_1_scl__0__HSIOM_GPIO EQU 0
I2C_1_scl__0__HSIOM_I2C EQU 14
I2C_1_scl__0__HSIOM_I2C_SCL EQU 14
I2C_1_scl__0__HSIOM_MASK EQU 0x000000F0
I2C_1_scl__0__HSIOM_SHIFT EQU 4
I2C_1_scl__0__HSIOM_SPI EQU 15
I2C_1_scl__0__HSIOM_SPI_CLK EQU 15
I2C_1_scl__0__HSIOM_UART EQU 9
I2C_1_scl__0__HSIOM_UART_TX EQU 9
I2C_1_scl__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_scl__0__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_scl__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_1_scl__0__MASK EQU 0x02
I2C_1_scl__0__PC EQU CYREG_GPIO_PRT5_PC
I2C_1_scl__0__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_1_scl__0__PORT EQU 5
I2C_1_scl__0__PS EQU CYREG_GPIO_PRT5_PS
I2C_1_scl__0__SHIFT EQU 1
I2C_1_scl__DR EQU CYREG_GPIO_PRT5_DR
I2C_1_scl__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_1_scl__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_1_scl__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_1_scl__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_scl__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_1_scl__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_scl__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_1_scl__MASK EQU 0x02
I2C_1_scl__PC EQU CYREG_GPIO_PRT5_PC
I2C_1_scl__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_1_scl__PORT EQU 5
I2C_1_scl__PS EQU CYREG_GPIO_PRT5_PS
I2C_1_scl__SHIFT EQU 1
I2C_1_sda__0__DR EQU CYREG_GPIO_PRT5_DR
I2C_1_sda__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_1_sda__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_1_sda__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
I2C_1_sda__0__HSIOM_GPIO EQU 0
I2C_1_sda__0__HSIOM_I2C EQU 14
I2C_1_sda__0__HSIOM_I2C_SDA EQU 14
I2C_1_sda__0__HSIOM_MASK EQU 0x0000000F
I2C_1_sda__0__HSIOM_SHIFT EQU 0
I2C_1_sda__0__HSIOM_SPI EQU 15
I2C_1_sda__0__HSIOM_SPI_SELECT0 EQU 15
I2C_1_sda__0__HSIOM_UART EQU 9
I2C_1_sda__0__HSIOM_UART_RX EQU 9
I2C_1_sda__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_sda__0__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_sda__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_1_sda__0__MASK EQU 0x01
I2C_1_sda__0__PC EQU CYREG_GPIO_PRT5_PC
I2C_1_sda__0__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_1_sda__0__PORT EQU 5
I2C_1_sda__0__PS EQU CYREG_GPIO_PRT5_PS
I2C_1_sda__0__SHIFT EQU 0
I2C_1_sda__DR EQU CYREG_GPIO_PRT5_DR
I2C_1_sda__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_1_sda__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_1_sda__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_1_sda__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_sda__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_1_sda__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_1_sda__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_1_sda__MASK EQU 0x01
I2C_1_sda__PC EQU CYREG_GPIO_PRT5_PC
I2C_1_sda__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_1_sda__PORT EQU 5
I2C_1_sda__PS EQU CYREG_GPIO_PRT5_PS
I2C_1_sda__SHIFT EQU 0

/* LF_CB */
LF_CB__0__DR EQU CYREG_GPIO_PRT2_DR
LF_CB__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LF_CB__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LF_CB__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LF_CB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LF_CB__0__HSIOM_MASK EQU 0x00000F00
LF_CB__0__HSIOM_SHIFT EQU 8
LF_CB__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LF_CB__0__INTR EQU CYREG_GPIO_PRT2_INTR
LF_CB__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LF_CB__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LF_CB__0__MASK EQU 0x04
LF_CB__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LF_CB__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LF_CB__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LF_CB__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LF_CB__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LF_CB__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LF_CB__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LF_CB__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LF_CB__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LF_CB__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LF_CB__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LF_CB__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LF_CB__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LF_CB__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LF_CB__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LF_CB__0__PC EQU CYREG_GPIO_PRT2_PC
LF_CB__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LF_CB__0__PORT EQU 2
LF_CB__0__PS EQU CYREG_GPIO_PRT2_PS
LF_CB__0__SHIFT EQU 2
LF_CB__DR EQU CYREG_GPIO_PRT2_DR
LF_CB__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LF_CB__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LF_CB__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LF_CB__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LF_CB__INTR EQU CYREG_GPIO_PRT2_INTR
LF_CB__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LF_CB__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LF_CB__MASK EQU 0x04
LF_CB__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LF_CB__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LF_CB__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LF_CB__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LF_CB__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LF_CB__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LF_CB__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LF_CB__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LF_CB__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LF_CB__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LF_CB__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LF_CB__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LF_CB__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LF_CB__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LF_CB__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LF_CB__PC EQU CYREG_GPIO_PRT2_PC
LF_CB__PC2 EQU CYREG_GPIO_PRT2_PC2
LF_CB__PORT EQU 2
LF_CB__PS EQU CYREG_GPIO_PRT2_PS
LF_CB__SHIFT EQU 2

/* VR_EN */
VR_EN__0__DR EQU CYREG_GPIO_PRT0_DR
VR_EN__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
VR_EN__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
VR_EN__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
VR_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
VR_EN__0__HSIOM_MASK EQU 0x00F00000
VR_EN__0__HSIOM_SHIFT EQU 20
VR_EN__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
VR_EN__0__INTR EQU CYREG_GPIO_PRT0_INTR
VR_EN__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
VR_EN__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
VR_EN__0__MASK EQU 0x20
VR_EN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
VR_EN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
VR_EN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
VR_EN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
VR_EN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
VR_EN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
VR_EN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
VR_EN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
VR_EN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
VR_EN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
VR_EN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
VR_EN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
VR_EN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
VR_EN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
VR_EN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
VR_EN__0__PC EQU CYREG_GPIO_PRT0_PC
VR_EN__0__PC2 EQU CYREG_GPIO_PRT0_PC2
VR_EN__0__PORT EQU 0
VR_EN__0__PS EQU CYREG_GPIO_PRT0_PS
VR_EN__0__SHIFT EQU 5
VR_EN__DR EQU CYREG_GPIO_PRT0_DR
VR_EN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
VR_EN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
VR_EN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
VR_EN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
VR_EN__INTR EQU CYREG_GPIO_PRT0_INTR
VR_EN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
VR_EN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
VR_EN__MASK EQU 0x20
VR_EN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
VR_EN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
VR_EN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
VR_EN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
VR_EN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
VR_EN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
VR_EN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
VR_EN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
VR_EN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
VR_EN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
VR_EN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
VR_EN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
VR_EN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
VR_EN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
VR_EN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
VR_EN__PC EQU CYREG_GPIO_PRT0_PC
VR_EN__PC2 EQU CYREG_GPIO_PRT0_PC2
VR_EN__PORT EQU 0
VR_EN__PS EQU CYREG_GPIO_PRT0_PS
VR_EN__SHIFT EQU 5

/* COMP_CB */
COMP_CB__0__DR EQU CYREG_GPIO_PRT2_DR
COMP_CB__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
COMP_CB__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
COMP_CB__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
COMP_CB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
COMP_CB__0__HSIOM_MASK EQU 0x0F000000
COMP_CB__0__HSIOM_SHIFT EQU 24
COMP_CB__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
COMP_CB__0__INTR EQU CYREG_GPIO_PRT2_INTR
COMP_CB__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
COMP_CB__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
COMP_CB__0__MASK EQU 0x40
COMP_CB__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
COMP_CB__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
COMP_CB__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
COMP_CB__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
COMP_CB__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
COMP_CB__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
COMP_CB__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
COMP_CB__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
COMP_CB__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
COMP_CB__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
COMP_CB__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
COMP_CB__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
COMP_CB__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
COMP_CB__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
COMP_CB__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
COMP_CB__0__PC EQU CYREG_GPIO_PRT2_PC
COMP_CB__0__PC2 EQU CYREG_GPIO_PRT2_PC2
COMP_CB__0__PORT EQU 2
COMP_CB__0__PS EQU CYREG_GPIO_PRT2_PS
COMP_CB__0__SHIFT EQU 6
COMP_CB__DR EQU CYREG_GPIO_PRT2_DR
COMP_CB__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
COMP_CB__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
COMP_CB__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
COMP_CB__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
COMP_CB__INTR EQU CYREG_GPIO_PRT2_INTR
COMP_CB__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
COMP_CB__INTSTAT EQU CYREG_GPIO_PRT2_INTR
COMP_CB__MASK EQU 0x40
COMP_CB__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
COMP_CB__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
COMP_CB__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
COMP_CB__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
COMP_CB__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
COMP_CB__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
COMP_CB__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
COMP_CB__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
COMP_CB__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
COMP_CB__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
COMP_CB__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
COMP_CB__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
COMP_CB__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
COMP_CB__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
COMP_CB__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
COMP_CB__PC EQU CYREG_GPIO_PRT2_PC
COMP_CB__PC2 EQU CYREG_GPIO_PRT2_PC2
COMP_CB__PORT EQU 2
COMP_CB__PS EQU CYREG_GPIO_PRT2_PS
COMP_CB__SHIFT EQU 6

/* HF_Relay */
HF_Relay__0__DR EQU CYREG_GPIO_PRT3_DR
HF_Relay__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
HF_Relay__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
HF_Relay__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
HF_Relay__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
HF_Relay__0__HSIOM_MASK EQU 0x0000F000
HF_Relay__0__HSIOM_SHIFT EQU 12
HF_Relay__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
HF_Relay__0__INTR EQU CYREG_GPIO_PRT3_INTR
HF_Relay__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
HF_Relay__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
HF_Relay__0__MASK EQU 0x08
HF_Relay__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HF_Relay__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HF_Relay__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HF_Relay__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HF_Relay__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HF_Relay__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HF_Relay__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HF_Relay__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HF_Relay__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HF_Relay__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HF_Relay__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HF_Relay__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HF_Relay__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HF_Relay__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HF_Relay__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HF_Relay__0__PC EQU CYREG_GPIO_PRT3_PC
HF_Relay__0__PC2 EQU CYREG_GPIO_PRT3_PC2
HF_Relay__0__PORT EQU 3
HF_Relay__0__PS EQU CYREG_GPIO_PRT3_PS
HF_Relay__0__SHIFT EQU 3
HF_Relay__DR EQU CYREG_GPIO_PRT3_DR
HF_Relay__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
HF_Relay__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
HF_Relay__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
HF_Relay__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
HF_Relay__INTR EQU CYREG_GPIO_PRT3_INTR
HF_Relay__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
HF_Relay__INTSTAT EQU CYREG_GPIO_PRT3_INTR
HF_Relay__MASK EQU 0x08
HF_Relay__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HF_Relay__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HF_Relay__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HF_Relay__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HF_Relay__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HF_Relay__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HF_Relay__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HF_Relay__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HF_Relay__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HF_Relay__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HF_Relay__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HF_Relay__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HF_Relay__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HF_Relay__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HF_Relay__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HF_Relay__PC EQU CYREG_GPIO_PRT3_PC
HF_Relay__PC2 EQU CYREG_GPIO_PRT3_PC2
HF_Relay__PORT EQU 3
HF_Relay__PS EQU CYREG_GPIO_PRT3_PS
HF_Relay__SHIFT EQU 3

/* LF_Relay */
LF_Relay__0__DR EQU CYREG_GPIO_PRT3_DR
LF_Relay__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LF_Relay__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LF_Relay__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LF_Relay__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LF_Relay__0__HSIOM_MASK EQU 0x000F0000
LF_Relay__0__HSIOM_SHIFT EQU 16
LF_Relay__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LF_Relay__0__INTR EQU CYREG_GPIO_PRT3_INTR
LF_Relay__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LF_Relay__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LF_Relay__0__MASK EQU 0x10
LF_Relay__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LF_Relay__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LF_Relay__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LF_Relay__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LF_Relay__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LF_Relay__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LF_Relay__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LF_Relay__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LF_Relay__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LF_Relay__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LF_Relay__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LF_Relay__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LF_Relay__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LF_Relay__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LF_Relay__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LF_Relay__0__PC EQU CYREG_GPIO_PRT3_PC
LF_Relay__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LF_Relay__0__PORT EQU 3
LF_Relay__0__PS EQU CYREG_GPIO_PRT3_PS
LF_Relay__0__SHIFT EQU 4
LF_Relay__DR EQU CYREG_GPIO_PRT3_DR
LF_Relay__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LF_Relay__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LF_Relay__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LF_Relay__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LF_Relay__INTR EQU CYREG_GPIO_PRT3_INTR
LF_Relay__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LF_Relay__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LF_Relay__MASK EQU 0x10
LF_Relay__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LF_Relay__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LF_Relay__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LF_Relay__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LF_Relay__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LF_Relay__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LF_Relay__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LF_Relay__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LF_Relay__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LF_Relay__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LF_Relay__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LF_Relay__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LF_Relay__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LF_Relay__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LF_Relay__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LF_Relay__PC EQU CYREG_GPIO_PRT3_PC
LF_Relay__PC2 EQU CYREG_GPIO_PRT3_PC2
LF_Relay__PORT EQU 3
LF_Relay__PS EQU CYREG_GPIO_PRT3_PS
LF_Relay__SHIFT EQU 4

/* MyUART_1 */
MyUART_1_tx__0__DR EQU CYREG_GPIO_PRT1_DR
MyUART_1_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MyUART_1_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MyUART_1_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MyUART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MyUART_1_tx__0__HSIOM_MASK EQU 0x0000000F
MyUART_1_tx__0__HSIOM_SHIFT EQU 0
MyUART_1_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MyUART_1_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
MyUART_1_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MyUART_1_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MyUART_1_tx__0__MASK EQU 0x01
MyUART_1_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MyUART_1_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MyUART_1_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MyUART_1_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MyUART_1_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MyUART_1_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MyUART_1_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MyUART_1_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MyUART_1_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MyUART_1_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MyUART_1_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MyUART_1_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MyUART_1_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MyUART_1_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MyUART_1_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MyUART_1_tx__0__PC EQU CYREG_GPIO_PRT1_PC
MyUART_1_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MyUART_1_tx__0__PORT EQU 1
MyUART_1_tx__0__PS EQU CYREG_GPIO_PRT1_PS
MyUART_1_tx__0__SHIFT EQU 0
MyUART_1_tx__DR EQU CYREG_GPIO_PRT1_DR
MyUART_1_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MyUART_1_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MyUART_1_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MyUART_1_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MyUART_1_tx__INTR EQU CYREG_GPIO_PRT1_INTR
MyUART_1_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MyUART_1_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MyUART_1_tx__MASK EQU 0x01
MyUART_1_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MyUART_1_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MyUART_1_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MyUART_1_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MyUART_1_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MyUART_1_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MyUART_1_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MyUART_1_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MyUART_1_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MyUART_1_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MyUART_1_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MyUART_1_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MyUART_1_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MyUART_1_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MyUART_1_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MyUART_1_tx__PC EQU CYREG_GPIO_PRT1_PC
MyUART_1_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
MyUART_1_tx__PORT EQU 1
MyUART_1_tx__PS EQU CYREG_GPIO_PRT1_PS
MyUART_1_tx__SHIFT EQU 0

/* COMP_Relay */
COMP_Relay__0__DR EQU CYREG_GPIO_PRT3_DR
COMP_Relay__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
COMP_Relay__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
COMP_Relay__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
COMP_Relay__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
COMP_Relay__0__HSIOM_MASK EQU 0x00F00000
COMP_Relay__0__HSIOM_SHIFT EQU 20
COMP_Relay__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
COMP_Relay__0__INTR EQU CYREG_GPIO_PRT3_INTR
COMP_Relay__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
COMP_Relay__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
COMP_Relay__0__MASK EQU 0x20
COMP_Relay__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
COMP_Relay__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
COMP_Relay__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
COMP_Relay__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
COMP_Relay__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
COMP_Relay__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
COMP_Relay__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
COMP_Relay__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
COMP_Relay__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
COMP_Relay__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
COMP_Relay__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
COMP_Relay__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
COMP_Relay__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
COMP_Relay__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
COMP_Relay__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
COMP_Relay__0__PC EQU CYREG_GPIO_PRT3_PC
COMP_Relay__0__PC2 EQU CYREG_GPIO_PRT3_PC2
COMP_Relay__0__PORT EQU 3
COMP_Relay__0__PS EQU CYREG_GPIO_PRT3_PS
COMP_Relay__0__SHIFT EQU 5
COMP_Relay__DR EQU CYREG_GPIO_PRT3_DR
COMP_Relay__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
COMP_Relay__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
COMP_Relay__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
COMP_Relay__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
COMP_Relay__INTR EQU CYREG_GPIO_PRT3_INTR
COMP_Relay__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
COMP_Relay__INTSTAT EQU CYREG_GPIO_PRT3_INTR
COMP_Relay__MASK EQU 0x20
COMP_Relay__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
COMP_Relay__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
COMP_Relay__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
COMP_Relay__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
COMP_Relay__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
COMP_Relay__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
COMP_Relay__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
COMP_Relay__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
COMP_Relay__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
COMP_Relay__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
COMP_Relay__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
COMP_Relay__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
COMP_Relay__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
COMP_Relay__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
COMP_Relay__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
COMP_Relay__PC EQU CYREG_GPIO_PRT3_PC
COMP_Relay__PC2 EQU CYREG_GPIO_PRT3_PC2
COMP_Relay__PORT EQU 3
COMP_Relay__PS EQU CYREG_GPIO_PRT3_PS
COMP_Relay__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E51119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
