# vsim -c top "+UVM_TESTNAME=mul_test" -l logs/mul_test.log -do "run -all;quit -f" 
# Start time: 05:46:22 on Dec 20,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.mul_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.mul_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading D:/questasim_b_install/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test mul_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------
# Name                       Type                     Size  Value
# ---------------------------------------------------------------
# uvm_test_top               mul_test                 -     @471 
#   env                      mul_env                  -     @478 
#     agent                  mul_agent                -     @485 
#       driver               mul_driver               -     @516 
#         rsp_port           uvm_analysis_port        -     @531 
#         seq_item_port      uvm_seq_item_pull_port   -     @523 
#       golden               mul_golden               -     @554 
#         item_golden_port   uvm_analysis_port        -     @561 
#       monitor              mul_monitor              -     @539 
#         item_send_port     uvm_analysis_port        -     @546 
#       seqr                 uvm_sequencer            -     @569 
#         rsp_export         uvm_analysis_export      -     @576 
#         seq_item_export    uvm_seq_item_pull_imp    -     @670 
#         arbitration_queue  array                    0     -    
#         lock_queue         array                    0     -    
#         num_last_reqs      integral                 32    'd1  
#         num_last_rsps      integral                 32    'd1  
#     scoreboard             mul_scoreboard           -     @492 
#       dut_imp              uvm_analysis_imp_dut     -     @499 
#       golden_imp           uvm_analysis_imp_golden  -     @507 
# ---------------------------------------------------------------
# 
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 5000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=0 b=0 y=0
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 15000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=0 y=0
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 25000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=1 y=2
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 35000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=5 y=10
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 45000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=0 y=0
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 55000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=4 y=8
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 65000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=6 y=12
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 75000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=15 y=30
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 85000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=5 y=10
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 95000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=7 y=14
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 105000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=14 y=28
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 115000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=12 y=24
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 125000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=11 y=22
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 135000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=0 y=0
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 145000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=7 y=14
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 155000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=15 y=30
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 165000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=0 y=0
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 175000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=5 y=10
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 185000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=7 y=14
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(44) @ 195000: uvm_test_top.env.scoreboard [SCO_decl] PASS a=2 b=5 y=10
# UVM_INFO ../uvc/env/../seq/mul_seq.sv(24) @ 195000: uvm_test_top.env.agent.seqr@@seq [SEQ] mul_seq complete
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 195000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# **********************************
# UVM_INFO ../uvc/env/./mul_scoreboard.sv(63) @ 195000: uvm_test_top.env.scoreboard [SCO_REPORT] Final Report: PASS=20, FAIL=0
# **********************************
# UVM_INFO ../uvc/env/../tests/base_test.sv(50) @ 195000: uvm_test_top [mul_test] ** TEST PASSED **
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   28
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCO_REPORT]     1
# [SCO_decl]    20
# [SEQ]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [mul_test]     1
# ** Note: $finish    : D:/questasim_b_install/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 195 ns  Iteration: 61  Instance: /top
# End time: 05:46:28 on Dec 20,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
