#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jan 21 12:25:43 2022
# Process ID: 5744
# Current directory: C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/synth_1/TOP.vds
# Journal file: C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11772
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:53]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:34' bound to instance 'inst_sincronizador1' of component 'SYNCHRNZR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:153]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (1#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:43]
INFO: [Synth 8-3491] module 'DEBOUNCER' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:35' bound to instance 'inst_debouncer1' of component 'DEBOUNCER' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:160]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCER' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCER' (2#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:42]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr1' of component 'EDGEDTCTR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:166]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:43]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:34' bound to instance 'inst_sincronizador2' of component 'SYNCHRNZR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:174]
INFO: [Synth 8-3491] module 'DEBOUNCER' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:35' bound to instance 'inst_debouncer2' of component 'DEBOUNCER' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:181]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr2' of component 'EDGEDTCTR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:187]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:34' bound to instance 'inst_sincronizador3' of component 'SYNCHRNZR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:195]
INFO: [Synth 8-3491] module 'DEBOUNCER' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:35' bound to instance 'inst_debouncer3' of component 'DEBOUNCER' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:202]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr3' of component 'EDGEDTCTR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:208]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:34' bound to instance 'inst_sincronizador4' of component 'SYNCHRNZR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:216]
INFO: [Synth 8-3491] module 'DEBOUNCER' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:35' bound to instance 'inst_debouncer4' of component 'DEBOUNCER' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:223]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr4' of component 'EDGEDTCTR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:229]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:15' bound to instance 'inst_sumador' of component 'counter' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:239]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:25]
WARNING: [Synth 8-614] signal 's_eleccion' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:30]
WARNING: [Synth 8-614] signal 'bits_venta' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:25]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd:26' bound to instance 'inst_fsmdinero' of component 'FSM' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:253]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FSM' (5#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd:35]
INFO: [Synth 8-3491] module 'FSM_SW' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:26' bound to instance 'inst_fsmsw' of component 'FSM_SW' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:261]
INFO: [Synth 8-638] synthesizing module 'FSM_SW' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:39]
WARNING: [Synth 8-614] signal 'sw1' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:45]
WARNING: [Synth 8-614] signal 'sw2' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:45]
WARNING: [Synth 8-614] signal 'sw3' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:45]
WARNING: [Synth 8-614] signal 'sw4' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:45]
WARNING: [Synth 8-614] signal 'switches' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'FSM_SW' (6#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:39]
INFO: [Synth 8-3491] module 'Display_Control' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:45' bound to instance 'inst_display1' of component 'Display_Control' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:273]
INFO: [Synth 8-638] synthesizing module 'Display_Control' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:54]
WARNING: [Synth 8-614] signal 'num' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:75]
WARNING: [Synth 8-614] signal 'numero' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Display_Control' (7#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.164 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1136.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '©' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:267]
CRITICAL WARNING: [Designutils 20-1307] Command 'Terms' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:268]
CRITICAL WARNING: [Designutils 20-1307] Command 'Privacy' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:269]
CRITICAL WARNING: [Designutils 20-1307] Command 'Security' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:270]
CRITICAL WARNING: [Designutils 20-1307] Command 'Status' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:271]
CRITICAL WARNING: [Designutils 20-1307] Command 'Docs' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:272]
CRITICAL WARNING: [Designutils 20-1307] Command 'Contact' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:273]
Finished Parsing XDC File [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1141.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1141.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'present_state_reg' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd:44]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'digsel_reg' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'segmentos_reg' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 15    
	   4 Input    8 Bit        Muxes := 15    
	   7 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |    10|
|4     |LUT2   |     8|
|5     |LUT3   |     6|
|6     |LUT4   |    19|
|7     |LUT5   |    10|
|8     |LUT6   |    22|
|9     |MUXF7  |     7|
|10    |FDCE   |    29|
|11    |FDRE   |   106|
|12    |LD     |    10|
|13    |IBUF   |    10|
|14    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1141.902 ; gain = 5.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1141.902 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1141.902 ; gain = 5.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1141.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

Synth Design complete, checksum: c3f64047
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 13 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1149.211 ; gain = 13.047
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 21 12:26:16 2022...
