// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _top_HH_
#define _top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Load_Fire.h"
#include "OFM_STORE.h"
#include "top_OFM_V_0.h"
#include "top_BIAS_DB_V.h"
#include "top_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct top : public sc_module {
    // Port declarations 36
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<56> > input_dma_W_TDATA;
    sc_in< sc_logic > input_dma_W_TVALID;
    sc_out< sc_logic > input_dma_W_TREADY;
    sc_in< sc_logic > input_dma_W_TLAST;
    sc_in< sc_lv<56> > input_dma_I_TDATA;
    sc_in< sc_logic > input_dma_I_TVALID;
    sc_out< sc_logic > input_dma_I_TREADY;
    sc_in< sc_logic > input_dma_I_TLAST;
    sc_in< sc_lv<32> > input_dma_B_TDATA;
    sc_in< sc_logic > input_dma_B_TVALID;
    sc_out< sc_logic > input_dma_B_TREADY;
    sc_in< sc_logic > input_dma_B_TLAST;
    sc_out< sc_lv<56> > output_dma_O_TDATA;
    sc_out< sc_logic > output_dma_O_TVALID;
    sc_in< sc_logic > output_dma_O_TREADY;
    sc_out< sc_logic > output_dma_O_TLAST;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    top(sc_module_name name);
    SC_HAS_PROCESS(top);

    ~top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    top_OFM_V_0* OFM_V_0_U;
    top_OFM_V_0* OFM_V_1_U;
    top_OFM_V_0* OFM_V_2_U;
    top_OFM_V_0* OFM_V_3_U;
    top_OFM_V_0* OFM_V_4_U;
    top_OFM_V_0* OFM_V_5_U;
    top_OFM_V_0* OFM_V_6_U;
    top_OFM_V_0* OFM_V_7_U;
    top_OFM_V_0* OFM_DB_V_0_U;
    top_OFM_V_0* OFM_DB_V_1_U;
    top_OFM_V_0* OFM_DB_V_2_U;
    top_OFM_V_0* OFM_DB_V_3_U;
    top_OFM_V_0* OFM_DB_V_4_U;
    top_OFM_V_0* OFM_DB_V_5_U;
    top_OFM_V_0* OFM_DB_V_6_U;
    top_OFM_V_0* OFM_DB_V_7_U;
    top_BIAS_DB_V* BIAS_DB_V_U;
    top_BIAS_DB_V* BIAS_V_U;
    top_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* top_CRTL_BUS_s_axi_U;
    Load_Fire* grp_Load_Fire_fu_398;
    OFM_STORE* grp_OFM_STORE_fu_698;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<56> > input_dma_W_V_data_0_data_out;
    sc_signal< sc_logic > input_dma_W_V_data_0_vld_in;
    sc_signal< sc_logic > input_dma_W_V_data_0_vld_out;
    sc_signal< sc_logic > input_dma_W_V_data_0_ack_in;
    sc_signal< sc_logic > input_dma_W_V_data_0_ack_out;
    sc_signal< sc_lv<56> > input_dma_W_V_data_0_payload_A;
    sc_signal< sc_lv<56> > input_dma_W_V_data_0_payload_B;
    sc_signal< sc_logic > input_dma_W_V_data_0_sel_rd;
    sc_signal< sc_logic > input_dma_W_V_data_0_sel_wr;
    sc_signal< sc_logic > input_dma_W_V_data_0_sel;
    sc_signal< sc_logic > input_dma_W_V_data_0_load_A;
    sc_signal< sc_logic > input_dma_W_V_data_0_load_B;
    sc_signal< sc_lv<2> > input_dma_W_V_data_0_state;
    sc_signal< sc_logic > input_dma_W_V_data_0_state_cmp_full;
    sc_signal< sc_logic > input_dma_W_V_last_0_data_out;
    sc_signal< sc_logic > input_dma_W_V_last_0_vld_in;
    sc_signal< sc_logic > input_dma_W_V_last_0_vld_out;
    sc_signal< sc_logic > input_dma_W_V_last_0_ack_in;
    sc_signal< sc_logic > input_dma_W_V_last_0_ack_out;
    sc_signal< sc_logic > input_dma_W_V_last_0_payload_A;
    sc_signal< sc_logic > input_dma_W_V_last_0_payload_B;
    sc_signal< sc_logic > input_dma_W_V_last_0_sel_rd;
    sc_signal< sc_logic > input_dma_W_V_last_0_sel_wr;
    sc_signal< sc_logic > input_dma_W_V_last_0_sel;
    sc_signal< sc_logic > input_dma_W_V_last_0_load_A;
    sc_signal< sc_logic > input_dma_W_V_last_0_load_B;
    sc_signal< sc_lv<2> > input_dma_W_V_last_0_state;
    sc_signal< sc_logic > input_dma_W_V_last_0_state_cmp_full;
    sc_signal< sc_lv<56> > input_dma_I_V_data_0_data_out;
    sc_signal< sc_logic > input_dma_I_V_data_0_vld_in;
    sc_signal< sc_logic > input_dma_I_V_data_0_vld_out;
    sc_signal< sc_logic > input_dma_I_V_data_0_ack_in;
    sc_signal< sc_logic > input_dma_I_V_data_0_ack_out;
    sc_signal< sc_lv<56> > input_dma_I_V_data_0_payload_A;
    sc_signal< sc_lv<56> > input_dma_I_V_data_0_payload_B;
    sc_signal< sc_logic > input_dma_I_V_data_0_sel_rd;
    sc_signal< sc_logic > input_dma_I_V_data_0_sel_wr;
    sc_signal< sc_logic > input_dma_I_V_data_0_sel;
    sc_signal< sc_logic > input_dma_I_V_data_0_load_A;
    sc_signal< sc_logic > input_dma_I_V_data_0_load_B;
    sc_signal< sc_lv<2> > input_dma_I_V_data_0_state;
    sc_signal< sc_logic > input_dma_I_V_data_0_state_cmp_full;
    sc_signal< sc_logic > input_dma_I_V_last_0_data_out;
    sc_signal< sc_logic > input_dma_I_V_last_0_vld_in;
    sc_signal< sc_logic > input_dma_I_V_last_0_vld_out;
    sc_signal< sc_logic > input_dma_I_V_last_0_ack_in;
    sc_signal< sc_logic > input_dma_I_V_last_0_ack_out;
    sc_signal< sc_logic > input_dma_I_V_last_0_payload_A;
    sc_signal< sc_logic > input_dma_I_V_last_0_payload_B;
    sc_signal< sc_logic > input_dma_I_V_last_0_sel_rd;
    sc_signal< sc_logic > input_dma_I_V_last_0_sel_wr;
    sc_signal< sc_logic > input_dma_I_V_last_0_sel;
    sc_signal< sc_logic > input_dma_I_V_last_0_load_A;
    sc_signal< sc_logic > input_dma_I_V_last_0_load_B;
    sc_signal< sc_lv<2> > input_dma_I_V_last_0_state;
    sc_signal< sc_logic > input_dma_I_V_last_0_state_cmp_full;
    sc_signal< sc_lv<32> > input_dma_B_V_data_V_0_data_out;
    sc_signal< sc_logic > input_dma_B_V_data_V_0_vld_in;
    sc_signal< sc_logic > input_dma_B_V_data_V_0_vld_out;
    sc_signal< sc_logic > input_dma_B_V_data_V_0_ack_in;
    sc_signal< sc_logic > input_dma_B_V_data_V_0_ack_out;
    sc_signal< sc_lv<32> > input_dma_B_V_data_V_0_payload_A;
    sc_signal< sc_lv<32> > input_dma_B_V_data_V_0_payload_B;
    sc_signal< sc_logic > input_dma_B_V_data_V_0_sel_rd;
    sc_signal< sc_logic > input_dma_B_V_data_V_0_sel_wr;
    sc_signal< sc_logic > input_dma_B_V_data_V_0_sel;
    sc_signal< sc_logic > input_dma_B_V_data_V_0_load_A;
    sc_signal< sc_logic > input_dma_B_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > input_dma_B_V_data_V_0_state;
    sc_signal< sc_logic > input_dma_B_V_data_V_0_state_cmp_full;
    sc_signal< sc_logic > input_dma_B_V_last_0_data_out;
    sc_signal< sc_logic > input_dma_B_V_last_0_vld_in;
    sc_signal< sc_logic > input_dma_B_V_last_0_vld_out;
    sc_signal< sc_logic > input_dma_B_V_last_0_ack_in;
    sc_signal< sc_logic > input_dma_B_V_last_0_ack_out;
    sc_signal< sc_logic > input_dma_B_V_last_0_payload_A;
    sc_signal< sc_logic > input_dma_B_V_last_0_payload_B;
    sc_signal< sc_logic > input_dma_B_V_last_0_sel_rd;
    sc_signal< sc_logic > input_dma_B_V_last_0_sel_wr;
    sc_signal< sc_logic > input_dma_B_V_last_0_sel;
    sc_signal< sc_logic > input_dma_B_V_last_0_load_A;
    sc_signal< sc_logic > input_dma_B_V_last_0_load_B;
    sc_signal< sc_lv<2> > input_dma_B_V_last_0_state;
    sc_signal< sc_logic > input_dma_B_V_last_0_state_cmp_full;
    sc_signal< sc_lv<56> > output_dma_O_V_data_1_data_out;
    sc_signal< sc_logic > output_dma_O_V_data_1_vld_in;
    sc_signal< sc_logic > output_dma_O_V_data_1_vld_out;
    sc_signal< sc_logic > output_dma_O_V_data_1_ack_in;
    sc_signal< sc_logic > output_dma_O_V_data_1_ack_out;
    sc_signal< sc_lv<56> > output_dma_O_V_data_1_payload_A;
    sc_signal< sc_lv<56> > output_dma_O_V_data_1_payload_B;
    sc_signal< sc_logic > output_dma_O_V_data_1_sel_rd;
    sc_signal< sc_logic > output_dma_O_V_data_1_sel_wr;
    sc_signal< sc_logic > output_dma_O_V_data_1_sel;
    sc_signal< sc_logic > output_dma_O_V_data_1_load_A;
    sc_signal< sc_logic > output_dma_O_V_data_1_load_B;
    sc_signal< sc_lv<2> > output_dma_O_V_data_1_state;
    sc_signal< sc_logic > output_dma_O_V_data_1_state_cmp_full;
    sc_signal< sc_logic > output_dma_O_V_last_1_data_out;
    sc_signal< sc_logic > output_dma_O_V_last_1_vld_in;
    sc_signal< sc_logic > output_dma_O_V_last_1_vld_out;
    sc_signal< sc_logic > output_dma_O_V_last_1_ack_in;
    sc_signal< sc_logic > output_dma_O_V_last_1_ack_out;
    sc_signal< sc_logic > output_dma_O_V_last_1_payload_A;
    sc_signal< sc_logic > output_dma_O_V_last_1_payload_B;
    sc_signal< sc_logic > output_dma_O_V_last_1_sel_rd;
    sc_signal< sc_logic > output_dma_O_V_last_1_sel_wr;
    sc_signal< sc_logic > output_dma_O_V_last_1_sel;
    sc_signal< sc_logic > output_dma_O_V_last_1_load_A;
    sc_signal< sc_logic > output_dma_O_V_last_1_load_B;
    sc_signal< sc_lv<2> > output_dma_O_V_last_1_state;
    sc_signal< sc_logic > output_dma_O_V_last_1_state_cmp_full;
    sc_signal< sc_lv<32> > row;
    sc_signal< sc_lv<32> > col;
    sc_signal< sc_lv<32> > flag;
    sc_signal< sc_lv<32> > num;
    sc_signal< sc_lv<32> > N;
    sc_signal< sc_lv<32> > custom_k;
    sc_signal< sc_lv<32> > custom_Tr;
    sc_signal< sc_lv<32> > custom_Tc;
    sc_signal< sc_lv<8> > OFM_V_0_address0;
    sc_signal< sc_logic > OFM_V_0_ce0;
    sc_signal< sc_lv<26> > OFM_V_0_q0;
    sc_signal< sc_lv<8> > OFM_V_0_address1;
    sc_signal< sc_logic > OFM_V_0_ce1;
    sc_signal< sc_logic > OFM_V_0_we1;
    sc_signal< sc_lv<26> > OFM_V_0_d1;
    sc_signal< sc_lv<8> > OFM_V_1_address0;
    sc_signal< sc_logic > OFM_V_1_ce0;
    sc_signal< sc_lv<26> > OFM_V_1_q0;
    sc_signal< sc_lv<8> > OFM_V_1_address1;
    sc_signal< sc_logic > OFM_V_1_ce1;
    sc_signal< sc_logic > OFM_V_1_we1;
    sc_signal< sc_lv<26> > OFM_V_1_d1;
    sc_signal< sc_lv<8> > OFM_V_2_address0;
    sc_signal< sc_logic > OFM_V_2_ce0;
    sc_signal< sc_lv<26> > OFM_V_2_q0;
    sc_signal< sc_lv<8> > OFM_V_2_address1;
    sc_signal< sc_logic > OFM_V_2_ce1;
    sc_signal< sc_logic > OFM_V_2_we1;
    sc_signal< sc_lv<26> > OFM_V_2_d1;
    sc_signal< sc_lv<8> > OFM_V_3_address0;
    sc_signal< sc_logic > OFM_V_3_ce0;
    sc_signal< sc_lv<26> > OFM_V_3_q0;
    sc_signal< sc_lv<8> > OFM_V_3_address1;
    sc_signal< sc_logic > OFM_V_3_ce1;
    sc_signal< sc_logic > OFM_V_3_we1;
    sc_signal< sc_lv<26> > OFM_V_3_d1;
    sc_signal< sc_lv<8> > OFM_V_4_address0;
    sc_signal< sc_logic > OFM_V_4_ce0;
    sc_signal< sc_lv<26> > OFM_V_4_q0;
    sc_signal< sc_lv<8> > OFM_V_4_address1;
    sc_signal< sc_logic > OFM_V_4_ce1;
    sc_signal< sc_logic > OFM_V_4_we1;
    sc_signal< sc_lv<26> > OFM_V_4_d1;
    sc_signal< sc_lv<8> > OFM_V_5_address0;
    sc_signal< sc_logic > OFM_V_5_ce0;
    sc_signal< sc_lv<26> > OFM_V_5_q0;
    sc_signal< sc_lv<8> > OFM_V_5_address1;
    sc_signal< sc_logic > OFM_V_5_ce1;
    sc_signal< sc_logic > OFM_V_5_we1;
    sc_signal< sc_lv<26> > OFM_V_5_d1;
    sc_signal< sc_lv<8> > OFM_V_6_address0;
    sc_signal< sc_logic > OFM_V_6_ce0;
    sc_signal< sc_lv<26> > OFM_V_6_q0;
    sc_signal< sc_lv<8> > OFM_V_6_address1;
    sc_signal< sc_logic > OFM_V_6_ce1;
    sc_signal< sc_logic > OFM_V_6_we1;
    sc_signal< sc_lv<26> > OFM_V_6_d1;
    sc_signal< sc_lv<8> > OFM_V_7_address0;
    sc_signal< sc_logic > OFM_V_7_ce0;
    sc_signal< sc_lv<26> > OFM_V_7_q0;
    sc_signal< sc_lv<8> > OFM_V_7_address1;
    sc_signal< sc_logic > OFM_V_7_ce1;
    sc_signal< sc_logic > OFM_V_7_we1;
    sc_signal< sc_lv<26> > OFM_V_7_d1;
    sc_signal< sc_lv<8> > OFM_DB_V_0_address0;
    sc_signal< sc_logic > OFM_DB_V_0_ce0;
    sc_signal< sc_lv<26> > OFM_DB_V_0_q0;
    sc_signal< sc_lv<8> > OFM_DB_V_0_address1;
    sc_signal< sc_logic > OFM_DB_V_0_ce1;
    sc_signal< sc_logic > OFM_DB_V_0_we1;
    sc_signal< sc_lv<26> > OFM_DB_V_0_d1;
    sc_signal< sc_lv<8> > OFM_DB_V_1_address0;
    sc_signal< sc_logic > OFM_DB_V_1_ce0;
    sc_signal< sc_lv<26> > OFM_DB_V_1_q0;
    sc_signal< sc_lv<8> > OFM_DB_V_1_address1;
    sc_signal< sc_logic > OFM_DB_V_1_ce1;
    sc_signal< sc_logic > OFM_DB_V_1_we1;
    sc_signal< sc_lv<26> > OFM_DB_V_1_d1;
    sc_signal< sc_lv<8> > OFM_DB_V_2_address0;
    sc_signal< sc_logic > OFM_DB_V_2_ce0;
    sc_signal< sc_lv<26> > OFM_DB_V_2_q0;
    sc_signal< sc_lv<8> > OFM_DB_V_2_address1;
    sc_signal< sc_logic > OFM_DB_V_2_ce1;
    sc_signal< sc_logic > OFM_DB_V_2_we1;
    sc_signal< sc_lv<26> > OFM_DB_V_2_d1;
    sc_signal< sc_lv<8> > OFM_DB_V_3_address0;
    sc_signal< sc_logic > OFM_DB_V_3_ce0;
    sc_signal< sc_lv<26> > OFM_DB_V_3_q0;
    sc_signal< sc_lv<8> > OFM_DB_V_3_address1;
    sc_signal< sc_logic > OFM_DB_V_3_ce1;
    sc_signal< sc_logic > OFM_DB_V_3_we1;
    sc_signal< sc_lv<26> > OFM_DB_V_3_d1;
    sc_signal< sc_lv<8> > OFM_DB_V_4_address0;
    sc_signal< sc_logic > OFM_DB_V_4_ce0;
    sc_signal< sc_lv<26> > OFM_DB_V_4_q0;
    sc_signal< sc_lv<8> > OFM_DB_V_4_address1;
    sc_signal< sc_logic > OFM_DB_V_4_ce1;
    sc_signal< sc_logic > OFM_DB_V_4_we1;
    sc_signal< sc_lv<26> > OFM_DB_V_4_d1;
    sc_signal< sc_lv<8> > OFM_DB_V_5_address0;
    sc_signal< sc_logic > OFM_DB_V_5_ce0;
    sc_signal< sc_lv<26> > OFM_DB_V_5_q0;
    sc_signal< sc_lv<8> > OFM_DB_V_5_address1;
    sc_signal< sc_logic > OFM_DB_V_5_ce1;
    sc_signal< sc_logic > OFM_DB_V_5_we1;
    sc_signal< sc_lv<26> > OFM_DB_V_5_d1;
    sc_signal< sc_lv<8> > OFM_DB_V_6_address0;
    sc_signal< sc_logic > OFM_DB_V_6_ce0;
    sc_signal< sc_lv<26> > OFM_DB_V_6_q0;
    sc_signal< sc_lv<8> > OFM_DB_V_6_address1;
    sc_signal< sc_logic > OFM_DB_V_6_ce1;
    sc_signal< sc_logic > OFM_DB_V_6_we1;
    sc_signal< sc_lv<26> > OFM_DB_V_6_d1;
    sc_signal< sc_lv<8> > OFM_DB_V_7_address0;
    sc_signal< sc_logic > OFM_DB_V_7_ce0;
    sc_signal< sc_lv<26> > OFM_DB_V_7_q0;
    sc_signal< sc_lv<8> > OFM_DB_V_7_address1;
    sc_signal< sc_logic > OFM_DB_V_7_ce1;
    sc_signal< sc_logic > OFM_DB_V_7_we1;
    sc_signal< sc_lv<26> > OFM_DB_V_7_d1;
    sc_signal< sc_logic > BIAS_DB_V_ce0;
    sc_signal< sc_logic > BIAS_DB_V_we0;
    sc_signal< sc_lv<26> > BIAS_DB_V_q0;
    sc_signal< sc_logic > BIAS_V_ce0;
    sc_signal< sc_logic > BIAS_V_we0;
    sc_signal< sc_lv<26> > BIAS_V_q0;
    sc_signal< sc_lv<32> > custom_Tc_read_reg_745;
    sc_signal< sc_lv<32> > custom_Tr_read_reg_751;
    sc_signal< sc_lv<32> > custom_k_read_reg_757;
    sc_signal< sc_lv<32> > N_read_reg_762;
    sc_signal< sc_lv<32> > col_read_reg_767;
    sc_signal< sc_lv<32> > row_read_reg_772;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_ap_start;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_ap_done;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_ap_idle;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_ap_ready;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_input_dma_W_TVALID;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_input_dma_W_TREADY;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_input_dma_I_TVALID;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_input_dma_I_TREADY;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_0_V_address0;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_0_V_ce0;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_0_V_q0;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_0_V_address1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_0_V_ce1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_0_V_we1;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_0_V_d1;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_1_V_address0;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_1_V_ce0;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_1_V_q0;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_1_V_address1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_1_V_ce1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_1_V_we1;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_1_V_d1;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_2_V_address0;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_2_V_ce0;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_2_V_q0;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_2_V_address1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_2_V_ce1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_2_V_we1;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_2_V_d1;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_3_V_address0;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_3_V_ce0;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_3_V_q0;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_3_V_address1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_3_V_ce1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_3_V_we1;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_3_V_d1;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_4_V_address0;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_4_V_ce0;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_4_V_q0;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_4_V_address1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_4_V_ce1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_4_V_we1;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_4_V_d1;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_5_V_address0;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_5_V_ce0;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_5_V_q0;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_5_V_address1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_5_V_ce1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_5_V_we1;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_5_V_d1;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_6_V_address0;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_6_V_ce0;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_6_V_q0;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_6_V_address1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_6_V_ce1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_6_V_we1;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_6_V_d1;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_7_V_address0;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_7_V_ce0;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_7_V_q0;
    sc_signal< sc_lv<8> > grp_Load_Fire_fu_398_OFM_7_V_address1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_7_V_ce1;
    sc_signal< sc_logic > grp_Load_Fire_fu_398_OFM_7_V_we1;
    sc_signal< sc_lv<26> > grp_Load_Fire_fu_398_OFM_7_V_d1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_ap_start;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_ap_done;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_ap_idle;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_ap_ready;
    sc_signal< sc_lv<56> > grp_OFM_STORE_fu_698_output_dma_O_TDATA;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_output_dma_O_TVALID;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_output_dma_O_TREADY;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_output_dma_O_TLAST;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_input_dma_B_TVALID;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_input_dma_B_TREADY;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_0_V_address0;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_0_V_ce0;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_0_V_q0;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_0_V_address1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_0_V_ce1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_0_V_we1;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_0_V_d1;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_1_V_address0;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_1_V_ce0;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_1_V_q0;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_1_V_address1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_1_V_ce1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_1_V_we1;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_1_V_d1;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_2_V_address0;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_2_V_ce0;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_2_V_q0;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_2_V_address1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_2_V_ce1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_2_V_we1;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_2_V_d1;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_3_V_address0;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_3_V_ce0;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_3_V_q0;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_3_V_address1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_3_V_ce1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_3_V_we1;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_3_V_d1;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_4_V_address0;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_4_V_ce0;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_4_V_q0;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_4_V_address1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_4_V_ce1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_4_V_we1;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_4_V_d1;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_5_V_address0;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_5_V_ce0;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_5_V_q0;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_5_V_address1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_5_V_ce1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_5_V_we1;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_5_V_d1;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_6_V_address0;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_6_V_ce0;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_6_V_q0;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_6_V_address1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_6_V_ce1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_6_V_we1;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_6_V_d1;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_7_V_address0;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_7_V_ce0;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_7_V_q0;
    sc_signal< sc_lv<8> > grp_OFM_STORE_fu_698_OFM_7_V_address1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_7_V_ce1;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_OFM_7_V_we1;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_OFM_7_V_d1;
    sc_signal< sc_lv<3> > grp_OFM_STORE_fu_698_BIAS_V_address0;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_BIAS_V_ce0;
    sc_signal< sc_logic > grp_OFM_STORE_fu_698_BIAS_V_we0;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_BIAS_V_d0;
    sc_signal< sc_lv<26> > grp_OFM_STORE_fu_698_BIAS_V_q0;
    sc_signal< sc_logic > ap_reg_grp_Load_Fire_fu_398_ap_start;
    sc_signal< sc_lv<1> > tmp_fu_741_p1;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_reg_grp_OFM_STORE_fu_698_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< bool > ap_block_state4;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< bool > ap_block_state3_on_subcall_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_BIAS_DB_V_ce0();
    void thread_BIAS_DB_V_we0();
    void thread_BIAS_V_ce0();
    void thread_BIAS_V_we0();
    void thread_OFM_DB_V_0_address0();
    void thread_OFM_DB_V_0_address1();
    void thread_OFM_DB_V_0_ce0();
    void thread_OFM_DB_V_0_ce1();
    void thread_OFM_DB_V_0_d1();
    void thread_OFM_DB_V_0_we1();
    void thread_OFM_DB_V_1_address0();
    void thread_OFM_DB_V_1_address1();
    void thread_OFM_DB_V_1_ce0();
    void thread_OFM_DB_V_1_ce1();
    void thread_OFM_DB_V_1_d1();
    void thread_OFM_DB_V_1_we1();
    void thread_OFM_DB_V_2_address0();
    void thread_OFM_DB_V_2_address1();
    void thread_OFM_DB_V_2_ce0();
    void thread_OFM_DB_V_2_ce1();
    void thread_OFM_DB_V_2_d1();
    void thread_OFM_DB_V_2_we1();
    void thread_OFM_DB_V_3_address0();
    void thread_OFM_DB_V_3_address1();
    void thread_OFM_DB_V_3_ce0();
    void thread_OFM_DB_V_3_ce1();
    void thread_OFM_DB_V_3_d1();
    void thread_OFM_DB_V_3_we1();
    void thread_OFM_DB_V_4_address0();
    void thread_OFM_DB_V_4_address1();
    void thread_OFM_DB_V_4_ce0();
    void thread_OFM_DB_V_4_ce1();
    void thread_OFM_DB_V_4_d1();
    void thread_OFM_DB_V_4_we1();
    void thread_OFM_DB_V_5_address0();
    void thread_OFM_DB_V_5_address1();
    void thread_OFM_DB_V_5_ce0();
    void thread_OFM_DB_V_5_ce1();
    void thread_OFM_DB_V_5_d1();
    void thread_OFM_DB_V_5_we1();
    void thread_OFM_DB_V_6_address0();
    void thread_OFM_DB_V_6_address1();
    void thread_OFM_DB_V_6_ce0();
    void thread_OFM_DB_V_6_ce1();
    void thread_OFM_DB_V_6_d1();
    void thread_OFM_DB_V_6_we1();
    void thread_OFM_DB_V_7_address0();
    void thread_OFM_DB_V_7_address1();
    void thread_OFM_DB_V_7_ce0();
    void thread_OFM_DB_V_7_ce1();
    void thread_OFM_DB_V_7_d1();
    void thread_OFM_DB_V_7_we1();
    void thread_OFM_V_0_address0();
    void thread_OFM_V_0_address1();
    void thread_OFM_V_0_ce0();
    void thread_OFM_V_0_ce1();
    void thread_OFM_V_0_d1();
    void thread_OFM_V_0_we1();
    void thread_OFM_V_1_address0();
    void thread_OFM_V_1_address1();
    void thread_OFM_V_1_ce0();
    void thread_OFM_V_1_ce1();
    void thread_OFM_V_1_d1();
    void thread_OFM_V_1_we1();
    void thread_OFM_V_2_address0();
    void thread_OFM_V_2_address1();
    void thread_OFM_V_2_ce0();
    void thread_OFM_V_2_ce1();
    void thread_OFM_V_2_d1();
    void thread_OFM_V_2_we1();
    void thread_OFM_V_3_address0();
    void thread_OFM_V_3_address1();
    void thread_OFM_V_3_ce0();
    void thread_OFM_V_3_ce1();
    void thread_OFM_V_3_d1();
    void thread_OFM_V_3_we1();
    void thread_OFM_V_4_address0();
    void thread_OFM_V_4_address1();
    void thread_OFM_V_4_ce0();
    void thread_OFM_V_4_ce1();
    void thread_OFM_V_4_d1();
    void thread_OFM_V_4_we1();
    void thread_OFM_V_5_address0();
    void thread_OFM_V_5_address1();
    void thread_OFM_V_5_ce0();
    void thread_OFM_V_5_ce1();
    void thread_OFM_V_5_d1();
    void thread_OFM_V_5_we1();
    void thread_OFM_V_6_address0();
    void thread_OFM_V_6_address1();
    void thread_OFM_V_6_ce0();
    void thread_OFM_V_6_ce1();
    void thread_OFM_V_6_d1();
    void thread_OFM_V_6_we1();
    void thread_OFM_V_7_address0();
    void thread_OFM_V_7_address1();
    void thread_OFM_V_7_ce0();
    void thread_OFM_V_7_ce1();
    void thread_OFM_V_7_d1();
    void thread_OFM_V_7_we1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_block_state3_on_subcall_done();
    void thread_ap_block_state4();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_grp_Load_Fire_fu_398_OFM_0_V_q0();
    void thread_grp_Load_Fire_fu_398_OFM_1_V_q0();
    void thread_grp_Load_Fire_fu_398_OFM_2_V_q0();
    void thread_grp_Load_Fire_fu_398_OFM_3_V_q0();
    void thread_grp_Load_Fire_fu_398_OFM_4_V_q0();
    void thread_grp_Load_Fire_fu_398_OFM_5_V_q0();
    void thread_grp_Load_Fire_fu_398_OFM_6_V_q0();
    void thread_grp_Load_Fire_fu_398_OFM_7_V_q0();
    void thread_grp_Load_Fire_fu_398_ap_start();
    void thread_grp_Load_Fire_fu_398_input_dma_I_TVALID();
    void thread_grp_Load_Fire_fu_398_input_dma_W_TVALID();
    void thread_grp_OFM_STORE_fu_698_BIAS_V_q0();
    void thread_grp_OFM_STORE_fu_698_OFM_0_V_q0();
    void thread_grp_OFM_STORE_fu_698_OFM_1_V_q0();
    void thread_grp_OFM_STORE_fu_698_OFM_2_V_q0();
    void thread_grp_OFM_STORE_fu_698_OFM_3_V_q0();
    void thread_grp_OFM_STORE_fu_698_OFM_4_V_q0();
    void thread_grp_OFM_STORE_fu_698_OFM_5_V_q0();
    void thread_grp_OFM_STORE_fu_698_OFM_6_V_q0();
    void thread_grp_OFM_STORE_fu_698_OFM_7_V_q0();
    void thread_grp_OFM_STORE_fu_698_ap_start();
    void thread_grp_OFM_STORE_fu_698_input_dma_B_TVALID();
    void thread_grp_OFM_STORE_fu_698_output_dma_O_TREADY();
    void thread_input_dma_B_TREADY();
    void thread_input_dma_B_V_data_V_0_ack_in();
    void thread_input_dma_B_V_data_V_0_ack_out();
    void thread_input_dma_B_V_data_V_0_data_out();
    void thread_input_dma_B_V_data_V_0_load_A();
    void thread_input_dma_B_V_data_V_0_load_B();
    void thread_input_dma_B_V_data_V_0_sel();
    void thread_input_dma_B_V_data_V_0_state_cmp_full();
    void thread_input_dma_B_V_data_V_0_vld_in();
    void thread_input_dma_B_V_data_V_0_vld_out();
    void thread_input_dma_B_V_last_0_ack_in();
    void thread_input_dma_B_V_last_0_ack_out();
    void thread_input_dma_B_V_last_0_data_out();
    void thread_input_dma_B_V_last_0_load_A();
    void thread_input_dma_B_V_last_0_load_B();
    void thread_input_dma_B_V_last_0_sel();
    void thread_input_dma_B_V_last_0_state_cmp_full();
    void thread_input_dma_B_V_last_0_vld_in();
    void thread_input_dma_B_V_last_0_vld_out();
    void thread_input_dma_I_TREADY();
    void thread_input_dma_I_V_data_0_ack_in();
    void thread_input_dma_I_V_data_0_ack_out();
    void thread_input_dma_I_V_data_0_data_out();
    void thread_input_dma_I_V_data_0_load_A();
    void thread_input_dma_I_V_data_0_load_B();
    void thread_input_dma_I_V_data_0_sel();
    void thread_input_dma_I_V_data_0_state_cmp_full();
    void thread_input_dma_I_V_data_0_vld_in();
    void thread_input_dma_I_V_data_0_vld_out();
    void thread_input_dma_I_V_last_0_ack_in();
    void thread_input_dma_I_V_last_0_ack_out();
    void thread_input_dma_I_V_last_0_data_out();
    void thread_input_dma_I_V_last_0_load_A();
    void thread_input_dma_I_V_last_0_load_B();
    void thread_input_dma_I_V_last_0_sel();
    void thread_input_dma_I_V_last_0_state_cmp_full();
    void thread_input_dma_I_V_last_0_vld_in();
    void thread_input_dma_I_V_last_0_vld_out();
    void thread_input_dma_W_TREADY();
    void thread_input_dma_W_V_data_0_ack_in();
    void thread_input_dma_W_V_data_0_ack_out();
    void thread_input_dma_W_V_data_0_data_out();
    void thread_input_dma_W_V_data_0_load_A();
    void thread_input_dma_W_V_data_0_load_B();
    void thread_input_dma_W_V_data_0_sel();
    void thread_input_dma_W_V_data_0_state_cmp_full();
    void thread_input_dma_W_V_data_0_vld_in();
    void thread_input_dma_W_V_data_0_vld_out();
    void thread_input_dma_W_V_last_0_ack_in();
    void thread_input_dma_W_V_last_0_ack_out();
    void thread_input_dma_W_V_last_0_data_out();
    void thread_input_dma_W_V_last_0_load_A();
    void thread_input_dma_W_V_last_0_load_B();
    void thread_input_dma_W_V_last_0_sel();
    void thread_input_dma_W_V_last_0_state_cmp_full();
    void thread_input_dma_W_V_last_0_vld_in();
    void thread_input_dma_W_V_last_0_vld_out();
    void thread_output_dma_O_TDATA();
    void thread_output_dma_O_TLAST();
    void thread_output_dma_O_TVALID();
    void thread_output_dma_O_V_data_1_ack_in();
    void thread_output_dma_O_V_data_1_ack_out();
    void thread_output_dma_O_V_data_1_data_out();
    void thread_output_dma_O_V_data_1_load_A();
    void thread_output_dma_O_V_data_1_load_B();
    void thread_output_dma_O_V_data_1_sel();
    void thread_output_dma_O_V_data_1_state_cmp_full();
    void thread_output_dma_O_V_data_1_vld_in();
    void thread_output_dma_O_V_data_1_vld_out();
    void thread_output_dma_O_V_last_1_ack_in();
    void thread_output_dma_O_V_last_1_ack_out();
    void thread_output_dma_O_V_last_1_data_out();
    void thread_output_dma_O_V_last_1_load_A();
    void thread_output_dma_O_V_last_1_load_B();
    void thread_output_dma_O_V_last_1_sel();
    void thread_output_dma_O_V_last_1_state_cmp_full();
    void thread_output_dma_O_V_last_1_vld_in();
    void thread_output_dma_O_V_last_1_vld_out();
    void thread_tmp_fu_741_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
