// Seed: 3107152959
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wand id_3,
    output tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri1 id_14,
    output wire id_15,
    input tri id_16,
    output tri1 id_17,
    input uwire id_18,
    input wire id_19,
    input wand id_20
);
  assign id_3 = -1'b0;
  assign module_1.id_2 = 0;
endmodule
macromodule module_1 #(
    parameter id_4 = 32'd8
) (
    output supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output supply0 _id_4,
    input tri id_5,
    output wand id_6,
    output tri0 id_7
);
  parameter id_9 = 1;
  wire id_10;
  wire id_11;
  logic [-1 'b0 : id_4] id_12;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_6,
      id_6,
      id_1,
      id_5,
      id_5,
      id_0,
      id_5,
      id_1,
      id_5,
      id_5,
      id_2,
      id_2,
      id_6,
      id_1,
      id_6,
      id_2,
      id_1,
      id_5
  );
endmodule
