
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004111                       # Number of seconds simulated
sim_ticks                                  4111368000                       # Number of ticks simulated
final_tick                                 4111368000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82870                       # Simulator instruction rate (inst/s)
host_op_rate                                   128424                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61081738                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671472                       # Number of bytes of host memory used
host_seconds                                    67.31                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2197120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2248704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12546675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         534401202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             546947877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12546675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12546675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7347433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7347433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7347433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12546675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        534401202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            554295310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000595160250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65635                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                423                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2248512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2248704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4111254000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35136                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.094356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.764101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    56.045723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29552     93.70%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1721      5.46%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           92      0.29%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           48      0.15%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      0.08%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      0.08%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.02%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.02%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31540                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1293.481481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    356.918118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4694.967456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           24     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.481481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.461233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.848998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               20     74.07%     74.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.70%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     22.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2196928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12546675.461792767048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 534354501.956526398659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6927134.715257792734                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27784750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1858837000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15395636500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34472.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54146.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32617873.94                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1227878000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1886621750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34949.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53699.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       546.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    546.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3677                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     115458.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113254680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60165930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125871060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2176740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         119240160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            325173600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2841600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       353207910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         8760960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        623538480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1734231120                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            421.813645                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3390748750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1622250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      50440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2593474500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     22809750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     668492750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    774528750                       # Time in different power states
system.mem_ctrls_1.actEnergy                112026600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59528370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124978560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         118625520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            321927450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4047840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       347230320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        11948640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        625094640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1725554100                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            419.703150                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3394507500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4389000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      50180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2602259750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     31105750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     662001000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    761432500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530616                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530616                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2758                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527731                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1396                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                365                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527731                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508033                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19698                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1821                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      960137                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13610                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439195                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            83                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17471                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           120                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4111369                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              38451                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5658473                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530616                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509429                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4034621                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5616                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        111                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           314                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17426                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1076                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4076355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.157329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.188774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2531157     62.09%     62.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   168460      4.13%     66.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   114518      2.81%     69.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   113924      2.79%     71.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112819      2.77%     74.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   111501      2.74%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   114731      2.81%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   116355      2.85%     83.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   692890     17.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4076355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.129061                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.376299                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   471506                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2500977                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    142274                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                958790                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2808                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8770527                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2808                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   575579                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1145029                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2019                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    971389                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1379531                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8759266                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                125731                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1130738                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    250                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16782                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16310639                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20161088                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13393722                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11309                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   133168                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3120487                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534393                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16617                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1069                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              207                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8739175                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9136961                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               740                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           95152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       138701                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4076355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.241454                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.504108                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              824876     20.24%     20.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              366878      9.00%     29.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              897045     22.01%     51.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1215088     29.81%     81.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              629919     15.45%     96.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               78650      1.93%     98.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               38836      0.95%     99.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               15717      0.39%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9346      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4076355                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4123      7.41%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.02%      7.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      6      0.01%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  51059     91.72%     99.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   425      0.76%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                11      0.02%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               32      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2215      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8154952     89.25%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1158      0.01%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 147      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  367      0.00%     89.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  777      0.01%     89.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     89.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  916      0.01%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 585      0.01%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                190      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               960103     10.51%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13714      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1380      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            427      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9136961                       # Type of FU issued
system.cpu.iq.rate                           2.222365                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       55671                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006093                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22396851                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8824783                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8692380                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9837                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9660                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4418                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9185497                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4920                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2386                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14121                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6862                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        431007                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2808                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   43031                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4052                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8739252                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               153                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534393                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16617                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    625                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3204                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            707                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2806                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3513                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9131212                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                960112                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5749                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       973719                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518453                       # Number of branches executed
system.cpu.iew.exec_stores                      13607                       # Number of stores executed
system.cpu.iew.exec_rate                     2.220966                       # Inst execution rate
system.cpu.iew.wb_sent                        8698252                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8696798                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7900204                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14493705                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.115305                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545078                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           95303                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2777                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4061935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.128074                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.402943                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2545448     62.67%     62.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       480821     11.84%     74.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8924      0.22%     74.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8449      0.21%     74.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3722      0.09%     75.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2708      0.07%     75.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1124      0.03%     75.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1001      0.02%     75.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009738     24.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4061935                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009738                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11791599                       # The number of ROB reads
system.cpu.rob.rob_writes                    17493398                       # The number of ROB writes
system.cpu.timesIdled                             477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.737082                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.737082                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.356702                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.356702                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14149714                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8162921                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6934                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3642                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101035                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068334                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2015383                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.257103                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531977                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077269                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.257103                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          438                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          586                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1565976                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1565976                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28849                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9305                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9305                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38154                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38154                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38154                       # number of overall hits
system.cpu.dcache.overall_hits::total           38154                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497474                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          450                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          450                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497924                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497924                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497924                       # number of overall misses
system.cpu.dcache.overall_misses::total        497924                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16728232000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16728232000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45831000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45831000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16774063000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16774063000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16774063000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16774063000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536078                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536078                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536078                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536078                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.945188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.945188                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.046130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046130                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928828                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928828                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928828                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33626.344291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33626.344291                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101846.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101846.666667                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33687.998570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33687.998570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33687.998570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33687.998570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3562713                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            471698                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.552953                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          573                       # number of writebacks
system.cpu.dcache.writebacks::total               573                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4096                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4096                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4102                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493378                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          444                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493822                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15408646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15408646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44501000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44501000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15453147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15453147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15453147000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15453147000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.937405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.937405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.921176                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.921176                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.921176                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.921176                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31230.914228                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31230.914228                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100227.477477                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100227.477477                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31292.949686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31292.949686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31292.949686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31292.949686                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492796                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           690.109697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17140                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.902439                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   690.109697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.673935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.673935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          673                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35672                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16320                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16320                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16320                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16320                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16320                       # number of overall hits
system.cpu.icache.overall_hits::total           16320                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1106                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1106                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1106                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1106                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1106                       # number of overall misses
system.cpu.icache.overall_misses::total          1106                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110200999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110200999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    110200999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110200999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110200999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110200999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17426                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17426                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17426                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17426                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063468                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063468                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063468                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063468                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063468                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99639.239602                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99639.239602                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99639.239602                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99639.239602                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99639.239602                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99639.239602                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          437                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          286                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          286                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          286                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          286                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          820                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87997999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87997999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87997999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87997999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87997999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87997999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107314.632927                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107314.632927                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107314.632927                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107314.632927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107314.632927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107314.632927                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27370.884950                       # Cycle average of tags in use
system.l2.tags.total_refs                      987520                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35163                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.084066                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.018663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       202.687188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27168.179099                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.829107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.835293                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32610                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7935323                       # Number of tag accesses
system.l2.tags.data_accesses                  7935323                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          573                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              573                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           89                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               89                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data                23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    23                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459467                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459490                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459502                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              459490                       # number of overall hits
system.l2.overall_hits::total                  459502                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              806                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33910                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34330                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35136                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               806                       # number of overall misses
system.l2.overall_misses::.cpu.data             34330                       # number of overall misses
system.l2.overall_misses::total                 35136                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     42642000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42642000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     85262000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85262000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4275060000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4275060000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     85262000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4317702000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4402964000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     85262000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4317702000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4402964000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          573                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          573                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           89                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           89                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494638                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494638                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.948081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948081                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985330                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068730                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069519                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071034                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069519                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071034                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101528.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101528.571429                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105784.119107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105784.119107                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126070.775582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126070.775582                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105784.119107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125770.521410                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125312.044627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105784.119107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125770.521410                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125312.044627                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            420                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33910                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35136                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     69142000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69142000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3596860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3596860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     69142000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3631102000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3700244000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     69142000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3631102000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3700244000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.948081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068730                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071034                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071034                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81528.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81528.571429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85784.119107                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85784.119107                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106070.775582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106070.775582                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85784.119107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105770.521410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105312.044627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85784.119107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105770.521410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105312.044627                       # average overall mshr miss latency
system.l2.replacements                           2395                       # number of replacements
system.membus.snoop_filter.tot_requests         36831                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34716                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1223                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34716                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2278912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2278912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2278912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35136                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35136    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35136                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38719000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          196913250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987528                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            702                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          702                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4111368000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494146                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           820                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493377                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1482168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31641152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31699264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2397                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001441                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037927                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496321     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    716      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          988854000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2461998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481462000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            36.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
