`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi_rom_1.0/rtl/rom.sv" 1
module rom #(
  parameter  int Width       = 32,
  parameter  int Depth       = 8  
) (
  input  logic             clk_i,
  input  logic             req_i,
  input  logic [Depth-1:0] addr_i,
  output logic [Width-1:0] rdata_o
);

`line 11 "../src/merl_azadi-II_azadi_rom_1.0/rtl/rom.sv" 0
  logic [Width-1:0] mem [Depth];

`line 13 "../src/merl_azadi-II_azadi_rom_1.0/rtl/rom.sv" 0
  always_ff @(posedge clk_i) begin
    if (req_i) begin
      rdata_o <= mem[addr_i];
    end
  end
endmodule

`line 20 "../src/merl_azadi-II_azadi_rom_1.0/rtl/rom.sv" 2
