
---------- Begin Simulation Statistics ----------
final_tick                                11353354375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    299                       # Simulator instruction rate (inst/s)
host_mem_usage                                8002132                       # Number of bytes of host memory used
host_op_rate                                      307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23430.65                       # Real time elapsed on the host
host_tick_rate                                 238150                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7003335                       # Number of instructions simulated
sim_ops                                       7186706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005580                       # Number of seconds simulated
sim_ticks                                  5580021875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.681178                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   22616                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34433                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                498                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2423                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             26765                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4594                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5204                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              610                       # Number of indirect misses.
system.cpu.branchPred.lookups                   53024                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8761                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          592                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      273212                       # Number of instructions committed
system.cpu.committedOps                        308198                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.434919                       # CPI: cycles per instruction
system.cpu.discardedOps                          7608                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             153581                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72035                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            36640                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          811098                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.225483                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      498                       # number of quiesce instructions executed
system.cpu.numCycles                          1211673                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       498                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  173473     56.29%     56.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1072      0.35%     56.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                  78952     25.62%     82.25% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 54701     17.75%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   308198                       # Class of committed instruction
system.cpu.quiesceCycles                      7716362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          400575                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              230898                       # Transaction distribution
system.membus.trans_dist::ReadResp             231325                       # Transaction distribution
system.membus.trans_dist::WriteReq             136512                       # Transaction distribution
system.membus.trans_dist::WriteResp            136512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          225                       # Transaction distribution
system.membus.trans_dist::CleanEvict              122                       # Transaction distribution
system.membus.trans_dist::ReadExReq               164                       # Transaction distribution
system.membus.trans_dist::ReadExResp              164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            159                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           268                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 736349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23266908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            368204                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000038                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006166                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  368190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              368204                       # Request fanout histogram
system.membus.reqLayer6.occupancy           993363125                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9918125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              323812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1916500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7879410                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1426275255                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy             797250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       464718                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       464718                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1457820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23210700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2499496125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1609424                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          722                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1993224781                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1257294000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132096                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       448405                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       448405    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       448405                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1077120500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1284096000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24707072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14745600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24182784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4327424                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       460800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2912699693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1515073630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4427773323                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1691244983                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2642570286                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4333815268                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4603944675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4157643916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8761588591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10176                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10176                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          159                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          174                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1823649                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       172042                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1995691                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1823649                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1823649                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1823649                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       172042                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1995691                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14772288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8468544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              230817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          225                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       132096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132321                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2642570286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4782777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2647353063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2580635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1515073630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1517654265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2580635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4157643916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4782777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4165007328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    362365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000154973750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414082                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141082                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132321                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132321                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8277                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7441411295                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1153410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13496813795                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32258.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58508.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       197                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   215216                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123269                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230817                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132321                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    394                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    947.249062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   881.640849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.467529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          429      1.75%      1.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          610      2.49%      4.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          347      1.41%      5.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          369      1.50%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          454      1.85%      9.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          355      1.45%     10.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          393      1.60%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          372      1.52%     13.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21195     86.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1774.669231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1675.777784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    566.907405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.77%      0.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     30.77%     31.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.77%     32.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.77%     33.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           80     61.54%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            3      2.31%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      3.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.923077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    993.380410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     88.591530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.77%      0.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      7.69%      8.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          119     91.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14763648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8469120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14772288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8468544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2645.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1517.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2647.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1517.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5579873750                       # Total gap between requests
system.mem_ctrls.avgGap                      15365.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14737216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8453184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2641067782.552375793457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4736898.992891493253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2855902.782639181241                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1514901588.087412357330                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13480152580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16661215                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2261221005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 106330959625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58507.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39954.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10049871.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    804952.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12103221.825000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8446065.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        419560162.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       183905617.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53404236.900001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112244237.399999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     27075117.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       816738658.725001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        146.368361                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1368830175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    301770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3909992200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 996                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9684585.090361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2449655.467913                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          498    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5616625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11987000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6530431000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4822923375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       108867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           108867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       108867                       # number of overall hits
system.cpu.icache.overall_hits::total          108867                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          159                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            159                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          159                       # number of overall misses
system.cpu.icache.overall_misses::total           159                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6911250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6911250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6911250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6911250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       109026                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       109026                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       109026                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       109026                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001458                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001458                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001458                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001458                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43466.981132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43466.981132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43466.981132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43466.981132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          159                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          159                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          159                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          159                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6658000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6658000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001458                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001458                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001458                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001458                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41874.213836                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41874.213836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41874.213836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41874.213836                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       108867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          108867                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          159                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           159                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6911250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6911250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       109026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       109026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43466.981132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43466.981132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6658000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6658000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41874.213836                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41874.213836                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           283.306250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               49983                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1851.222222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   283.306250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.553333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.553333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.566406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            218211                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           218211                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       129420                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           129420                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       129420                       # number of overall hits
system.cpu.dcache.overall_hits::total          129420                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          584                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            584                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          584                       # number of overall misses
system.cpu.dcache.overall_misses::total           584                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42617375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42617375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42617375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42617375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       130004                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       130004                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       130004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       130004                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004492                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004492                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72974.957192                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72974.957192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72974.957192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72974.957192                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          225                       # number of writebacks
system.cpu.dcache.writebacks::total               225                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30900750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30900750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30900750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30900750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10830250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10830250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003323                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003323                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003323                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003323                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71529.513889                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71529.513889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71529.513889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71529.513889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2203.958079                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2203.958079                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    320                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79624                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79624                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19932500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19932500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        74375                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        74375                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19512250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19512250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10830250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10830250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72806.902985                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72806.902985                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21747.489960                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21747.489960                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22684875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22684875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        50112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        50112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71787.579114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71787.579114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11388500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11388500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69442.073171                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69442.073171                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           375.927804                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              153685                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            480.265625                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   375.927804                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.734234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.734234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            520448                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           520448                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11353354375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11353439375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    299                       # Simulator instruction rate (inst/s)
host_mem_usage                                8002132                       # Number of bytes of host memory used
host_op_rate                                      307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23430.76                       # Real time elapsed on the host
host_tick_rate                                 238153                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7003344                       # Number of instructions simulated
sim_ops                                       7186721                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005580                       # Number of seconds simulated
sim_ticks                                  5580106875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.670732                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   22617                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34440                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                499                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2425                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             26765                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4594                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5204                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              610                       # Number of indirect misses.
system.cpu.branchPred.lookups                   53033                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8763                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          592                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      273221                       # Number of instructions committed
system.cpu.committedOps                        308213                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.435270                       # CPI: cycles per instruction
system.cpu.discardedOps                          7613                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             153602                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72035                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            36641                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          811187                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.225465                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      498                       # number of quiesce instructions executed
system.cpu.numCycles                          1211809                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       498                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  173481     56.29%     56.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1072      0.35%     56.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                  78958     25.62%     82.25% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 54701     17.75%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   308213                       # Class of committed instruction
system.cpu.quiesceCycles                      7716362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          400622                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              230898                       # Transaction distribution
system.membus.trans_dist::ReadResp             231326                       # Transaction distribution
system.membus.trans_dist::WriteReq             136512                       # Transaction distribution
system.membus.trans_dist::WriteResp            136512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          226                       # Transaction distribution
system.membus.trans_dist::CleanEvict              122                       # Transaction distribution
system.membus.trans_dist::ReadExReq               164                       # Transaction distribution
system.membus.trans_dist::ReadExResp              164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            159                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           269                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 736352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        57116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23267036                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            368205                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000038                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006166                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  368191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              368205                       # Request fanout histogram
system.membus.reqLayer6.occupancy           993370375                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9918125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              323812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1916500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7885160                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1426275255                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy             797250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       464718                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       464718                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1457820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23210700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2499496125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1609424                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          722                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1993224781                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1257294000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132096                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       448405                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       448405    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       448405                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1077120500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1284096000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24707072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14745600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24182784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4327424                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       460800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2912655324                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1515050552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4427705876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1691219221                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2642530032                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4333749253                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4603874545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4157580584                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8761455129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10176                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10176                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          159                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          174                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1823621                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       172040                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1995661                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1823621                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1823621                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1823621                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       172040                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1995661                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14772352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8468608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              230818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          226                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       132096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132322                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2642530032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4794173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2647324206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2592065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1515050552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1517642617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2592065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4157580584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4794173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4164966822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    362365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000154973750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414085                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141082                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230818                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132322                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230818                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132322                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8277                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7441411295                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1153415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13496840045                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32258.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58508.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       197                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   215217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123269                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230818                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132322                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    394                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    947.249062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   881.640849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.467529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          429      1.75%      1.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          610      2.49%      4.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          347      1.41%      5.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          369      1.50%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          454      1.85%      9.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          355      1.45%     10.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          393      1.60%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          372      1.52%     13.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21195     86.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1774.669231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1675.777784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    566.907405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.77%      0.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     30.77%     31.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.77%     32.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.77%     33.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           80     61.54%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            3      2.31%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      3.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.923077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    993.380410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     88.591530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.77%      0.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      7.69%      8.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          119     91.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14763712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8469120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14772352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8468608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2645.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1517.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2647.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1517.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5580136250                       # Total gap between requests
system.mem_ctrls.avgGap                      15366.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14737216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8453184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2641027552.003652095795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4748296.151585806161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2855859.279576970264                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1514878512.071509361267                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          226                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13480152580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16687465                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2261221005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 106330959625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58507.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39922.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10005402.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    804952.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12103221.825000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8446065.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        419561981.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       183905617.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53404236.900001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112246534.949999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     27075117.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       816742775.025001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        146.366870                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1368830175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    301770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3910077200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 996                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9684585.090361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2449655.467913                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          498    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5616625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11987000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6530516000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4822923375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       108879                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           108879                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       108879                       # number of overall hits
system.cpu.icache.overall_hits::total          108879                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          159                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            159                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          159                       # number of overall misses
system.cpu.icache.overall_misses::total           159                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6911250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6911250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6911250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6911250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       109038                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       109038                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       109038                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       109038                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001458                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001458                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001458                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001458                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43466.981132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43466.981132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43466.981132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43466.981132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          159                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          159                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          159                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          159                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6658000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6658000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001458                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001458                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001458                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001458                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41874.213836                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41874.213836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41874.213836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41874.213836                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       108879                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          108879                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          159                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           159                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6911250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6911250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       109038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       109038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43466.981132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43466.981132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6658000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6658000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41874.213836                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41874.213836                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           283.306352                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2186969                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               317                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6898.955836                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   283.306352                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.553333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.553333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.566406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            218235                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           218235                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       129424                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           129424                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       129424                       # number of overall hits
system.cpu.dcache.overall_hits::total          129424                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          585                       # number of overall misses
system.cpu.dcache.overall_misses::total           585                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42677375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42677375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42677375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42677375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       130009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       130009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       130009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       130009                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004500                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004500                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004500                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004500                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72952.777778                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72952.777778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72952.777778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72952.777778                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          226                       # number of writebacks
system.cpu.dcache.writebacks::total               226                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30959500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30959500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30959500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30959500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10830250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10830250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003331                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003331                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        71500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        71500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        71500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        71500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2203.958079                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2203.958079                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74321.561338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74321.561338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19571000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19571000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10830250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10830250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72754.646840                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72754.646840                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21747.489960                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21747.489960                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22684875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22684875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        50112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        50112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71787.579114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71787.579114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11388500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11388500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69442.073171                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69442.073171                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           375.928323                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              279597                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               731                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            382.485636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   375.928323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.734235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.734235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            520469                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           520469                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11353439375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
