$date
	Thu Oct 20 09:33:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module two_b_tb $end
$var wire 1 ! f $end
$var reg 3 " W [0:2] $end
$scope module ex $end
$var wire 3 # W [0:2] $end
$var wire 1 $ x1 $end
$var wire 1 % x0 $end
$var wire 1 ! f $end
$scope module M0 $end
$var wire 1 & s $end
$var wire 1 ' w0 $end
$var wire 1 ( w1 $end
$var reg 1 % f $end
$upscope $end
$scope module M1 $end
$var wire 1 ) s $end
$var wire 1 * w0 $end
$var wire 1 + w1 $end
$var reg 1 $ f $end
$upscope $end
$scope module M2 $end
$var wire 1 , s $end
$var wire 1 % w0 $end
$var wire 1 $ w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1+
0*
0)
0(
0'
0&
0%
0$
b0 #
b0 "
0!
$end
#20
1$
1(
1*
b1 "
b1 #
#40
0(
1&
0*
1)
b10 "
b10 #
#60
1!
1%
1(
1*
b11 "
b11 #
#80
0!
0%
0$
0(
0&
0*
0)
1,
b100 "
b100 #
#100
1!
1$
1(
1*
b101 "
b101 #
#120
0(
1&
0*
1)
b110 "
b110 #
#140
1%
1(
1*
b111 "
b111 #
#160
