INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehbo/OneDrive/Documents/lab_9/lab_9.srcs/sources_1/new/FIR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehbo/OneDrive/Documents/lab_9/lab_9.srcs/sim_1/new/tb_FIR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FIR
INFO: [VRFC 10-2458] undeclared symbol s_axis_fir_tkeep, assumed default net type wire [C:/Users/mehbo/OneDrive/Documents/lab_9/lab_9.srcs/sim_1/new/tb_FIR.v:65]
INFO: [VRFC 10-2458] undeclared symbol s_axis_fir_tlast, assumed default net type wire [C:/Users/mehbo/OneDrive/Documents/lab_9/lab_9.srcs/sim_1/new/tb_FIR.v:66]
INFO: [VRFC 10-2458] undeclared symbol s_axis_fir_tready, assumed default net type wire [C:/Users/mehbo/OneDrive/Documents/lab_9/lab_9.srcs/sim_1/new/tb_FIR.v:70]
INFO: [VRFC 10-2458] undeclared symbol m_axis_fir_tlast, assumed default net type wire [C:/Users/mehbo/OneDrive/Documents/lab_9/lab_9.srcs/sim_1/new/tb_FIR.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mehbo/OneDrive/Documents/lab_9/lab_9.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
