# compile verilog/system verilog design source files
verilog xil_defaultlib  "test_time_impl.v"
verilog xil_defaultlib  "../../../../../../src/bm_rng_test.v"

# Do not sort compile order
nosort
