Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:187]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
