// Seed: 1443051792
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    input supply0 module_0,
    output wor id_7,
    input wire id_8
);
  assign module_1.id_2 = 0;
  logic id_10;
  ;
  wire [1 : 1 'h0] id_11;
  logic id_12;
endmodule
module module_1 #(
    parameter id_3 = 32'd62
) (
    input uwire id_0,
    output logic id_1,
    input tri id_2,
    input supply0 _id_3,
    output wand id_4,
    input tri0 id_5,
    input wire id_6,
    output wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply0 id_10
);
  always @(*) begin : LABEL_0
    id_1 <= -1;
  end
  wire [-1 'h0 : ""] id_12;
  wire [1 : id_3] id_13;
  wire id_14;
  logic [-1 : {  -1  ,  -1  ,  -1  }] id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_4,
      id_9
  );
endmodule
