Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Mar 22 19:24:02 2018
| Host         : x220 running 64-bit Debian GNU/Linux 9.4 (stretch)
| Command      : report_methodology -file opdr5_7_methodology_drc_routed.rpt -pb opdr5_7_methodology_drc_routed.pb -rpx opdr5_7_methodology_drc_routed.rpx
| Design       : opdr5_7
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 1          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch F_reg cannot be properly analyzed as its control pin F_reg/G is not reached by a timing clock
Related violations: <none>


