interfaces:
    required:
        power: {vccd1: 1, vssd1: 1}
        clock: {wb_clk_i: 1}
        active: {active: 1}

    optional:
        gpio: {io_in: 38, io_out: 38, io_oeb: 38}
        la1: {la1_data_in: 32, la1_data_out: 32, la1_oenb: 32}
        la2: {la2_data_in: 32, la2_data_out: 32, la2_oenb: 32}
        la3: {la3_data_in: 32, la3_data_out: 32, la3_oenb: 32}
        irq: {user_irq: 3}
        clk2 : {user_clock2: 1}
        wishbone: {wb_rst_i: 1, wbs_stb_i: 1, wbs_cyc_i: 1, wbs_we_i: 1, wbs_sel_i: 4, wbs_dat_i: 32, wbs_adr_i: 32, wbs_ack_o: 1, wbs_dat_o: 32}
        openram: { openram_clk0: 1, openram_csb0: 1, openram_web0: 1,  openram_wmask0: 4, openram_addr0: 8, openram_din0: 32, openram_dout0: 32}

projects:
    rgb mixer:
        repo: 'https://github.com/mattvenn/wrapped_rgb_mixer'
        commit: 'mpw3'
    frequency counter:
        repo: 'https://github.com/mattvenn/wrapped_frequency_counter'
        commit: 'mpw3'
    vga clock:
        repo: 'https://github.com/mattvenn/wrapped_vga_clock'
        commit: 'main'
    TPM2137:
        repo: 'https://github.com/mattvenn/wrapped_tpm2137'
        commit: 'main'
    WS2812:
        repo: 'https://github.com/mattvenn/wrapped_ws2812'
        commit: 'main'
    zube:
        repo: 'https://github.com/thejpster/zube_submission'
        commit: 'v1.4.1'
    Hack Soc:
        repo: 'https://github.com/mbalestrini/wrapped_hack_soc'
        commit: '009a903f28b54a620bedea825d59de13c468f51a'
    NCO:
        repo: 'https://github.com/ameetgohil/mpw3-nco'
        commit: 'main'
    WB_HyperRAM:
        repo:   'https://github.com/embelon/wrapped_wb_hyperram'
        commit: 'mpw3'
    WB_OpenRAM:
        repo:   'https://github.com/embelon/wrapped_wb_openram_shim'
        commit: 'mpw3'
    WB_demo:
        repo:   'https://github.com/mattvenn/wrapped_wishbone_demo'
        commit: 'main'
    Wiggly:
        repo:   'https://github.com/osnr/wrapped_wiggly_ic_1'
        commit: 'main'
    KeyValue:
        repo:   'https://github.com/giraypultar/wrapped_keyvalue'
        commit: 'main'

configuration:
    project_directory: "/home/matt/work/asic-workshop/shuttle3-mpw-3/openlane/designs/"
    macro_snap: 0.23 # half of met2 pin/track space
    user_area_width: 2920
    user_area_height: 3520

caravel:
    root:           /home/matt/work/asic-workshop/shuttle3-mpw-3/caravel_user_project
    gl_dir:         /home/matt/work/asic-workshop/shuttle3-mpw-3/caravel_user_project/verilog/gl
    test_dir:       /home/matt/work/asic-workshop/shuttle3-mpw-3/caravel_user_project/verilog/dv
    rtl_dir:        /home/matt/work/asic-workshop/shuttle3-mpw-3/caravel_user_project/verilog/rtl/
    config:         config.tcl

env: # used for simulation
    GCC_PATH:       /opt/riscv64-unknown-elf-gcc-8.3.0-2020.04.1-x86_64-linux-ubuntu14/bin/
    GCC_PREFIX:     riscv64-unknown-elf
    PDK_PATH:       /home/matt/work/asic-workshop/shuttle3-mpw-3/pdk/sky130A

lvs:
    PDK_PATH:       /home/matt/work/asic-workshop/shuttle3-mpw-3/pdk/sky130A # can't get LVS to work on rc6 PDK: always fails on tap cells
    PDK_ROOT:       /home/matt/work/asic-workshop/shuttle3-mpw-3/pdk/
    OPENLANE:       /home/matt/work/asic-workshop/shuttle3-mpw-3/openlane    # only used to find the count_lvs.py script

tests:
    gds:
        # https://skywater-pdk.readthedocs.io/en/latest/rules/layers.html?highlight=72#gds-layers-information
        metal5_id:  72 

docs:
    pic_dir:        pics
    index:          index.md
    px_per_um:      0.53 # for the image markup
    macro_border:   25 # px
