#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Tue Nov  8 01:19:10 2022
ADS Parser
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Process exit normally.
Process exit normally.
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 684)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 693)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 711)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 720)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 855)] | Port ds1 has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 861)] | Port ds2 has been placed at location H13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 867)] | Port ds3 has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/final_test/ddr3_ov5640_hdmi.fdc(line number: 898)] | Port ds0 has been placed at location D17, whose type is share pin.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
Open UCE successfully.
