--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 770 paths analyzed, 235 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------
Slack:                  13.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          esp_transmit/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.516ns (Levels of Logic = 2)
  Clock Path Skew:      1.110ns (1.752 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to esp_transmit/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X5Y29.B6       net (fanout=7)        4.576   M_timer_value[24]
    SLICE_X5Y29.B        Tilo                  0.259   esp_transmit/M_savedData_q[6]
                                                       M_esp_transmit_data<6>1
    SLICE_X7Y26.C4       net (fanout=3)        0.783   M_esp_transmit_new_data
    SLICE_X7Y26.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       esp_transmit/M_state_q_FSM_FFd2-In
                                                       esp_transmit/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.516ns (1.157ns logic, 5.359ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  13.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.502ns (Levels of Logic = 1)
  Clock Path Skew:      1.117ns (1.759 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X4Y29.C3       net (fanout=7)        4.534   M_timer_value[24]
    SLICE_X4Y29.C        Tilo                  0.255   M_counter_q[2]
                                                       Mcount_M_counter_q_val1
    SLICE_X4Y29.SR       net (fanout=1)        0.644   Mcount_M_counter_q_val
    SLICE_X4Y29.CLK      Tsrck                 0.544   M_counter_q[2]
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (1.324ns logic, 5.178ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  13.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.462ns (Levels of Logic = 1)
  Clock Path Skew:      1.117ns (1.759 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X4Y29.C3       net (fanout=7)        4.534   M_timer_value[24]
    SLICE_X4Y29.C        Tilo                  0.255   M_counter_q[2]
                                                       Mcount_M_counter_q_val1
    SLICE_X4Y29.SR       net (fanout=1)        0.644   Mcount_M_counter_q_val
    SLICE_X4Y29.CLK      Tsrck                 0.504   M_counter_q[2]
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.462ns (1.284ns logic, 5.178ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  13.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.408ns (Levels of Logic = 1)
  Clock Path Skew:      1.117ns (1.759 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X4Y29.C3       net (fanout=7)        4.534   M_timer_value[24]
    SLICE_X4Y29.C        Tilo                  0.255   M_counter_q[2]
                                                       Mcount_M_counter_q_val1
    SLICE_X4Y29.SR       net (fanout=1)        0.644   Mcount_M_counter_q_val
    SLICE_X4Y29.CLK      Tsrck                 0.450   M_counter_q[2]
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.408ns (1.230ns logic, 5.178ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  13.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          esp_transmit/M_savedData_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.068ns (Levels of Logic = 2)
  Clock Path Skew:      1.117ns (1.759 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to esp_transmit/M_savedData_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X5Y29.B6       net (fanout=7)        4.576   M_timer_value[24]
    SLICE_X5Y29.B        Tilo                  0.259   esp_transmit/M_savedData_q[6]
                                                       M_esp_transmit_data<6>1
    SLICE_X5Y29.C4       net (fanout=3)        0.335   M_esp_transmit_new_data
    SLICE_X5Y29.CLK      Tas                   0.373   esp_transmit/M_savedData_q[6]
                                                       esp_transmit/M_savedData_q_1_dpot
                                                       esp_transmit/M_savedData_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.068ns (1.157ns logic, 4.911ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  13.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          esp_transmit/M_savedData_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.978ns (Levels of Logic = 2)
  Clock Path Skew:      1.117ns (1.759 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to esp_transmit/M_savedData_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X5Y29.B6       net (fanout=7)        4.576   M_timer_value[24]
    SLICE_X5Y29.B        Tilo                  0.259   esp_transmit/M_savedData_q[6]
                                                       M_esp_transmit_data<6>1
    SLICE_X5Y29.A5       net (fanout=3)        0.245   M_esp_transmit_new_data
    SLICE_X5Y29.CLK      Tas                   0.373   esp_transmit/M_savedData_q[6]
                                                       esp_transmit/M_savedData_q_0_dpot
                                                       esp_transmit/M_savedData_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.978ns (1.157ns logic, 4.821ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  13.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          esp_transmit/M_savedData_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.959ns (Levels of Logic = 2)
  Clock Path Skew:      1.117ns (1.759 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to esp_transmit/M_savedData_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X5Y29.B6       net (fanout=7)        4.576   M_timer_value[24]
    SLICE_X5Y29.B        Tilo                  0.259   esp_transmit/M_savedData_q[6]
                                                       M_esp_transmit_data<6>1
    SLICE_X5Y29.C4       net (fanout=3)        0.335   M_esp_transmit_new_data
    SLICE_X5Y29.CLK      Tas                   0.264   esp_transmit/M_savedData_q[6]
                                                       esp_transmit/M_savedData_q_2_dpot
                                                       esp_transmit/M_savedData_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.959ns (1.048ns logic, 4.911ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  14.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          esp_transmit/M_savedData_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.549ns (Levels of Logic = 1)
  Clock Path Skew:      1.117ns (1.759 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to esp_transmit/M_savedData_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X5Y29.D4       net (fanout=7)        4.651   M_timer_value[24]
    SLICE_X5Y29.CLK      Tas                   0.373   esp_transmit/M_savedData_q[6]
                                                       esp_transmit/M_savedData_q_6_dpot
                                                       esp_transmit/M_savedData_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (0.898ns logic, 4.651ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  14.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.543ns (Levels of Logic = 1)
  Clock Path Skew:      1.117ns (1.759 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X4Y29.B2       net (fanout=7)        4.679   M_timer_value[24]
    SLICE_X4Y29.CLK      Tas                   0.339   M_counter_q[2]
                                                       M_counter_q_2_dpot
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.543ns (0.864ns logic, 4.679ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  14.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.404ns (Levels of Logic = 1)
  Clock Path Skew:      1.117ns (1.759 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X4Y29.B2       net (fanout=7)        4.679   M_timer_value[24]
    SLICE_X4Y29.CLK      Tas                   0.200   M_counter_q[2]
                                                       M_counter_q_1_dpot
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.404ns (0.725ns logic, 4.679ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  14.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.259ns (Levels of Logic = 1)
  Clock Path Skew:      1.117ns (1.759 - 0.642)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X4Y29.C3       net (fanout=7)        4.534   M_timer_value[24]
    SLICE_X4Y29.CLK      Tas                   0.200   M_counter_q[2]
                                                       M_counter_q_0_dpot
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (0.725ns logic, 4.534ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  14.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 2)
  Clock Path Skew:      -0.607ns (0.327 - 0.934)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y4.D2        net (fanout=4)        1.529   avr/M_sck_reg_q_0
    SLICE_X7Y4.DMUX      Tilo                  0.337   avr/M_bit_ct_q_1
                                                       avr/M_cclk_detector_ready_inv1_SW1
    SLICE_X7Y4.B3        net (fanout=1)        0.552   avr/N28
    SLICE_X7Y4.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_0_rstpot
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (2.488ns logic, 2.081ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  15.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.607ns (0.327 - 0.934)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y4.D2        net (fanout=4)        1.529   avr/M_sck_reg_q_0
    SLICE_X7Y4.D         Tilo                  0.259   avr/M_bit_ct_q_1
                                                       avr/M_cclk_detector_ready_inv1_SW0
    SLICE_X7Y4.C6        net (fanout=1)        0.143   avr/N26
    SLICE_X7Y4.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_1_rstpot
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (2.410ns logic, 1.672ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  15.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 2)
  Clock Path Skew:      -0.607ns (0.327 - 0.934)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y4.B3        net (fanout=4)        1.198   avr/M_sck_reg_q_0
    SLICE_X6Y4.BMUX      Tilo                  0.298   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X6Y4.A3        net (fanout=1)        0.374   avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X6Y4.CLK       Tas                   0.349   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (2.425ns logic, 1.572ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack:                  15.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 2)
  Clock Path Skew:      -0.607ns (0.327 - 0.934)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y4.B3        net (fanout=4)        1.198   avr/M_sck_reg_q_0
    SLICE_X6Y4.B         Tilo                  0.235   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/_n0081_inv1
    SLICE_X6Y4.C4        net (fanout=1)        0.371   avr/spi_slave/_n0081_inv
    SLICE_X6Y4.CLK       Tas                   0.349   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_rstpot
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (2.362ns logic, 1.569ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack:                  15.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_state_q_FSM_FFd2 (FF)
  Destination:          esp_transmit/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.595 - 0.653)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_state_q_FSM_FFd2 to esp_transmit/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.CQ       Tcko                  0.430   M_state_q_FSM_FFd2
                                                       esp_transmit/M_state_q_FSM_FFd2
    SLICE_X14Y26.D2      net (fanout=29)       1.907   M_state_q_FSM_FFd2
    SLICE_X14Y26.CMUX    Topdc                 0.402   M_blockFlag_q
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW7_F
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW7
    SLICE_X12Y27.A2      net (fanout=1)        1.129   esp_transmit/N37
    SLICE_X12Y27.CLK     Tas                   0.339   esp_transmit/M_ctr_q[5]
                                                       esp_transmit/Mmux_M_ctr_d51
                                                       esp_transmit/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (1.171ns logic, 3.036ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  15.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_6 (FF)
  Destination:          esp_transmit/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_6 to esp_transmit/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.430   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/M_ctr_q_6
    SLICE_X10Y26.B3      net (fanout=6)        1.135   esp_transmit/M_ctr_q[6]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X17Y26.B2      net (fanout=5)        0.562   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X17Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/Mmux_M_ctr_d81
                                                       esp_transmit/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (1.297ns logic, 2.852ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_3 (FF)
  Destination:          esp_transmit/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_3 to esp_transmit/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.DQ      Tcko                  0.430   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/M_ctr_q_3
    SLICE_X10Y26.B1      net (fanout=4)        1.078   esp_transmit/M_ctr_q[3]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X17Y26.B2      net (fanout=5)        0.562   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X17Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/Mmux_M_ctr_d81
                                                       esp_transmit/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.297ns logic, 2.795ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_6 (FF)
  Destination:          esp_transmit/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_6 to esp_transmit/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.430   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/M_ctr_q_6
    SLICE_X10Y26.B3      net (fanout=6)        1.135   esp_transmit/M_ctr_q[6]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X15Y26.D5      net (fanout=5)        0.464   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X15Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/Mmux_M_ctr_d41
                                                       esp_transmit/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.297ns logic, 2.754ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_state_q_FSM_FFd2 (FF)
  Destination:          esp_transmit/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.001ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.593 - 0.653)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_state_q_FSM_FFd2 to esp_transmit/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.CQ       Tcko                  0.430   M_state_q_FSM_FFd2
                                                       esp_transmit/M_state_q_FSM_FFd2
    SLICE_X21Y26.A1      net (fanout=29)       2.090   M_state_q_FSM_FFd2
    SLICE_X21Y26.A       Tilo                  0.259   esp_transmit/N13
                                                       esp_transmit/Mmux_M_ctr_d711_SW4
    SLICE_X17Y26.C5      net (fanout=1)        0.849   esp_transmit/N13
    SLICE_X17Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/Mmux_M_ctr_d91
                                                       esp_transmit/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (1.062ns logic, 2.939ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  15.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_1 (FF)
  Destination:          esp_transmit/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_1 to esp_transmit/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.430   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/M_ctr_q_1
    SLICE_X10Y26.B4      net (fanout=6)        1.013   esp_transmit/M_ctr_q[1]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X17Y26.B2      net (fanout=5)        0.562   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X17Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/Mmux_M_ctr_d81
                                                       esp_transmit/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.297ns logic, 2.730ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_6 (FF)
  Destination:          esp_transmit/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.041ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_6 to esp_transmit/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.430   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/M_ctr_q_6
    SLICE_X10Y26.B3      net (fanout=6)        1.135   esp_transmit/M_ctr_q[6]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X17Y26.A5      net (fanout=5)        0.454   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X17Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/Mmux_M_ctr_d73
                                                       esp_transmit/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.297ns logic, 2.744ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_2 (FF)
  Destination:          esp_transmit/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_2 to esp_transmit/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.CQ      Tcko                  0.430   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/M_ctr_q_2
    SLICE_X10Y26.B5      net (fanout=5)        0.983   esp_transmit/M_ctr_q[2]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X17Y26.B2      net (fanout=5)        0.562   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X17Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/Mmux_M_ctr_d81
                                                       esp_transmit/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (1.297ns logic, 2.700ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_state_q_FSM_FFd1 (FF)
  Destination:          esp_transmit/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.941ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.593 - 0.653)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_state_q_FSM_FFd1 to esp_transmit/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.430   M_state_q_FSM_FFd2
                                                       esp_transmit/M_state_q_FSM_FFd1
    SLICE_X19Y26.A1      net (fanout=29)       2.155   M_state_q_FSM_FFd1
    SLICE_X19Y26.A       Tilo                  0.259   esp_transmit/N12
                                                       esp_transmit/Mmux_M_ctr_d711_SW3
    SLICE_X17Y26.C1      net (fanout=1)        0.724   esp_transmit/N12
    SLICE_X17Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/Mmux_M_ctr_d91
                                                       esp_transmit/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.941ns (1.062ns logic, 2.879ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  15.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_3 (FF)
  Destination:          esp_transmit/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_3 to esp_transmit/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.DQ      Tcko                  0.430   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/M_ctr_q_3
    SLICE_X10Y26.B1      net (fanout=4)        1.078   esp_transmit/M_ctr_q[3]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X17Y26.A5      net (fanout=5)        0.454   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X17Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/Mmux_M_ctr_d73
                                                       esp_transmit/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (1.297ns logic, 2.687ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_3 (FF)
  Destination:          esp_transmit/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_3 to esp_transmit/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.DQ      Tcko                  0.430   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/M_ctr_q_3
    SLICE_X10Y26.B1      net (fanout=4)        1.078   esp_transmit/M_ctr_q[3]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X15Y26.D5      net (fanout=5)        0.464   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X15Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/Mmux_M_ctr_d41
                                                       esp_transmit/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.297ns logic, 2.697ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_6 (FF)
  Destination:          esp_transmit/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_6 to esp_transmit/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.430   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/M_ctr_q_6
    SLICE_X10Y26.B3      net (fanout=6)        1.135   esp_transmit/M_ctr_q[6]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X15Y26.C6      net (fanout=5)        0.373   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X15Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/Mmux_M_ctr_d31
                                                       esp_transmit/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (1.297ns logic, 2.663ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_1 (FF)
  Destination:          esp_transmit/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_1 to esp_transmit/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.430   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/M_ctr_q_1
    SLICE_X10Y26.B4      net (fanout=6)        1.013   esp_transmit/M_ctr_q[1]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X17Y26.A5      net (fanout=5)        0.454   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X17Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/Mmux_M_ctr_d73
                                                       esp_transmit/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (1.297ns logic, 2.622ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_ctr_q_1 (FF)
  Destination:          esp_transmit/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_ctr_q_1 to esp_transmit/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.430   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/M_ctr_q_1
    SLICE_X10Y26.B4      net (fanout=6)        1.013   esp_transmit/M_ctr_q[1]
    SLICE_X10Y26.B       Tilo                  0.235   esp_transmit/M_bitCtr_q[1]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X17Y26.D3      net (fanout=9)        1.155   esp_transmit/N6
    SLICE_X17Y26.D       Tilo                  0.259   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X15Y26.D5      net (fanout=5)        0.464   esp_transmit/GND_53_o_GND_53_o_equal_13_o
    SLICE_X15Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[3]
                                                       esp_transmit/Mmux_M_ctr_d41
                                                       esp_transmit/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (1.297ns logic, 2.632ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp_transmit/M_state_q_FSM_FFd2 (FF)
  Destination:          esp_transmit/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.593 - 0.653)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp_transmit/M_state_q_FSM_FFd2 to esp_transmit/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.CQ       Tcko                  0.430   M_state_q_FSM_FFd2
                                                       esp_transmit/M_state_q_FSM_FFd2
    SLICE_X16Y26.D2      net (fanout=29)       1.793   M_state_q_FSM_FFd2
    SLICE_X16Y26.D       Tilo                  0.254   esp_transmit/N10
                                                       esp_transmit/Mmux_M_ctr_d711_SW1
    SLICE_X17Y26.C3      net (fanout=1)        1.014   esp_transmit/N10
    SLICE_X17Y26.CLK     Tas                   0.373   esp_transmit/M_ctr_q[8]
                                                       esp_transmit/Mmux_M_ctr_d91
                                                       esp_transmit/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.057ns logic, 2.807ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clock_10MHz/dcm_sp_inst/CLK0
  Logical resource: clock_10MHz/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clock_10MHz/clk0
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUFG_BUFG/I0
  Logical resource: clk_IBUFG_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q_0/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: esp_transmit/M_txReg_q/CK0
  Location pin: OLOGIC_X0Y20.CLK0
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/M_sck_reg_q_0/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_7/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_8/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_9/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_10/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_11/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_12/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_13/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: esp_transmit/M_bitCtr_q[2]/CLK
  Logical resource: esp_transmit/M_bitCtr_q_2/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_counter_q[2]/SR
  Logical resource: M_counter_q_1/SR
  Location pin: SLICE_X4Y29.SR
  Clock network: Mcount_M_counter_q_val
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_counter_q[2]/SR
  Logical resource: M_counter_q_0/SR
  Location pin: SLICE_X4Y29.SR
  Clock network: Mcount_M_counter_q_val
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_10MHz_clkfx = PERIOD TIMEGRP "clock_10MHz_clkfx" 
TS_clk * 0.2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 495 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  40.890ns.
--------------------------------------------------------------------------------
Slack:                  11.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 0)
  Clock Path Skew:      -2.304ns (0.281 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=12)       3.563   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.450   M_timer_value[29]
                                                       timer/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (1.026ns logic, 3.563ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  11.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.567ns (Levels of Logic = 0)
  Clock Path Skew:      -2.304ns (0.281 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=12)       3.563   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.428   M_timer_value[29]
                                                       timer/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.567ns (1.004ns logic, 3.563ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  11.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 0)
  Clock Path Skew:      -2.306ns (0.279 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y44.SR       net (fanout=12)       3.379   M_reset_cond_out
    SLICE_X8Y44.CLK      Tsrck                 0.470   M_timer_value[27]
                                                       timer/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (1.046ns logic, 3.379ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  11.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.416ns (Levels of Logic = 0)
  Clock Path Skew:      -2.306ns (0.279 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y44.SR       net (fanout=12)       3.379   M_reset_cond_out
    SLICE_X8Y44.CLK      Tsrck                 0.461   M_timer_value[27]
                                                       timer/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (1.037ns logic, 3.379ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  12.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 0)
  Clock Path Skew:      -2.306ns (0.279 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y44.SR       net (fanout=12)       3.379   M_reset_cond_out
    SLICE_X8Y44.CLK      Tsrck                 0.450   M_timer_value[27]
                                                       timer/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (1.026ns logic, 3.379ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 0)
  Clock Path Skew:      -2.308ns (0.277 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y43.SR       net (fanout=12)       3.344   M_reset_cond_out
    SLICE_X8Y43.CLK      Tsrck                 0.470   M_timer_value[23]
                                                       timer/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (1.046ns logic, 3.344ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  12.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.381ns (Levels of Logic = 0)
  Clock Path Skew:      -2.308ns (0.277 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y43.SR       net (fanout=12)       3.344   M_reset_cond_out
    SLICE_X8Y43.CLK      Tsrck                 0.461   M_timer_value[23]
                                                       timer/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.381ns (1.037ns logic, 3.344ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  12.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.383ns (Levels of Logic = 0)
  Clock Path Skew:      -2.306ns (0.279 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y44.SR       net (fanout=12)       3.379   M_reset_cond_out
    SLICE_X8Y44.CLK      Tsrck                 0.428   M_timer_value[27]
                                                       timer/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.004ns logic, 3.379ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  12.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.370ns (Levels of Logic = 0)
  Clock Path Skew:      -2.308ns (0.277 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y43.SR       net (fanout=12)       3.344   M_reset_cond_out
    SLICE_X8Y43.CLK      Tsrck                 0.450   M_timer_value[23]
                                                       timer/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (1.026ns logic, 3.344ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  12.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 0)
  Clock Path Skew:      -2.308ns (0.277 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y43.SR       net (fanout=12)       3.344   M_reset_cond_out
    SLICE_X8Y43.CLK      Tsrck                 0.428   M_timer_value[23]
                                                       timer/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.004ns logic, 3.344ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  12.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 0)
  Clock Path Skew:      -2.310ns (0.275 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.SR       net (fanout=12)       3.160   M_reset_cond_out
    SLICE_X8Y42.CLK      Tsrck                 0.470   timer/M_ctr_q[19]
                                                       timer/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (1.046ns logic, 3.160ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 0)
  Clock Path Skew:      -2.310ns (0.275 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.SR       net (fanout=12)       3.160   M_reset_cond_out
    SLICE_X8Y42.CLK      Tsrck                 0.461   timer/M_ctr_q[19]
                                                       timer/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (1.037ns logic, 3.160ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  12.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 0)
  Clock Path Skew:      -2.310ns (0.275 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.SR       net (fanout=12)       3.160   M_reset_cond_out
    SLICE_X8Y42.CLK      Tsrck                 0.450   timer/M_ctr_q[19]
                                                       timer/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (1.026ns logic, 3.160ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 0)
  Clock Path Skew:      -2.313ns (0.272 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y41.SR       net (fanout=12)       3.116   M_reset_cond_out
    SLICE_X8Y41.CLK      Tsrck                 0.470   timer/M_ctr_q[15]
                                                       timer/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (1.046ns logic, 3.116ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 0)
  Clock Path Skew:      -2.310ns (0.275 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.SR       net (fanout=12)       3.160   M_reset_cond_out
    SLICE_X8Y42.CLK      Tsrck                 0.428   timer/M_ctr_q[19]
                                                       timer/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.004ns logic, 3.160ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  12.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.153ns (Levels of Logic = 0)
  Clock Path Skew:      -2.313ns (0.272 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y41.SR       net (fanout=12)       3.116   M_reset_cond_out
    SLICE_X8Y41.CLK      Tsrck                 0.461   timer/M_ctr_q[15]
                                                       timer/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.153ns (1.037ns logic, 3.116ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  12.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 0)
  Clock Path Skew:      -2.313ns (0.272 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y41.SR       net (fanout=12)       3.116   M_reset_cond_out
    SLICE_X8Y41.CLK      Tsrck                 0.450   timer/M_ctr_q[15]
                                                       timer/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.026ns logic, 3.116ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  12.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 0)
  Clock Path Skew:      -2.313ns (0.272 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y41.SR       net (fanout=12)       3.116   M_reset_cond_out
    SLICE_X8Y41.CLK      Tsrck                 0.428   timer/M_ctr_q[15]
                                                       timer/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (1.004ns logic, 3.116ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  12.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.978ns (Levels of Logic = 0)
  Clock Path Skew:      -2.315ns (0.270 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y40.SR       net (fanout=12)       2.932   M_reset_cond_out
    SLICE_X8Y40.CLK      Tsrck                 0.470   timer/M_ctr_q[11]
                                                       timer/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (1.046ns logic, 2.932ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 0)
  Clock Path Skew:      -2.315ns (0.270 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y40.SR       net (fanout=12)       2.932   M_reset_cond_out
    SLICE_X8Y40.CLK      Tsrck                 0.461   timer/M_ctr_q[11]
                                                       timer/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.037ns logic, 2.932ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 0)
  Clock Path Skew:      -2.315ns (0.270 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y40.SR       net (fanout=12)       2.932   M_reset_cond_out
    SLICE_X8Y40.CLK      Tsrck                 0.450   timer/M_ctr_q[11]
                                                       timer/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (1.026ns logic, 2.932ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  12.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 0)
  Clock Path Skew:      -2.315ns (0.270 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y40.SR       net (fanout=12)       2.932   M_reset_cond_out
    SLICE_X8Y40.CLK      Tsrck                 0.428   timer/M_ctr_q[11]
                                                       timer/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.936ns (1.004ns logic, 2.932ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  12.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.909ns (Levels of Logic = 0)
  Clock Path Skew:      -2.315ns (0.270 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y39.SR       net (fanout=12)       2.863   M_reset_cond_out
    SLICE_X8Y39.CLK      Tsrck                 0.470   timer/M_ctr_q[7]
                                                       timer/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.046ns logic, 2.863ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  12.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 0)
  Clock Path Skew:      -2.315ns (0.270 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y39.SR       net (fanout=12)       2.863   M_reset_cond_out
    SLICE_X8Y39.CLK      Tsrck                 0.461   timer/M_ctr_q[7]
                                                       timer/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.037ns logic, 2.863ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  12.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 0)
  Clock Path Skew:      -2.315ns (0.270 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y39.SR       net (fanout=12)       2.863   M_reset_cond_out
    SLICE_X8Y39.CLK      Tsrck                 0.450   timer/M_ctr_q[7]
                                                       timer/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (1.026ns logic, 2.863ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 0)
  Clock Path Skew:      -2.315ns (0.270 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y39.SR       net (fanout=12)       2.863   M_reset_cond_out
    SLICE_X8Y39.CLK      Tsrck                 0.428   timer/M_ctr_q[7]
                                                       timer/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (1.004ns logic, 2.863ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  12.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.726ns (Levels of Logic = 0)
  Clock Path Skew:      -2.313ns (0.272 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y38.SR       net (fanout=12)       2.680   M_reset_cond_out
    SLICE_X8Y38.CLK      Tsrck                 0.470   timer/M_ctr_q[3]
                                                       timer/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.046ns logic, 2.680ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  12.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 0)
  Clock Path Skew:      -2.313ns (0.272 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y38.SR       net (fanout=12)       2.680   M_reset_cond_out
    SLICE_X8Y38.CLK      Tsrck                 0.461   timer/M_ctr_q[3]
                                                       timer/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.037ns logic, 2.680ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  12.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.706ns (Levels of Logic = 0)
  Clock Path Skew:      -2.313ns (0.272 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y38.SR       net (fanout=12)       2.680   M_reset_cond_out
    SLICE_X8Y38.CLK      Tsrck                 0.450   timer/M_ctr_q[3]
                                                       timer/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (1.026ns logic, 2.680ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  12.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.684ns (Levels of Logic = 0)
  Clock Path Skew:      -2.313ns (0.272 - 2.585)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y38.SR       net (fanout=12)       2.680   M_reset_cond_out
    SLICE_X8Y38.CLK      Tsrck                 0.428   timer/M_ctr_q[3]
                                                       timer/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (1.004ns logic, 2.680ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_10MHz_clkfx = PERIOD TIMEGRP "clock_10MHz_clkfx" TS_clk * 0.2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_10MHz/clkout1_buf/I0
  Logical resource: clock_10MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_10MHz/clkfx
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[3]/CLK
  Logical resource: timer/M_ctr_q_0/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[3]/CLK
  Logical resource: timer/M_ctr_q_1/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[3]/CLK
  Logical resource: timer/M_ctr_q_2/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[3]/CLK
  Logical resource: timer/M_ctr_q_3/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[7]/CLK
  Logical resource: timer/M_ctr_q_4/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[7]/CLK
  Logical resource: timer/M_ctr_q_5/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[7]/CLK
  Logical resource: timer/M_ctr_q_6/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[7]/CLK
  Logical resource: timer/M_ctr_q_7/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[11]/CLK
  Logical resource: timer/M_ctr_q_8/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[11]/CLK
  Logical resource: timer/M_ctr_q_9/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[11]/CLK
  Logical resource: timer/M_ctr_q_10/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[11]/CLK
  Logical resource: timer/M_ctr_q_11/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[15]/CLK
  Logical resource: timer/M_ctr_q_12/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[15]/CLK
  Logical resource: timer/M_ctr_q_13/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[15]/CLK
  Logical resource: timer/M_ctr_q_14/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[15]/CLK
  Logical resource: timer/M_ctr_q_15/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[19]/CLK
  Logical resource: timer/M_ctr_q_16/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[19]/CLK
  Logical resource: timer/M_ctr_q_17/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[19]/CLK
  Logical resource: timer/M_ctr_q_18/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_ctr_q[19]/CLK
  Logical resource: timer/M_ctr_q_19/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_value[23]/CLK
  Logical resource: timer/M_ctr_q_20/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_value[23]/CLK
  Logical resource: timer/M_ctr_q_21/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_value[23]/CLK
  Logical resource: timer/M_ctr_q_22/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_value[23]/CLK
  Logical resource: timer/M_ctr_q_23/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_value[27]/CLK
  Logical resource: timer/M_ctr_q_24/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_value[27]/CLK
  Logical resource: timer/M_ctr_q_25/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_value[27]/CLK
  Logical resource: timer/M_ctr_q_26/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_value[27]/CLK
  Logical resource: timer/M_ctr_q_27/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_value[29]/CLK
  Logical resource: timer/M_ctr_q_28/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|      8.178ns|            0|            0|          770|          495|
| TS_clock_10MHz_clkfx          |    100.000ns|     40.890ns|          N/A|            0|            0|          495|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.178|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1265 paths, 0 nets, and 423 connections

Design statistics:
   Minimum period:  40.890ns{1}   (Maximum frequency:  24.456MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan  4 20:36:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



