v 20201216 2
C 1000 7900 1 0 0 in-1.sym
{
T 1000 8400 5 10 0 0 0 0 1
footprint=anchor
T 1000 8200 5 10 0 0 0 0 1
device=INPUT
T 1000 8000 5 10 1 1 0 7 1
refdes=O5
}
C 1000 8500 1 0 0 in-1.sym
{
T 1000 9000 5 10 0 0 0 0 1
footprint=anchor
T 1000 8800 5 10 0 0 0 0 1
device=INPUT
T 1000 8600 5 10 1 1 0 7 1
refdes=O2
}
C 1000 8300 1 0 0 in-1.sym
{
T 1000 8800 5 10 0 0 0 0 1
footprint=anchor
T 1000 8600 5 10 0 0 0 0 1
device=INPUT
T 1000 8400 5 10 1 1 0 7 1
refdes=O3
}
C 1000 8100 1 0 0 in-1.sym
{
T 1000 8600 5 10 0 0 0 0 1
footprint=anchor
T 1000 8400 5 10 0 0 0 0 1
device=INPUT
T 1000 8200 5 10 1 1 0 7 1
refdes=O4
}
C 1000 7700 1 0 0 in-1.sym
{
T 1000 8200 5 10 0 0 0 0 1
footprint=anchor
T 1000 8000 5 10 0 0 0 0 1
device=INPUT
T 1000 7800 5 10 1 1 0 7 1
refdes=O6
}
C 1000 7500 1 0 0 in-1.sym
{
T 1000 8000 5 10 0 0 0 0 1
footprint=anchor
T 1000 7800 5 10 0 0 0 0 1
device=INPUT
T 1000 7600 5 10 1 1 0 7 1
refdes=O7
}
N 1600 8400 1800 8400 4
{
T 1700 8400 5 10 1 1 0 3 1
netname=O3
}
N 1800 8200 1600 8200 4
{
T 1700 8200 5 10 1 1 0 3 1
netname=O4
}
N 1600 8600 1800 8600 4
{
T 1700 8600 5 10 1 1 0 3 1
netname=O2
}
N 1600 8000 1800 8000 4
{
T 1700 8000 5 10 1 1 0 3 1
netname=O5
}
N 1600 7800 1800 7800 4
{
T 1700 7800 5 10 1 1 0 3 1
netname=O6
}
N 1600 7600 1800 7600 4
{
T 1700 7600 5 10 1 1 0 3 1
netname=O7
}
C 1000 5100 1 0 0 in-1.sym
{
T 1000 5400 5 10 0 0 0 0 1
device=INPUT
T 1000 5600 5 10 0 0 0 0 1
footprint=anchor
T 1000 5200 5 10 1 1 0 7 1
refdes=I3#
}
C 1000 5300 1 0 0 in-1.sym
{
T 1000 5600 5 10 0 0 0 0 1
device=INPUT
T 1000 5800 5 10 0 0 0 0 1
footprint=anchor
T 1000 5400 5 10 1 1 0 7 1
refdes=I3
}
C 1000 4700 1 0 0 in-1.sym
{
T 1000 5000 5 10 0 0 0 0 1
device=INPUT
T 1000 4800 5 10 1 1 0 7 1
refdes=I4#
T 1000 5200 5 10 0 0 0 0 1
footprint=anchor
}
C 1000 4900 1 0 0 in-1.sym
{
T 1000 5200 5 10 0 0 0 0 1
device=INPUT
T 1000 5000 5 10 1 1 0 7 1
refdes=I4
T 1000 5400 5 10 0 0 0 0 1
footprint=anchor
}
C 1000 4500 1 0 0 in-1.sym
{
T 1000 4800 5 10 0 0 0 0 1
device=INPUT
T 1000 5000 5 10 0 0 0 0 1
footprint=anchor
T 1000 4600 5 10 1 1 0 7 1
refdes=I5
}
C 1000 4300 1 0 0 in-1.sym
{
T 1000 4600 5 10 0 0 0 0 1
device=INPUT
T 1000 4800 5 10 0 0 0 0 1
footprint=anchor
T 1000 4400 5 10 1 1 0 7 1
refdes=I5#
}
C 1000 4100 1 0 0 in-1.sym
{
T 1000 4400 5 10 0 0 0 0 1
device=INPUT
T 1000 4200 5 10 1 1 0 7 1
refdes=I6
T 1000 4600 5 10 0 0 0 0 1
footprint=anchor
}
C 1000 3900 1 0 0 in-1.sym
{
T 1000 4200 5 10 0 0 0 0 1
device=INPUT
T 1000 4000 5 10 1 1 0 7 1
refdes=I6#
T 1000 4400 5 10 0 0 0 0 1
footprint=anchor
}
C 1000 3700 1 0 0 in-1.sym
{
T 1000 4000 5 10 0 0 0 0 1
device=INPUT
T 1000 4200 5 10 0 0 0 0 1
footprint=anchor
T 1000 3800 5 10 1 1 0 7 1
refdes=I7
}
C 1000 3500 1 0 0 in-1.sym
{
T 1000 3800 5 10 0 0 0 0 1
device=INPUT
T 1000 4000 5 10 0 0 0 0 1
footprint=anchor
T 1000 3600 5 10 1 1 0 7 1
refdes=I7#
}
N 1600 5200 1800 5200 4
{
T 1850 5200 5 10 1 1 0 1 1
netname=I3#
}
N 1600 5400 1800 5400 4
{
T 1850 5400 5 10 1 1 0 1 1
netname=I3
}
N 1600 4800 1800 4800 4
{
T 1850 4800 5 10 1 1 0 1 1
netname=I4#
}
N 1600 5000 1800 5000 4
{
T 1850 5000 5 10 1 1 0 1 1
netname=I4
}
N 1600 4600 1800 4600 4
{
T 1850 4600 5 10 1 1 0 1 1
netname=I5
}
N 1600 4400 1800 4400 4
{
T 1850 4400 5 10 1 1 0 1 1
netname=I5#
}
N 1600 4200 1800 4200 4
{
T 1850 4200 5 10 1 1 0 1 1
netname=I6
}
N 1600 4000 1800 4000 4
{
T 1850 4000 5 10 1 1 0 1 1
netname=I6#
}
N 1600 3800 1800 3800 4
{
T 1850 3800 5 10 1 1 0 1 1
netname=I7
}
N 1600 3600 1800 3600 4
{
T 1850 3600 5 10 1 1 0 1 1
netname=I7#
}
N 16300 7600 16100 7600 4
{
T 16050 7600 5 10 1 1 0 7 1
netname=I7
}
N 16300 7800 16100 7800 4
{
T 16050 7800 5 10 1 1 0 7 1
netname=I6
}
N 8500 7100 8700 7100 4
{
T 8450 7100 5 10 1 1 0 7 1
netname=I7
}
C 8900 7400 1 0 0 vdd-1.sym
C 1000 5500 1 0 0 in-1.sym
{
T 1000 5800 5 10 0 0 0 0 1
device=INPUT
T 1000 6000 5 10 0 0 0 0 1
footprint=anchor
T 1000 5600 5 10 1 1 0 7 1
refdes=I2#
}
C 1000 5700 1 0 0 in-1.sym
{
T 1000 6000 5 10 0 0 0 0 1
device=INPUT
T 1000 6200 5 10 0 0 0 0 1
footprint=anchor
T 1000 5800 5 10 1 1 0 7 1
refdes=I2
}
N 1600 5600 1800 5600 4
{
T 1850 5600 5 10 1 1 0 1 1
netname=I2#
}
N 1600 5800 1800 5800 4
{
T 1850 5800 5 10 1 1 0 1 1
netname=I2
}
C 5300 7900 1 0 0 dflipflop.sym
{
T 6650 8300 5 10 1 1 0 7 1
refdes=C
T 6100 8550 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 5900 9400 1 0 0 vdd-1.sym
C 6000 7600 1 0 0 gnd-1.sym
C 4900 8300 1 0 0 gnd-1.sym
C 5400 8100 1 90 0 phi0.sym
C 3400 8500 1 0 0 in-1.sym
{
T 3400 8600 5 10 1 1 0 7 1
refdes=Ci#
T 3400 9000 5 10 0 0 0 0 1
footprint=anchor
T 3400 8800 5 10 0 0 0 0 1
device=INPUT
}
N 6900 9000 7100 9000 4
{
T 7150 9000 5 10 1 1 0 1 1
netname=Co#
}
N 6900 8800 7100 8800 4
{
T 7150 8800 5 10 1 1 0 1 1
netname=Co
}
C 5900 7100 1 0 0 vdd-1.sym
C 6000 5300 1 0 0 gnd-1.sym
C 4900 6000 1 0 0 gnd-1.sym
C 5400 5800 1 90 0 phi0.sym
C 4000 6500 1 0 0 in-1.sym
{
T 4000 6600 5 10 1 1 0 7 1
refdes=Zi
T 4000 7000 5 10 0 0 0 0 1
footprint=anchor
T 4000 6800 5 10 0 0 0 0 1
device=INPUT
}
N 4400 6300 4800 6300 4
{
T 4350 6300 5 10 1 1 0 7 1
netname=ZW
}
N 6900 6700 7100 6700 4
{
T 7150 6700 5 10 1 1 0 1 1
netname=Zo#
}
C 4800 7100 1 0 0 vdd-1.sym
C 4800 9400 1 0 0 vdd-1.sym
C 1000 2700 1 0 0 in-1.sym
{
T 1000 2800 5 10 1 1 0 7 1
refdes=ϕ0
T 1000 3200 5 10 0 0 0 0 1
footprint=anchor
T 1000 3000 5 10 0 0 0 0 1
device=INPUT
}
C 1900 2700 1 0 1 phi0.sym
C 5300 5600 1 0 0 dflipflop.sym
{
T 6650 6000 5 10 1 1 0 7 1
refdes=Z
T 6100 6250 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 9500 2400 1 0 0 dilatch.sym
{
T 10850 2850 5 10 1 1 0 7 1
refdes=W0
T 10300 3125 5 10 1 1 0 4 1
source=dilatch.sch
}
C 9500 4200 1 0 0 dilatch.sym
{
T 10850 4650 5 10 1 1 0 7 1
refdes=W1
T 10300 4925 5 10 1 1 0 4 1
source=dilatch.sch
}
C 9500 6000 1 0 0 dilatch.sym
{
T 10850 6450 5 10 1 1 0 7 1
refdes=W2
T 10300 6725 5 10 1 1 0 4 1
source=dilatch.sch
}
C 10100 3900 1 0 0 vdd-1.sym
C 10100 5700 1 0 0 vdd-1.sym
C 10100 7500 1 0 0 vdd-1.sym
C 10400 2100 1 0 1 gnd-1.sym
C 10400 3900 1 0 1 gnd-1.sym
C 10400 5700 1 0 1 gnd-1.sym
N 11100 3500 11200 3500 4
{
T 11250 3500 5 10 1 1 0 1 1
netname=W0#
}
N 11100 3300 11200 3300 4
{
T 11250 3300 5 10 1 1 0 1 1
netname=W0
}
N 11100 5300 11200 5300 4
{
T 11250 5300 5 10 1 1 0 1 1
netname=W1
}
N 11100 5100 11200 5100 4
{
T 11250 5100 5 10 1 1 0 1 1
netname=W1#
}
N 11100 7100 11200 7100 4
{
T 11250 7100 5 10 1 1 0 1 1
netname=W2
}
N 11100 6900 11200 6900 4
{
T 11250 6900 5 10 1 1 0 1 1
netname=W2#
}
C 13200 5300 1 270 0 phi0.sym
N 12600 4600 12400 4600 4
{
T 12350 4600 5 10 1 1 0 7 1
netname=W0
}
N 12600 4000 12400 4000 4
{
T 12350 4000 5 10 1 1 0 7 1
netname=W1#
}
N 12600 4400 12400 4400 4
{
T 12350 4400 5 10 1 1 0 7 1
netname=W0#
}
N 12600 4200 12400 4200 4
{
T 12350 4200 5 10 1 1 0 7 1
netname=W1
}
C 9500 600 1 0 0 dlatch.sym
{
T 10650 1050 5 10 1 1 0 0 1
refdes=K
T 10300 1325 5 10 1 1 0 4 1
source=dlatch.sch
}
N 8700 1700 8500 1700 4
{
T 8450 1700 5 10 1 1 0 7 1
netname=W2
}
N 9100 1400 8500 1400 4
{
T 8450 1400 5 10 1 1 0 7 1
netname=W1
}
N 11100 1700 11300 1700 4
{
T 11350 1700 5 10 1 1 0 1 1
netname=BK#
}
C 10100 2100 1 0 0 vdd-1.sym
C 8900 2000 1 0 0 vdd-1.sym
C 10400 300 1 0 1 gnd-1.sym
C 9200 1000 1 0 0 phi0.sym
C 9200 6400 1 0 0 phi0.sym
C 9200 4600 1 0 0 phi0.sym
C 9200 2800 1 0 0 phi0.sym
N 11100 1500 11300 1500 4
{
T 11350 1500 5 10 1 1 0 1 1
netname=BK
}
C 14000 4400 1 0 0 out-1.sym
{
T 14000 4700 5 10 0 0 0 0 1
device=OUTPUT
T 14000 4900 5 10 0 0 0 0 1
footprint=anchor
T 14600 4500 5 10 1 1 0 1 1
refdes=WA
}
C 14000 4200 1 0 0 out-1.sym
{
T 14000 4500 5 10 0 0 0 0 1
device=OUTPUT
T 14000 4700 5 10 0 0 0 0 1
footprint=anchor
T 14600 4300 5 10 1 1 0 1 1
refdes=WX
}
C 14000 4000 1 0 0 out-1.sym
{
T 14000 4300 5 10 0 0 0 0 1
device=OUTPUT
T 14000 4500 5 10 0 0 0 0 1
footprint=anchor
T 14600 4100 5 10 1 1 0 1 1
refdes=WY
}
C 14000 3800 1 0 0 out-1.sym
{
T 14000 4100 5 10 0 0 0 0 1
device=OUTPUT
T 14000 4300 5 10 0 0 0 0 1
footprint=anchor
T 14600 3900 5 10 1 1 0 1 1
refdes=WU
}
C 14000 3600 1 0 0 out-1.sym
{
T 14000 3900 5 10 0 0 0 0 1
device=OUTPUT
T 14000 4100 5 10 0 0 0 0 1
footprint=anchor
T 14600 3700 5 10 1 1 0 1 1
refdes=WK
}
C 5300 3200 1 0 0 dflipflop.sym
{
T 6650 3600 5 10 1 1 0 7 1
refdes=J
T 6100 3850 5 10 1 1 0 4 1
source=dflipflop.sch
}
N 6900 4300 7100 4300 4
{
T 7150 4300 5 10 1 1 0 1 1
netname=IJ#
}
N 5300 4300 5300 4700 4
{
T 5900 4800 5 10 1 1 0 6 1
netname=OJump#
}
C 5400 3400 1 90 0 phi0.sym
C 5900 4700 1 0 0 vdd-1.sym
C 6000 2900 1 0 0 gnd-1.sym
C 4700 4800 1 0 0 vdd-1.sym
C 1000 8900 1 0 0 in-1.sym
{
T 1000 9400 5 10 0 0 0 0 1
footprint=anchor
T 1000 9200 5 10 0 0 0 0 1
device=INPUT
T 1000 9000 5 10 1 1 0 7 1
refdes=O0
}
C 1000 8700 1 0 0 in-1.sym
{
T 1000 9200 5 10 0 0 0 0 1
footprint=anchor
T 1000 9000 5 10 0 0 0 0 1
device=INPUT
T 1000 8800 5 10 1 1 0 7 1
refdes=O1
}
N 1600 8800 1800 8800 4
{
T 1700 8800 5 10 1 1 0 3 1
netname=O1
}
N 1600 9000 1800 9000 4
{
T 1700 9000 5 10 1 1 0 3 1
netname=O0
}
C 1800 8900 1 0 0 resistor-load.sym
{
T 2100 9300 5 10 0 0 0 0 1
device=RESISTOR
T 2450 9050 5 10 1 1 0 0 1
refdes=R0
T 2200 9000 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 9000 5 10 0 1 0 0 1
value=3.3k
}
C 1800 8700 1 0 0 resistor-load.sym
{
T 2100 9100 5 10 0 0 0 0 1
device=RESISTOR
T 2450 8850 5 10 1 1 0 0 1
refdes=R1
T 2200 8800 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 8800 5 10 0 1 0 0 1
value=3.3k
}
C 1800 8500 1 0 0 resistor-load.sym
{
T 2100 8900 5 10 0 0 0 0 1
device=RESISTOR
T 2450 8650 5 10 1 1 0 0 1
refdes=R2
T 2200 8600 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 8600 5 10 0 1 0 0 1
value=3.3k
}
C 1800 8300 1 0 0 resistor-load.sym
{
T 2100 8700 5 10 0 0 0 0 1
device=RESISTOR
T 2450 8450 5 10 1 1 0 0 1
refdes=R3
T 2200 8400 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 8400 5 10 0 1 0 0 1
value=3.3k
}
C 1800 8100 1 0 0 resistor-load.sym
{
T 2100 8500 5 10 0 0 0 0 1
device=RESISTOR
T 2450 8250 5 10 1 1 0 0 1
refdes=R4
T 2200 8200 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 8200 5 10 0 1 0 0 1
value=3.3k
}
C 1800 7900 1 0 0 resistor-load.sym
{
T 2100 8300 5 10 0 0 0 0 1
device=RESISTOR
T 2450 8050 5 10 1 1 0 0 1
refdes=R5
T 2200 8000 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 8000 5 10 0 1 0 0 1
value=3.3k
}
C 1800 7700 1 0 0 resistor-load.sym
{
T 2100 8100 5 10 0 0 0 0 1
device=RESISTOR
T 2450 7850 5 10 1 1 0 0 1
refdes=R6
T 2200 7800 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 7800 5 10 0 1 0 0 1
value=3.3k
}
C 1800 7500 1 0 0 resistor-load.sym
{
T 2100 7900 5 10 0 0 0 0 1
device=RESISTOR
T 2450 7650 5 10 1 1 0 0 1
refdes=R7
T 2200 7600 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 7600 5 10 0 1 0 0 1
value=3.3k
}
N 2700 9000 2700 7400 4
{
T 2600 7350 5 10 1 1 180 0 1
netname=PE
}
C 3900 2000 1 0 0 in-1.sym
{
T 3900 2100 5 10 1 1 0 7 1
refdes=RST#
T 3900 2500 5 10 0 0 0 0 1
footprint=anchor
T 3900 2300 5 10 0 0 0 0 1
device=INPUT
}
N 6100 2100 6100 2500 4
{
T 6100 2550 5 10 1 1 0 3 1
netname=iRST#
}
C 5100 2500 1 0 0 vdd-1.sym
C 5200 700 1 0 0 gnd-1.sym
C 4200 1400 1 0 0 phi0.sym
C 6500 2200 1 0 0 vdd-1.sym
C 6600 1300 1 0 0 gnd-1.sym
N 7100 1900 7300 1900 4
{
T 7100 1950 5 10 1 1 0 0 1
netname=PE
}
C 1000 5900 1 0 0 in-1.sym
{
T 1000 6200 5 10 0 0 0 0 1
device=INPUT
T 1000 6400 5 10 0 0 0 0 1
footprint=anchor
T 1000 6000 5 10 1 1 0 7 1
refdes=I1#
}
C 1000 6100 1 0 0 in-1.sym
{
T 1000 6400 5 10 0 0 0 0 1
device=INPUT
T 1000 6600 5 10 0 0 0 0 1
footprint=anchor
T 1000 6200 5 10 1 1 0 7 1
refdes=I1
}
N 1600 6000 1800 6000 4
{
T 1850 6000 5 10 1 1 0 1 1
netname=I1#
}
N 1600 6200 1800 6200 4
{
T 1850 6200 5 10 1 1 0 1 1
netname=I1
}
C 1000 6300 1 0 0 in-1.sym
{
T 1000 6600 5 10 0 0 0 0 1
device=INPUT
T 1000 6800 5 10 0 0 0 0 1
footprint=anchor
T 1000 6400 5 10 1 1 0 7 1
refdes=I0#
}
C 1000 6500 1 0 0 in-1.sym
{
T 1000 6800 5 10 0 0 0 0 1
device=INPUT
T 1000 7000 5 10 0 0 0 0 1
footprint=anchor
T 1000 6600 5 10 1 1 0 7 1
refdes=I0
}
N 1600 6400 1800 6400 4
{
T 1850 6400 5 10 1 1 0 1 1
netname=I0#
}
N 1600 6600 1800 6600 4
{
T 1850 6600 5 10 1 1 0 1 1
netname=I0
}
N 9100 3200 8500 3200 4
{
T 8450 3200 5 10 1 1 0 7 1
netname=I6#
}
N 8500 3500 8700 3500 4
{
T 8450 3500 5 10 1 1 0 7 1
netname=I4
}
N 6900 4100 7100 4100 4
{
T 7150 4100 5 10 1 1 0 1 1
netname=IJ
}
C 17400 7500 1 0 0 out-1.sym
{
T 17400 7800 5 10 0 0 0 0 1
device=OUTPUT
T 17400 8000 5 10 0 0 0 0 1
footprint=anchor
T 18000 7600 5 10 1 1 0 1 1
refdes=QK
}
N 16300 7400 16100 7400 4
{
T 16050 7400 5 10 1 1 0 7 1
netname=IJ
}
N 17400 7600 17100 7600 4
{
T 17500 7700 5 10 1 1 0 6 1
netname=QK
}
N 8500 6800 9100 6800 4
{
T 8450 6800 5 10 1 1 0 7 1
netname=IWK
}
C 16900 8200 1 0 0 nor3.sym
{
T 17300 8700 5 10 1 1 0 4 1
refdes=U3
}
N 16700 8900 16900 8900 4
{
T 16650 8900 5 10 1 1 0 7 1
netname=I7#
}
N 16700 8700 16900 8700 4
{
T 16650 8700 5 10 1 1 0 7 1
netname=I6
}
N 16700 8500 16900 8500 4
{
T 16650 8500 5 10 1 1 0 7 1
netname=I5#
}
N 17700 8700 17900 8700 4
{
T 17950 8700 5 10 1 1 0 1 1
netname=IWK
}
C 16400 8100 1 0 0 vdd-1.sym
C 17000 9200 1 0 0 vdd-1.sym
N 17200 7600 17200 8200 4
C 9000 4500 1 0 0 gnd-1.sym
N 8300 5600 8500 5600 4
{
T 8250 5600 5 10 1 1 0 7 1
netname=I5#
}
N 8300 5400 8500 5400 4
{
T 8250 5400 5 10 1 1 0 7 1
netname=I6#
}
C 8900 5800 1 0 0 vdd-1.sym
N 4300 4800 4300 4600 4
{
T 4300 4850 5 10 1 1 0 3 1
netname=QK
}
N 3300 4500 3500 4500 4
{
T 3250 4500 5 10 1 1 0 7 1
netname=O6
}
N 3300 4300 3500 4300 4
{
T 3250 4300 5 10 1 1 0 7 1
netname=O7
}
C 5000 3500 1 0 1 gnd-1.sym
N 8300 5200 8500 5200 4
{
T 8250 5200 5 10 1 1 0 7 1
netname=I7
}
C 9900 9000 1 0 0 not.sym
{
T 10250 9300 5 10 1 1 0 4 1
refdes=N0
}
C 10100 9600 1 0 0 vdd-1.sym
C 10400 8700 1 0 1 gnd-1.sym
C 9900 8100 1 0 0 not.sym
{
T 10250 8400 5 10 1 1 0 4 1
refdes=N1
}
C 10100 8700 1 0 0 vdd-1.sym
C 10400 7800 1 0 1 gnd-1.sym
C 10700 9200 1 0 0 out-1.sym
{
T 10700 9500 5 10 0 0 0 0 1
device=OUTPUT
T 10700 9700 5 10 0 0 0 0 1
footprint=anchor
T 11300 9300 5 10 1 1 0 1 1
refdes=K6#
}
C 10700 8300 1 0 0 out-1.sym
{
T 10700 8600 5 10 0 0 0 0 1
device=OUTPUT
T 10700 8800 5 10 0 0 0 0 1
footprint=anchor
T 11300 8400 5 10 1 1 0 1 1
refdes=K7#
}
C 8900 3800 1 0 0 vdd-1.sym
N 9900 9300 9700 9300 4
{
T 9650 9300 5 10 1 1 0 7 1
netname=O0
}
N 9900 8400 9700 8400 4
{
T 9650 8400 5 10 1 1 0 7 1
netname=O1
}
N 4800 8200 4800 8600 4
{
T 4800 8150 5 10 1 1 0 5 1
netname=CW
}
C 14000 1100 1 0 0 out-1.sym
{
T 14000 1400 5 10 0 0 0 0 1
device=OUTPUT
T 14000 1600 5 10 0 0 0 0 1
footprint=anchor
T 14600 1200 5 10 1 1 0 1 1
refdes=RK
}
N 12600 1100 12400 1100 4
{
T 12350 1100 5 10 1 1 0 7 1
netname=BK#
}
C 13100 2500 1 0 0 vdd-1.sym
N 12600 2100 12400 2100 4
{
T 12350 2100 5 10 1 1 0 7 1
netname=I0
}
N 12600 1500 12400 1500 4
{
T 12350 1500 5 10 1 1 0 7 1
netname=I1#
}
N 12600 1900 12400 1900 4
{
T 12350 1900 5 10 1 1 0 7 1
netname=I0#
}
N 12600 1700 12400 1700 4
{
T 12350 1700 5 10 1 1 0 7 1
netname=I1
}
C 14000 1900 1 0 0 out-1.sym
{
T 14000 2200 5 10 0 0 0 0 1
device=OUTPUT
T 14000 2400 5 10 0 0 0 0 1
footprint=anchor
T 14600 2000 5 10 1 1 0 1 1
refdes=RA
}
C 14000 1700 1 0 0 out-1.sym
{
T 14000 2000 5 10 0 0 0 0 1
device=OUTPUT
T 14000 2200 5 10 0 0 0 0 1
footprint=anchor
T 14600 1800 5 10 1 1 0 1 1
refdes=RX
}
C 14000 1500 1 0 0 out-1.sym
{
T 14000 1800 5 10 0 0 0 0 1
device=OUTPUT
T 14000 2000 5 10 0 0 0 0 1
footprint=anchor
T 14600 1600 5 10 1 1 0 1 1
refdes=RY
}
C 14000 1300 1 0 0 out-1.sym
{
T 14000 1600 5 10 0 0 0 0 1
device=OUTPUT
T 14000 1800 5 10 0 0 0 0 1
footprint=anchor
T 14600 1400 5 10 1 1 0 1 1
refdes=RU
}
N 12600 1300 12400 1300 4
{
T 12350 1300 5 10 1 1 0 7 1
netname=BK
}
C 13400 2800 1 0 1 gnd-1.sym
C 13400 300 1 0 1 gnd-1.sym
B 2900 7500 4700 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 2900 5200 4700 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 2900 2900 4700 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 2900 600 4700 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
N 6900 6500 7100 6500 4
{
T 7150 6500 5 10 1 1 0 1 1
netname=Zo
}
C 1000 2500 1 0 0 in-1.sym
{
T 1000 2600 5 10 1 1 0 7 1
refdes=ϕ1
T 1000 3000 5 10 0 0 0 0 1
footprint=anchor
T 1000 2800 5 10 0 0 0 0 1
device=INPUT
}
C 1900 2500 1 0 1 phi1.sym
C 12600 5800 1 0 0 sp.sym
{
T 13300 6150 5 8 1 1 0 4 1
source=sp.sch
T 13300 6500 5 10 1 1 0 4 1
refdes=S
}
C 13100 7400 1 0 0 vdd-1.sym
C 13400 5500 1 0 1 gnd-1.sym
C 6300 1600 1 0 0 notp.sym
{
T 6650 1900 5 10 1 1 0 4 1
refdes=N3
}
C 14000 6800 1 0 0 out-1.sym
{
T 14000 7100 5 10 0 0 0 0 1
device=OUTPUT
T 14000 7300 5 10 0 0 0 0 1
footprint=anchor
T 14600 6900 5 10 1 1 0 1 1
refdes=S0
}
C 14000 6600 1 0 0 out-1.sym
{
T 14000 6900 5 10 0 0 0 0 1
device=OUTPUT
T 14000 7100 5 10 0 0 0 0 1
footprint=anchor
T 14600 6700 5 10 1 1 0 1 1
refdes=S1
}
C 14000 6400 1 0 0 out-1.sym
{
T 14000 6700 5 10 0 0 0 0 1
device=OUTPUT
T 14000 6900 5 10 0 0 0 0 1
footprint=anchor
T 14600 6500 5 10 1 1 0 1 1
refdes=S2
}
C 14000 6200 1 0 0 out-1.sym
{
T 14000 6500 5 10 0 0 0 0 1
device=OUTPUT
T 14000 6700 5 10 0 0 0 0 1
footprint=anchor
T 14600 6300 5 10 1 1 0 1 1
refdes=S3
}
C 15800 600 1 0 0 decode.sym
{
T 16600 1000 5 10 1 1 0 4 1
source=decode.sch
T 16600 2300 5 10 1 1 0 4 1
refdes=D
}
N 15600 5000 15800 5000 4
{
T 15550 5000 5 10 1 1 0 7 1
netname=O3
}
N 15800 4800 15600 4800 4
{
T 15550 4800 5 10 1 1 0 7 1
netname=O4
}
N 15600 5200 15800 5200 4
{
T 15550 5200 5 10 1 1 0 7 1
netname=O2
}
N 15600 4600 15800 4600 4
{
T 15550 4600 5 10 1 1 0 7 1
netname=O5
}
N 15600 4400 15800 4400 4
{
T 15550 4400 5 10 1 1 0 7 1
netname=O6
}
N 15600 4200 15800 4200 4
{
T 15550 4200 5 10 1 1 0 7 1
netname=O7
}
N 15800 2800 15600 2800 4
{
T 15550 2800 5 10 1 1 0 7 1
netname=I3#
}
N 15800 3000 15600 3000 4
{
T 15550 3000 5 10 1 1 0 7 1
netname=I3
}
N 15800 2400 15600 2400 4
{
T 15550 2400 5 10 1 1 0 7 1
netname=I4#
}
N 15800 2600 15600 2600 4
{
T 15550 2600 5 10 1 1 0 7 1
netname=I4
}
N 15800 2200 15600 2200 4
{
T 15550 2200 5 10 1 1 0 7 1
netname=I5
}
N 15800 2000 15600 2000 4
{
T 15550 2000 5 10 1 1 0 7 1
netname=I5#
}
N 15800 1800 15600 1800 4
{
T 15550 1800 5 10 1 1 0 7 1
netname=I6
}
N 15800 1600 15600 1600 4
{
T 15550 1600 5 10 1 1 0 7 1
netname=I6#
}
N 15800 1400 15600 1400 4
{
T 15550 1400 5 10 1 1 0 7 1
netname=I7
}
N 15800 1200 15600 1200 4
{
T 15550 1200 5 10 1 1 0 7 1
netname=I7#
}
N 15800 3200 15600 3200 4
{
T 15550 3200 5 10 1 1 0 7 1
netname=I2#
}
N 15800 3400 15600 3400 4
{
T 15550 3400 5 10 1 1 0 7 1
netname=I2
}
N 15800 6000 15600 6000 4
{
T 15550 6000 5 10 1 1 0 7 1
netname=Co
}
N 15800 5800 15600 5800 4
{
T 15550 5800 5 10 1 1 0 7 1
netname=Co#
}
N 15800 5600 15600 5600 4
{
T 15550 5600 5 10 1 1 0 7 1
netname=Zo#
}
N 17400 4400 17600 4400 4
{
T 17650 4400 5 10 1 1 0 1 1
netname=CW
}
N 17400 4600 17600 4600 4
{
T 17650 4600 5 10 1 1 0 1 1
netname=ZW
}
C 16400 6400 1 0 0 vdd-1.sym
C 16500 300 1 0 0 gnd-1.sym
C 17400 5900 1 0 0 out-1.sym
{
T 17400 6200 5 10 0 0 0 0 1
device=OUTPUT
T 17400 6400 5 10 0 0 0 0 1
footprint=anchor
T 18000 6000 5 10 1 1 0 1 1
refdes=Inc
}
C 17400 5700 1 0 0 out-1.sym
{
T 17400 6000 5 10 0 0 0 0 1
device=OUTPUT
T 17400 6200 5 10 0 0 0 0 1
footprint=anchor
T 18000 5800 5 10 1 1 0 1 1
refdes=Jump
}
C 17600 5300 1 0 0 out-1.sym
{
T 17600 5600 5 10 0 0 0 0 1
device=OUTPUT
T 17600 5800 5 10 0 0 0 0 1
footprint=anchor
T 18200 5400 5 10 1 1 0 1 1
refdes=Ret
}
C 17400 3900 1 0 0 out-1.sym
{
T 17400 4200 5 10 0 0 0 0 1
device=OUTPUT
T 17400 4400 5 10 0 0 0 0 1
footprint=anchor
T 18000 4000 5 10 1 1 0 1 1
refdes=CR
}
C 17400 3700 1 0 0 out-1.sym
{
T 17400 4000 5 10 0 0 0 0 1
device=OUTPUT
T 17400 4200 5 10 0 0 0 0 1
footprint=anchor
T 18000 3800 5 10 1 1 0 1 1
refdes=CS#
}
C 17400 3500 1 0 0 out-1.sym
{
T 17400 3800 5 10 0 0 0 0 1
device=OUTPUT
T 17400 4000 5 10 0 0 0 0 1
footprint=anchor
T 18000 3600 5 10 1 1 0 1 1
refdes=CoE#
}
C 17400 3300 1 0 0 out-1.sym
{
T 17400 3600 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3800 5 10 0 0 0 0 1
footprint=anchor
T 18000 3400 5 10 1 1 0 1 1
refdes=AR#
}
C 17400 3100 1 0 0 out-1.sym
{
T 17400 3400 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3600 5 10 0 0 0 0 1
footprint=anchor
T 18000 3200 5 10 1 1 0 1 1
refdes=AS
}
C 17400 2900 1 0 0 out-1.sym
{
T 17400 3200 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3400 5 10 0 0 0 0 1
footprint=anchor
T 18000 3000 5 10 1 1 0 1 1
refdes=AND
}
C 17400 2700 1 0 0 out-1.sym
{
T 17400 3000 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3200 5 10 0 0 0 0 1
footprint=anchor
T 18000 2800 5 10 1 1 0 1 1
refdes=OR
}
C 17400 2500 1 0 0 out-1.sym
{
T 17400 2800 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3000 5 10 0 0 0 0 1
footprint=anchor
T 18000 2600 5 10 1 1 0 1 1
refdes=N#
}
C 17400 1700 1 0 0 out-1.sym
{
T 17400 2000 5 10 0 0 0 0 1
device=OUTPUT
T 17400 2200 5 10 0 0 0 0 1
footprint=anchor
T 18000 1800 5 10 1 1 0 1 1
refdes=IN
}
C 17400 1500 1 0 0 out-1.sym
{
T 17400 1800 5 10 0 0 0 0 1
device=OUTPUT
T 17400 2000 5 10 0 0 0 0 1
footprint=anchor
T 18000 1600 5 10 1 1 0 1 1
refdes=OUT
}
C 17400 1300 1 0 0 out-1.sym
{
T 17400 1600 5 10 0 0 0 0 1
device=OUTPUT
T 17400 1800 5 10 0 0 0 0 1
footprint=anchor
T 18000 1400 5 10 1 1 0 1 1
refdes=MW
}
C 17400 1100 1 0 0 out-1.sym
{
T 17400 1400 5 10 0 0 0 0 1
device=OUTPUT
T 17400 1600 5 10 0 0 0 0 1
footprint=anchor
T 18000 1200 5 10 1 1 0 1 1
refdes=MR#
}
N 17400 5200 17600 5200 4
{
T 17650 5200 5 10 1 1 0 1 1
netname=OJump#
}
N 12600 6900 12400 6900 4
{
T 12350 6900 5 10 1 1 0 7 1
netname=Ret
}
N 12600 6700 12400 6700 4
{
T 12350 6700 5 10 1 1 0 7 1
netname=Push#
}
C 12300 6200 1 0 0 phi0.sym
C 15500 3600 1 0 0 phi1.sym
C 17400 1900 1 0 0 out-1.sym
{
T 17400 2200 5 10 0 0 0 0 1
device=OUTPUT
T 17400 2400 5 10 0 0 0 0 1
footprint=anchor
T 18000 2000 5 10 1 1 0 1 1
refdes=QE
}
C 17400 4900 1 0 0 out-1.sym
{
T 17400 5200 5 10 0 0 0 0 1
device=OUTPUT
T 17400 5400 5 10 0 0 0 0 1
footprint=anchor
T 18000 5000 5 10 1 1 0 1 1
refdes=VPush
}
N 17400 5600 17950 5600 4
{
T 18000 5600 5 10 1 1 0 1 1
netname=Push#
}
C 1000 1600 1 0 0 in-1.sym
{
T 1000 2100 5 10 0 0 0 0 1
footprint=anchor
T 1000 1900 5 10 0 0 0 0 1
device=INPUT
T 1400 1800 5 10 1 1 0 7 1
refdes=Vdd
}
C 1000 1400 1 0 0 in-1.sym
{
T 1000 1900 5 10 0 0 0 0 1
footprint=anchor
T 1000 1700 5 10 0 0 0 0 1
device=INPUT
T 1500 1400 5 10 1 1 0 7 1
refdes=GND
}
C 1400 1700 1 0 0 vdd-1.sym
C 1500 1200 1 0 0 gnd-1.sym
C 1000 2900 1 0 0 in-1.sym
{
T 1000 3000 5 10 1 1 0 7 1
refdes=ϕin
T 1000 3400 5 10 0 0 0 0 1
footprint=anchor
T 1000 3200 5 10 0 0 0 0 1
device=INPUT
}
N 17600 5400 17400 5400 4
{
T 17400 5400 5 10 1 1 0 0 1
netname=Ret
}
N 6100 1900 6300 1900 4
{
T 6000 1750 5 10 1 1 0 0 1
netname=iRST
}
C 3900 3600 1 0 1 gnd-1.sym
C 3600 4900 1 0 0 vdd-1.sym
C 8500 4800 1 0 0 nandor.sym
{
T 9150 5300 5 10 1 1 0 4 1
refdes=G1
}
N 8300 5000 8500 5000 4
{
T 8200 5000 5 10 1 1 0 7 1
netname=IWK
}
C 12600 600 1 0 0 safe1of5.sym
{
T 13300 900 5 8 1 1 0 4 1
source=safe1of5.sch
T 13300 1600 5 10 1 1 0 4 1
refdes=D2
}
C 15500 3800 1 0 0 phi0.sym
C 3500 3900 1 0 0 nor.sym
{
T 3900 4400 5 10 1 1 0 4 1
refdes=U6
}
C 4300 3800 1 0 0 nor1and.sym
{
T 4950 4300 5 10 1 1 0 4 1
refdes=U7
}
N 4500 4100 4500 3900 4
{
T 4500 3850 5 10 1 1 0 5 1
netname=iRST
}
C 4500 1000 1 0 0 dlatch.sym
{
T 5650 1450 5 10 1 1 0 0 1
refdes=R
T 5300 1725 5 10 1 1 0 4 1
source=dlatch.sch
}
C 12600 3100 1 0 0 safe1of5.sym
{
T 13300 3400 5 8 1 1 0 4 1
source=glitch1of5.sch
T 13300 4100 5 10 1 1 0 4 1
refdes=D1
}
N 12600 3600 12400 3600 4
{
T 12350 3600 5 10 1 1 0 7 1
netname=W2#
}
N 12600 3800 12400 3800 4
{
T 12350 3800 5 10 1 1 0 7 1
netname=W2
}
C 4600 6300 1 0 0 seli.sym
{
T 4825 6700 5 10 1 1 0 1 1
refdes=U5
}
C 4600 8600 1 0 0 seli.sym
{
T 4825 9000 5 10 1 1 0 1 1
refdes=U4
}
C 8700 6800 1 0 0 not.sym
{
T 9050 7100 5 10 1 1 0 4 1
refdes=G2
}
C 8700 3200 1 0 0 not.sym
{
T 9050 3500 5 10 1 1 0 4 1
refdes=G0
}
C 8700 1400 1 0 0 not.sym
{
T 9050 1700 5 10 1 1 0 4 1
refdes=U1
}
C 4000 8300 1 0 0 2n7002.sym
{
T 4225 8600 5 8 1 1 0 1 1
refdes=M1
T 4100 9100 5 10 0 1 0 0 1
value=2N7002P
T 4500 8900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 5500 8900 5 10 0 1 0 0 1
device=NMOS
}
N 4400 8800 4400 8900 4
N 4400 8900 4600 8900 4
C 4300 8000 1 0 0 gnd-1.sym
N 4400 8300 4400 8400 4
C 16300 7100 1 0 0 nor3.sym
{
T 16700 7600 5 10 1 1 0 4 1
refdes=U2
}
N 4600 6800 4400 6800 4
{
T 4350 6800 5 10 1 1 0 7 1
netname=Zo
}
N 4600 9100 4400 9100 4
{
T 4350 9100 5 10 1 1 0 7 1
netname=Co
}
C 16500 6800 1 0 0 gnd-1.sym
