$comment
	File created using the following command:
		vcd file clk_en.msim.vcd -direction
$end
$date
	Wed May 15 13:37:24 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module clk_en_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var wire 1 " clkenable $end
$var wire 1 # sampler $end
$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * clkenable~output_o $end
$var wire 1 + CLK~input_o $end
$var wire 1 , tempclk~0_combout $end
$var wire 1 - tempclk~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
0$
1%
x&
1'
1(
1)
0*
0+
1,
0-
$end
#40000
1!
1+
0#
1-
0,
1*
1"
#80000
0!
0+
1#
#120000
1!
1+
0#
0-
1,
0*
0"
#160000
0!
0+
1#
#200000
1!
1+
0#
1-
0,
1*
1"
#240000
0!
0+
1#
#280000
1!
1+
0#
0-
1,
0*
0"
#320000
0!
0+
1#
#360000
1!
1+
0#
1-
0,
1*
1"
#400000
0!
0+
1#
#440000
1!
1+
0#
0-
1,
0*
0"
#480000
0!
0+
1#
#520000
1!
1+
0#
1-
0,
1*
1"
#560000
0!
0+
1#
#600000
1!
1+
0#
0-
1,
0*
0"
#640000
0!
0+
1#
#680000
1!
1+
0#
1-
0,
1*
1"
#720000
0!
0+
1#
#760000
1!
1+
0#
0-
1,
0*
0"
#800000
0!
0+
1#
#840000
1!
1+
0#
1-
0,
1*
1"
#880000
0!
0+
1#
#920000
1!
1+
0#
0-
1,
0*
0"
#960000
0!
0+
1#
#1000000
