<h1 align="center">Hi there, I'm Hilay Patel ğŸ‘‹</h1>
<h3 align="center">B.Tech EE @ IIT Tirupati | Aspiring VLSI Engineer | RISC-V Core Designer</h3>

<p align="center">
  <a href="https://hilay020905.github.io" target="_blank"><img src="https://img.shields.io/badge/Visit_Portfolio-2ea44f?style=for-the-badge&logo=vercel&logoColor=white" /></a>
  <a href="https://www.linkedin.com/in/hilay-patel-84a052286/" target="_blank"><img src="https://img.shields.io/badge/LinkedIn-Connect-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" /></a>
  <a href="mailto:ee23b066@iittp.ac.in"><img src="https://img.shields.io/badge/Email_Me-EA4335?style=for-the-badge&logo=gmail&logoColor=white" /></a>
  <img src="https://komarev.com/ghpvc/?username=hilay020905&style=for-the-badge&label=Profile+views&color=0e75b6" />
</p>

<img align="right" alt="Coding" width="380" src="https://media.giphy.com/media/qgQUggAC3Pfv687qPC/giphy.gif" />

<br><br>

## ğŸ§‘â€ğŸ”¬ About Me

- ğŸ“ **Third-year B.Tech Electrical Engineering** student at **IIT Tirupati**
- ğŸ”¬ Passionate about **VLSI Design**, **CPU microarchitecture**, **RISC-V**, and **hardware accelerators**
- âš™ï¸ Currently building high-performance **RISC-V processors** (pipelined, superscalar, branch prediction, MMU)
- ğŸ§ª Exploring **custom GPU architectures**, **RVV vector units**, low-power design & open-source EDA
- ğŸ’¡ Love optimizing RTL for **timing, power & area** â€” obsessed with clean, synthesizable code
- ğŸ› ï¸ Proficient in **Verilog/SystemVerilog**, Vivado, ModelSim, Verilator, GTKWave & Python

---

## ğŸ”¥ Featured Projects

### ğŸ§  **[DUAL-CORE-RV32IMZicsr](https://github.com/hilay020905/RV32IMZicsr)**  
High-performance dual-issue superscalar in-order 32-bit RISC-V core (RV32IM + Zicsr) with configurable branch prediction.

### ğŸ“Ÿ **[RV32I Pipelined Processor](https://github.com/hilay020905/RISC_V_CORE)**  
Fully pipelined 5-stage RV32I core with hazard detection & forwarding â€” thoroughly simulated in Vivado & iverilog.

### ğŸ® **[ProjectWarped3D](https://github.com/hilay020905/ProjectWarped3D)**  
Custom GPU-like architecture in pure Verilog that renders 3D shapes (cubes, spheres, etc.) in real time.

### ğŸ“ˆ **[Branch Prediction Analysis](https://github.com/hilay020905/Branch_prediction)**  
Trace-driven comparison of 2-bit, Perceptron, and TAGE branch predictors.

---

## ğŸ› ï¸ Skills & Tools

**Languages & HDLs**  
`SystemVerilog` `Verilog` `C` `Python` `RISC-V Assembly`

**EDA & Simulation**  
`Xilinx Vivado` `ModelSim` `Verilator` `GTKWave` `Cadence`

**Architecture & Domains**  
`RISC-V` `CPU Microarchitecture` `SoC Design` `Low-Power Design` `FPGA` `AI Accelerators`

---

## ğŸ“ˆ GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=hilay020905&show_icons=true&theme=tokyonight&count_private=true" alt="Stats" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=hilay020905&layout=compact&theme=tokyonight&hide=html,css" alt="Top Languages" />
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=hilay020905&theme=tokyonight" alt="Streak" />
</p>

---

## ğŸ“« Let's Connect

Always open to **internships, research collaborations, or open-source contributions** in VLSI / RISC-V / Hardware Design!

- **Portfolio** â†’ [hilay020905.github.io](https://hilay020905.github.io)
- **LinkedIn** â†’ [hilay-patel-84a052286](https://www.linkedin.com/in/hilay-patel-84a052286/)
- **Email** â†’ [ee23b066@iittp.ac.in](mailto:ee23b066@iittp.ac.in)

---

*Crafting the future, one gate at a time* âš¡
