// Seed: 1628755937
module module_0 (
    input  tri0 id_0,
    output wand id_1,
    input  wor  id_2,
    output tri  id_3
);
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output uwire id_2,
    output tri0 id_3,
    output wand id_4,
    input uwire id_5
    , id_11,
    input supply0 id_6,
    input supply1 id_7,
    output wand id_8,
    output wire id_9
);
  tri0 id_12 = 1;
  module_0(
      id_5, id_4, id_5, id_8
  );
  always while (1) #1 id_11 <= id_5 == 1'b0;
endmodule
