arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	12.79                	     	0.11           	16188       	2        	0.11          	-1          	-1          	34240      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1194-g64d9b2790	success   	65912      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.76     	7926                 	2.69      	3.71918       	-3791.41            	-3.71918            	38            	14664            	22                                    	4.25198e+07           	9.78293e+06          	2.06134e+06                      	2629.25                             	5.78                     	13215                      	12                               	2732                       	3118                              	2727378                    	877873                   	4.6565             	-4338.38 	-4.6565  	-217.731	-0.937841	2.60756e+06                 	3325.97                        	1.23                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	13.71                	     	0.10           	16176       	2        	0.10          	-1          	-1          	34268      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1194-g64d9b2790	success   	65764      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.79     	7855                 	2.67      	4.29577       	-3815.97            	-4.29577            	40            	14565            	31                                    	4.25198e+07           	9.78293e+06          	2.18945e+06                      	2792.66                             	6.37                     	13336                      	16                               	3013                       	3384                              	3288699                    	970769                   	4.44197            	-4744.42 	-4.44197 	-296.276	-1.26627 	2.74222e+06                 	3497.72                        	1.46                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	13.25                	     	0.11           	16296       	2        	0.10          	-1          	-1          	34304      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc1-1194-g64d9b2790	success   	66468      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.76     	7926                 	2.70      	3.71918       	-3791.41            	-3.71918            	38            	15436            	16                                    	4.25198e+07           	9.78293e+06          	2.05675e+06                      	2623.40                             	6.15                     	14101                      	14                               	2682                       	3088                              	2566936                    	820999                   	4.6565             	-4410.32 	-4.6565  	-156.683	-0.791471	2.60298e+06                 	3320.12                        	1.27                	15             	950            
