# RV32I-Team15

#### Contents:
1. [Overview](#overview)
2. [enter section header](paste link)
3. [enter section header](paste link)

---
# Overview

## Team Details

| Name           | CID      | GitHub   | Email                     | Link to Personal Statement|
|----------------|----------|----------|---------------------------|--------------|
| Yi Keat Khoo   | 02021759 | **adrianyk**  | akk121@ic.ac.uk  | [Yi Keat's Statement](Personal_Statements/Yi_Keat_Khoo.md)
| Benny Zong Liu | 02015180 | **Bennybenassius** | bencom2014@live.com     | [Benny's Statement](Personal_Statements/Benny_Zong_Liu/Benny_Zong_Liu.md)
| Deniz Goy      | 02221574 | **DenizzG** | denizgoy2003@gmail.com | [Deniz's Statement](Personal_Statements/Deniz_Goy.md)
| Yueming Wang  | 02061452 | **rrroooyyywang** (commited as root for few time) | yueming.wang22@imperial.ac.uk | [Yueming's Statement](Personal_Statements/Yueming_Wang.md)

## Repo Organisation

* Migrated all base files from Lab4 repository. Please refer to Lab4 repository for complete commit history ([Link to Lab4 repo](https://github.com/Bennybenassius/Team15)).


# How our CPU works

We have decided to split the development of our CPU into 4 distinct stages that reflect the features that we have added on into the CPU. These stages are:
1. [Version 1: Single cycle CPU](#version-1-single-cycle-cpu)
2. [Version 2: Pipelined CPU](#version-2-pipelined-cpu)
3. [Version 3: Hazard Detection](#version-3-hazard-detection)
4. [Version 4: Cache](#version-4-cache)

## Version 1: Single cycle CPU


## Version 2: Pipelined CPU

## Version 3: Hazard Detection

## Version 4: Cache

# How to test our CPU
