// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_A_IO_L2_in_0_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_A_IO_L2_in_0_x15_dout,
        fifo_A_A_IO_L2_in_0_x15_empty_n,
        fifo_A_A_IO_L2_in_0_x15_read,
        fifo_A_A_IO_L2_in_1_x16_din,
        fifo_A_A_IO_L2_in_1_x16_full_n,
        fifo_A_A_IO_L2_in_1_x16_write,
        fifo_A_PE_0_0_x125_din,
        fifo_A_PE_0_0_x125_full_n,
        fifo_A_PE_0_0_x125_write
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_state8 = 37'd128;
parameter    ap_ST_fsm_state9 = 37'd256;
parameter    ap_ST_fsm_state10 = 37'd512;
parameter    ap_ST_fsm_state11 = 37'd1024;
parameter    ap_ST_fsm_state12 = 37'd2048;
parameter    ap_ST_fsm_state13 = 37'd4096;
parameter    ap_ST_fsm_state14 = 37'd8192;
parameter    ap_ST_fsm_state15 = 37'd16384;
parameter    ap_ST_fsm_state16 = 37'd32768;
parameter    ap_ST_fsm_state17 = 37'd65536;
parameter    ap_ST_fsm_state18 = 37'd131072;
parameter    ap_ST_fsm_state19 = 37'd262144;
parameter    ap_ST_fsm_state20 = 37'd524288;
parameter    ap_ST_fsm_state21 = 37'd1048576;
parameter    ap_ST_fsm_state22 = 37'd2097152;
parameter    ap_ST_fsm_state23 = 37'd4194304;
parameter    ap_ST_fsm_state24 = 37'd8388608;
parameter    ap_ST_fsm_state25 = 37'd16777216;
parameter    ap_ST_fsm_state26 = 37'd33554432;
parameter    ap_ST_fsm_state27 = 37'd67108864;
parameter    ap_ST_fsm_state28 = 37'd134217728;
parameter    ap_ST_fsm_state29 = 37'd268435456;
parameter    ap_ST_fsm_state30 = 37'd536870912;
parameter    ap_ST_fsm_state31 = 37'd1073741824;
parameter    ap_ST_fsm_state32 = 37'd2147483648;
parameter    ap_ST_fsm_state33 = 37'd4294967296;
parameter    ap_ST_fsm_state34 = 37'd8589934592;
parameter    ap_ST_fsm_state35 = 37'd17179869184;
parameter    ap_ST_fsm_state36 = 37'd34359738368;
parameter    ap_ST_fsm_state37 = 37'd68719476736;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_A_A_IO_L2_in_0_x15_dout;
input   fifo_A_A_IO_L2_in_0_x15_empty_n;
output   fifo_A_A_IO_L2_in_0_x15_read;
output  [511:0] fifo_A_A_IO_L2_in_1_x16_din;
input   fifo_A_A_IO_L2_in_1_x16_full_n;
output   fifo_A_A_IO_L2_in_1_x16_write;
output  [255:0] fifo_A_PE_0_0_x125_din;
input   fifo_A_PE_0_0_x125_full_n;
output   fifo_A_PE_0_0_x125_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_A_IO_L2_in_0_x15_read;
reg fifo_A_A_IO_L2_in_1_x16_write;
reg[255:0] fifo_A_PE_0_0_x125_din;
reg fifo_A_PE_0_0_x125_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_A_IO_L2_in_0_x15_blk_n;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state23;
reg    fifo_A_A_IO_L2_in_1_x16_blk_n;
reg    fifo_A_PE_0_0_x125_blk_n;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln878_81_fu_1013_p2;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln878_80_fu_1287_p2;
wire    ap_CS_fsm_state37;
wire   [0:0] icmp_ln878_fu_1450_p2;
wire   [511:0] local_A_ping_V_q0;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state36;
wire   [2:0] add_ln691_fu_727_p2;
reg   [2:0] add_ln691_reg_1536;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_2222_fu_739_p2;
reg   [2:0] add_ln691_2222_reg_1556;
wire    ap_CS_fsm_state3;
wire   [7:0] c2_V_212_fu_751_p2;
reg   [7:0] c2_V_212_reg_1564;
wire    ap_CS_fsm_state4;
wire   [2:0] add_ln691_2229_fu_763_p2;
reg   [2:0] add_ln691_2229_reg_1572;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln870_5_fu_775_p2;
reg   [0:0] icmp_ln870_5_reg_1580;
wire   [0:0] icmp_ln890_2061_fu_769_p2;
wire   [4:0] add_ln691_2235_fu_781_p2;
reg   [4:0] add_ln691_2235_reg_1584;
wire    ap_CS_fsm_state6;
wire   [4:0] add_ln691_2234_fu_793_p2;
reg   [4:0] add_ln691_2234_reg_1592;
wire   [4:0] shl_ln14243_fu_799_p2;
reg   [4:0] shl_ln14243_reg_1597;
wire   [1:0] add_ln691_2244_fu_811_p2;
reg   [1:0] add_ln691_2244_reg_1605;
wire    ap_CS_fsm_state7;
wire   [4:0] add_ln691_2245_fu_823_p2;
reg   [4:0] add_ln691_2245_reg_1613;
wire    ap_CS_fsm_state8;
wire   [1:0] add_ln691_2242_fu_835_p2;
reg   [1:0] add_ln691_2242_reg_1621;
wire    ap_CS_fsm_state10;
wire   [8:0] tmp_667_cast_fu_850_p3;
reg   [8:0] tmp_667_cast_reg_1626;
wire   [4:0] add_ln691_2243_fu_864_p2;
reg   [4:0] add_ln691_2243_reg_1634;
wire    ap_CS_fsm_state11;
reg   [8:0] local_A_pong_V_addr_reg_1639;
wire   [1:0] add_ln691_2233_fu_890_p2;
reg   [1:0] add_ln691_2233_reg_1647;
wire    ap_CS_fsm_state13;
reg   [0:0] arb_39_reg_334;
reg   [0:0] intra_trans_en_62_reg_321;
wire   [6:0] zext_ln890_142_fu_896_p1;
reg   [6:0] zext_ln890_142_reg_1652;
wire   [1:0] add_ln691_2230_fu_906_p2;
reg   [1:0] add_ln691_2230_reg_1660;
wire   [6:0] zext_ln890_141_fu_912_p1;
reg   [6:0] zext_ln890_141_reg_1665;
wire   [0:0] arb_fu_922_p2;
wire   [0:0] icmp_ln890_2063_fu_916_p2;
wire   [0:0] icmp_ln890_2066_fu_900_p2;
wire   [5:0] add_ln691_2241_fu_928_p2;
reg   [5:0] add_ln691_2241_reg_1678;
wire    ap_CS_fsm_state14;
reg   [3:0] div_i_i37_reg_1686;
wire   [0:0] icmp_ln890_2072_fu_934_p2;
wire   [0:0] empty_fu_950_p1;
reg   [0:0] empty_reg_1691;
wire   [3:0] add_ln691_2247_fu_954_p2;
reg   [3:0] add_ln691_2247_reg_1696;
wire    ap_CS_fsm_state15;
wire   [4:0] add_ln691_2250_fu_966_p2;
reg   [4:0] add_ln691_2250_reg_1704;
wire    ap_CS_fsm_state16;
wire   [1:0] add_ln691_2251_fu_1007_p2;
reg    ap_block_state18;
wire   [511:0] zext_ln1497_78_fu_1053_p1;
wire   [2:0] add_ln691_2228_fu_1075_p2;
reg   [2:0] add_ln691_2228_reg_1730;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln870_fu_1087_p2;
reg   [0:0] icmp_ln870_reg_1738;
wire   [0:0] icmp_ln890_2060_fu_1081_p2;
wire   [4:0] add_ln691_2232_fu_1093_p2;
reg   [4:0] add_ln691_2232_reg_1742;
wire    ap_CS_fsm_state20;
wire   [4:0] add_ln691_2231_fu_1105_p2;
reg   [4:0] add_ln691_2231_reg_1750;
wire   [4:0] shl_ln14310_fu_1111_p2;
reg   [4:0] shl_ln14310_reg_1755;
wire   [1:0] add_ln691_2239_fu_1123_p2;
reg   [1:0] add_ln691_2239_reg_1763;
wire    ap_CS_fsm_state21;
wire   [4:0] add_ln691_2240_fu_1135_p2;
reg   [4:0] add_ln691_2240_reg_1771;
wire    ap_CS_fsm_state22;
wire   [1:0] add_ln691_2237_fu_1147_p2;
reg   [1:0] add_ln691_2237_reg_1779;
wire    ap_CS_fsm_state24;
wire   [8:0] tmp_665_cast_fu_1162_p3;
reg   [8:0] tmp_665_cast_reg_1784;
wire   [4:0] add_ln691_2238_fu_1176_p2;
reg   [4:0] add_ln691_2238_reg_1792;
wire    ap_CS_fsm_state25;
reg   [8:0] local_A_ping_V_addr_13_reg_1797;
wire   [5:0] add_ln691_2236_fu_1202_p2;
reg   [5:0] add_ln691_2236_reg_1805;
wire    ap_CS_fsm_state27;
reg   [3:0] div_i_i36_reg_1813;
wire   [0:0] icmp_ln890_2069_fu_1208_p2;
wire   [0:0] empty_3101_fu_1224_p1;
reg   [0:0] empty_3101_reg_1818;
wire   [3:0] add_ln691_2246_fu_1228_p2;
reg   [3:0] add_ln691_2246_reg_1823;
wire    ap_CS_fsm_state28;
wire   [4:0] add_ln691_2248_fu_1240_p2;
reg   [4:0] add_ln691_2248_reg_1831;
wire    ap_CS_fsm_state29;
wire   [511:0] local_A_pong_V_q0;
wire    ap_CS_fsm_state30;
wire   [1:0] add_ln691_2249_fu_1281_p2;
reg    ap_block_state31;
wire   [511:0] zext_ln1497_77_fu_1327_p1;
wire   [1:0] add_ln691_2221_fu_1349_p2;
reg   [1:0] add_ln691_2221_reg_1862;
wire    ap_CS_fsm_state32;
wire   [6:0] zext_ln890_fu_1355_p1;
reg   [6:0] zext_ln890_reg_1867;
wire   [5:0] add_ln691_2223_fu_1365_p2;
reg   [5:0] add_ln691_2223_reg_1875;
wire    ap_CS_fsm_state33;
reg   [3:0] div_i_i_reg_1883;
wire   [0:0] icmp_ln890_2058_fu_1371_p2;
wire   [0:0] empty_3102_fu_1387_p1;
reg   [0:0] empty_3102_reg_1888;
wire   [3:0] add_ln691_2224_fu_1391_p2;
reg   [3:0] add_ln691_2224_reg_1893;
wire    ap_CS_fsm_state34;
wire   [4:0] add_ln691_2225_fu_1403_p2;
reg   [4:0] add_ln691_2225_reg_1901;
wire    ap_CS_fsm_state35;
wire   [1:0] add_ln691_2226_fu_1444_p2;
reg    ap_block_state37;
wire   [511:0] zext_ln1497_fu_1490_p1;
reg   [8:0] local_A_ping_V_address0;
reg    local_A_ping_V_ce0;
reg    local_A_ping_V_we0;
reg   [8:0] local_A_pong_V_address0;
reg    local_A_pong_V_ce0;
reg    local_A_pong_V_we0;
reg   [2:0] c0_V_reg_272;
reg    ap_block_state1;
wire   [0:0] icmp_ln890_2057_fu_745_p2;
reg   [0:0] intra_trans_en_reg_283;
reg   [2:0] c1_V_reg_297;
wire   [0:0] icmp_ln890_fu_733_p2;
wire   [0:0] icmp_ln14223_fu_757_p2;
reg   [0:0] intra_trans_en_61_reg_308;
wire   [0:0] ap_phi_mux_arb_39_phi_fu_338_p4;
reg   [7:0] c2_V_reg_346;
reg   [2:0] c3_V_5_reg_357;
wire   [0:0] icmp_ln890_2067_fu_805_p2;
wire   [0:0] icmp_ln890_2068_fu_787_p2;
reg   [4:0] c4_V_119_reg_368;
wire   [0:0] icmp_ln890_2074_fu_817_p2;
reg   [4:0] c4_V_118_reg_379;
wire   [0:0] icmp_ln890_2073_fu_858_p2;
reg   [1:0] c5_V_224_reg_390;
wire   [0:0] icmp_ln890_2080_fu_829_p2;
reg   [4:0] c6_V_228_reg_401;
reg    ap_block_state9;
reg   [1:0] c5_V_223_reg_412;
wire   [0:0] icmp_ln890_2079_fu_884_p2;
reg   [4:0] c6_V_227_reg_423;
reg   [1:0] c5_V_220_reg_434;
reg   [1:0] c5_V_219_reg_445;
reg   [5:0] c6_V_224_reg_456;
wire   [0:0] icmp_ln890_2078_fu_960_p2;
reg   [3:0] c7_V_142_reg_467;
wire   [0:0] icmp_ln890_2082_fu_1001_p2;
reg   [4:0] c8_V_78_reg_478;
reg   [1:0] n_V_78_reg_489;
reg   [511:0] p_Val2_s_reg_500;
reg   [2:0] c3_V_reg_509;
wire   [0:0] icmp_ln890_2064_fu_1117_p2;
wire   [0:0] icmp_ln890_2065_fu_1099_p2;
reg   [4:0] c4_V_117_reg_520;
wire   [0:0] icmp_ln890_2071_fu_1129_p2;
reg   [4:0] c4_V_reg_531;
wire   [0:0] icmp_ln890_2070_fu_1170_p2;
reg   [1:0] c5_V_222_reg_542;
wire   [0:0] icmp_ln890_2077_fu_1141_p2;
reg   [4:0] c6_V_226_reg_553;
reg    ap_block_state23;
reg   [1:0] c5_V_221_reg_564;
wire   [0:0] icmp_ln890_2076_fu_1196_p2;
reg   [4:0] c6_V_225_reg_575;
reg   [5:0] c6_V_223_reg_586;
wire   [0:0] icmp_ln890_2075_fu_1234_p2;
reg   [3:0] c7_V_141_reg_597;
wire   [0:0] icmp_ln890_2081_fu_1275_p2;
reg   [4:0] c8_V_77_reg_608;
reg   [1:0] n_V_77_reg_619;
reg   [511:0] p_Val2_155_reg_630;
reg   [1:0] c5_V_reg_639;
reg   [5:0] c6_V_reg_650;
wire   [0:0] icmp_ln890_2056_fu_1359_p2;
wire   [0:0] icmp_ln890_2059_fu_1397_p2;
reg   [3:0] c7_V_reg_661;
wire   [0:0] icmp_ln890_2062_fu_1438_p2;
reg   [4:0] c8_V_reg_672;
reg   [1:0] n_V_reg_683;
reg   [511:0] p_Val2_156_reg_694;
wire   [63:0] zext_ln14243_2_fu_879_p1;
wire   [63:0] zext_ln14281_1_fu_996_p1;
wire   [63:0] zext_ln14310_2_fu_1191_p1;
wire   [63:0] zext_ln14348_1_fu_1270_p1;
wire   [63:0] zext_ln14386_1_fu_1433_p1;
reg   [255:0] data_split_V_1_fu_174;
wire   [255:0] data_split_V_1_328_fu_1035_p3;
reg   [255:0] data_split_V_1_315_fu_178;
wire   [255:0] data_split_V_1_327_fu_1027_p3;
reg   [255:0] data_split_V_1_316_fu_182;
wire   [255:0] data_split_V_1_325_fu_1309_p3;
reg   [255:0] data_split_V_1_317_fu_186;
wire   [255:0] data_split_V_1_324_fu_1301_p3;
reg   [255:0] data_split_V_1_318_fu_198;
wire   [255:0] data_split_V_1_322_fu_1472_p3;
reg   [255:0] data_split_V_1_319_fu_202;
wire   [255:0] data_split_V_1_321_fu_1464_p3;
wire   [255:0] select_ln14287_fu_1067_p3;
wire   [255:0] select_ln14354_fu_1341_p3;
wire   [255:0] select_ln14392_fu_1504_p3;
wire   [4:0] zext_ln14243_fu_841_p1;
wire   [4:0] add_ln14243_fu_845_p2;
wire   [8:0] zext_ln14243_1_fu_870_p1;
wire   [8:0] add_ln14243_1_fu_874_p2;
wire   [5:0] tmp_29_fu_972_p3;
wire   [6:0] zext_ln14281_fu_980_p1;
wire   [6:0] add_ln14281_fu_984_p2;
wire   [10:0] tmp_668_fu_989_p3;
wire   [0:0] trunc_ln14283_fu_1023_p1;
wire   [255:0] data_split_V_0_fu_1019_p1;
wire   [255:0] r_fu_1043_p4;
wire   [4:0] zext_ln14310_fu_1153_p1;
wire   [4:0] add_ln14310_fu_1157_p2;
wire   [8:0] zext_ln14310_1_fu_1182_p1;
wire   [8:0] add_ln14310_1_fu_1186_p2;
wire   [5:0] tmp_fu_1246_p3;
wire   [6:0] zext_ln14348_fu_1254_p1;
wire   [6:0] add_ln14348_fu_1258_p2;
wire   [10:0] tmp_667_fu_1263_p3;
wire   [0:0] trunc_ln14350_fu_1297_p1;
wire   [255:0] data_split_V_0_157_fu_1293_p1;
wire   [255:0] r_146_fu_1317_p4;
wire   [5:0] tmp_s_fu_1409_p3;
wire   [6:0] zext_ln14386_fu_1417_p1;
wire   [6:0] add_ln14386_fu_1421_p2;
wire   [10:0] tmp_662_fu_1426_p3;
wire   [0:0] trunc_ln14388_fu_1460_p1;
wire   [255:0] data_split_V_0_158_fu_1456_p1;
wire   [255:0] r_147_fu_1480_p4;
reg   [36:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 37'd1;
end

top_A_IO_L2_in_0_x0_local_A_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
local_A_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_A_ping_V_address0),
    .ce0(local_A_ping_V_ce0),
    .we0(local_A_ping_V_we0),
    .d0(fifo_A_A_IO_L2_in_0_x15_dout),
    .q0(local_A_ping_V_q0)
);

top_A_IO_L2_in_0_x0_local_A_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
local_A_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_A_pong_V_address0),
    .ce0(local_A_pong_V_ce0),
    .we0(local_A_pong_V_we0),
    .d0(fifo_A_A_IO_L2_in_0_x15_dout),
    .q0(local_A_pong_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_2056_fu_1359_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((intra_trans_en_62_reg_321 == 1'd0) | ((icmp_ln890_2063_fu_916_p2 == 1'd1) & (arb_39_reg_334 == 1'd1))) | ((icmp_ln890_2066_fu_900_p2 == 1'd1) & (arb_39_reg_334 == 1'd0))))) begin
        arb_39_reg_334 <= arb_fu_922_p2;
    end else if (((icmp_ln890_2057_fu_745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        arb_39_reg_334 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2057_fu_745_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_V_reg_272 <= add_ln691_reg_1536;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_272 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14223_fu_757_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_297 <= add_ln691_2222_reg_1556;
    end else if (((icmp_ln890_fu_733_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_297 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((intra_trans_en_62_reg_321 == 1'd0) | ((icmp_ln890_2063_fu_916_p2 == 1'd1) & (arb_39_reg_334 == 1'd1))) | ((icmp_ln890_2066_fu_900_p2 == 1'd1) & (arb_39_reg_334 == 1'd0))))) begin
        c2_V_reg_346 <= c2_V_212_reg_1564;
    end else if (((icmp_ln890_2057_fu_745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c2_V_reg_346 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_39_phi_fu_338_p4 == 1'd0) & (icmp_ln14223_fu_757_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_V_5_reg_357 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_2068_fu_787_p2 == 1'd1) & (icmp_ln870_5_reg_1580 == 1'd0)) | ((icmp_ln890_2067_fu_805_p2 == 1'd1) & (icmp_ln870_5_reg_1580 == 1'd1))))) begin
        c3_V_5_reg_357 <= add_ln691_2229_reg_1572;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_39_phi_fu_338_p4 == 1'd1) & (icmp_ln14223_fu_757_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_V_reg_509 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state20) & (((icmp_ln890_2065_fu_1099_p2 == 1'd1) & (icmp_ln870_reg_1738 == 1'd0)) | ((icmp_ln890_2064_fu_1117_p2 == 1'd1) & (icmp_ln870_reg_1738 == 1'd1))))) begin
        c3_V_reg_509 <= add_ln691_2228_reg_1730;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2060_fu_1081_p2 == 1'd0) & (icmp_ln870_fu_1087_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        c4_V_117_reg_520 <= 5'd0;
    end else if (((icmp_ln890_2071_fu_1129_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        c4_V_117_reg_520 <= add_ln691_2232_reg_1742;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_2061_fu_769_p2 == 1'd0) & (icmp_ln870_5_fu_775_p2 == 1'd1))) begin
        c4_V_118_reg_379 <= 5'd0;
    end else if (((icmp_ln890_2073_fu_858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c4_V_118_reg_379 <= add_ln691_2234_reg_1592;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_2061_fu_769_p2 == 1'd0) & (icmp_ln870_5_fu_775_p2 == 1'd0))) begin
        c4_V_119_reg_368 <= 5'd0;
    end else if (((icmp_ln890_2074_fu_817_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_119_reg_368 <= add_ln691_2235_reg_1584;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2060_fu_1081_p2 == 1'd0) & (icmp_ln870_fu_1087_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c4_V_reg_531 <= 5'd0;
    end else if (((icmp_ln890_2070_fu_1170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c4_V_reg_531 <= add_ln691_2231_reg_1750;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2060_fu_1081_p2 == 1'd1) & (intra_trans_en_62_reg_321 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_219_reg_445 <= 2'd0;
    end else if (((icmp_ln890_2069_fu_1208_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        c5_V_219_reg_445 <= add_ln691_2230_reg_1660;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_62_reg_321 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln890_2061_fu_769_p2 == 1'd1))) begin
        c5_V_220_reg_434 <= 2'd0;
    end else if (((icmp_ln890_2072_fu_934_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        c5_V_220_reg_434 <= add_ln691_2233_reg_1647;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2064_fu_1117_p2 == 1'd0) & (icmp_ln870_reg_1738 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c5_V_221_reg_564 <= 2'd0;
    end else if (((icmp_ln890_2076_fu_1196_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c5_V_221_reg_564 <= add_ln691_2237_reg_1779;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2065_fu_1099_p2 == 1'd0) & (icmp_ln870_reg_1738 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        c5_V_222_reg_542 <= 2'd0;
    end else if (((icmp_ln890_2077_fu_1141_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        c5_V_222_reg_542 <= add_ln691_2239_reg_1763;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2067_fu_805_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln870_5_reg_1580 == 1'd1))) begin
        c5_V_223_reg_412 <= 2'd0;
    end else if (((icmp_ln890_2079_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c5_V_223_reg_412 <= add_ln691_2242_reg_1621;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2068_fu_787_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln870_5_reg_1580 == 1'd0))) begin
        c5_V_224_reg_390 <= 2'd0;
    end else if (((icmp_ln890_2080_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c5_V_224_reg_390 <= add_ln691_2244_reg_1605;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_733_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c5_V_reg_639 <= 2'd0;
    end else if (((icmp_ln890_2058_fu_1371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        c5_V_reg_639 <= add_ln691_2221_reg_1862;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2075_fu_1234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        c6_V_223_reg_586 <= add_ln691_2236_reg_1805;
    end else if (((icmp_ln890_2063_fu_916_p2 == 1'd0) & (intra_trans_en_62_reg_321 == 1'd1) & (arb_39_reg_334 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_223_reg_586 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2078_fu_960_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c6_V_224_reg_456 <= add_ln691_2241_reg_1678;
    end else if (((icmp_ln890_2066_fu_900_p2 == 1'd0) & (intra_trans_en_62_reg_321 == 1'd1) & (arb_39_reg_334 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_224_reg_456 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2070_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c6_V_225_reg_575 <= 5'd0;
    end else if (((fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        c6_V_225_reg_575 <= add_ln691_2238_reg_1792;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2071_fu_1129_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        c6_V_226_reg_553 <= 5'd0;
    end else if ((~((fifo_A_A_IO_L2_in_1_x16_full_n == 1'b0) | (fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state23))) begin
        c6_V_226_reg_553 <= add_ln691_2240_reg_1771;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2073_fu_858_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c6_V_227_reg_423 <= 5'd0;
    end else if (((fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        c6_V_227_reg_423 <= add_ln691_2243_reg_1634;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2074_fu_817_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        c6_V_228_reg_401 <= 5'd0;
    end else if ((~((fifo_A_A_IO_L2_in_1_x16_full_n == 1'b0) | (fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        c6_V_228_reg_401 <= add_ln691_2245_reg_1613;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2059_fu_1397_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        c6_V_reg_650 <= add_ln691_2223_reg_1875;
    end else if (((icmp_ln890_2056_fu_1359_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        c6_V_reg_650 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2081_fu_1275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        c7_V_141_reg_597 <= add_ln691_2246_reg_1823;
    end else if (((icmp_ln890_2069_fu_1208_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        c7_V_141_reg_597 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2082_fu_1001_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c7_V_142_reg_467 <= add_ln691_2247_reg_1696;
    end else if (((icmp_ln890_2072_fu_934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        c7_V_142_reg_467 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2062_fu_1438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        c7_V_reg_661 <= add_ln691_2224_reg_1893;
    end else if (((icmp_ln890_2058_fu_1371_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        c7_V_reg_661 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_80_fu_1287_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln878_80_fu_1287_p2 == 1'd1))) begin
        c8_V_77_reg_608 <= add_ln691_2248_reg_1831;
    end else if (((icmp_ln890_2075_fu_1234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        c8_V_77_reg_608 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_81_fu_1013_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln878_81_fu_1013_p2 == 1'd1))) begin
        c8_V_78_reg_478 <= add_ln691_2250_reg_1704;
    end else if (((icmp_ln890_2078_fu_960_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        c8_V_78_reg_478 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_fu_1450_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state37) & (icmp_ln878_fu_1450_p2 == 1'd1))) begin
        c8_V_reg_672 <= add_ln691_2225_reg_1901;
    end else if (((icmp_ln890_2059_fu_1397_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        c8_V_reg_672 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14223_fu_757_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        intra_trans_en_61_reg_308 <= 1'd1;
    end else if (((icmp_ln890_fu_733_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_61_reg_308 <= intra_trans_en_reg_283;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((intra_trans_en_62_reg_321 == 1'd0) | ((icmp_ln890_2063_fu_916_p2 == 1'd1) & (arb_39_reg_334 == 1'd1))) | ((icmp_ln890_2066_fu_900_p2 == 1'd1) & (arb_39_reg_334 == 1'd0))))) begin
        intra_trans_en_62_reg_321 <= 1'd1;
    end else if (((icmp_ln890_2057_fu_745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        intra_trans_en_62_reg_321 <= intra_trans_en_61_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2057_fu_745_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        intra_trans_en_reg_283 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_283 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_80_fu_1287_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln878_80_fu_1287_p2 == 1'd0))) begin
        n_V_77_reg_619 <= add_ln691_2249_fu_1281_p2;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        n_V_77_reg_619 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_81_fu_1013_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln878_81_fu_1013_p2 == 1'd0))) begin
        n_V_78_reg_489 <= add_ln691_2251_fu_1007_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        n_V_78_reg_489 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_fu_1450_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state37) & (icmp_ln878_fu_1450_p2 == 1'd0))) begin
        n_V_reg_683 <= add_ln691_2226_fu_1444_p2;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        n_V_reg_683 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_80_fu_1287_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln878_80_fu_1287_p2 == 1'd0))) begin
        p_Val2_155_reg_630 <= zext_ln1497_77_fu_1327_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        p_Val2_155_reg_630 <= local_A_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_fu_1450_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state37) & (icmp_ln878_fu_1450_p2 == 1'd0))) begin
        p_Val2_156_reg_694 <= zext_ln1497_fu_1490_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_Val2_156_reg_694 <= local_A_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_81_fu_1013_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln878_81_fu_1013_p2 == 1'd0))) begin
        p_Val2_s_reg_500 <= zext_ln1497_78_fu_1053_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_Val2_s_reg_500 <= local_A_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        add_ln691_2221_reg_1862 <= add_ln691_2221_fu_1349_p2;
        zext_ln890_reg_1867[1 : 0] <= zext_ln890_fu_1355_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_2222_reg_1556 <= add_ln691_2222_fu_739_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln691_2223_reg_1875 <= add_ln691_2223_fu_1365_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln691_2224_reg_1893 <= add_ln691_2224_fu_1391_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        add_ln691_2225_reg_1901 <= add_ln691_2225_fu_1403_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_2228_reg_1730 <= add_ln691_2228_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_2229_reg_1572 <= add_ln691_2229_fu_763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_62_reg_321 == 1'd1) & (arb_39_reg_334 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        add_ln691_2230_reg_1660 <= add_ln691_2230_fu_906_p2;
        zext_ln890_141_reg_1665[1 : 0] <= zext_ln890_141_fu_912_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln870_reg_1738 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        add_ln691_2231_reg_1750 <= add_ln691_2231_fu_1105_p2;
        shl_ln14310_reg_1755[4 : 1] <= shl_ln14310_fu_1111_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln870_reg_1738 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        add_ln691_2232_reg_1742 <= add_ln691_2232_fu_1093_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_62_reg_321 == 1'd1) & (arb_39_reg_334 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        add_ln691_2233_reg_1647 <= add_ln691_2233_fu_890_p2;
        zext_ln890_142_reg_1652[1 : 0] <= zext_ln890_142_fu_896_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln870_5_reg_1580 == 1'd1))) begin
        add_ln691_2234_reg_1592 <= add_ln691_2234_fu_793_p2;
        shl_ln14243_reg_1597[4 : 1] <= shl_ln14243_fu_799_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln870_5_reg_1580 == 1'd0))) begin
        add_ln691_2235_reg_1584 <= add_ln691_2235_fu_781_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln691_2236_reg_1805 <= add_ln691_2236_fu_1202_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_2237_reg_1779 <= add_ln691_2237_fu_1147_p2;
        tmp_665_cast_reg_1784[8 : 4] <= tmp_665_cast_fu_1162_p3[8 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_2238_reg_1792 <= add_ln691_2238_fu_1176_p2;
        local_A_ping_V_addr_13_reg_1797 <= zext_ln14310_2_fu_1191_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln691_2239_reg_1763 <= add_ln691_2239_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln691_2240_reg_1771 <= add_ln691_2240_fu_1135_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln691_2241_reg_1678 <= add_ln691_2241_fu_928_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_2242_reg_1621 <= add_ln691_2242_fu_835_p2;
        tmp_667_cast_reg_1626[8 : 4] <= tmp_667_cast_fu_850_p3[8 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_2243_reg_1634 <= add_ln691_2243_fu_864_p2;
        local_A_pong_V_addr_reg_1639 <= zext_ln14243_2_fu_879_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_2244_reg_1605 <= add_ln691_2244_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_2245_reg_1613 <= add_ln691_2245_fu_823_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln691_2246_reg_1823 <= add_ln691_2246_fu_1228_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln691_2247_reg_1696 <= add_ln691_2247_fu_954_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        add_ln691_2248_reg_1831 <= add_ln691_2248_fu_1240_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln691_2250_reg_1704 <= add_ln691_2250_fu_966_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1536 <= add_ln691_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c2_V_212_reg_1564 <= c2_V_212_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_81_fu_1013_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln878_81_fu_1013_p2 == 1'd0))) begin
        data_split_V_1_315_fu_178 <= data_split_V_1_327_fu_1027_p3;
        data_split_V_1_fu_174 <= data_split_V_1_328_fu_1035_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_80_fu_1287_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln878_80_fu_1287_p2 == 1'd0))) begin
        data_split_V_1_316_fu_182 <= data_split_V_1_325_fu_1309_p3;
        data_split_V_1_317_fu_186 <= data_split_V_1_324_fu_1301_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_fu_1450_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state37) & (icmp_ln878_fu_1450_p2 == 1'd0))) begin
        data_split_V_1_318_fu_198 <= data_split_V_1_322_fu_1472_p3;
        data_split_V_1_319_fu_202 <= data_split_V_1_321_fu_1464_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2069_fu_1208_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        div_i_i36_reg_1813 <= {{c6_V_223_reg_586[4:1]}};
        empty_3101_reg_1818 <= empty_3101_fu_1224_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2072_fu_934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        div_i_i37_reg_1686 <= {{c6_V_224_reg_456[4:1]}};
        empty_reg_1691 <= empty_fu_950_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2058_fu_1371_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        div_i_i_reg_1883 <= {{c6_V_reg_650[4:1]}};
        empty_3102_reg_1888 <= empty_3102_fu_1387_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_2061_fu_769_p2 == 1'd0))) begin
        icmp_ln870_5_reg_1580 <= icmp_ln870_5_fu_775_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_2060_fu_1081_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        icmp_ln870_reg_1738 <= icmp_ln870_fu_1087_p2;
    end
end

always @ (*) begin
    if (((icmp_ln890_2056_fu_1359_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_2056_fu_1359_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state12))) begin
        fifo_A_A_IO_L2_in_0_x15_blk_n = fifo_A_A_IO_L2_in_0_x15_empty_n;
    end else begin
        fifo_A_A_IO_L2_in_0_x15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | ((fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | (~((fifo_A_A_IO_L2_in_1_x16_full_n == 1'b0) | (fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state23)) | (~((fifo_A_A_IO_L2_in_1_x16_full_n == 1'b0) | (fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        fifo_A_A_IO_L2_in_0_x15_read = 1'b1;
    end else begin
        fifo_A_A_IO_L2_in_0_x15_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state9))) begin
        fifo_A_A_IO_L2_in_1_x16_blk_n = fifo_A_A_IO_L2_in_1_x16_full_n;
    end else begin
        fifo_A_A_IO_L2_in_1_x16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_A_A_IO_L2_in_1_x16_full_n == 1'b0) | (fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state23)) | (~((fifo_A_A_IO_L2_in_1_x16_full_n == 1'b0) | (fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        fifo_A_A_IO_L2_in_1_x16_write = 1'b1;
    end else begin
        fifo_A_A_IO_L2_in_1_x16_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state37) & (icmp_ln878_fu_1450_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln878_80_fu_1287_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state18) & (icmp_ln878_81_fu_1013_p2 == 1'd1)))) begin
        fifo_A_PE_0_0_x125_blk_n = fifo_A_PE_0_0_x125_full_n;
    end else begin
        fifo_A_PE_0_0_x125_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_fu_1450_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state37) & (icmp_ln878_fu_1450_p2 == 1'd1))) begin
        fifo_A_PE_0_0_x125_din = select_ln14392_fu_1504_p3;
    end else if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_80_fu_1287_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln878_80_fu_1287_p2 == 1'd1))) begin
        fifo_A_PE_0_0_x125_din = select_ln14354_fu_1341_p3;
    end else if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_81_fu_1013_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln878_81_fu_1013_p2 == 1'd1))) begin
        fifo_A_PE_0_0_x125_din = select_ln14287_fu_1067_p3;
    end else begin
        fifo_A_PE_0_0_x125_din = 'bx;
    end
end

always @ (*) begin
    if (((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_fu_1450_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state37) & (icmp_ln878_fu_1450_p2 == 1'd1)) | (~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_80_fu_1287_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln878_80_fu_1287_p2 == 1'd1)) | (~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_81_fu_1013_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln878_81_fu_1013_p2 == 1'd1)))) begin
        fifo_A_PE_0_0_x125_write = 1'b1;
    end else begin
        fifo_A_PE_0_0_x125_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        local_A_ping_V_address0 = zext_ln14386_1_fu_1433_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        local_A_ping_V_address0 = local_A_ping_V_addr_13_reg_1797;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_A_ping_V_address0 = zext_ln14281_1_fu_996_p1;
    end else begin
        local_A_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state16) | ((fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        local_A_ping_V_ce0 = 1'b1;
    end else begin
        local_A_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        local_A_ping_V_we0 = 1'b1;
    end else begin
        local_A_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        local_A_pong_V_address0 = zext_ln14348_1_fu_1270_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        local_A_pong_V_address0 = local_A_pong_V_addr_reg_1639;
    end else begin
        local_A_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        local_A_pong_V_ce0 = 1'b1;
    end else begin
        local_A_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        local_A_pong_V_we0 = 1'b1;
    end else begin
        local_A_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_733_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_2057_fu_745_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln14223_fu_757_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_phi_mux_arb_39_phi_fu_338_p4 == 1'd1) & (icmp_ln14223_fu_757_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_2061_fu_769_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_2068_fu_787_p2 == 1'd1) & (icmp_ln870_5_reg_1580 == 1'd0)) | ((icmp_ln890_2067_fu_805_p2 == 1'd1) & (icmp_ln870_5_reg_1580 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((icmp_ln890_2067_fu_805_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln870_5_reg_1580 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln890_2074_fu_817_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_2080_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((fifo_A_A_IO_L2_in_1_x16_full_n == 1'b0) | (fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln890_2073_fu_858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_2079_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (((intra_trans_en_62_reg_321 == 1'd0) | ((icmp_ln890_2063_fu_916_p2 == 1'd1) & (arb_39_reg_334 == 1'd1))) | ((icmp_ln890_2066_fu_900_p2 == 1'd1) & (arb_39_reg_334 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln890_2063_fu_916_p2 == 1'd0) & (intra_trans_en_62_reg_321 == 1'd1) & (arb_39_reg_334 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln890_2072_fu_934_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln890_2078_fu_960_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln890_2082_fu_1001_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_81_fu_1013_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln878_81_fu_1013_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_81_fu_1013_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln878_81_fu_1013_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_2060_fu_1081_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (((icmp_ln890_2065_fu_1099_p2 == 1'd1) & (icmp_ln870_reg_1738 == 1'd0)) | ((icmp_ln890_2064_fu_1117_p2 == 1'd1) & (icmp_ln870_reg_1738 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((icmp_ln890_2064_fu_1117_p2 == 1'd0) & (icmp_ln870_reg_1738 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln890_2071_fu_1129_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln890_2077_fu_1141_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if ((~((fifo_A_A_IO_L2_in_1_x16_full_n == 1'b0) | (fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_2070_fu_1170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_2076_fu_1196_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln890_2069_fu_1208_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln890_2075_fu_1234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln890_2081_fu_1275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_80_fu_1287_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln878_80_fu_1287_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_80_fu_1287_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln878_80_fu_1287_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln890_2056_fu_1359_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((icmp_ln890_2058_fu_1371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln890_2059_fu_1397_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln890_2062_fu_1438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_fu_1450_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state37) & (icmp_ln878_fu_1450_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else if ((~((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_fu_1450_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state37) & (icmp_ln878_fu_1450_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln14243_1_fu_874_p2 = (tmp_667_cast_reg_1626 + zext_ln14243_1_fu_870_p1);

assign add_ln14243_fu_845_p2 = (shl_ln14243_reg_1597 + zext_ln14243_fu_841_p1);

assign add_ln14281_fu_984_p2 = (zext_ln14281_fu_980_p1 + zext_ln890_142_reg_1652);

assign add_ln14310_1_fu_1186_p2 = (tmp_665_cast_reg_1784 + zext_ln14310_1_fu_1182_p1);

assign add_ln14310_fu_1157_p2 = (shl_ln14310_reg_1755 + zext_ln14310_fu_1153_p1);

assign add_ln14348_fu_1258_p2 = (zext_ln14348_fu_1254_p1 + zext_ln890_141_reg_1665);

assign add_ln14386_fu_1421_p2 = (zext_ln14386_fu_1417_p1 + zext_ln890_reg_1867);

assign add_ln691_2221_fu_1349_p2 = (c5_V_reg_639 + 2'd1);

assign add_ln691_2222_fu_739_p2 = (c1_V_reg_297 + 3'd1);

assign add_ln691_2223_fu_1365_p2 = (c6_V_reg_650 + 6'd1);

assign add_ln691_2224_fu_1391_p2 = (c7_V_reg_661 + 4'd1);

assign add_ln691_2225_fu_1403_p2 = (c8_V_reg_672 + 5'd1);

assign add_ln691_2226_fu_1444_p2 = (n_V_reg_683 + 2'd1);

assign add_ln691_2228_fu_1075_p2 = (c3_V_reg_509 + 3'd1);

assign add_ln691_2229_fu_763_p2 = (c3_V_5_reg_357 + 3'd1);

assign add_ln691_2230_fu_906_p2 = (c5_V_219_reg_445 + 2'd1);

assign add_ln691_2231_fu_1105_p2 = (c4_V_reg_531 + 5'd1);

assign add_ln691_2232_fu_1093_p2 = (c4_V_117_reg_520 + 5'd1);

assign add_ln691_2233_fu_890_p2 = (c5_V_220_reg_434 + 2'd1);

assign add_ln691_2234_fu_793_p2 = (c4_V_118_reg_379 + 5'd1);

assign add_ln691_2235_fu_781_p2 = (c4_V_119_reg_368 + 5'd1);

assign add_ln691_2236_fu_1202_p2 = (c6_V_223_reg_586 + 6'd1);

assign add_ln691_2237_fu_1147_p2 = (c5_V_221_reg_564 + 2'd1);

assign add_ln691_2238_fu_1176_p2 = (c6_V_225_reg_575 + 5'd1);

assign add_ln691_2239_fu_1123_p2 = (c5_V_222_reg_542 + 2'd1);

assign add_ln691_2240_fu_1135_p2 = (c6_V_226_reg_553 + 5'd1);

assign add_ln691_2241_fu_928_p2 = (c6_V_224_reg_456 + 6'd1);

assign add_ln691_2242_fu_835_p2 = (c5_V_223_reg_412 + 2'd1);

assign add_ln691_2243_fu_864_p2 = (c6_V_227_reg_423 + 5'd1);

assign add_ln691_2244_fu_811_p2 = (c5_V_224_reg_390 + 2'd1);

assign add_ln691_2245_fu_823_p2 = (c6_V_228_reg_401 + 5'd1);

assign add_ln691_2246_fu_1228_p2 = (c7_V_141_reg_597 + 4'd1);

assign add_ln691_2247_fu_954_p2 = (c7_V_142_reg_467 + 4'd1);

assign add_ln691_2248_fu_1240_p2 = (c8_V_77_reg_608 + 5'd1);

assign add_ln691_2249_fu_1281_p2 = (n_V_77_reg_619 + 2'd1);

assign add_ln691_2250_fu_966_p2 = (c8_V_78_reg_478 + 5'd1);

assign add_ln691_2251_fu_1007_p2 = (n_V_78_reg_489 + 2'd1);

assign add_ln691_fu_727_p2 = (c0_V_reg_272 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state18 = ((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_81_fu_1013_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state23 = ((fifo_A_A_IO_L2_in_1_x16_full_n == 1'b0) | (fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state31 = ((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_80_fu_1287_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state37 = ((fifo_A_PE_0_0_x125_full_n == 1'b0) & (icmp_ln878_fu_1450_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state9 = ((fifo_A_A_IO_L2_in_1_x16_full_n == 1'b0) | (fifo_A_A_IO_L2_in_0_x15_empty_n == 1'b0));
end

assign ap_phi_mux_arb_39_phi_fu_338_p4 = arb_39_reg_334;

assign arb_fu_922_p2 = (arb_39_reg_334 ^ 1'd1);

assign c2_V_212_fu_751_p2 = (c2_V_reg_346 + 8'd1);

assign data_split_V_0_157_fu_1293_p1 = p_Val2_155_reg_630[255:0];

assign data_split_V_0_158_fu_1456_p1 = p_Val2_156_reg_694[255:0];

assign data_split_V_0_fu_1019_p1 = p_Val2_s_reg_500[255:0];

assign data_split_V_1_321_fu_1464_p3 = ((trunc_ln14388_fu_1460_p1[0:0] == 1'b1) ? data_split_V_0_158_fu_1456_p1 : data_split_V_1_319_fu_202);

assign data_split_V_1_322_fu_1472_p3 = ((trunc_ln14388_fu_1460_p1[0:0] == 1'b1) ? data_split_V_1_318_fu_198 : data_split_V_0_158_fu_1456_p1);

assign data_split_V_1_324_fu_1301_p3 = ((trunc_ln14350_fu_1297_p1[0:0] == 1'b1) ? data_split_V_0_157_fu_1293_p1 : data_split_V_1_317_fu_186);

assign data_split_V_1_325_fu_1309_p3 = ((trunc_ln14350_fu_1297_p1[0:0] == 1'b1) ? data_split_V_1_316_fu_182 : data_split_V_0_157_fu_1293_p1);

assign data_split_V_1_327_fu_1027_p3 = ((trunc_ln14283_fu_1023_p1[0:0] == 1'b1) ? data_split_V_0_fu_1019_p1 : data_split_V_1_315_fu_178);

assign data_split_V_1_328_fu_1035_p3 = ((trunc_ln14283_fu_1023_p1[0:0] == 1'b1) ? data_split_V_1_fu_174 : data_split_V_0_fu_1019_p1);

assign empty_3101_fu_1224_p1 = c6_V_223_reg_586[0:0];

assign empty_3102_fu_1387_p1 = c6_V_reg_650[0:0];

assign empty_fu_950_p1 = c6_V_224_reg_456[0:0];

assign fifo_A_A_IO_L2_in_1_x16_din = fifo_A_A_IO_L2_in_0_x15_dout;

assign icmp_ln14223_fu_757_p2 = ((c2_V_reg_346 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln870_5_fu_775_p2 = ((c3_V_5_reg_357 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_1087_p2 = ((c3_V_reg_509 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_80_fu_1287_p2 = ((n_V_77_reg_619 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_81_fu_1013_p2 = ((n_V_78_reg_489 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1450_p2 = ((n_V_reg_683 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_2056_fu_1359_p2 = ((c5_V_reg_639 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_2057_fu_745_p2 = ((c1_V_reg_297 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_2058_fu_1371_p2 = ((c6_V_reg_650 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_2059_fu_1397_p2 = ((c7_V_reg_661 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_2060_fu_1081_p2 = ((c3_V_reg_509 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_2061_fu_769_p2 = ((c3_V_5_reg_357 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_2062_fu_1438_p2 = ((c8_V_reg_672 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_2063_fu_916_p2 = ((c5_V_219_reg_445 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_2064_fu_1117_p2 = ((c4_V_reg_531 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_2065_fu_1099_p2 = ((c4_V_117_reg_520 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_2066_fu_900_p2 = ((c5_V_220_reg_434 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_2067_fu_805_p2 = ((c4_V_118_reg_379 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_2068_fu_787_p2 = ((c4_V_119_reg_368 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_2069_fu_1208_p2 = ((c6_V_223_reg_586 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_2070_fu_1170_p2 = ((c5_V_221_reg_564 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_2071_fu_1129_p2 = ((c5_V_222_reg_542 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_2072_fu_934_p2 = ((c6_V_224_reg_456 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_2073_fu_858_p2 = ((c5_V_223_reg_412 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_2074_fu_817_p2 = ((c5_V_224_reg_390 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_2075_fu_1234_p2 = ((c7_V_141_reg_597 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_2076_fu_1196_p2 = ((c6_V_225_reg_575 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_2077_fu_1141_p2 = ((c6_V_226_reg_553 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_2078_fu_960_p2 = ((c7_V_142_reg_467 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_2079_fu_884_p2 = ((c6_V_227_reg_423 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_2080_fu_829_p2 = ((c6_V_228_reg_401 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_2081_fu_1275_p2 = ((c8_V_77_reg_608 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_2082_fu_1001_p2 = ((c8_V_78_reg_478 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_733_p2 = ((c0_V_reg_272 == 3'd4) ? 1'b1 : 1'b0);

assign r_146_fu_1317_p4 = {{p_Val2_155_reg_630[511:256]}};

assign r_147_fu_1480_p4 = {{p_Val2_156_reg_694[511:256]}};

assign r_fu_1043_p4 = {{p_Val2_s_reg_500[511:256]}};

assign select_ln14287_fu_1067_p3 = ((empty_reg_1691[0:0] == 1'b1) ? data_split_V_1_315_fu_178 : data_split_V_1_fu_174);

assign select_ln14354_fu_1341_p3 = ((empty_3101_reg_1818[0:0] == 1'b1) ? data_split_V_1_317_fu_186 : data_split_V_1_316_fu_182);

assign select_ln14392_fu_1504_p3 = ((empty_3102_reg_1888[0:0] == 1'b1) ? data_split_V_1_319_fu_202 : data_split_V_1_318_fu_198);

assign shl_ln14243_fu_799_p2 = c4_V_118_reg_379 << 5'd1;

assign shl_ln14310_fu_1111_p2 = c4_V_reg_531 << 5'd1;

assign tmp_29_fu_972_p3 = {{c8_V_78_reg_478}, {1'd0}};

assign tmp_662_fu_1426_p3 = {{add_ln14386_fu_1421_p2}, {div_i_i_reg_1883}};

assign tmp_665_cast_fu_1162_p3 = {{add_ln14310_fu_1157_p2}, {4'd0}};

assign tmp_667_cast_fu_850_p3 = {{add_ln14243_fu_845_p2}, {4'd0}};

assign tmp_667_fu_1263_p3 = {{add_ln14348_fu_1258_p2}, {div_i_i36_reg_1813}};

assign tmp_668_fu_989_p3 = {{add_ln14281_fu_984_p2}, {div_i_i37_reg_1686}};

assign tmp_fu_1246_p3 = {{c8_V_77_reg_608}, {1'd0}};

assign tmp_s_fu_1409_p3 = {{c8_V_reg_672}, {1'd0}};

assign trunc_ln14283_fu_1023_p1 = n_V_78_reg_489[0:0];

assign trunc_ln14350_fu_1297_p1 = n_V_77_reg_619[0:0];

assign trunc_ln14388_fu_1460_p1 = n_V_reg_683[0:0];

assign zext_ln14243_1_fu_870_p1 = c6_V_227_reg_423;

assign zext_ln14243_2_fu_879_p1 = add_ln14243_1_fu_874_p2;

assign zext_ln14243_fu_841_p1 = c5_V_223_reg_412;

assign zext_ln14281_1_fu_996_p1 = tmp_668_fu_989_p3;

assign zext_ln14281_fu_980_p1 = tmp_29_fu_972_p3;

assign zext_ln14310_1_fu_1182_p1 = c6_V_225_reg_575;

assign zext_ln14310_2_fu_1191_p1 = add_ln14310_1_fu_1186_p2;

assign zext_ln14310_fu_1153_p1 = c5_V_221_reg_564;

assign zext_ln14348_1_fu_1270_p1 = tmp_667_fu_1263_p3;

assign zext_ln14348_fu_1254_p1 = tmp_fu_1246_p3;

assign zext_ln14386_1_fu_1433_p1 = tmp_662_fu_1426_p3;

assign zext_ln14386_fu_1417_p1 = tmp_s_fu_1409_p3;

assign zext_ln1497_77_fu_1327_p1 = r_146_fu_1317_p4;

assign zext_ln1497_78_fu_1053_p1 = r_fu_1043_p4;

assign zext_ln1497_fu_1490_p1 = r_147_fu_1480_p4;

assign zext_ln890_141_fu_912_p1 = c5_V_219_reg_445;

assign zext_ln890_142_fu_896_p1 = c5_V_220_reg_434;

assign zext_ln890_fu_1355_p1 = c5_V_reg_639;

always @ (posedge ap_clk) begin
    shl_ln14243_reg_1597[0] <= 1'b0;
    tmp_667_cast_reg_1626[3:0] <= 4'b0000;
    zext_ln890_142_reg_1652[6:2] <= 5'b00000;
    zext_ln890_141_reg_1665[6:2] <= 5'b00000;
    shl_ln14310_reg_1755[0] <= 1'b0;
    tmp_665_cast_reg_1784[3:0] <= 4'b0000;
    zext_ln890_reg_1867[6:2] <= 5'b00000;
end

endmodule //top_A_IO_L2_in_0_x1
