/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.1 at 7/5/2021 7:01:27 AM.
 * 
 * @copyright copyright(c) 2018 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup LARK_BF
 * @{
 */
#ifndef __ADI_LARK_BF_DMA_H__
#define __ADI_LARK_BF_DMA_H__

/*============= D E F I N E S ==============*/
#define REG_DMA_STATUS_ADDR            0x40000000
#define BF_DMA_STATUS_EN_INFO          0x40000000, 0x00000100
#define BF_DMA_STATUS_CHNL_NUM_INFO    0x40000000, 0x00000510

#define REG_DMA_CTRL_ADDR              0x40000004
#define BF_DMA_EN_INFO                 0x40000004, 0x00000100

#define REG_DMA_PRI_BASE_PTR_ADDR      0x40000008
#define BF_DMA_PRI_BASE_PTR_INFO       0x40000008, 0x00002000

#define REG_DMA_ALT_BASE_PTR_ADDR      0x4000000C
#define BF_DMA_ALT_BASE_PTR_INFO       0x4000000C, 0x00002000

#define REG_DMA_SW_REQ_ADDR            0x40000014
#define BF_DMA_SW_REQ_IDX_INFO         0x40000014, 0x00001400

#define REG_DMA_REQ_MASK_SET_ADDR      0x40000020
#define BF_DMA_REQ_MASK_SET_INFO       0x40000020, 0x00001400

#define REG_DMA_REQ_MASK_CLR_ADDR      0x40000024
#define BF_DMA_REQ_MASK_CLR_INFO       0x40000024, 0x00001400

#define REG_DMA_CHNL_EN_SET_ADDR       0x40000028
#define BF_DMA_CHNL_EN_SET_INFO        0x40000028, 0x00001400

#define REG_DMA_CHNL_EN_CLR_ADDR       0x4000002C
#define BF_DMA_CHNL_EN_CLR_INFO        0x4000002C, 0x00001400

#define REG_DMA_PRI_ALT_SET_ADDR       0x40000030
#define BF_DMA_PRI_ALT_SET_INFO        0x40000030, 0x00001400

#define REG_DMA_PRI_ALT_CLR_ADDR       0x40000034
#define BF_DMA_PRI_ALT_CLR_INFO        0x40000034, 0x00001400

#define REG_DMA_PRIORITY_SET_ADDR      0x40000038
#define BF_DMA_PRIORITY_SET_INFO       0x40000038, 0x00001400

#define REG_DMA_PRIORITY_CLR_ADDR      0x4000003C
#define BF_DMA_PRIORITY_CLR_INFO       0x4000003C, 0x00001400

#define REG_DMA_INT_EN_SET_ADDR        0x40000040
#define BF_DMA_DONE_INT_EN_SET_INFO    0x40000040, 0x00001400
#define BF_DMA_INVDESC_INT_EN_SET_INFO 0x40000040, 0x0000011E
#define BF_DMA_BUSERR_INT_EN_SET_INFO  0x40000040, 0x0000011F

#define REG_DMA_INT_EN_CLR_ADDR        0x40000044
#define BF_DMA_DONE_INT_EN_CLR_INFO    0x40000044, 0x00001400
#define BF_DMA_INVDESC_INT_EN_CLR_INFO 0x40000044, 0x0000011E
#define BF_DMA_BUSERR_INT_EN_CLR_INFO  0x40000044, 0x0000011F

#define REG_DMA_INT_STATUS_CLR_ADDR    0x4000004C
#define BF_DMA_DONE_INT_CLR_INFO       0x4000004C, 0x00001400
#define BF_DMA_INVDESC_INT_CLR_INFO    0x4000004C, 0x0000011E
#define BF_DMA_BUSERR_INT_CLR_INFO     0x4000004C, 0x0000011F

#define REG_DMA_BUSERR_IDX_CLR_ADDR    0x40000054
#define BF_DMA_BUSERR_IDX_CLR_INFO     0x40000054, 0x00001400

#define REG_DMA_INVDESC_IDX_CLR_ADDR   0x4000005C
#define BF_DMA_INVDESC_IDX_CLR_INFO    0x4000005C, 0x00001400

#define REG_DMA_BYTE_SWAP_SET_ADDR     0x40000800
#define BF_DMA_BYTE_SWAP_SET_INFO      0x40000800, 0x00001400

#define REG_DMA_BYTE_SWAP_CLR_ADDR     0x40000804
#define BF_DMA_BYTE_SWAP_CLR_INFO      0x40000804, 0x00001400

#define REG_DMA_SRCADR_DEC_SET_ADDR    0x40000810
#define BF_DMA_SRCADR_DEC_SET_INFO     0x40000810, 0x00001400

#define REG_DMA_SRCADR_DEC_CLR_ADDR    0x40000814
#define BF_DMA_SRCADR_DEC_CLR_INFO     0x40000814, 0x00001400

#define REG_DMA_DSTADR_DEC_SET_ADDR    0x40000818
#define BF_DMA_DSTADR_DEC_SET_INFO     0x40000818, 0x00001400

#define REG_DMA_DSTADR_DEC_CLR_ADDR    0x4000081C
#define BF_DMA_DSTADR_DEC_CLR_INFO     0x4000081C, 0x00001400

#define REG_DMA_REV_ID_ADDR            0x40000FE0
#define BF_DMA_REV_ID_INFO             0x40000FE0, 0x00000800

#endif /* __ADI_LARK_BF_DMA_H__ */
/*! @} */
