#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d7a5cfd5e0 .scope module, "MIPS_test" "MIPS_test" 2 2;
 .timescale -9 -12;
v000001d7a5d69540_0 .var "CLK", 0 0;
S_000001d7a5c94f10 .scope module, "uut" "MIPS" 2 11, 3 22 0, S_000001d7a5cfd5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
L_000001d7a5cf6d30 .functor AND 1, v000001d7a5d58f60_0, v000001d7a5d58240_0, C4<1>, C4<1>;
v000001d7a5d62e10_0 .net "ALUResultOut_wire_MEM_WB", 31 0, v000001d7a5d5be70_0;  1 drivers
v000001d7a5d624b0_0 .net "ALUResultOut_wire_ex", 31 0, v000001d7a5d589c0_0;  1 drivers
v000001d7a5d62eb0_0 .net "AluOpCuOut", 2 0, v000001d7a5d5ef90_0;  1 drivers
v000001d7a5d62550_0 .net "AluSrcCuOut", 0 0, v000001d7a5d5e950_0;  1 drivers
v000001d7a5d625f0_0 .net "BranchCuOut", 0 0, v000001d7a5d5fa30_0;  1 drivers
v000001d7a5d62690_0 .net "BranchOut_wire_ex", 0 0, v000001d7a5d58240_0;  1 drivers
v000001d7a5d61830_0 .net "CLK", 0 0, v000001d7a5d69540_0;  1 drivers
v000001d7a5d62f50_0 .net "InsFetchOut", 31 0, v000001d7a5d615b0_0;  1 drivers
v000001d7a5d61a10_0 .net "InsIFIDOut", 31 0, v000001d7a5d620f0_0;  1 drivers
v000001d7a5d62730_0 .net "MemReadCuOut", 0 0, v000001d7a5d5e450_0;  1 drivers
v000001d7a5d61ab0_0 .net "MemReadOut_wire_ex", 0 0, v000001d7a5d58100_0;  1 drivers
v000001d7a5d61b50_0 .net "MemToRegCuOut", 0 0, v000001d7a5d5f990_0;  1 drivers
v000001d7a5d63d40_0 .net "MemToRegOut_wire_ex", 0 0, v000001d7a5d59b40_0;  1 drivers
v000001d7a5d64880_0 .net "MemWriteCuOut", 0 0, v000001d7a5d5e090_0;  1 drivers
v000001d7a5d632a0_0 .net "MemWriteOut_wire_ex", 0 0, v000001d7a5d58d80_0;  1 drivers
v000001d7a5d63840_0 .net "MemtoRegOut_wire_MEM_WB", 0 0, v000001d7a5d5b3d0_0;  1 drivers
v000001d7a5d637a0_0 .net "NextPcFetchOut", 31 0, L_000001d7a5d6a260;  1 drivers
v000001d7a5d64560_0 .net "NextPcIFIDOut", 31 0, v000001d7a5d62d70_0;  1 drivers
v000001d7a5d64240_0 .net "PcSource_execute", 0 0, L_000001d7a5cf6d30;  1 drivers
v000001d7a5d64b00_0 .net "ReadData1DecodeOut", 31 0, L_000001d7a5cf6f60;  1 drivers
v000001d7a5d63700_0 .net "ReadData2DecodeOut", 31 0, L_000001d7a5cf5670;  1 drivers
v000001d7a5d64600_0 .net "RegDstCuOut", 0 0, v000001d7a5d5fad0_0;  1 drivers
v000001d7a5d63e80_0 .net "RegWriteCuOut", 0 0, v000001d7a5d5f490_0;  1 drivers
v000001d7a5d64920_0 .net "RegWriteOut_wire_MEM_WB", 0 0, v000001d7a5d5a890_0;  1 drivers
v000001d7a5d64ce0_0 .net "RegWriteOut_wire_ex", 0 0, v000001d7a5d58880_0;  1 drivers
v000001d7a5d64100_0 .net "SignExtendedDecodeOut", 31 0, L_000001d7a5d692c0;  1 drivers
v000001d7a5d638e0_0 .net *"_ivl_0", 31 0, L_000001d7a5d69680;  1 drivers
L_000001d7a5d6b2a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7a5d642e0_0 .net *"_ivl_11", 30 0, L_000001d7a5d6b2a0;  1 drivers
L_000001d7a5d6b2e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d7a5d649c0_0 .net/2u *"_ivl_12", 31 0, L_000001d7a5d6b2e8;  1 drivers
v000001d7a5d64060_0 .net *"_ivl_14", 0 0, L_000001d7a5d699a0;  1 drivers
L_000001d7a5d6b330 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v000001d7a5d63f20_0 .net *"_ivl_16", 4 0, L_000001d7a5d6b330;  1 drivers
v000001d7a5d64380_0 .net *"_ivl_18", 4 0, L_000001d7a5d6a080;  1 drivers
v000001d7a5d63340_0 .net *"_ivl_24", 31 0, L_000001d7a5d69c20;  1 drivers
v000001d7a5d646a0_0 .net *"_ivl_26", 29 0, L_000001d7a5d6a620;  1 drivers
L_000001d7a5d6b378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d7a5d641a0_0 .net *"_ivl_28", 1 0, L_000001d7a5d6b378;  1 drivers
L_000001d7a5d6b210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7a5d64a60_0 .net *"_ivl_3", 30 0, L_000001d7a5d6b210;  1 drivers
L_000001d7a5d6b258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7a5d64420_0 .net/2u *"_ivl_4", 31 0, L_000001d7a5d6b258;  1 drivers
v000001d7a5d64740_0 .net *"_ivl_6", 0 0, L_000001d7a5d69180;  1 drivers
v000001d7a5d64ba0_0 .net *"_ivl_8", 31 0, L_000001d7a5d6a440;  1 drivers
v000001d7a5d63480_0 .net "addResult_execute", 31 0, L_000001d7a5d6aee0;  1 drivers
v000001d7a5d633e0_0 .net "aluOp_IDEXout", 2 0, v000001d7a5d5b790_0;  1 drivers
v000001d7a5d647e0_0 .net "aluReadData2_execute", 31 0, L_000001d7a5cf6e80;  1 drivers
v000001d7a5d63a20_0 .net "aluResult_execute", 31 0, v000001d7a5d59140_0;  1 drivers
v000001d7a5d64c40_0 .net "aluSrc_IDEXout", 0 0, v000001d7a5d5a9d0_0;  1 drivers
v000001d7a5d63b60_0 .net "branchOut_IDEXout", 0 0, v000001d7a5d5b970_0;  1 drivers
v000001d7a5d63520_0 .net "branchTargetOut_wire_ex", 31 0, v000001d7a5d58e20_0;  1 drivers
v000001d7a5d63160_0 .net "funct_IDEXout", 5 0, v000001d7a5d5a430_0;  1 drivers
v000001d7a5d64d80_0 .net "hitFetchOut", 0 0, v000001d7a5d61c90_0;  1 drivers
v000001d7a5d64e20_0 .net "immediate_IDEXout", 31 0, v000001d7a5d5bdd0_0;  1 drivers
v000001d7a5d644c0_0 .net "memReadOut_IDEXout", 0 0, v000001d7a5d5b470_0;  1 drivers
v000001d7a5d64ec0_0 .net "memToRegOut_IDEXout", 0 0, v000001d7a5d5a7f0_0;  1 drivers
v000001d7a5d63de0_0 .net "memWriteOut_IDEXout", 0 0, v000001d7a5d5a4d0_0;  1 drivers
v000001d7a5d63ac0_0 .net "nextPc_IDEXout", 31 0, v000001d7a5d5b330_0;  1 drivers
v000001d7a5d63200_0 .net "opcodeDecodeOut", 5 0, v000001d7a5d5ff30_0;  1 drivers
v000001d7a5d635c0_0 .net "rdDecodeOut", 4 0, v000001d7a5d5e270_0;  1 drivers
o000001d7a5d00f28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001d7a5d64f60_0 .net "rdOrRt_execute", 4 0, o000001d7a5d00f28;  0 drivers
v000001d7a5d630c0_0 .net "rd_IDEXout", 4 0, v000001d7a5d5bd30_0;  1 drivers
v000001d7a5d63660_0 .net "readData1_IDEXout", 31 0, v000001d7a5d5ad90_0;  1 drivers
v000001d7a5d63980_0 .net "readData2Out_wire_ex", 31 0, v000001d7a5d59500_0;  1 drivers
v000001d7a5d63c00_0 .net "readData2_IDEXout", 31 0, v000001d7a5d5a6b0_0;  1 drivers
v000001d7a5d63ca0_0 .net "readDataOut_wire_MEM_WB", 31 0, v000001d7a5d5a250_0;  1 drivers
v000001d7a5d63fc0_0 .net "readDataOut_wire_dataMem", 31 0, v000001d7a5d590a0_0;  1 drivers
v000001d7a5d6a120_0 .net "regDstOut_IDEXout", 0 0, v000001d7a5d5bab0_0;  1 drivers
v000001d7a5d6a3a0_0 .net "regWriteOut_IDEXout", 0 0, v000001d7a5d5b1f0_0;  1 drivers
v000001d7a5d69720_0 .net "rtDecodeOut", 4 0, v000001d7a5d5f5d0_0;  1 drivers
v000001d7a5d694a0_0 .net "rt_IDEXout", 4 0, v000001d7a5d5bf10_0;  1 drivers
v000001d7a5d6aa80_0 .net "writeDataOut_wire_writeBack", 31 0, v000001d7a5d5f850_0;  1 drivers
v000001d7a5d6a1c0_0 .net "writeRegOut_wire_MEM_WB", 4 0, v000001d7a5d5fdf0_0;  1 drivers
v000001d7a5d6abc0_0 .net "writeRegOut_wire_ex", 4 0, v000001d7a5d58ec0_0;  1 drivers
v000001d7a5d6a9e0_0 .net "writeReg_execute_mux", 4 0, L_000001d7a5d6a580;  1 drivers
v000001d7a5d695e0_0 .net "zeroFlagOut_wire_ex", 0 0, v000001d7a5d58f60_0;  1 drivers
v000001d7a5d69ae0_0 .net "zero_execute", 0 0, v000001d7a5d584c0_0;  1 drivers
L_000001d7a5d69680 .concat [ 1 31 0 0], v000001d7a5d5bab0_0, L_000001d7a5d6b210;
L_000001d7a5d69180 .cmp/eq 32, L_000001d7a5d69680, L_000001d7a5d6b258;
L_000001d7a5d6a440 .concat [ 1 31 0 0], v000001d7a5d5bab0_0, L_000001d7a5d6b2a0;
L_000001d7a5d699a0 .cmp/eq 32, L_000001d7a5d6a440, L_000001d7a5d6b2e8;
L_000001d7a5d6a080 .functor MUXZ 5, L_000001d7a5d6b330, v000001d7a5d5bd30_0, L_000001d7a5d699a0, C4<>;
L_000001d7a5d6a580 .functor MUXZ 5, L_000001d7a5d6a080, v000001d7a5d5bf10_0, L_000001d7a5d69180, C4<>;
L_000001d7a5d69a40 .part L_000001d7a5d692c0, 0, 6;
L_000001d7a5d6a620 .part v000001d7a5d5bdd0_0, 0, 30;
L_000001d7a5d69c20 .concat [ 2 30 0 0], L_000001d7a5d6b378, L_000001d7a5d6a620;
L_000001d7a5d6aee0 .arith/sum 32, L_000001d7a5d69c20, v000001d7a5d5b330_0;
S_000001d7a5c950a0 .scope module, "mips_Data_Memory" "Data_Memory" 3 218, 4 3 0, S_000001d7a5c94f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /INPUT 1 "memWrite";
    .port_info 4 /INPUT 1 "memRead";
    .port_info 5 /OUTPUT 32 "readData";
v000001d7a5ceb390_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5ceaa30_0 .net "address", 31 0, v000001d7a5d589c0_0;  alias, 1 drivers
v000001d7a5ceab70_0 .var/i "i", 31 0;
v000001d7a5d59640 .array "mem", 0 1023, 7 0;
v000001d7a5d587e0_0 .net "memRead", 0 0, v000001d7a5d58100_0;  alias, 1 drivers
v000001d7a5d596e0_0 .net "memWrite", 0 0, v000001d7a5d58d80_0;  alias, 1 drivers
v000001d7a5d590a0_0 .var "readData", 31 0;
v000001d7a5d59dc0_0 .net "writeData", 31 0, v000001d7a5d59500_0;  alias, 1 drivers
E_000001d7a5cce840 .event posedge, v000001d7a5ceb390_0;
S_000001d7a5c7a510 .scope module, "mips_EX_MEM_Register" "EX_MEM_Register" 3 249, 5 4 0, S_000001d7a5c94f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "hit";
    .port_info 2 /INPUT 32 "branchTarget";
    .port_info 3 /INPUT 1 "zeroFlag";
    .port_info 4 /INPUT 32 "ALUResult";
    .port_info 5 /INPUT 32 "readData2";
    .port_info 6 /INPUT 5 "writeReg";
    .port_info 7 /INPUT 1 "MemRead";
    .port_info 8 /INPUT 1 "MemWrite";
    .port_info 9 /INPUT 1 "Branch";
    .port_info 10 /INPUT 1 "RegWrite";
    .port_info 11 /INPUT 1 "MemToReg";
    .port_info 12 /OUTPUT 32 "branchTargetOut";
    .port_info 13 /OUTPUT 1 "zeroFlagOut";
    .port_info 14 /OUTPUT 32 "ALUResultOut";
    .port_info 15 /OUTPUT 32 "readData2Out";
    .port_info 16 /OUTPUT 5 "writeRegOut";
    .port_info 17 /OUTPUT 1 "MemReadOut";
    .port_info 18 /OUTPUT 1 "MemWriteOut";
    .port_info 19 /OUTPUT 1 "BranchOut";
    .port_info 20 /OUTPUT 1 "RegWriteOut";
    .port_info 21 /OUTPUT 1 "MemToRegOut";
    .port_info 22 /OUTPUT 1 "hitOut";
L_000001d7a5cf5980 .functor BUFZ 1, v000001d7a5d61c90_0, C4<0>, C4<0>, C4<0>;
v000001d7a5d58420_0 .net "ALUResult", 31 0, v000001d7a5d59140_0;  alias, 1 drivers
v000001d7a5d589c0_0 .var "ALUResultOut", 31 0;
v000001d7a5d59460_0 .net "Branch", 0 0, v000001d7a5d5b970_0;  alias, 1 drivers
v000001d7a5d58240_0 .var "BranchOut", 0 0;
v000001d7a5d58560_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d58380_0 .net "MemRead", 0 0, v000001d7a5d5b470_0;  alias, 1 drivers
v000001d7a5d58100_0 .var "MemReadOut", 0 0;
v000001d7a5d598c0_0 .net "MemToReg", 0 0, v000001d7a5d5a7f0_0;  alias, 1 drivers
v000001d7a5d59b40_0 .var "MemToRegOut", 0 0;
v000001d7a5d582e0_0 .net "MemWrite", 0 0, v000001d7a5d5a4d0_0;  alias, 1 drivers
v000001d7a5d58d80_0 .var "MemWriteOut", 0 0;
v000001d7a5d59c80_0 .net "RegWrite", 0 0, v000001d7a5d5b1f0_0;  alias, 1 drivers
v000001d7a5d58880_0 .var "RegWriteOut", 0 0;
v000001d7a5d59aa0_0 .net "branchTarget", 31 0, L_000001d7a5d6aee0;  alias, 1 drivers
v000001d7a5d58e20_0 .var "branchTargetOut", 31 0;
v000001d7a5d58c40_0 .net "hit", 0 0, v000001d7a5d61c90_0;  alias, 1 drivers
v000001d7a5d586a0_0 .net "hitOut", 0 0, L_000001d7a5cf5980;  1 drivers
v000001d7a5d595a0_0 .net "readData2", 31 0, L_000001d7a5cf6e80;  alias, 1 drivers
v000001d7a5d59500_0 .var "readData2Out", 31 0;
v000001d7a5d591e0_0 .net "writeReg", 4 0, L_000001d7a5d6a580;  alias, 1 drivers
v000001d7a5d58ec0_0 .var "writeRegOut", 4 0;
v000001d7a5d59780_0 .net "zeroFlag", 0 0, v000001d7a5d584c0_0;  alias, 1 drivers
v000001d7a5d58f60_0 .var "zeroFlagOut", 0 0;
E_000001d7a5ccef40 .event negedge, v000001d7a5ceb390_0;
S_000001d7a5c78fd0 .scope module, "mips_Execute" "Execute" 3 125, 6 8 0, S_000001d7a5c94f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "aluReadData1";
    .port_info 2 /INPUT 32 "aluReadData2";
    .port_info 3 /INPUT 32 "immediate";
    .port_info 4 /INPUT 6 "funct";
    .port_info 5 /INPUT 3 "aluOp";
    .port_info 6 /INPUT 1 "aluSrc";
    .port_info 7 /INPUT 32 "nextPc";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 5 "rt";
    .port_info 10 /OUTPUT 32 "aluResult";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 32 "aluReadData2out";
    .port_info 13 /OUTPUT 5 "rdOrRt";
L_000001d7a5cf6e80 .functor BUFZ 32, v000001d7a5d5a6b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d7a5d58ce0_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d59280_0 .net "aluOp", 2 0, v000001d7a5d5b790_0;  alias, 1 drivers
v000001d7a5d593c0_0 .net "aluReadData1", 31 0, v000001d7a5d5ad90_0;  alias, 1 drivers
v000001d7a5d58740_0 .net "aluReadData2", 31 0, v000001d7a5d5a6b0_0;  alias, 1 drivers
v000001d7a5d59820_0 .net "aluReadData2out", 31 0, L_000001d7a5cf6e80;  alias, 1 drivers
v000001d7a5d59be0_0 .net "aluResult", 31 0, v000001d7a5d59140_0;  alias, 1 drivers
v000001d7a5d59d20_0 .net "aluSrc", 0 0, v000001d7a5d5a9d0_0;  alias, 1 drivers
v000001d7a5d59f00_0 .net "alu_control", 3 0, v000001d7a5d58920_0;  1 drivers
v000001d7a5d58060_0 .net "alu_input2MUX", 31 0, L_000001d7a5d6a300;  1 drivers
v000001d7a5d5bc90_0 .net "funct", 5 0, v000001d7a5d5a430_0;  alias, 1 drivers
v000001d7a5d5b510_0 .net "immediate", 31 0, v000001d7a5d5bdd0_0;  alias, 1 drivers
v000001d7a5d5ac50_0 .net "nextPc", 31 0, v000001d7a5d5b330_0;  alias, 1 drivers
v000001d7a5d5a930_0 .net "rd", 4 0, v000001d7a5d5bd30_0;  alias, 1 drivers
v000001d7a5d5b8d0_0 .net "rdOrRt", 4 0, o000001d7a5d00f28;  alias, 0 drivers
v000001d7a5d5b830_0 .net "rt", 4 0, v000001d7a5d5bf10_0;  alias, 1 drivers
v000001d7a5d5aa70_0 .net "zero", 0 0, v000001d7a5d584c0_0;  alias, 1 drivers
L_000001d7a5d6ac60 .part v000001d7a5d5bdd0_0, 6, 5;
S_000001d7a5c79160 .scope module, "ALU_Control_Execute" "ALU_Control" 6 48, 7 3 0, S_000001d7a5c78fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "aluCnt";
v000001d7a5d58920_0 .var "aluCnt", 3 0;
v000001d7a5d59320_0 .net "aluOp", 2 0, v000001d7a5d5b790_0;  alias, 1 drivers
v000001d7a5d59960_0 .net "funct", 5 0, v000001d7a5d5a430_0;  alias, 1 drivers
E_000001d7a5ccf2c0 .event anyedge, v000001d7a5d59960_0, v000001d7a5d59320_0;
S_000001d7a5c720b0 .scope module, "ALU_Execute" "ALU" 6 57, 8 3 0, S_000001d7a5c78fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "aluCnt";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 5 "shamt";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
v000001d7a5d58b00_0 .net "aluCnt", 3 0, v000001d7a5d58920_0;  alias, 1 drivers
v000001d7a5d581a0_0 .net "input1", 31 0, v000001d7a5d5ad90_0;  alias, 1 drivers
v000001d7a5d59e60_0 .net "input2", 31 0, L_000001d7a5d6a300;  alias, 1 drivers
v000001d7a5d59140_0 .var "result", 31 0;
v000001d7a5d58a60_0 .net "shamt", 4 0, L_000001d7a5d6ac60;  1 drivers
v000001d7a5d584c0_0 .var "zero", 0 0;
E_000001d7a5ccf340/0 .event anyedge, v000001d7a5d58920_0, v000001d7a5d581a0_0, v000001d7a5d59e60_0, v000001d7a5d58a60_0;
E_000001d7a5ccf340/1 .event anyedge, v000001d7a5d58420_0;
E_000001d7a5ccf340 .event/or E_000001d7a5ccf340/0, E_000001d7a5ccf340/1;
S_000001d7a5c72240 .scope module, "mux64_32_execute" "mux64_32" 6 40, 9 21 0, S_000001d7a5c78fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "c";
v000001d7a5d58ba0_0 .net "a", 31 0, v000001d7a5d5a6b0_0;  alias, 1 drivers
v000001d7a5d59a00_0 .net "b", 31 0, v000001d7a5d5bdd0_0;  alias, 1 drivers
v000001d7a5d59000_0 .net "c", 31 0, L_000001d7a5d6a300;  alias, 1 drivers
v000001d7a5d58600_0 .net "s", 0 0, v000001d7a5d5a9d0_0;  alias, 1 drivers
L_000001d7a5d6a300 .functor MUXZ 32, v000001d7a5d5a6b0_0, v000001d7a5d5bdd0_0, v000001d7a5d5a9d0_0, C4<>;
S_000001d7a5c92260 .scope module, "mips_ID_EX" "ID_EX" 3 167, 10 6 0, S_000001d7a5c94f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "hit";
    .port_info 2 /INPUT 32 "readData1";
    .port_info 3 /INPUT 32 "readData2";
    .port_info 4 /INPUT 32 "signExImmediate";
    .port_info 5 /INPUT 1 "regDst";
    .port_info 6 /INPUT 1 "aluSrc";
    .port_info 7 /INPUT 1 "memToReg";
    .port_info 8 /INPUT 1 "regWrite";
    .port_info 9 /INPUT 1 "memRead";
    .port_info 10 /INPUT 1 "memWrite";
    .port_info 11 /INPUT 1 "branch";
    .port_info 12 /INPUT 3 "aluOp";
    .port_info 13 /INPUT 5 "rt";
    .port_info 14 /INPUT 5 "rd";
    .port_info 15 /INPUT 6 "funct";
    .port_info 16 /INPUT 32 "nextPc";
    .port_info 17 /OUTPUT 32 "readData1Out";
    .port_info 18 /OUTPUT 32 "readData2Out";
    .port_info 19 /OUTPUT 32 "signExImmediateOut";
    .port_info 20 /OUTPUT 1 "regDstOut";
    .port_info 21 /OUTPUT 1 "aluSrcOut";
    .port_info 22 /OUTPUT 1 "memToRegOut";
    .port_info 23 /OUTPUT 1 "regWriteOut";
    .port_info 24 /OUTPUT 1 "memReadOut";
    .port_info 25 /OUTPUT 1 "memWriteOut";
    .port_info 26 /OUTPUT 1 "branchOut";
    .port_info 27 /OUTPUT 3 "aluOpOut";
    .port_info 28 /OUTPUT 5 "rtOut";
    .port_info 29 /OUTPUT 5 "rdOut";
    .port_info 30 /OUTPUT 6 "functOut";
    .port_info 31 /OUTPUT 32 "nextPcOut";
v000001d7a5d5a2f0_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d5b650_0 .net "aluOp", 2 0, v000001d7a5d5ef90_0;  alias, 1 drivers
v000001d7a5d5b790_0 .var "aluOpOut", 2 0;
v000001d7a5d5b150_0 .net "aluSrc", 0 0, v000001d7a5d5e950_0;  alias, 1 drivers
v000001d7a5d5a9d0_0 .var "aluSrcOut", 0 0;
v000001d7a5d5b6f0_0 .net "branch", 0 0, v000001d7a5d5fa30_0;  alias, 1 drivers
v000001d7a5d5b970_0 .var "branchOut", 0 0;
v000001d7a5d5ab10_0 .net "funct", 5 0, L_000001d7a5d69a40;  1 drivers
v000001d7a5d5a430_0 .var "functOut", 5 0;
v000001d7a5d5abb0_0 .net "hit", 0 0, v000001d7a5d61c90_0;  alias, 1 drivers
v000001d7a5d5a390_0 .net "memRead", 0 0, v000001d7a5d5e450_0;  alias, 1 drivers
v000001d7a5d5b470_0 .var "memReadOut", 0 0;
v000001d7a5d5a570_0 .net "memToReg", 0 0, v000001d7a5d5f990_0;  alias, 1 drivers
v000001d7a5d5a7f0_0 .var "memToRegOut", 0 0;
v000001d7a5d5ba10_0 .net "memWrite", 0 0, v000001d7a5d5e090_0;  alias, 1 drivers
v000001d7a5d5a4d0_0 .var "memWriteOut", 0 0;
v000001d7a5d5a110_0 .net "nextPc", 31 0, v000001d7a5d62d70_0;  alias, 1 drivers
v000001d7a5d5b330_0 .var "nextPcOut", 31 0;
v000001d7a5d5ae30_0 .net "rd", 4 0, v000001d7a5d5e270_0;  alias, 1 drivers
v000001d7a5d5bd30_0 .var "rdOut", 4 0;
v000001d7a5d5acf0_0 .net "readData1", 31 0, L_000001d7a5cf6f60;  alias, 1 drivers
v000001d7a5d5ad90_0 .var "readData1Out", 31 0;
v000001d7a5d5a610_0 .net "readData2", 31 0, L_000001d7a5cf5670;  alias, 1 drivers
v000001d7a5d5a6b0_0 .var "readData2Out", 31 0;
v000001d7a5d5b5b0_0 .net "regDst", 0 0, v000001d7a5d5fad0_0;  alias, 1 drivers
v000001d7a5d5bab0_0 .var "regDstOut", 0 0;
v000001d7a5d5bb50_0 .net "regWrite", 0 0, v000001d7a5d5f490_0;  alias, 1 drivers
v000001d7a5d5b1f0_0 .var "regWriteOut", 0 0;
v000001d7a5d5bbf0_0 .net "rt", 4 0, v000001d7a5d5f5d0_0;  alias, 1 drivers
v000001d7a5d5bf10_0 .var "rtOut", 4 0;
v000001d7a5d5aed0_0 .net "signExImmediate", 31 0, L_000001d7a5d692c0;  alias, 1 drivers
v000001d7a5d5bdd0_0 .var "signExImmediateOut", 31 0;
S_000001d7a5c6ddd0 .scope module, "mips_MEM_WB_Register" "MEM_WB_Register" 3 283, 11 3 0, S_000001d7a5c94f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "hit";
    .port_info 2 /INPUT 32 "readData";
    .port_info 3 /INPUT 32 "ALUResult";
    .port_info 4 /INPUT 5 "writeReg";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 1 "hitOut";
    .port_info 8 /OUTPUT 32 "readDataOut";
    .port_info 9 /OUTPUT 32 "ALUResultOut";
    .port_info 10 /OUTPUT 5 "writeRegOut";
    .port_info 11 /OUTPUT 1 "RegWriteOut";
    .port_info 12 /OUTPUT 1 "MemtoRegOut";
L_000001d7a5cf6da0 .functor BUFZ 1, v000001d7a5d61c90_0, C4<0>, C4<0>, C4<0>;
v000001d7a5d5a750_0 .net "ALUResult", 31 0, v000001d7a5d589c0_0;  alias, 1 drivers
v000001d7a5d5be70_0 .var "ALUResultOut", 31 0;
v000001d7a5d5a1b0_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d5af70_0 .net "MemtoReg", 0 0, v000001d7a5d59b40_0;  alias, 1 drivers
v000001d7a5d5b3d0_0 .var "MemtoRegOut", 0 0;
v000001d7a5d5b010_0 .net "RegWrite", 0 0, v000001d7a5d58880_0;  alias, 1 drivers
v000001d7a5d5a890_0 .var "RegWriteOut", 0 0;
v000001d7a5d5a070_0 .net "hit", 0 0, v000001d7a5d61c90_0;  alias, 1 drivers
v000001d7a5d5b0b0_0 .net "hitOut", 0 0, L_000001d7a5cf6da0;  1 drivers
v000001d7a5d5b290_0 .net "readData", 31 0, v000001d7a5d590a0_0;  alias, 1 drivers
v000001d7a5d5a250_0 .var "readDataOut", 31 0;
v000001d7a5d5e130_0 .net "writeReg", 4 0, v000001d7a5d58ec0_0;  alias, 1 drivers
v000001d7a5d5fdf0_0 .var "writeRegOut", 4 0;
S_000001d7a5c6df60 .scope module, "mips_Write_Back" "Write_Back" 3 210, 12 3 0, S_000001d7a5c94f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MemtoReg";
    .port_info 1 /INPUT 32 "readData";
    .port_info 2 /INPUT 32 "ALUResult";
    .port_info 3 /OUTPUT 32 "writeData";
v000001d7a5d5f7b0_0 .net "ALUResult", 31 0, v000001d7a5d5be70_0;  alias, 1 drivers
v000001d7a5d5f8f0_0 .net "MemtoReg", 0 0, v000001d7a5d5b3d0_0;  alias, 1 drivers
v000001d7a5d5f030_0 .net "readData", 31 0, v000001d7a5d5a250_0;  alias, 1 drivers
v000001d7a5d5f850_0 .var "writeData", 31 0;
E_000001d7a5ccf5c0 .event anyedge, v000001d7a5d5b3d0_0, v000001d7a5d5a250_0, v000001d7a5d5be70_0;
S_000001d7a5c66120 .scope module, "mips_controlUnit" "ControlUnit" 3 103, 13 4 0, S_000001d7a5c94f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "regDst";
    .port_info 2 /OUTPUT 1 "aluSrc";
    .port_info 3 /OUTPUT 1 "memtoReg";
    .port_info 4 /OUTPUT 1 "regWrite";
    .port_info 5 /OUTPUT 1 "memRead";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 3 "aluOp";
v000001d7a5d5ef90_0 .var "aluOp", 2 0;
v000001d7a5d5e950_0 .var "aluSrc", 0 0;
v000001d7a5d5fa30_0 .var "branch", 0 0;
v000001d7a5d5e450_0 .var "memRead", 0 0;
v000001d7a5d5e090_0 .var "memWrite", 0 0;
v000001d7a5d5f990_0 .var "memtoReg", 0 0;
v000001d7a5d5e8b0_0 .net "opcode", 5 0, v000001d7a5d5ff30_0;  alias, 1 drivers
v000001d7a5d5fad0_0 .var "regDst", 0 0;
v000001d7a5d5f490_0 .var "regWrite", 0 0;
E_000001d7a5cce880 .event anyedge, v000001d7a5d5e8b0_0;
S_000001d7a5c662b0 .scope module, "mips_decode" "Decode" 3 67, 14 3 0, S_000001d7a5c94f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "writeDataDecode";
    .port_info 2 /INPUT 1 "regWriteDecode";
    .port_info 3 /INPUT 5 "writeRegDecode";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /OUTPUT 6 "opcode";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
    .port_info 8 /OUTPUT 32 "signExtendedImmediate";
    .port_info 9 /OUTPUT 5 "rt";
    .port_info 10 /OUTPUT 5 "rd";
v000001d7a5d5e6d0_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d5eb30_0 .net "instruction", 31 0, v000001d7a5d620f0_0;  alias, 1 drivers
v000001d7a5d5ff30_0 .var "opcode", 5 0;
v000001d7a5d5e270_0 .var "rd", 4 0;
v000001d7a5d5e810_0 .net "readData1", 31 0, L_000001d7a5cf6f60;  alias, 1 drivers
v000001d7a5d5e3b0_0 .net "readData2", 31 0, L_000001d7a5cf5670;  alias, 1 drivers
v000001d7a5d5f0d0_0 .net "regWriteDecode", 0 0, v000001d7a5d5a890_0;  alias, 1 drivers
v000001d7a5d5ee50_0 .var "rs", 4 0;
v000001d7a5d5f5d0_0 .var "rt", 4 0;
v000001d7a5d5eef0_0 .net "signExtendedImmediate", 31 0, L_000001d7a5d692c0;  alias, 1 drivers
v000001d7a5d5f2b0_0 .var "valueD", 15 0;
v000001d7a5d5f710_0 .net "writeDataDecode", 31 0, v000001d7a5d5f850_0;  alias, 1 drivers
v000001d7a5d5f350_0 .net "writeRegDecode", 4 0, v000001d7a5d5fdf0_0;  alias, 1 drivers
S_000001d7a5c5ff60 .scope module, "RegFileInstance" "RegisterFile" 14 30, 15 3 0, S_000001d7a5c662b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 5 "readReg1";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /INPUT 5 "readReg2";
    .port_info 7 /OUTPUT 32 "readData2";
L_000001d7a5cf6f60 .functor BUFZ 32, L_000001d7a5d6a4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d7a5cf5670 .functor BUFZ 32, L_000001d7a5d69b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d7a5d5fb70_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d5fcb0_0 .net *"_ivl_0", 31 0, L_000001d7a5d6a4e0;  1 drivers
v000001d7a5d5e310_0 .net *"_ivl_10", 6 0, L_000001d7a5d6ab20;  1 drivers
L_000001d7a5d6b0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d7a5d5ebd0_0 .net *"_ivl_13", 1 0, L_000001d7a5d6b0f0;  1 drivers
v000001d7a5d5ec70_0 .net *"_ivl_2", 6 0, L_000001d7a5d69220;  1 drivers
L_000001d7a5d6b0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d7a5d5fc10_0 .net *"_ivl_5", 1 0, L_000001d7a5d6b0a8;  1 drivers
v000001d7a5d5f210_0 .net *"_ivl_8", 31 0, L_000001d7a5d69b80;  1 drivers
v000001d7a5d5ea90_0 .var/i "i", 31 0;
v000001d7a5d5e1d0_0 .net "readData1", 31 0, L_000001d7a5cf6f60;  alias, 1 drivers
v000001d7a5d5e630_0 .net "readData2", 31 0, L_000001d7a5cf5670;  alias, 1 drivers
v000001d7a5d5fd50_0 .net "readReg1", 4 0, v000001d7a5d5ee50_0;  1 drivers
v000001d7a5d5e590_0 .net "readReg2", 4 0, v000001d7a5d5f5d0_0;  alias, 1 drivers
v000001d7a5d5ed10_0 .net "regWrite", 0 0, v000001d7a5d5a890_0;  alias, 1 drivers
v000001d7a5d5e4f0 .array "registers", 0 31, 31 0;
v000001d7a5d5e770_0 .net "writeData", 31 0, v000001d7a5d5f850_0;  alias, 1 drivers
v000001d7a5d5f670_0 .net "writeReg", 4 0, v000001d7a5d5fdf0_0;  alias, 1 drivers
L_000001d7a5d6a4e0 .array/port v000001d7a5d5e4f0, L_000001d7a5d69220;
L_000001d7a5d69220 .concat [ 5 2 0 0], v000001d7a5d5ee50_0, L_000001d7a5d6b0a8;
L_000001d7a5d69b80 .array/port v000001d7a5d5e4f0, L_000001d7a5d6ab20;
L_000001d7a5d6ab20 .concat [ 5 2 0 0], v000001d7a5d5f5d0_0, L_000001d7a5d6b0f0;
S_000001d7a5c600f0 .scope module, "SignExtendInstance" "SignExtend" 14 44, 16 3 0, S_000001d7a5c662b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 32 "valueSignExtend";
v000001d7a5d5fe90_0 .net *"_ivl_1", 0 0, L_000001d7a5d697c0;  1 drivers
v000001d7a5d5f530_0 .net *"_ivl_2", 15 0, L_000001d7a5d69860;  1 drivers
v000001d7a5d5edb0_0 .net "value", 15 0, v000001d7a5d5f2b0_0;  1 drivers
v000001d7a5d5e9f0_0 .net "valueSignExtend", 31 0, L_000001d7a5d692c0;  alias, 1 drivers
L_000001d7a5d697c0 .part v000001d7a5d5f2b0_0, 15, 1;
LS_000001d7a5d69860_0_0 .concat [ 1 1 1 1], L_000001d7a5d697c0, L_000001d7a5d697c0, L_000001d7a5d697c0, L_000001d7a5d697c0;
LS_000001d7a5d69860_0_4 .concat [ 1 1 1 1], L_000001d7a5d697c0, L_000001d7a5d697c0, L_000001d7a5d697c0, L_000001d7a5d697c0;
LS_000001d7a5d69860_0_8 .concat [ 1 1 1 1], L_000001d7a5d697c0, L_000001d7a5d697c0, L_000001d7a5d697c0, L_000001d7a5d697c0;
LS_000001d7a5d69860_0_12 .concat [ 1 1 1 1], L_000001d7a5d697c0, L_000001d7a5d697c0, L_000001d7a5d697c0, L_000001d7a5d697c0;
L_000001d7a5d69860 .concat [ 4 4 4 4], LS_000001d7a5d69860_0_0, LS_000001d7a5d69860_0_4, LS_000001d7a5d69860_0_8, LS_000001d7a5d69860_0_12;
L_000001d7a5d692c0 .concat [ 16 16 0 0], v000001d7a5d5f2b0_0, L_000001d7a5d69860;
S_000001d7a5c59a20 .scope module, "mips_fetch" "Fetch" 3 93, 17 7 0, S_000001d7a5c94f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "branchTarget";
    .port_info 2 /INPUT 1 "pcSourse";
    .port_info 3 /OUTPUT 32 "nextPC";
    .port_info 4 /OUTPUT 32 "Ins_out";
    .port_info 5 /OUTPUT 1 "hit_out";
v000001d7a5d62a50_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d61970_0 .net "Ins_out", 31 0, v000001d7a5d615b0_0;  alias, 1 drivers
L_000001d7a5d6b180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d7a5d61d30_0 .net/2u *"_ivl_2", 31 0, L_000001d7a5d6b180;  1 drivers
L_000001d7a5d6b1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7a5d61470_0 .net/2s *"_ivl_6", 31 0, L_000001d7a5d6b1c8;  1 drivers
v000001d7a5d61290_0 .net "branchTarget", 31 0, v000001d7a5d58e20_0;  alias, 1 drivers
v000001d7a5d62af0_0 .net "dataline_net", 127 0, v000001d7a5d616f0_0;  1 drivers
v000001d7a5d61f10_0 .net "hit_net", 0 0, v000001d7a5d613d0_0;  1 drivers
v000001d7a5d61c90_0 .var "hit_out", 0 0;
L_000001d7a5d6b138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_000001d7a5d02ab8 .resolv tri, L_000001d7a5d6b138, L_000001d7a5d6a8a0;
v000001d7a5d61650_0 .net8 "mux_address", 31 0, RS_000001d7a5d02ab8;  2 drivers
v000001d7a5d61510_0 .net "nextPC", 31 0, L_000001d7a5d6a260;  alias, 1 drivers
v000001d7a5d61dd0_0 .net "pcSourse", 0 0, L_000001d7a5cf6d30;  alias, 1 drivers
v000001d7a5d61790_0 .net "pc_outAddress", 31 0, v000001d7a5d61330_0;  1 drivers
E_000001d7a5cd02c0 .event anyedge, v000001d7a5d613d0_0;
L_000001d7a5d6a260 .arith/sum 32, v000001d7a5d61330_0, L_000001d7a5d6b180;
L_000001d7a5d69900 .part L_000001d7a5d6b1c8, 0, 1;
S_000001d7a5d60a00 .scope module, "fetch_Cache" "Cache" 17 61, 18 4 0, S_000001d7a5c59a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 128 "dataline";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "Ins";
    .port_info 4 /OUTPUT 1 "hit";
v000001d7a5d5f3f0_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d615b0_0 .var "Ins", 31 0;
v000001d7a5d62910_0 .net "address", 31 0, v000001d7a5d61330_0;  alias, 1 drivers
v000001d7a5d61150 .array "cache", 0 7, 153 0;
v000001d7a5d62370_0 .net "dataline", 127 0, v000001d7a5d616f0_0;  alias, 1 drivers
v000001d7a5d613d0_0 .var "hit", 0 0;
v000001d7a5d61e70_0 .var/i "index", 31 0;
v000001d7a5d62cd0_0 .var/i "offset", 31 0;
E_000001d7a5ccfc00 .event anyedge, v000001d7a5d62370_0;
S_000001d7a5d606e0 .scope module, "fetch_Instructionmemory" "InstructionMemory" 17 55, 19 4 0, S_000001d7a5c59a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "InsAddress";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 128 "dataline";
v000001d7a5d622d0_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d629b0_0 .net "InsAddress", 31 0, v000001d7a5d61330_0;  alias, 1 drivers
v000001d7a5d62230_0 .var "counter", 2 0;
v000001d7a5d616f0_0 .var "dataline", 127 0;
v000001d7a5d61bf0 .array "mem", 0 1023, 7 0;
S_000001d7a5d60d20 .scope module, "fetch_mux64_32" "mux64_32" 17 39, 9 21 0, S_000001d7a5c59a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "c";
v000001d7a5d62410_0 .net "a", 31 0, L_000001d7a5d6a260;  alias, 1 drivers
v000001d7a5d610b0_0 .net "b", 31 0, v000001d7a5d58e20_0;  alias, 1 drivers
v000001d7a5d61fb0_0 .net8 "c", 31 0, RS_000001d7a5d02ab8;  alias, 2 drivers
v000001d7a5d611f0_0 .net "s", 0 0, L_000001d7a5d69900;  1 drivers
L_000001d7a5d6a8a0 .functor MUXZ 32, L_000001d7a5d6a260, v000001d7a5d58e20_0, L_000001d7a5d69900, C4<>;
S_000001d7a5d603c0 .scope module, "fetch_pc" "pc" 17 46, 20 3 0, S_000001d7a5c59a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "newInsAddress_fromPc";
    .port_info 2 /INPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "InsAddress_fromPc";
v000001d7a5d62b90_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d61330_0 .var "InsAddress_fromPc", 31 0;
v000001d7a5d62870_0 .net "hit", 0 0, v000001d7a5d61c90_0;  alias, 1 drivers
v000001d7a5d62c30_0 .net "newInsAddress_fromPc", 31 0, L_000001d7a5d6a260;  alias, 1 drivers
S_000001d7a5d60b90 .scope module, "mips_ifid" "IF_ID" 3 82, 21 3 0, S_000001d7a5c94f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "next_pc";
    .port_info 2 /INPUT 32 "ins";
    .port_info 3 /INPUT 1 "hit";
    .port_info 4 /OUTPUT 32 "ins_out";
    .port_info 5 /OUTPUT 32 "next_pc_out";
v000001d7a5d627d0_0 .net "CLK", 0 0, v000001d7a5d69540_0;  alias, 1 drivers
v000001d7a5d62050_0 .net "hit", 0 0, v000001d7a5d61c90_0;  alias, 1 drivers
v000001d7a5d618d0_0 .net "ins", 31 0, v000001d7a5d615b0_0;  alias, 1 drivers
v000001d7a5d620f0_0 .var "ins_out", 31 0;
v000001d7a5d62190_0 .net "next_pc", 31 0, L_000001d7a5d6a260;  alias, 1 drivers
v000001d7a5d62d70_0 .var "next_pc_out", 31 0;
    .scope S_000001d7a5c5ff60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7a5d5ea90_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001d7a5d5ea90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001d7a5d5ea90_0;
    %ix/getv/s 4, v000001d7a5d5ea90_0;
    %store/vec4a v000001d7a5d5e4f0, 4, 0;
    %load/vec4 v000001d7a5d5ea90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7a5d5ea90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000001d7a5c5ff60;
T_1 ;
    %wait E_000001d7a5cce840;
    %load/vec4 v000001d7a5d5ed10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001d7a5d5f670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 15 34 "$display", "zero register, can not write data" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001d7a5d5e770_0;
    %load/vec4 v000001d7a5d5f670_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001d7a5d5e4f0, 4, 0;
    %load/vec4 v000001d7a5d5f670_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d5e4f0, 4;
    %vpi_call 15 42 "$display", "write data in ", S<0,vec4,u32> {1 0 0};
    %vpi_call 15 43 "$display", "write reg is  ", v000001d7a5d5f670_0 {0 0 0};
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 15 49 "$display", "can not write data" {0 0 0};
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d7a5c662b0;
T_2 ;
    %wait E_000001d7a5cce840;
    %load/vec4 v000001d7a5d5eb30_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v000001d7a5d5ff30_0, 0;
    %load/vec4 v000001d7a5d5eb30_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001d7a5d5ee50_0, 0;
    %load/vec4 v000001d7a5d5eb30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d7a5d5f5d0_0, 0;
    %load/vec4 v000001d7a5d5eb30_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d7a5d5e270_0, 0;
    %load/vec4 v000001d7a5d5eb30_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001d7a5d5f2b0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d7a5d60b90;
T_3 ;
    %wait E_000001d7a5ccef40;
    %load/vec4 v000001d7a5d62050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001d7a5d618d0_0;
    %store/vec4 v000001d7a5d620f0_0, 0, 32;
    %load/vec4 v000001d7a5d62190_0;
    %store/vec4 v000001d7a5d62d70_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d7a5d603c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7a5d61330_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_000001d7a5d603c0;
T_5 ;
    %wait E_000001d7a5ccef40;
    %load/vec4 v000001d7a5d62870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %delay 1000, 0;
    %load/vec4 v000001d7a5d62c30_0;
    %assign/vec4 v000001d7a5d61330_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d7a5d606e0;
T_6 ;
    %vpi_call 19 16 "$readmemh", "E:/University/computer_architecture_lab/icarus/ins_Rtype.txt", v000001d7a5d61bf0 {0 0 0};
    %pushi/vec4 0, 0, 128;
    %store/vec4 v000001d7a5d616f0_0, 0, 128;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d7a5d62230_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_000001d7a5d606e0;
T_7 ;
    %wait E_000001d7a5cce840;
    %load/vec4 v000001d7a5d62230_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 19 28 "$display", v000001d7a5d629b0_0 {0 0 0};
    %load/vec4 v000001d7a5d629b0_0;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %load/vec4 v000001d7a5d629b0_0;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001d7a5d629b0_0;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d7a5d629b0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d61bf0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d7a5d616f0_0, 0, 128;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d7a5d62230_0, 0, 3;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d7a5d62230_0;
    %addi 1, 0, 3;
    %store/vec4 v000001d7a5d62230_0, 0, 3;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d7a5d60a00;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 153, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 153, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 153, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 153, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 153, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 153, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 153, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 153, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %end;
    .thread T_8;
    .scope S_000001d7a5d60a00;
T_9 ;
    %wait E_000001d7a5ccfc00;
    %load/vec4 v000001d7a5d62910_0;
    %parti/s 3, 4, 4;
    %pad/u 32;
    %store/vec4 v000001d7a5d61e70_0, 0, 32;
    %load/vec4 v000001d7a5d62370_0;
    %ix/getv/s 4, v000001d7a5d61e70_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %load/vec4 v000001d7a5d62910_0;
    %parti/s 25, 7, 4;
    %ix/getv/s 4, v000001d7a5d61e70_0;
    %flag_mov 8, 4;
    %ix/load 5, 128, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v000001d7a5d61e70_0;
    %flag_mov 8, 4;
    %ix/load 5, 153, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d7a5d61150, 4, 5;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d7a5d60a00;
T_10 ;
    %wait E_000001d7a5cce840;
    %load/vec4 v000001d7a5d62910_0;
    %parti/s 3, 4, 4;
    %pad/u 32;
    %store/vec4 v000001d7a5d61e70_0, 0, 32;
    %load/vec4 v000001d7a5d62910_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %store/vec4 v000001d7a5d62cd0_0, 0, 32;
    %ix/getv/s 4, v000001d7a5d61e70_0;
    %load/vec4a v000001d7a5d61150, 4;
    %parti/s 25, 128, 9;
    %load/vec4 v000001d7a5d62910_0;
    %parti/s 25, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_10.2, 4;
    %ix/getv/s 4, v000001d7a5d61e70_0;
    %load/vec4a v000001d7a5d61150, 4;
    %parti/s 1, 153, 9;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7a5d613d0_0, 0, 1;
    %load/vec4 v000001d7a5d62cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.3 ;
    %ix/getv/s 4, v000001d7a5d61e70_0;
    %load/vec4a v000001d7a5d61150, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v000001d7a5d615b0_0, 0, 32;
    %jmp T_10.7;
T_10.4 ;
    %ix/getv/s 4, v000001d7a5d61e70_0;
    %load/vec4a v000001d7a5d61150, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v000001d7a5d615b0_0, 0, 32;
    %jmp T_10.7;
T_10.5 ;
    %ix/getv/s 4, v000001d7a5d61e70_0;
    %load/vec4a v000001d7a5d61150, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v000001d7a5d615b0_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %ix/getv/s 4, v000001d7a5d61e70_0;
    %load/vec4a v000001d7a5d61150, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v000001d7a5d615b0_0, 0, 32;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %load/vec4 v000001d7a5d615b0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_10.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7a5d613d0_0, 0, 1;
T_10.8 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7a5d613d0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d7a5d615b0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d7a5c59a20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7a5d61c90_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d7a5c59a20;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7a5d61c90_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001d7a5c59a20;
T_13 ;
    %wait E_000001d7a5cd02c0;
    %load/vec4 v000001d7a5d61f10_0;
    %assign/vec4 v000001d7a5d61c90_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d7a5c66120;
T_14 ;
    %wait E_000001d7a5cce880;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fad0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e950_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5f990_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5f490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e450_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e090_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fa30_0;
    %pushi/vec4 0, 0, 3;
    %cassign/vec4 v000001d7a5d5ef90_0;
    %load/vec4 v000001d7a5d5e8b0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5fad0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e950_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5f990_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5f490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e450_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e090_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fa30_0;
    %pushi/vec4 0, 0, 3;
    %cassign/vec4 v000001d7a5d5ef90_0;
T_14.0 ;
    %load/vec4 v000001d7a5d5e8b0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fad0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5e950_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5f990_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5f490_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5e450_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e090_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fa30_0;
    %pushi/vec4 3, 0, 3;
    %cassign/vec4 v000001d7a5d5ef90_0;
T_14.2 ;
    %load/vec4 v000001d7a5d5e8b0_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fad0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5e950_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5f990_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5f490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e450_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5e090_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fa30_0;
    %pushi/vec4 3, 0, 3;
    %cassign/vec4 v000001d7a5d5ef90_0;
T_14.4 ;
    %load/vec4 v000001d7a5d5e8b0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fad0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5e950_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5f990_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5f490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e450_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e090_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fa30_0;
    %pushi/vec4 3, 0, 3;
    %cassign/vec4 v000001d7a5d5ef90_0;
T_14.6 ;
    %load/vec4 v000001d7a5d5e8b0_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fad0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e950_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5f990_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5f490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e450_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e090_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5fa30_0;
    %pushi/vec4 1, 0, 3;
    %cassign/vec4 v000001d7a5d5ef90_0;
T_14.8 ;
    %load/vec4 v000001d7a5d5e8b0_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fad0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5e950_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5f990_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001d7a5d5f490_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e450_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5e090_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000001d7a5d5fa30_0;
    %pushi/vec4 2, 0, 3;
    %cassign/vec4 v000001d7a5d5ef90_0;
T_14.10 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d7a5c79160;
T_15 ;
    %wait E_000001d7a5ccf2c0;
    %load/vec4 v000001d7a5d59320_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_15.0, 8;
    %load/vec4 v000001d7a5d59960_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_15.2, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v000001d7a5d59960_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_15.4, 10;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_15.5, 10;
T_15.4 ; End of true expr.
    %load/vec4 v000001d7a5d59960_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_15.6, 11;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_15.7, 11;
T_15.6 ; End of true expr.
    %load/vec4 v000001d7a5d59960_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 12, 4;
    %jmp/0 T_15.8, 12;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_15.9, 12;
T_15.8 ; End of true expr.
    %load/vec4 v000001d7a5d59960_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 13, 4;
    %jmp/0 T_15.10, 13;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_15.11, 13;
T_15.10 ; End of true expr.
    %load/vec4 v000001d7a5d59960_0;
    %cmpi/e 5, 0, 6;
    %flag_mov 14, 4;
    %jmp/0 T_15.12, 14;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_15.13, 14;
T_15.12 ; End of true expr.
    %load/vec4 v000001d7a5d59960_0;
    %cmpi/e 6, 0, 6;
    %flag_mov 15, 4;
    %jmp/0 T_15.14, 15;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_15.15, 15;
T_15.14 ; End of true expr.
    %load/vec4 v000001d7a5d59960_0;
    %cmpi/e 23, 0, 6;
    %flag_mov 16, 4;
    %jmp/0 T_15.16, 16;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_15.17, 16;
T_15.16 ; End of true expr.
    %load/vec4 v000001d7a5d59960_0;
    %cmpi/e 7, 0, 6;
    %flag_mov 17, 4;
    %jmp/0 T_15.18, 17;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_15.19, 17;
T_15.18 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_15.19, 17;
 ; End of false expr.
    %blend;
T_15.19;
    %jmp/0 T_15.17, 16;
 ; End of false expr.
    %blend;
T_15.17;
    %jmp/0 T_15.15, 15;
 ; End of false expr.
    %blend;
T_15.15;
    %jmp/0 T_15.13, 14;
 ; End of false expr.
    %blend;
T_15.13;
    %jmp/0 T_15.11, 13;
 ; End of false expr.
    %blend;
T_15.11;
    %jmp/0 T_15.9, 12;
 ; End of false expr.
    %blend;
T_15.9;
    %jmp/0 T_15.7, 11;
 ; End of false expr.
    %blend;
T_15.7;
    %jmp/0 T_15.5, 10;
 ; End of false expr.
    %blend;
T_15.5;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v000001d7a5d59320_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_15.20, 9;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_15.21, 9;
T_15.20 ; End of true expr.
    %load/vec4 v000001d7a5d59320_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_15.22, 10;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_15.23, 10;
T_15.22 ; End of true expr.
    %load/vec4 v000001d7a5d59320_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 11, 4;
    %jmp/0 T_15.24, 11;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_15.25, 11;
T_15.24 ; End of true expr.
    %pushi/vec4 15, 15, 4;
    %jmp/0 T_15.25, 11;
 ; End of false expr.
    %blend;
T_15.25;
    %jmp/0 T_15.23, 10;
 ; End of false expr.
    %blend;
T_15.23;
    %jmp/0 T_15.21, 9;
 ; End of false expr.
    %blend;
T_15.21;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v000001d7a5d58920_0, 0, 4;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001d7a5c720b0;
T_16 ;
    %vpi_call 8 15 "$display", "Hello, World" {0 0 0};
    %end;
    .thread T_16;
    .scope S_000001d7a5c720b0;
T_17 ;
    %wait E_000001d7a5ccf340;
    %load/vec4 v000001d7a5d58b00_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000001d7a5d581a0_0;
    %load/vec4 v000001d7a5d59e60_0;
    %add;
    %store/vec4 v000001d7a5d59140_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001d7a5d58b00_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v000001d7a5d581a0_0;
    %load/vec4 v000001d7a5d59e60_0;
    %sub;
    %store/vec4 v000001d7a5d59140_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001d7a5d58b00_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v000001d7a5d581a0_0;
    %inv;
    %store/vec4 v000001d7a5d59140_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v000001d7a5d58b00_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v000001d7a5d581a0_0;
    %ix/getv 4, v000001d7a5d58a60_0;
    %shiftl 4;
    %store/vec4 v000001d7a5d59140_0, 0, 32;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v000001d7a5d58b00_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v000001d7a5d581a0_0;
    %ix/getv 4, v000001d7a5d58a60_0;
    %shiftr 4;
    %store/vec4 v000001d7a5d59140_0, 0, 32;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v000001d7a5d58b00_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_17.10, 4;
    %load/vec4 v000001d7a5d581a0_0;
    %load/vec4 v000001d7a5d59e60_0;
    %and;
    %store/vec4 v000001d7a5d59140_0, 0, 32;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v000001d7a5d58b00_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_17.12, 4;
    %load/vec4 v000001d7a5d581a0_0;
    %load/vec4 v000001d7a5d59e60_0;
    %or;
    %store/vec4 v000001d7a5d59140_0, 0, 32;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v000001d7a5d58b00_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_17.14, 4;
    %load/vec4 v000001d7a5d581a0_0;
    %load/vec4 v000001d7a5d59e60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %store/vec4 v000001d7a5d59140_0, 0, 32;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d7a5d59140_0, 0, 32;
T_17.15 ;
T_17.13 ;
T_17.11 ;
T_17.9 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %load/vec4 v000001d7a5d59140_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.19, 8;
T_17.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.19, 8;
 ; End of false expr.
    %blend;
T_17.19;
    %pad/s 1;
    %store/vec4 v000001d7a5d584c0_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001d7a5c92260;
T_18 ;
    %wait E_000001d7a5ccef40;
    %load/vec4 v000001d7a5d5abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001d7a5d5acf0_0;
    %assign/vec4 v000001d7a5d5ad90_0, 0;
    %load/vec4 v000001d7a5d5a610_0;
    %assign/vec4 v000001d7a5d5a6b0_0, 0;
    %load/vec4 v000001d7a5d5aed0_0;
    %assign/vec4 v000001d7a5d5bdd0_0, 0;
    %load/vec4 v000001d7a5d5b5b0_0;
    %assign/vec4 v000001d7a5d5bab0_0, 0;
    %load/vec4 v000001d7a5d5b150_0;
    %assign/vec4 v000001d7a5d5a9d0_0, 0;
    %load/vec4 v000001d7a5d5a570_0;
    %assign/vec4 v000001d7a5d5a7f0_0, 0;
    %load/vec4 v000001d7a5d5bb50_0;
    %assign/vec4 v000001d7a5d5b1f0_0, 0;
    %load/vec4 v000001d7a5d5a390_0;
    %assign/vec4 v000001d7a5d5b470_0, 0;
    %load/vec4 v000001d7a5d5ba10_0;
    %assign/vec4 v000001d7a5d5a4d0_0, 0;
    %load/vec4 v000001d7a5d5b6f0_0;
    %assign/vec4 v000001d7a5d5b970_0, 0;
    %load/vec4 v000001d7a5d5b650_0;
    %assign/vec4 v000001d7a5d5b790_0, 0;
    %load/vec4 v000001d7a5d5bbf0_0;
    %assign/vec4 v000001d7a5d5bf10_0, 0;
    %load/vec4 v000001d7a5d5ae30_0;
    %assign/vec4 v000001d7a5d5bd30_0, 0;
    %load/vec4 v000001d7a5d5ab10_0;
    %assign/vec4 v000001d7a5d5a430_0, 0;
    %load/vec4 v000001d7a5d5a110_0;
    %assign/vec4 v000001d7a5d5b330_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001d7a5c6df60;
T_19 ;
    %wait E_000001d7a5ccf5c0;
    %load/vec4 v000001d7a5d5f8f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000001d7a5d5f030_0;
    %store/vec4 v000001d7a5d5f850_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001d7a5d5f7b0_0;
    %store/vec4 v000001d7a5d5f850_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001d7a5c950a0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7a5ceab70_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001d7a5ceab70_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v000001d7a5ceab70_0;
    %pad/s 8;
    %ix/getv/s 4, v000001d7a5ceab70_0;
    %store/vec4a v000001d7a5d59640, 4, 0;
    %load/vec4 v000001d7a5ceab70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7a5ceab70_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_000001d7a5c950a0;
T_21 ;
    %wait E_000001d7a5cce840;
    %load/vec4 v000001d7a5d587e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %ix/getv 4, v000001d7a5ceaa30_0;
    %load/vec4a v000001d7a5d59640, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7a5d590a0_0, 4, 8;
    %load/vec4 v000001d7a5ceaa30_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d59640, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7a5d590a0_0, 4, 8;
    %load/vec4 v000001d7a5ceaa30_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d59640, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7a5d590a0_0, 4, 8;
    %load/vec4 v000001d7a5ceaa30_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d7a5d59640, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7a5d590a0_0, 4, 8;
    %vpi_call 4 33 "$display", "After read readData is = %b", &PV<v000001d7a5d590a0_0, v000001d7a5ceaa30_0, 1> {0 0 0};
T_21.0 ;
    %load/vec4 v000001d7a5d596e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001d7a5d59dc0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000001d7a5ceaa30_0;
    %store/vec4a v000001d7a5d59640, 4, 0;
    %load/vec4 v000001d7a5d59dc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001d7a5ceaa30_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001d7a5d59640, 4, 0;
    %load/vec4 v000001d7a5d59dc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001d7a5ceaa30_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001d7a5d59640, 4, 0;
    %load/vec4 v000001d7a5d59dc0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001d7a5ceaa30_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001d7a5d59640, 4, 0;
    %vpi_call 4 43 "$display", "After Write mem[address] is = %b", &A<v000001d7a5d59640, v000001d7a5ceaa30_0 > {0 0 0};
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d7a5c7a510;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7a5d58f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7a5d58240_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d7a5c7a510;
T_23 ;
    %wait E_000001d7a5ccef40;
    %load/vec4 v000001d7a5d58c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001d7a5d591e0_0;
    %assign/vec4 v000001d7a5d58ec0_0, 0;
    %load/vec4 v000001d7a5d59aa0_0;
    %assign/vec4 v000001d7a5d58e20_0, 0;
    %load/vec4 v000001d7a5d58420_0;
    %assign/vec4 v000001d7a5d589c0_0, 0;
    %load/vec4 v000001d7a5d595a0_0;
    %assign/vec4 v000001d7a5d59500_0, 0;
    %load/vec4 v000001d7a5d59780_0;
    %assign/vec4 v000001d7a5d58f60_0, 0;
    %load/vec4 v000001d7a5d58380_0;
    %assign/vec4 v000001d7a5d58100_0, 0;
    %load/vec4 v000001d7a5d582e0_0;
    %assign/vec4 v000001d7a5d58d80_0, 0;
    %load/vec4 v000001d7a5d59460_0;
    %assign/vec4 v000001d7a5d58240_0, 0;
    %load/vec4 v000001d7a5d59c80_0;
    %assign/vec4 v000001d7a5d58880_0, 0;
    %load/vec4 v000001d7a5d598c0_0;
    %assign/vec4 v000001d7a5d59b40_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d7a5c6ddd0;
T_24 ;
    %wait E_000001d7a5ccef40;
    %load/vec4 v000001d7a5d5a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001d7a5d5af70_0;
    %assign/vec4 v000001d7a5d5b3d0_0, 0;
    %load/vec4 v000001d7a5d5b010_0;
    %assign/vec4 v000001d7a5d5a890_0, 0;
    %load/vec4 v000001d7a5d5e130_0;
    %assign/vec4 v000001d7a5d5fdf0_0, 0;
    %load/vec4 v000001d7a5d5b290_0;
    %assign/vec4 v000001d7a5d5a250_0, 0;
    %load/vec4 v000001d7a5d5a750_0;
    %assign/vec4 v000001d7a5d5be70_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001d7a5cfd5e0;
T_25 ;
    %vpi_call 2 8 "$dumpfile", "MIPS_test.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d7a5cfd5e0 {0 0 0};
    %end;
    .thread T_25;
    .scope S_000001d7a5cfd5e0;
T_26 ;
    %delay 50000, 0;
    %load/vec4 v000001d7a5d69540_0;
    %inv;
    %store/vec4 v000001d7a5d69540_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_000001d7a5cfd5e0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7a5d69540_0, 0, 1;
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "MIPS_test.v";
    "./MIPS.v";
    "./Data_Memory.v";
    "./EX_MEM_Register.v";
    "./Execute.v";
    "./ALU_Control.v";
    "./ALU.v";
    "./mux64_32.v";
    "./ID_EX.v";
    "./MEM_WB_Register.v";
    "./Write_Back.v";
    "./ControlUnit.v";
    "./Decode.v";
    "./RegisterFile.v";
    "./SignExtend.v";
    "./Fetch.v";
    "./Cache.v";
    "./InstructionMemory.v";
    "./pc.v";
    "./IF_ID.v";
