

================================================================
== Vitis HLS Report for 'order_book_Pipeline_ASK_PUSH_LOOP2'
================================================================
* Date:           Thu May 29 08:31:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        order_book_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.784 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        6|       18|  60.000 ns|  0.180 us|    1|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ASK_PUSH_LOOP  |        4|       16|         7|          1|          1|  0 ~ 11|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.54>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_idx_8 = alloca i32 1" [order_book_src/priority_queue.cpp:27->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 10 'alloca' 'new_idx_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%level = alloca i32 1" [order_book_src/priority_queue.cpp:188->order_book_src/priority_queue.cpp:466]   --->   Operation 12 'alloca' 'level' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_price = alloca i32 1" [order_book_src/priority_queue.cpp:366]   --->   Operation 13 'alloca' 'input_price' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_direction = alloca i32 1" [order_book_src/priority_queue.cpp:366]   --->   Operation 14 'alloca' 'input_direction' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_orderID_6 = alloca i32 1" [order_book_src/priority_queue.cpp:366]   --->   Operation 15 'alloca' 'input_orderID_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_size_6 = alloca i32 1" [order_book_src/priority_queue.cpp:366]   --->   Operation 16 'alloca' 'input_size_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%insert_path_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %insert_path_3"   --->   Operation 17 'read' 'insert_path_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%insert_level_0_i681_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %insert_level_0_i681"   --->   Operation 18 'read' 'insert_level_0_i681_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_orderID_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_orderID"   --->   Operation 19 'read' 'input_orderID_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_size_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_size"   --->   Operation 20 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 21 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln186_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln186"   --->   Operation 22 'read' 'zext_ln186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln186_cast = zext i4 %zext_ln186_read"   --->   Operation 23 'zext' 'zext_ln186_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.70ns)   --->   "%store_ln366 = store i8 %input_size_read, i8 %input_size_6" [order_book_src/priority_queue.cpp:366]   --->   Operation 24 'store' 'store_ln366' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln366 = store i32 %input_orderID_read, i32 %input_orderID_6" [order_book_src/priority_queue.cpp:366]   --->   Operation 25 'store' 'store_ln366' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.70ns)   --->   "%store_ln366 = store i3 4, i3 %input_direction" [order_book_src/priority_queue.cpp:366]   --->   Operation 26 'store' 'store_ln366' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln366 = store i16 %tmp, i16 %input_price" [order_book_src/priority_queue.cpp:366]   --->   Operation 27 'store' 'store_ln366' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln188 = store i4 0, i4 %level" [order_book_src/priority_queue.cpp:188->order_book_src/priority_queue.cpp:466]   --->   Operation 28 'store' 'store_ln188' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln206 = store i5 %zext_ln186_cast, i5 %i" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466]   --->   Operation 29 'store' 'store_ln206' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln27 = store i11 0, i11 %new_idx_8" [order_book_src/priority_queue.cpp:27->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 30 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_4 = load i5 %i" [order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 32 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%level_3 = load i4 %level" [order_book_src/priority_queue.cpp:221->order_book_src/priority_queue.cpp:466]   --->   Operation 33 'load' 'level_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%icmp_ln206 = icmp_eq  i4 %level_3, i4 %insert_level_0_i681_read" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466]   --->   Operation 34 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln221 = add i4 %level_3, i4 1" [order_book_src/priority_queue.cpp:221->order_book_src/priority_queue.cpp:466]   --->   Operation 35 'add' 'add_ln221' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.body.i.split, void %_Z7add_askPA2048_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi64EELi0EEERNS7_I8metadataLi0EEERSA_ILi32EESI_SB_SE_S_b.exit.loopexit.exitStub" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466]   --->   Operation 36 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.78ns)   --->   "%i_5 = add i5 %i_4, i5 31" [order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 37 'add' 'i_5' <Predicate = (!icmp_ln206)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i5 %i_5" [order_book_src/priority_queue.cpp:27->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 38 'sext' 'sext_ln27' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.18ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insert_path_3_read, i32 %sext_ln27" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 39 'bitselect' 'bit' <Predicate = (!icmp_ln206)> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln188 = store i4 %add_ln221, i4 %level" [order_book_src/priority_queue.cpp:188->order_book_src/priority_queue.cpp:466]   --->   Operation 40 'store' 'store_ln188' <Predicate = (!icmp_ln206)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln206 = store i5 %i_5, i5 %i" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466]   --->   Operation 41 'store' 'store_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%new_idx = load i11 %new_idx_8" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466]   --->   Operation 42 'load' 'new_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln366_3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %new_idx, i32 2, i32 10" [order_book_src/priority_queue.cpp:366]   --->   Operation 43 'partselect' 'lshr_ln366_3' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln366 = zext i9 %lshr_ln366_3" [order_book_src/priority_queue.cpp:366]   --->   Operation 44 'zext' 'zext_ln366' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2843 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1055, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 45 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2843' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2844 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1056, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 46 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2844' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2845 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1057, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 47 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2845' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2846 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1058, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 48 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2846' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2847 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1067, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 49 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2847' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2848 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1068, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 50 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2848' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2849 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1069, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 51 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2849' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2850 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1070, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 52 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2850' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2851 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1071, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 53 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2851' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2852 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1072, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 54 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2852' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2853 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1073, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 55 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2853' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2854 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1074, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 56 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2854' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2855 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1075, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 57 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2855' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2856 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1076, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 58 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2856' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2857 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1077, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 59 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2857' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2858 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1078, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 60 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2858' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2859 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1079, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 61 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2859' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2860 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1080, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 62 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2860' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2861 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1081, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 63 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2861' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2862 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1082, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 64 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2862' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2863 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1083, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 65 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2863' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2864 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1084, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 66 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2864' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2865 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1085, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 67 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2865' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2866 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1086, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 68 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2866' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2867 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1087, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 69 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2867' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2868 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1088, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 70 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2868' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2869 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1089, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 71 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2869' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2870 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1090, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 72 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2870' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2871 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1091, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 73 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2871' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2872 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1092, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 74 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2872' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2873 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1093, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 75 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2873' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2874 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1094, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 76 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2874' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2875 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1095, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 77 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2875' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2876 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1096, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 78 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2876' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2877 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1097, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 79 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2877' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2878 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1098, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 80 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2878' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2879 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1099, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 81 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2879' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2880 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1100, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 82 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2880' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2881 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1101, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 83 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2881' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2882 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1102, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 84 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2882' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2883 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1059, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 85 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2883' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2884 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1060, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 86 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2884' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2885 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1061, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 87 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2885' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2886 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1062, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 88 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2886' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2887 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2843" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 89 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2887' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2888 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2844" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 90 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2888' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2889 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2845" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 91 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2889' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2890 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2846" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 92 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2890' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2891 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2847" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 93 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2891' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2892 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2848" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 94 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2892' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2893 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2849" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 95 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2893' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2894 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2850" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 96 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2894' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2895 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2851" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 97 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2895' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2896 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2852" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 98 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2896' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 99 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2897 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2853" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 99 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2897' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2898 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2854" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 100 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2898' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 101 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2899 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2855" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 101 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2899' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2900 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2856" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 102 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2900' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 103 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2901 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2857" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 103 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2901' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2902 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2858" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 104 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2902' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2903 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2859" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 105 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2903' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2904 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2860" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 106 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2904' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2905 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2861" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 107 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2905' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2906 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2862" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 108 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2906' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 109 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2907 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2863" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 109 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2907' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2908 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2864" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 110 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2908' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 111 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2909 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2865" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 111 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2909' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2910 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2866" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 112 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2910' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 113 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2911 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2867" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 113 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2911' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2912 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2868" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 114 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2912' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 115 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2913 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2869" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 115 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2913' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2914 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2870" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 116 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2914' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 117 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2915 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2871" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 117 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2915' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 118 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2916 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2872" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 118 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2916' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 119 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2917 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2873" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 119 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2917' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2918 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2874" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 120 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2918' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 121 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2919 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2875" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 121 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2919' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2920 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2876" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 122 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2920' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 123 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2921 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2877" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 123 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2921' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2922 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2878" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 124 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2922' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 125 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2923 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2879" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 125 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2923' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2924 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2880" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 126 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2924' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 127 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2925 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2881" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 127 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2925' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2926 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2882" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 128 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2926' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 129 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2927 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2883" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 129 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2927' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2928 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2884" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 130 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2928' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 131 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2929 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2885" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 131 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2929' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 132 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2930 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2886" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 132 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2930' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2931 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 133 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2931' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2932 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 134 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2932' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2933 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 135 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2933' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2934 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 136 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2934' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2935 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 137 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2935' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2936 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 138 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2936' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2937 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 139 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2937' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2938 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 140 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2938' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2939 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 141 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2939' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2940 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 142 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2940' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2941 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 143 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2941' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2942 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 144 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2942' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2943 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 145 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2943' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2944 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 146 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2944' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2945 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 147 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2945' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2946 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 148 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2946' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2947 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 149 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2947' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2948 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 150 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2948' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2949 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 151 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2949' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2950 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 152 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2950' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2951 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1035, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 153 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2951' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2952 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1036, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 154 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2952' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2953 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1037, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 155 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2953' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2954 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1038, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 156 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2954' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2955 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1039, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 157 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2955' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2956 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1040, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 158 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2956' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2957 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1041, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 159 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2957' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2958 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1042, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 160 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2958' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2959 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1043, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 161 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2959' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2960 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1044, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 162 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2960' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2961 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1045, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 163 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2961' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2962 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1046, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 164 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2962' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2963 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1047, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 165 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2963' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2964 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1048, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 166 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2964' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2965 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1049, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 167 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2965' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2966 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1050, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 168 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2966' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2967 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1051, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 169 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2967' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2968 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1052, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 170 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2968' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2969 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1053, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 171 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2969' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2970 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1054, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 172 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2970' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2971 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 173 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2971' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2972 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 174 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2972' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2973 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 175 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2973' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2974 = getelementptr i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 176 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2974' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2975 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2931" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 177 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2975' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 178 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2976 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2932" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 178 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2976' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 179 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2977 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2933" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 179 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2977' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 180 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2978 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2934" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 180 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2978' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 181 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2979 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2935" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 181 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2979' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 182 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2980 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2936" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 182 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2980' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 183 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2981 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2937" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 183 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2981' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 184 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2982 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2938" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 184 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2982' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 185 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2983 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2939" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 185 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2983' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 186 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2984 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2940" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 186 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2984' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 187 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2985 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2941" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 187 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2985' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 188 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2986 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2942" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 188 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2986' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 189 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2987 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2943" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 189 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2987' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 190 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2988 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2944" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 190 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2988' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 191 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2989 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2945" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 191 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2989' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 192 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2990 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2946" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 192 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2990' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 193 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2991 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2947" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 193 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2991' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 194 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2992 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2948" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 194 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2992' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 195 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2993 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2949" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 195 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2993' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 196 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2994 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2950" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 196 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2994' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 197 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2995 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2951" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 197 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2995' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 198 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2996 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2952" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 198 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2996' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 199 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2997 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2953" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 199 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2997' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 200 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2998 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2954" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 200 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2998' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 201 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2999 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2955" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 201 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2999' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 202 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3000 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2956" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 202 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3000' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 203 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3001 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2957" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 203 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3001' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 204 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3002 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2958" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 204 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3002' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 205 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3003 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2959" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 205 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3003' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 206 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3004 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2960" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 206 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3004' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 207 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3005 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2961" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 207 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3005' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 208 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3006 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2962" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 208 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3006' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 209 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3007 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2963" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 209 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3007' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 210 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3008 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2964" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 210 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3008' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 211 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3009 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2965" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 211 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3009' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 212 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3010 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2966" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 212 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3010' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 213 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3011 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2967" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 213 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3011' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 214 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3012 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2968" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 214 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3012' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 215 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3013 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2969" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 215 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3013' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 216 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3014 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2970" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 216 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3014' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 217 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3015 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2971" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 217 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3015' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 218 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3016 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2972" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 218 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3016' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 219 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3017 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2973" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 219 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3017' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 220 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3018 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2974" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 220 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3018' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node new_idx_3)   --->   "%trunc_ln30 = trunc i11 %new_idx" [order_book_src/priority_queue.cpp:30->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 221 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln206 & bit)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node new_idx_3)   --->   "%shl_ln30 = shl i11 %new_idx, i11 1" [order_book_src/priority_queue.cpp:30->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 222 'shl' 'shl_ln30' <Predicate = (!icmp_ln206 & !bit)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node new_idx_3)   --->   "%or_ln30_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln30, i1 1" [order_book_src/priority_queue.cpp:30->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 223 'bitconcatenate' 'or_ln30_1' <Predicate = (!icmp_ln206 & bit)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.69ns) (out node of the LUT)   --->   "%new_idx_3 = select i1 %bit, i11 %or_ln30_1, i11 %shl_ln30" [order_book_src/priority_queue.cpp:30->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 224 'select' 'new_idx_3' <Predicate = (!icmp_ln206)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (1.58ns)   --->   "%store_ln27 = store i11 %new_idx_3, i11 %new_idx_8" [order_book_src/priority_queue.cpp:27->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466]   --->   Operation 225 'store' 'store_ln27' <Predicate = (!icmp_ln206)> <Delay = 1.58>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.body.i" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466]   --->   Operation 226 'br' 'br_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i11 %new_idx" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466]   --->   Operation 227 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_3 : Operation 228 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2887 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2843" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 228 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2887' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 229 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2888 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2844" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 229 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2888' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 230 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2889 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2845" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 230 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2889' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 231 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2890 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2846" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 231 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2890' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 232 [1/1] (1.82ns)   --->   "%tmp_56 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2887, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2888, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2889, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2890, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 232 'sparsemux' 'tmp_56' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2891 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2847" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 233 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2891' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 234 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2892 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2848" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 234 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2892' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 235 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2893 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2849" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 235 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2893' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 236 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2894 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2850" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 236 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2894' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 237 [1/1] (1.82ns)   --->   "%tmp_57 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2891, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2892, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2893, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2894, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 237 'sparsemux' 'tmp_57' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2895 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2851" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 238 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2895' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 239 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2896 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2852" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 239 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2896' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 240 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2897 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2853" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 240 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2897' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 241 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2898 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2854" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 241 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2898' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 242 [1/1] (1.82ns)   --->   "%tmp_58 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2895, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2896, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2897, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2898, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 242 'sparsemux' 'tmp_58' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2899 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2855" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 243 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2899' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 244 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2900 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2856" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 244 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2900' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 245 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2901 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2857" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 245 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2901' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 246 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2902 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2858" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 246 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2902' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 247 [1/1] (1.82ns)   --->   "%tmp_59 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2899, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2900, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2901, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2902, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 247 'sparsemux' 'tmp_59' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2903 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2859" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 248 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2903' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 249 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2904 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2860" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 249 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2904' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 250 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2905 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2861" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 250 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2905' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 251 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2906 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2862" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 251 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2906' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 252 [1/1] (1.82ns)   --->   "%tmp_60 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2903, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2904, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2905, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2906, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 252 'sparsemux' 'tmp_60' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2907 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2863" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 253 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2907' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 254 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2908 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2864" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 254 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2908' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 255 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2909 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2865" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 255 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2909' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 256 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2910 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2866" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 256 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2910' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 257 [1/1] (1.82ns)   --->   "%tmp_61 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2907, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2908, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2909, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2910, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 257 'sparsemux' 'tmp_61' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2911 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2867" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 258 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2911' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 259 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2912 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2868" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 259 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2912' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 260 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2913 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2869" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 260 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2913' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 261 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2914 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2870" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 261 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2914' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 262 [1/1] (1.82ns)   --->   "%tmp_62 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2911, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2912, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2913, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2914, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 262 'sparsemux' 'tmp_62' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2915 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2871" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 263 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2915' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 264 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2916 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2872" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 264 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2916' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 265 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2917 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2873" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 265 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2917' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 266 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2918 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2874" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 266 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2918' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 267 [1/1] (1.82ns)   --->   "%tmp_63 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2915, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2916, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2917, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2918, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 267 'sparsemux' 'tmp_63' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2919 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2875" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 268 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2919' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 269 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2920 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2876" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 269 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2920' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 270 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2921 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2877" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 270 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2921' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 271 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2922 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2878" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 271 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2922' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 272 [1/1] (1.82ns)   --->   "%tmp_64 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2919, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2920, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2921, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2922, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 272 'sparsemux' 'tmp_64' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2923 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2879" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 273 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2923' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 274 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2924 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2880" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 274 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2924' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 275 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2925 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2881" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 275 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2925' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 276 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2926 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2882" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 276 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2926' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 277 [1/1] (1.82ns)   --->   "%tmp_65 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2923, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2924, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2925, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2926, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 277 'sparsemux' 'tmp_65' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2927 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2883" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 278 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2927' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 279 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2928 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2884" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 279 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2928' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 280 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2929 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2885" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 280 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2929' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 281 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2930 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2886" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 281 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2930' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 282 [1/1] (1.82ns)   --->   "%tmp_66 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2927, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2928, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2929, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2930, i16 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 282 'sparsemux' 'tmp_66' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2975 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2931" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 283 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2975' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 284 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2976 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2932" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 284 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2976' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 285 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2977 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2933" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 285 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2977' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 286 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2978 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2934" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 286 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2978' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 287 [1/1] (1.82ns)   --->   "%tmp_68 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2975, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2976, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2977, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2978, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 287 'sparsemux' 'tmp_68' <Predicate = (!icmp_ln206 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2979 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2935" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 288 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2979' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 289 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2980 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2936" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 289 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2980' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 290 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2981 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2937" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 290 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2981' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 291 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2982 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2938" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 291 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2982' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 292 [1/1] (1.82ns)   --->   "%tmp_69 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2979, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2980, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2981, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2982, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 292 'sparsemux' 'tmp_69' <Predicate = (!icmp_ln206 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2983 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2939" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 293 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2983' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 294 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2984 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2940" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 294 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2984' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 295 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2985 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2941" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 295 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2985' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 296 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2986 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2942" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 296 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2986' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 297 [1/1] (1.82ns)   --->   "%tmp_70 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2983, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2984, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2985, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2986, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 297 'sparsemux' 'tmp_70' <Predicate = (!icmp_ln206 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2987 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2943" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 298 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2987' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 299 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2988 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2944" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 299 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2988' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 300 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2989 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2945" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 300 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2989' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 301 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2990 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2946" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 301 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2990' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 302 [1/1] (1.82ns)   --->   "%tmp_71 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2987, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2988, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2989, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2990, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 302 'sparsemux' 'tmp_71' <Predicate = (!icmp_ln206 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2991 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2947" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 303 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2991' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 304 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2992 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2948" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 304 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2992' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 305 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2993 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2949" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 305 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2993' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 306 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2994 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2950" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 306 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2994' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 307 [1/1] (1.82ns)   --->   "%tmp_72 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2991, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2992, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2993, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2994, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 307 'sparsemux' 'tmp_72' <Predicate = (!icmp_ln206 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2995 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2951" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 308 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2995' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 309 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2996 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2952" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 309 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2996' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 310 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2997 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2953" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 310 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2997' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 311 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2998 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2954" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 311 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2998' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 312 [1/1] (1.82ns)   --->   "%tmp_73 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2995, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2996, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2997, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2998, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 312 'sparsemux' 'tmp_73' <Predicate = (!icmp_ln206 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2999 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2955" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 313 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2999' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 314 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3000 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2956" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 314 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3000' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 315 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3001 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2957" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 315 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3001' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 316 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3002 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2958" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 316 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3002' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 317 [1/1] (1.82ns)   --->   "%tmp_74 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2999, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3000, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3001, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3002, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 317 'sparsemux' 'tmp_74' <Predicate = (!icmp_ln206 & level_3 == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3003 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2959" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 318 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3003' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 319 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3004 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2960" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 319 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3004' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 320 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3005 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2961" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 320 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3005' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 321 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3006 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2962" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 321 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3006' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 322 [1/1] (1.82ns)   --->   "%tmp_75 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3003, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3004, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3005, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3006, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 322 'sparsemux' 'tmp_75' <Predicate = (!icmp_ln206 & level_3 == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3007 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2963" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 323 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3007' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 324 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3008 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2964" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 324 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3008' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 325 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3009 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2965" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 325 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3009' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 326 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3010 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2966" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 326 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3010' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 327 [1/1] (1.82ns)   --->   "%tmp_76 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3007, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3008, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3009, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3010, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 327 'sparsemux' 'tmp_76' <Predicate = (!icmp_ln206 & level_3 == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3011 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2967" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 328 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3011' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 329 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3012 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2968" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 329 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3012' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 330 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3013 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2969" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 330 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3013' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 331 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3014 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2970" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 331 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3014' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 332 [1/1] (1.82ns)   --->   "%tmp_77 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3011, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3012, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3013, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3014, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 332 'sparsemux' 'tmp_77' <Predicate = (!icmp_ln206 & level_3 == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3015 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2971" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 333 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3015' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 334 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3016 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2972" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 334 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3016' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 335 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3017 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2973" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 335 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3017' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 336 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3018 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2974" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 336 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3018' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 337 [1/1] (1.82ns)   --->   "%tmp_78 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3015, i2 1, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3016, i2 2, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3017, i2 3, i32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3018, i32 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 337 'sparsemux' 'tmp_78' <Predicate = (!icmp_ln206 & level_3 == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 338 [1/1] (2.66ns)   --->   "%input_price_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.11i16.i16.i4, i4 0, i16 %tmp_56, i4 1, i16 %tmp_57, i4 2, i16 %tmp_58, i4 3, i16 %tmp_59, i4 4, i16 %tmp_60, i4 5, i16 %tmp_61, i4 6, i16 %tmp_62, i4 7, i16 %tmp_63, i4 8, i16 %tmp_64, i4 9, i16 %tmp_65, i4 10, i16 %tmp_66, i16 0, i4 %level_3" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 338 'sparsemux' 'input_price_5' <Predicate = (!icmp_ln206)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (2.66ns)   --->   "%input_orderID_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.11i32.i32.i4, i4 0, i32 %tmp_68, i4 1, i32 %tmp_69, i4 2, i32 %tmp_70, i4 3, i32 %tmp_71, i4 4, i32 %tmp_72, i4 5, i32 %tmp_73, i4 6, i32 %tmp_74, i4 7, i32 %tmp_75, i4 8, i32 %tmp_76, i4 9, i32 %tmp_77, i4 10, i32 %tmp_78, i32 0, i4 %level_3" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 339 'sparsemux' 'input_orderID_9' <Predicate = (!icmp_ln206)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.78>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%input_price_4 = load i16 %input_price"   --->   Operation 340 'load' 'input_price_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%input_orderID_8 = load i32 %input_orderID_6"   --->   Operation 341 'load' 'input_orderID_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%specpipeline_ln209 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:466]   --->   Operation 342 'specpipeline' 'specpipeline_ln209' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%speclooptripcount_ln208 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 11, i64 5" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:466]   --->   Operation 343 'speclooptripcount' 'speclooptripcount_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466]   --->   Operation 344 'specloopname' 'specloopname_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (2.07ns)   --->   "%icmp_ln210 = icmp_slt  i16 %input_price_4, i16 %input_price_5" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 345 'icmp' 'icmp_ln210' <Predicate = (!icmp_ln206)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (2.55ns)   --->   "%icmp_ln210_1 = icmp_eq  i32 %input_orderID_9, i32 0" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 346 'icmp' 'icmp_ln210_1' <Predicate = (!icmp_ln206)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.97ns)   --->   "%or_ln210 = or i1 %icmp_ln210, i1 %icmp_ln210_1" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 347 'or' 'or_ln210' <Predicate = (!icmp_ln206)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %or_ln210, void %if.else46.i, void %if.then37.i" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466]   --->   Operation 348 'br' 'br_ln210' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (2.07ns)   --->   "%icmp_ln215 = icmp_eq  i16 %input_price_4, i16 %input_price_5" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:466]   --->   Operation 349 'icmp' 'icmp_ln215' <Predicate = (!icmp_ln206 & !or_ln210)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (2.55ns)   --->   "%icmp_ln215_1 = icmp_ult  i32 %input_orderID_8, i32 %input_orderID_9" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:466]   --->   Operation 350 'icmp' 'icmp_ln215_1' <Predicate = (!icmp_ln206 & !or_ln210)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.97ns)   --->   "%and_ln215 = and i1 %icmp_ln215, i1 %icmp_ln215_1" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:466]   --->   Operation 351 'and' 'and_ln215' <Predicate = (!icmp_ln206 & !or_ln210)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %and_ln215, void %if.end72.i, void %if.then61.i" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:466]   --->   Operation 352 'br' 'br_ln215' <Predicate = (!icmp_ln206 & !or_ln210)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3019 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1103, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 353 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3019' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3020 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1104, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 354 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3020' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3021 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1105, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 355 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3021' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3022 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1106, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 356 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3022' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3023 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1115, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 357 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3023' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3024 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1116, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 358 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3024' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3025 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1117, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 359 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3025' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3026 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1118, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 360 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3026' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3027 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1119, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 361 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3027' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3028 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1120, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 362 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3028' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3029 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1121, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 363 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3029' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3030 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1122, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 364 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3030' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3031 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1123, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 365 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3031' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3032 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1124, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 366 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3032' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3033 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1125, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 367 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3033' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3034 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1126, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 368 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3034' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3035 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1127, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 369 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3035' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3036 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1128, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 370 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3036' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3037 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1129, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 371 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3037' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3038 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1130, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 372 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3038' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3039 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1131, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 373 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3039' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3040 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1132, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 374 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3040' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3041 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1133, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 375 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3041' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3042 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1134, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 376 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3042' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3043 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1135, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 377 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3043' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3044 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1136, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 378 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3044' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3045 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1137, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 379 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3045' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3046 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1138, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 380 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3046' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3047 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1139, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 381 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3047' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3048 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1140, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 382 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3048' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3049 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1141, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 383 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3049' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3050 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1142, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 384 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3050' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3051 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1143, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 385 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3051' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3052 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1144, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 386 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3052' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3053 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1145, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 387 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3053' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3054 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1146, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 388 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3054' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3055 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1147, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 389 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3055' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3056 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1148, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 390 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3056' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3057 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1149, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 391 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3057' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3058 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1150, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 392 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3058' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3059 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1107, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 393 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3059' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3060 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1108, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 394 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3060' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3061 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1109, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 395 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3061' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3062 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1110, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 396 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3062' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3063 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 397 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3063' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3064 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 398 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3064' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3065 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 399 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3065' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3066 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 400 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3066' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3067 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 401 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3067' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3068 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 402 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3068' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3069 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 403 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3069' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3070 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 404 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3070' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3071 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 405 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3071' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3072 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 406 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3072' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3073 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 407 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3073' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3074 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 408 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3074' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3075 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 409 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3075' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3076 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 410 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3076' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3077 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 411 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3077' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3078 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 412 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3078' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3079 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 413 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3079' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3080 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 414 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3080' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3081 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 415 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3081' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3082 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 416 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3082' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3083 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 417 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3083' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3084 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 418 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3084' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3085 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 419 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3085' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3086 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 420 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3086' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3087 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 421 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3087' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3088 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 422 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3088' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3089 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 423 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3089' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3090 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 424 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3090' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3091 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 425 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3091' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3092 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 426 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3092' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3093 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 427 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3093' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3094 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 428 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3094' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3095 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 429 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3095' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3096 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 430 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3096' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3097 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 431 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3097' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3098 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 432 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3098' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3099 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 433 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3099' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3100 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 434 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3100' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3101 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 435 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3101' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3102 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 436 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3102' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3103 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 437 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3103' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3104 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 438 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3104' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3105 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 439 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3105' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3106 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:466]   --->   Operation 440 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3106' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 0.00>
ST_5 : Operation 441 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3107 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3019" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 441 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3107' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 442 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3108 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3020" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 442 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3108' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 443 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3109 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3021" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 443 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3109' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 444 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3110 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3022" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 444 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3110' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 445 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3111 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3023" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 445 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3111' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 446 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3112 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3024" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 446 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3112' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 447 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3113 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3025" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 447 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3113' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 448 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3114 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3026" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 448 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3114' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 449 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3115 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3027" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 449 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3115' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 450 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3116 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3028" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 450 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3116' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 451 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3117 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3029" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 451 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3117' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 452 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3118 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3030" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 452 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3118' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 453 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3119 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3031" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 453 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3119' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 454 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3120 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3032" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 454 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3120' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 455 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3121 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3033" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 455 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3121' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 456 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3122 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3034" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 456 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3122' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 457 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3123 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3035" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 457 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3123' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 458 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3124 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3036" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 458 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3124' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 459 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3125 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3037" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 459 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3125' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 460 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3126 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3038" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 460 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3126' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 461 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3127 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3039" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 461 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3127' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 462 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3128 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3040" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 462 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3128' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 463 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3129 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3041" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 463 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3129' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 464 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3130 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3042" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 464 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3130' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 465 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3131 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3043" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 465 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3131' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 466 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3132 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3044" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 466 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3132' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 467 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3133 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3045" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 467 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3133' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 468 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3134 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3046" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 468 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3134' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 469 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3135 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3047" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 469 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3135' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 470 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3136 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3048" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 470 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3136' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 471 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3137 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3049" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 471 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3137' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 472 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3138 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3050" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 472 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3138' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 473 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3139 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3051" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 473 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3139' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 474 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3140 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3052" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 474 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3140' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 475 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3141 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3053" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 475 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3141' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 476 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3142 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3054" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 476 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3142' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 477 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3143 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3055" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 477 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3143' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 478 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3144 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3056" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 478 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3144' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 479 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3145 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3057" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 479 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3145' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 480 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3146 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3058" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 480 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3146' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 481 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3147 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3059" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 481 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3147' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 482 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3148 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3060" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 482 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3148' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 483 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3149 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3061" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 483 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3149' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 484 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3150 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3062" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 484 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3150' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 485 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3151 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3063" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 485 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3151' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 486 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3152 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3064" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 486 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3152' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 487 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3153 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3065" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 487 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3153' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 488 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3154 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3066" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 488 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3154' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & trunc_ln206 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 489 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3155 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3067" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 489 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3155' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 490 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3156 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3068" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 490 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3156' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 491 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3157 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3069" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 491 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3157' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 492 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3158 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3070" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 492 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3158' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 493 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3159 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3071" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 493 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3159' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 494 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3160 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3072" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 494 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3160' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 495 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3161 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3073" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 495 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3161' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 496 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3162 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3074" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 496 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3162' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 497 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3163 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3075" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 497 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3163' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 498 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3164 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3076" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 498 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3164' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 499 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3165 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3077" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 499 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3165' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 500 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3166 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3078" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 500 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3166' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 501 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3167 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3079" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 501 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3167' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 502 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3168 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3080" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 502 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3168' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 503 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3169 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3081" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 503 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3169' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 504 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3170 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3082" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 504 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3170' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 505 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3171 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3083" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 505 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3171' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 506 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3172 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3084" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 506 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3172' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 507 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3173 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3085" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 507 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3173' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 508 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3174 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3086" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 508 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3174' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 509 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3175 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3087" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 509 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3175' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 510 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3176 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3088" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 510 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3176' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 511 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3177 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3089" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 511 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3177' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 512 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3178 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3090" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 512 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3178' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 513 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3179 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3091" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 513 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3179' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 514 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3180 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3092" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 514 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3180' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 515 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3181 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3093" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 515 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3181' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 516 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3182 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3094" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 516 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3182' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 517 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3183 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3095" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 517 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3183' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 518 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3184 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3096" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 518 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3184' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 519 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3185 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3097" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 519 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3185' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 520 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3186 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3098" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 520 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3186' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 521 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3187 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3099" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 521 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3187' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 522 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3188 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3100" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 522 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3188' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 523 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3189 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3101" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 523 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3189' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 524 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3190 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3102" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 524 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3190' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 525 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3191 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3103" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 525 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3191' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 526 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3192 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3104" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 526 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3192' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 527 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3193 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3105" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 527 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3193' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 528 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3194 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3106" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 528 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3194' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 529 [1/1] (1.73ns)   --->   "%switch_ln217 = switch i4 %level_3, void %V22.i26.i1276.case.06868, i4 10, void %V22.i26.i1276.case.106878, i4 1, void %V22.i26.i1276.case.16869, i4 2, void %V22.i26.i1276.case.26870, i4 3, void %V22.i26.i1276.case.36871, i4 4, void %V22.i26.i1276.case.46872, i4 5, void %V22.i26.i1276.case.56873, i4 6, void %V22.i26.i1276.case.66874, i4 7, void %V22.i26.i1276.case.76875, i4 8, void %V22.i26.i1276.case.86876, i4 9, void %V22.i26.i1276.case.96877" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 529 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 1.73>
ST_5 : Operation 530 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37600, i2 0, void %arrayidx6610.i1282.3.case.07597, i2 1, void %arrayidx6610.i1282.3.case.17598, i2 2, void %arrayidx6610.i1282.3.case.27599" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 530 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9)> <Delay = 1.56>
ST_5 : Operation 531 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2881" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 531 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 532 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2969" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 532 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 533 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2880" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 533 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 534 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2968" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 534 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 535 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2879" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 535 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 536 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2967" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 536 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 537 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2882" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 537 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 538 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2970" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 538 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 539 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 9)> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37594, i2 0, void %arrayidx6610.i1282.3.case.07591, i2 1, void %arrayidx6610.i1282.3.case.17592, i2 2, void %arrayidx6610.i1282.3.case.27593" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 540 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8)> <Delay = 1.56>
ST_5 : Operation 541 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2877" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 541 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 542 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2965" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 542 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 543 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2876" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 543 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 544 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2964" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 544 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 545 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2875" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 545 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 546 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2963" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 546 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 547 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2878" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 547 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 548 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2966" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 548 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 549 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 8)> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37588, i2 0, void %arrayidx6610.i1282.3.case.07585, i2 1, void %arrayidx6610.i1282.3.case.17586, i2 2, void %arrayidx6610.i1282.3.case.27587" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 550 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7)> <Delay = 1.56>
ST_5 : Operation 551 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2873" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 551 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 552 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2961" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 552 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 553 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2872" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 553 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 554 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2960" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 554 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 555 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2871" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 555 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 556 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2959" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 556 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 557 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2874" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 557 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 558 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2962" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 558 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 559 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 7)> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37582, i2 0, void %arrayidx6610.i1282.3.case.07579, i2 1, void %arrayidx6610.i1282.3.case.17580, i2 2, void %arrayidx6610.i1282.3.case.27581" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 560 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6)> <Delay = 1.56>
ST_5 : Operation 561 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2869" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 561 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 562 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2957" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 562 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 563 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2868" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 563 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 564 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2956" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 564 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 565 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2867" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 565 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 566 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2955" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 566 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 567 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2870" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 567 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 568 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2958" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 568 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 569 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 6)> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37576, i2 0, void %arrayidx6610.i1282.3.case.07573, i2 1, void %arrayidx6610.i1282.3.case.17574, i2 2, void %arrayidx6610.i1282.3.case.27575" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 570 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5)> <Delay = 1.56>
ST_5 : Operation 571 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2865" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 571 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 572 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2953" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 572 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 573 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2864" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 573 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 574 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2952" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 574 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 575 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2863" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 575 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 576 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2951" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 576 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 577 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2866" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 577 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 578 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2954" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 578 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 579 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 5)> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37570, i2 0, void %arrayidx6610.i1282.3.case.07567, i2 1, void %arrayidx6610.i1282.3.case.17568, i2 2, void %arrayidx6610.i1282.3.case.27569" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 580 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4)> <Delay = 1.56>
ST_5 : Operation 581 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2861" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 581 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 582 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2949" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 582 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 583 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2860" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 583 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 584 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2948" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 584 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 585 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2859" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 585 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 586 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2947" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 586 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 587 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2862" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 587 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 588 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2950" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 588 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 589 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 4)> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37564, i2 0, void %arrayidx6610.i1282.3.case.07561, i2 1, void %arrayidx6610.i1282.3.case.17562, i2 2, void %arrayidx6610.i1282.3.case.27563" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 590 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3)> <Delay = 1.56>
ST_5 : Operation 591 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2857" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 591 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 592 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2945" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 592 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 593 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2856" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 593 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 594 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2944" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 594 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 595 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2855" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 595 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 596 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2943" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 596 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 597 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2858" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 597 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 598 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2946" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 598 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 599 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 3)> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37558, i2 0, void %arrayidx6610.i1282.3.case.07555, i2 1, void %arrayidx6610.i1282.3.case.17556, i2 2, void %arrayidx6610.i1282.3.case.27557" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 600 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2)> <Delay = 1.56>
ST_5 : Operation 601 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2853" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 601 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 602 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2941" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 602 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 603 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2852" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 603 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 604 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2940" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 604 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 605 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2851" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 605 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 606 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2939" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 606 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 607 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2854" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 607 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 608 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2942" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 608 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 609 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 2)> <Delay = 0.00>
ST_5 : Operation 610 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37552, i2 0, void %arrayidx6610.i1282.3.case.07549, i2 1, void %arrayidx6610.i1282.3.case.17550, i2 2, void %arrayidx6610.i1282.3.case.27551" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 610 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1)> <Delay = 1.56>
ST_5 : Operation 611 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2849" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 611 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 612 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2937" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 612 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 613 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2848" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 613 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 614 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2936" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 614 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 615 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2847" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 615 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 616 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2935" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 616 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 617 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2850" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 617 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 618 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2938" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 618 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 619 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 1)> <Delay = 0.00>
ST_5 : Operation 620 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37606, i2 0, void %arrayidx6610.i1282.3.case.07603, i2 1, void %arrayidx6610.i1282.3.case.17604, i2 2, void %arrayidx6610.i1282.3.case.27605" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 620 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10)> <Delay = 1.56>
ST_5 : Operation 621 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2885" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 621 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 622 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2973" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 622 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 623 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2884" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 623 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 624 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2972" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 624 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 625 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2883" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 625 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 626 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2971" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 626 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 627 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2886" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 627 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 628 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2974" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 628 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 629 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 == 10)> <Delay = 0.00>
ST_5 : Operation 630 [1/1] (1.56ns)   --->   "%switch_ln217 = switch i2 %trunc_ln206, void %arrayidx6610.i1282.3.case.37546, i2 0, void %arrayidx6610.i1282.3.case.07543, i2 1, void %arrayidx6610.i1282.3.case.17544, i2 2, void %arrayidx6610.i1282.3.case.27545" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 630 'switch' 'switch_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9)> <Delay = 1.56>
ST_5 : Operation 631 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2845" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 631 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 632 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2933" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 632 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 633 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2844" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 633 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 634 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2932" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 634 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 635 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2843" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 635 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 636 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2931" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 636 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 637 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2846" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 637 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 638 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2934" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 638 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 639 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9)> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (1.58ns)   --->   "%store_ln366 = store i32 %input_orderID_9, i32 %input_orderID_6" [order_book_src/priority_queue.cpp:366]   --->   Operation 640 'store' 'store_ln366' <Predicate = (!icmp_ln206 & !or_ln210 & and_ln215)> <Delay = 1.58>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2667 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1103, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 641 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2667' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2668 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1104, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 642 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2668' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 643 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2669 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1105, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 643 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2669' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2670 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1106, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 644 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2670' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2671 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1115, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 645 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2671' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2672 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1116, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 646 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2672' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2673 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1117, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 647 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2673' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2674 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1118, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 648 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2674' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2675 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1119, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 649 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2675' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2676 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1120, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 650 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2676' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2677 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1121, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 651 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2677' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2678 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1122, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 652 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2678' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2679 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1123, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 653 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2679' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2680 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1124, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 654 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2680' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2681 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1125, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 655 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2681' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2682 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1126, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 656 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2682' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2683 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1127, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 657 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2683' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2684 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1128, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 658 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2684' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2685 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1129, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 659 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2685' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2686 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1130, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 660 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2686' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2687 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1131, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 661 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2687' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2688 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1132, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 662 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2688' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2689 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1133, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 663 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2689' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2690 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1134, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 664 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2690' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2691 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1135, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 665 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2691' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2692 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1136, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 666 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2692' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 667 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2693 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1137, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 667 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2693' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 668 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2694 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1138, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 668 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2694' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2695 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1139, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 669 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2695' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 670 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2696 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1140, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 670 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2696' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2697 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1141, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 671 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2697' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2698 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1142, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 672 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2698' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2699 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1143, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 673 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2699' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2700 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1144, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 674 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2700' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2701 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1145, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 675 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2701' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 676 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2702 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1146, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 676 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2702' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2703 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1147, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 677 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2703' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2704 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1148, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 678 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2704' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2705 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1149, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 679 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2705' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 680 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2706 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1150, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 680 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2706' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 681 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2707 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1107, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 681 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2707' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2708 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1108, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 682 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2708' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2709 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1109, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 683 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2709' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2710 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1110, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 684 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2710' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2711 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 685 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2711' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2712 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 686 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2712' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2713 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 687 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2713' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2714 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 688 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2714' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2715 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 689 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2715' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2716 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 690 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2716' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2717 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 691 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2717' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2718 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 692 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2718' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2719 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 693 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2719' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2720 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 694 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2720' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2721 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 695 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2721' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2722 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 696 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2722' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2723 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 697 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2723' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2724 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 698 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2724' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2725 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 699 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2725' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2726 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 700 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2726' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2727 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 701 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2727' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2728 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 702 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2728' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2729 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 703 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2729' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2730 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 704 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2730' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2731 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 705 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2731' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 706 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2732 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 706 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2732' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2733 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 707 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2733' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2734 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 708 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2734' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2735 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 709 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2735' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 710 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2736 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 710 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2736' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2737 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 711 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2737' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 712 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2738 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 712 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2738' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2739 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 713 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2739' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2740 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 714 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2740' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2741 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 715 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2741' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2742 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 716 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2742' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2743 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 717 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2743' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2744 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 718 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2744' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2745 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 719 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2745' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2746 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 720 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2746' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 721 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2747 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 721 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2747' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 722 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2748 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 722 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2748' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 723 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2749 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 723 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2749' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 724 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2750 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 724 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2750' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2751 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 725 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2751' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2752 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 726 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2752' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2753 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 727 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2753' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2754 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966, i64 0, i64 %zext_ln366" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:466]   --->   Operation 728 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2754' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 0.00>
ST_5 : Operation 729 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2755 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2667" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 729 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2755' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 730 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2756 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2668" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 730 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2756' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 731 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2757 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2669" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 731 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2757' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 732 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2758 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2670" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 732 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2758' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 733 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2759 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2671" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 733 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2759' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 734 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2760 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2672" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 734 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2760' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 735 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2761 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2673" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 735 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2761' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 736 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2762 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2674" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 736 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2762' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 737 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2763 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2675" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 737 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2763' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 738 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2764 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2676" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 738 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2764' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 739 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2765 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2677" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 739 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2765' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 740 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2766 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2678" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 740 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2766' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 741 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2767 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2679" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 741 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2767' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 742 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2768 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2680" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 742 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2768' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 743 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2769 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2681" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 743 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2769' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 744 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2770 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2682" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 744 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2770' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 745 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2771 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2683" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 745 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2771' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 746 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2772 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2684" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 746 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2772' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 747 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2773 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2685" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 747 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2773' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 748 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2774 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2686" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 748 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2774' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 749 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2775 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2687" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 749 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2775' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 750 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2776 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2688" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 750 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2776' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 751 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2777 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2689" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 751 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2777' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 752 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2778 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2690" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 752 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2778' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 753 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2779 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2691" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 753 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2779' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 754 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2780 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2692" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 754 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2780' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 755 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2781 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2693" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 755 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2781' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 756 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2782 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2694" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 756 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2782' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 757 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2783 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2695" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 757 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2783' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 758 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2784 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2696" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 758 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2784' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 759 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2785 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2697" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 759 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2785' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 760 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2786 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2698" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 760 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2786' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 761 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2787 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2699" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 761 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2787' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 762 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2788 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2700" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 762 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2788' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 763 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2789 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2701" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 763 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2789' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 764 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2790 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2702" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 764 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2790' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 765 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2791 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2703" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 765 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2791' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 766 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2792 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2704" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 766 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2792' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 767 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2793 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2705" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 767 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2793' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 768 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2794 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2706" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 768 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2794' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 769 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2795 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2707" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 769 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2795' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 770 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2796 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2708" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 770 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2796' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 771 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2797 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2709" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 771 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2797' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 772 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2798 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2710" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 772 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2798' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 773 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2799 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2711" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 773 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2799' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 774 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2800 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2712" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 774 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2800' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 775 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2801 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2713" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 775 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2801' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 776 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2802 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2714" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 776 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2802' <Predicate = (!icmp_ln206 & or_ln210 & trunc_ln206 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 777 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2803 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2715" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 777 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2803' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 778 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2804 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2716" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 778 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2804' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 779 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2805 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2717" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 779 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2805' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 780 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2806 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2718" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 780 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2806' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 781 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2807 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2719" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 781 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2807' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 782 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2808 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2720" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 782 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2808' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 783 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2809 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2721" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 783 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2809' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 784 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2810 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2722" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 784 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2810' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 785 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2811 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2723" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 785 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2811' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 786 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2812 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2724" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 786 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2812' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 787 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2813 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2725" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 787 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2813' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 788 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2814 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2726" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 788 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2814' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 789 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2815 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2727" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 789 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2815' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 790 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2816 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2728" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 790 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2816' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 791 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2817 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2729" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 791 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2817' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 792 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2818 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2730" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 792 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2818' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 793 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2819 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2731" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 793 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2819' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 794 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2820 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2732" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 794 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2820' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 795 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2821 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2733" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 795 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2821' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 796 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2822 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2734" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 796 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2822' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 797 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2823 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2735" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 797 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2823' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 798 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2824 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2736" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 798 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2824' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 799 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2825 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2737" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 799 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2825' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 800 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2826 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2738" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 800 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2826' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 801 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2827 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2739" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 801 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2827' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 802 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2828 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2740" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 802 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2828' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 803 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2829 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2741" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 803 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2829' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 804 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2830 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2742" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 804 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2830' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 805 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2831 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2743" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 805 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2831' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 806 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2832 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2744" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 806 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2832' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 807 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2833 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2745" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 807 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2833' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 808 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2834 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2746" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 808 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2834' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 809 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2835 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2747" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 809 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2835' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 810 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2836 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2748" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 810 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2836' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 811 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2837 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2749" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 811 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2837' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 812 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2838 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2750" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 812 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2838' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 813 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2839 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2751" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 813 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2839' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 814 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2840 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2752" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 814 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2840' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 815 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2841 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2753" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 815 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2841' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 816 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2842 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2754" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 816 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2842' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_5 : Operation 817 [1/1] (1.73ns)   --->   "%switch_ln212 = switch i4 %level_3, void %V22.i26.i1276.case.0, i4 10, void %V22.i26.i1276.case.10, i4 1, void %V22.i26.i1276.case.1, i4 2, void %V22.i26.i1276.case.2, i4 3, void %V22.i26.i1276.case.3, i4 4, void %V22.i26.i1276.case.4, i4 5, void %V22.i26.i1276.case.5, i4 6, void %V22.i26.i1276.case.6, i4 7, void %V22.i26.i1276.case.7, i4 8, void %V22.i26.i1276.case.8, i4 9, void %V22.i26.i1276.case.9" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 817 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 1.73>
ST_5 : Operation 818 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37528, i2 0, void %arrayidx4112.i1284.3.case.07525, i2 1, void %arrayidx4112.i1284.3.case.17526, i2 2, void %arrayidx4112.i1284.3.case.27527" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 818 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9)> <Delay = 1.56>
ST_5 : Operation 819 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2881" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 819 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 820 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2969" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 820 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 821 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2880" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 821 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 822 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2968" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 822 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 823 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2879" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 823 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 824 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2967" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 824 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 825 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2882" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 825 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 826 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2970" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 826 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 827 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 9)> <Delay = 0.00>
ST_5 : Operation 828 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37522, i2 0, void %arrayidx4112.i1284.3.case.07519, i2 1, void %arrayidx4112.i1284.3.case.17520, i2 2, void %arrayidx4112.i1284.3.case.27521" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 828 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8)> <Delay = 1.56>
ST_5 : Operation 829 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2877" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 829 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 830 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2965" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 830 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 831 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2876" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 831 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 832 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2964" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 832 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 833 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2875" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 833 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 834 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2963" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 834 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 835 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2878" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 835 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 836 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2966" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 836 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 837 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 8)> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37516, i2 0, void %arrayidx4112.i1284.3.case.07513, i2 1, void %arrayidx4112.i1284.3.case.17514, i2 2, void %arrayidx4112.i1284.3.case.27515" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 838 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7)> <Delay = 1.56>
ST_5 : Operation 839 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2873" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 839 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 840 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2961" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 840 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 841 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2872" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 841 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 842 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2960" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 842 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 843 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2871" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 843 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 844 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2959" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 844 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 845 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2874" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 845 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 846 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2962" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 846 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 847 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 7)> <Delay = 0.00>
ST_5 : Operation 848 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37510, i2 0, void %arrayidx4112.i1284.3.case.07507, i2 1, void %arrayidx4112.i1284.3.case.17508, i2 2, void %arrayidx4112.i1284.3.case.27509" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 848 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6)> <Delay = 1.56>
ST_5 : Operation 849 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2869" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 849 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 850 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2957" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 850 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 851 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2868" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 851 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 852 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2956" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 852 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 853 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2867" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 853 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 854 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2955" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 854 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 855 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2870" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 855 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 856 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2958" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 856 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 857 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 6)> <Delay = 0.00>
ST_5 : Operation 858 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37504, i2 0, void %arrayidx4112.i1284.3.case.07501, i2 1, void %arrayidx4112.i1284.3.case.17502, i2 2, void %arrayidx4112.i1284.3.case.27503" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 858 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5)> <Delay = 1.56>
ST_5 : Operation 859 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2865" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 859 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 860 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2953" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 860 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 861 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2864" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 861 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 862 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2952" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 862 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 863 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2863" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 863 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 864 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2951" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 864 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 865 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2866" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 865 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 866 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2954" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 866 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 867 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 5)> <Delay = 0.00>
ST_5 : Operation 868 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37498, i2 0, void %arrayidx4112.i1284.3.case.07495, i2 1, void %arrayidx4112.i1284.3.case.17496, i2 2, void %arrayidx4112.i1284.3.case.27497" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 868 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4)> <Delay = 1.56>
ST_5 : Operation 869 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2861" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 869 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 870 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2949" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 870 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 871 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2860" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 871 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 872 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2948" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 872 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 873 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2859" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 873 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 874 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2947" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 874 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 875 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2862" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 875 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 876 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2950" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 876 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 877 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 877 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 4)> <Delay = 0.00>
ST_5 : Operation 878 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37492, i2 0, void %arrayidx4112.i1284.3.case.07489, i2 1, void %arrayidx4112.i1284.3.case.17490, i2 2, void %arrayidx4112.i1284.3.case.27491" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 878 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3)> <Delay = 1.56>
ST_5 : Operation 879 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2857" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 879 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 880 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2945" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 880 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 881 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2856" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 881 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 882 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2944" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 882 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 883 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2855" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 883 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 884 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2943" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 884 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 885 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2858" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 885 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 886 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2946" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 886 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 887 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 887 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 3)> <Delay = 0.00>
ST_5 : Operation 888 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37486, i2 0, void %arrayidx4112.i1284.3.case.07483, i2 1, void %arrayidx4112.i1284.3.case.17484, i2 2, void %arrayidx4112.i1284.3.case.27485" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 888 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2)> <Delay = 1.56>
ST_5 : Operation 889 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2853" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 889 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 890 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2941" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 890 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 891 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2852" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 891 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 892 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2940" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 892 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 893 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2851" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 893 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 894 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2939" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 894 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 895 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2854" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 895 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 896 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2942" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 896 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 897 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 897 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 2)> <Delay = 0.00>
ST_5 : Operation 898 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37480, i2 0, void %arrayidx4112.i1284.3.case.07477, i2 1, void %arrayidx4112.i1284.3.case.17478, i2 2, void %arrayidx4112.i1284.3.case.27479" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 898 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1)> <Delay = 1.56>
ST_5 : Operation 899 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2849" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 899 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 900 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2937" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 900 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 901 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2848" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 901 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 902 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2936" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 902 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 903 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2847" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 903 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 904 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2935" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 904 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 905 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2850" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 905 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 906 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2938" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 906 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 907 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 1)> <Delay = 0.00>
ST_5 : Operation 908 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37534, i2 0, void %arrayidx4112.i1284.3.case.07531, i2 1, void %arrayidx4112.i1284.3.case.17532, i2 2, void %arrayidx4112.i1284.3.case.27533" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 908 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10)> <Delay = 1.56>
ST_5 : Operation 909 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2885" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 909 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 910 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2973" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 910 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 911 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2884" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 911 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 912 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2972" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 912 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 913 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2883" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 913 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 914 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2971" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 914 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 915 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2886" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 915 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 916 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2974" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 916 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 917 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 == 10)> <Delay = 0.00>
ST_5 : Operation 918 [1/1] (1.56ns)   --->   "%switch_ln212 = switch i2 %trunc_ln206, void %arrayidx4112.i1284.3.case.37474, i2 0, void %arrayidx4112.i1284.3.case.07471, i2 1, void %arrayidx4112.i1284.3.case.17472, i2 2, void %arrayidx4112.i1284.3.case.27473" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 918 'switch' 'switch_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9)> <Delay = 1.56>
ST_5 : Operation 919 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2845" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 919 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 920 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2933" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 920 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 921 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2844" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 921 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 922 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2932" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 922 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 923 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2843" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 923 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 924 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2931" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 924 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 925 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i16 %input_price_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2846" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 925 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 926 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i32 %input_orderID_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2934" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 926 'store' 'store_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 927 'br' 'br_ln212' <Predicate = (!icmp_ln206 & or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9)> <Delay = 0.00>
ST_5 : Operation 928 [1/1] (1.58ns)   --->   "%store_ln366 = store i32 %input_orderID_9, i32 %input_orderID_6" [order_book_src/priority_queue.cpp:366]   --->   Operation 928 'store' 'store_ln366' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 1.58>
ST_5 : Operation 929 [1/1] (1.58ns)   --->   "%store_ln366 = store i16 %input_price_5, i16 %input_price" [order_book_src/priority_queue.cpp:366]   --->   Operation 929 'store' 'store_ln366' <Predicate = (!icmp_ln206 & or_ln210)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.08>
ST_6 : Operation 930 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3107 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3019" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 930 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3107' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 931 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3108 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3020" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 931 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3108' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 932 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3109 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3021" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 932 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3109' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 933 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3110 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3022" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 933 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3110' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 934 [1/1] (1.82ns)   --->   "%tmp_162 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3107, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3108, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3109, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3110, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 934 'sparsemux' 'tmp_162' <Predicate = (!or_ln210 & and_ln215 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 935 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3111 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3023" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 935 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3111' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 936 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3112 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3024" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 936 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3112' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 937 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3113 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3025" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 937 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3113' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 938 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3114 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3026" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 938 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3114' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 939 [1/1] (1.82ns)   --->   "%tmp_163 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3111, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3112, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3113, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3114, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 939 'sparsemux' 'tmp_163' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 940 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3115 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3027" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 940 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3115' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 941 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3116 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3028" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 941 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3116' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 942 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3117 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3029" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 942 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3117' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 943 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3118 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3030" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 943 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3118' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 944 [1/1] (1.82ns)   --->   "%tmp_164 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3115, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3116, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3117, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3118, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 944 'sparsemux' 'tmp_164' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 945 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3119 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3031" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 945 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3119' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 946 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3120 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3032" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 946 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3120' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 947 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3121 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3033" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 947 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3121' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 948 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3122 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3034" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 948 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3122' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 949 [1/1] (1.82ns)   --->   "%tmp_165 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3119, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3120, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3121, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3122, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 949 'sparsemux' 'tmp_165' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 950 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3123 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3035" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 950 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3123' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 951 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3124 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3036" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 951 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3124' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 952 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3125 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3037" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 952 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3125' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 953 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3126 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3038" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 953 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3126' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 954 [1/1] (1.82ns)   --->   "%tmp_166 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3123, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3124, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3125, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3126, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 954 'sparsemux' 'tmp_166' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 955 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3127 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3039" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 955 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3127' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 956 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3128 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3040" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 956 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3128' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 957 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3129 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3041" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 957 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3129' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 958 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3130 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3042" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 958 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3130' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 959 [1/1] (1.82ns)   --->   "%tmp_167 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3127, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3128, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3129, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3130, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 959 'sparsemux' 'tmp_167' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 960 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3131 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3043" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 960 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3131' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 961 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3132 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3044" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 961 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3132' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 962 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3133 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3045" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 962 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3133' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 963 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3134 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3046" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 963 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3134' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 964 [1/1] (1.82ns)   --->   "%tmp_168 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3131, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3132, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3133, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3134, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 964 'sparsemux' 'tmp_168' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 965 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3135 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3047" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 965 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3135' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 966 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3136 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3048" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 966 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3136' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 967 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3137 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3049" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 967 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3137' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 968 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3138 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3050" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 968 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3138' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 969 [1/1] (1.82ns)   --->   "%tmp_169 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3135, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3136, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3137, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3138, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 969 'sparsemux' 'tmp_169' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 970 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3139 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3051" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 970 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3139' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 971 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3140 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3052" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 971 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3140' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 972 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3141 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3053" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 972 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3141' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 973 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3142 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3054" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 973 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3142' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 974 [1/1] (1.82ns)   --->   "%tmp_170 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3139, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3140, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3141, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3142, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 974 'sparsemux' 'tmp_170' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 975 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3143 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3055" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 975 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3143' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 976 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3144 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3056" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 976 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3144' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 977 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3145 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3057" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 977 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3145' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 978 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3146 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3058" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 978 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3146' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 979 [1/1] (1.82ns)   --->   "%tmp_171 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3143, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3144, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3145, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3146, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 979 'sparsemux' 'tmp_171' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 980 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3147 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3059" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 980 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3147' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 981 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3148 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3060" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 981 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3148' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 982 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3149 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3061" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 982 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3149' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 983 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3150 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3062" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 983 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3150' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 984 [1/1] (1.82ns)   --->   "%tmp_172 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3147, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3148, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3149, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3150, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 984 'sparsemux' 'tmp_172' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 985 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3151 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3063" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 985 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3151' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 986 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3152 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3064" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 986 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3152' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 987 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3153 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3065" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 987 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3153' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 988 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3154 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3066" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 988 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3154' <Predicate = (!or_ln210 & and_ln215 & trunc_ln206 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 989 [1/1] (1.82ns)   --->   "%tmp_173 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3151, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3152, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3153, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3154, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 989 'sparsemux' 'tmp_173' <Predicate = (!or_ln210 & and_ln215 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 990 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3155 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3067" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 990 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3155' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 991 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3156 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3068" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 991 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3156' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 992 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3157 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3069" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 992 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3157' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 993 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3158 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3070" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 993 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3158' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 994 [1/1] (1.82ns)   --->   "%tmp_174 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3155, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3156, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3157, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3158, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 994 'sparsemux' 'tmp_174' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 995 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3159 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3071" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 995 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3159' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 996 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3160 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3072" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 996 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3160' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 997 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3161 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3073" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 997 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3161' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 998 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3162 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3074" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 998 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3162' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 999 [1/1] (1.82ns)   --->   "%tmp_175 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3159, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3160, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3161, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3162, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 999 'sparsemux' 'tmp_175' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1000 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3163 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3075" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1000 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3163' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1001 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3164 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3076" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1001 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3164' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1002 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3165 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3077" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1002 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3165' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1003 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3166 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3078" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1003 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3166' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1004 [1/1] (1.82ns)   --->   "%tmp_176 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3163, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3164, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3165, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3166, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1004 'sparsemux' 'tmp_176' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1005 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3167 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3079" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1005 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3167' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1006 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3168 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3080" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1006 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3168' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1007 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3169 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3081" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1007 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3169' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1008 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3170 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3082" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1008 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3170' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1009 [1/1] (1.82ns)   --->   "%tmp_177 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3167, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3168, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3169, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3170, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1009 'sparsemux' 'tmp_177' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1010 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3171 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3083" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1010 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3171' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1011 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3172 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3084" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1011 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3172' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1012 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3173 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3085" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1012 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3173' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1013 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3174 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3086" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1013 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3174' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1014 [1/1] (1.82ns)   --->   "%tmp_178 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3171, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3172, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3173, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3174, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1014 'sparsemux' 'tmp_178' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1015 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3175 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3087" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1015 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3175' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1016 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3176 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3088" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1016 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3176' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1017 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3177 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3089" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1017 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3177' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1018 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3178 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3090" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1018 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3178' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1019 [1/1] (1.82ns)   --->   "%tmp_179 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3175, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3176, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3177, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3178, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1019 'sparsemux' 'tmp_179' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1020 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3179 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3091" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1020 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3179' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1021 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3180 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3092" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1021 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3180' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1022 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3181 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3093" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1022 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3181' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1023 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3182 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3094" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1023 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3182' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1024 [1/1] (1.82ns)   --->   "%tmp_180 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3179, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3180, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3181, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3182, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1024 'sparsemux' 'tmp_180' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1025 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3183 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3095" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1025 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3183' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1026 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3184 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3096" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1026 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3184' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1027 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3185 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3097" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1027 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3185' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1028 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3186 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3098" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1028 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3186' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1029 [1/1] (1.82ns)   --->   "%tmp_181 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3183, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3184, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3185, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3186, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1029 'sparsemux' 'tmp_181' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1030 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3187 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3099" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1030 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3187' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1031 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3188 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3100" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1031 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3188' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1032 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3189 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3101" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1032 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3189' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1033 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3190 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3102" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1033 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3190' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1034 [1/1] (1.82ns)   --->   "%tmp_182 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3187, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3188, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3189, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3190, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1034 'sparsemux' 'tmp_182' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1035 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3191 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3103" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1035 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3191' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1036 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3192 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3104" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1036 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3192' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1037 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3193 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3105" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1037 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3193' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1038 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3194 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3106" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1038 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3194' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1039 [1/1] (1.82ns)   --->   "%tmp_183 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3191, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3192, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3193, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3194, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1039 'sparsemux' 'tmp_183' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1040 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2755 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2667" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1040 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2755' <Predicate = (or_ln210 & trunc_ln206 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1041 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2756 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2668" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1041 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2756' <Predicate = (or_ln210 & trunc_ln206 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1042 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2757 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2669" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1042 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2757' <Predicate = (or_ln210 & trunc_ln206 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1043 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2758 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2670" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1043 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2758' <Predicate = (or_ln210 & trunc_ln206 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1044 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2755, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2756, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2757, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2758, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1044 'sparsemux' 'tmp_s' <Predicate = (or_ln210 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1045 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2759 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2671" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1045 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2759' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1046 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2760 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2672" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1046 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2760' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1047 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2761 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2673" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1047 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2761' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1048 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2762 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2674" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1048 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2762' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1049 [1/1] (1.82ns)   --->   "%tmp_141 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2759, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2760, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2761, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2762, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1049 'sparsemux' 'tmp_141' <Predicate = (or_ln210 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1050 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2763 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2675" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1050 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2763' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1051 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2764 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2676" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1051 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2764' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1052 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2765 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2677" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1052 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2765' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1053 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2766 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2678" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1053 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2766' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1054 [1/1] (1.82ns)   --->   "%tmp_142 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2763, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2764, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2765, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2766, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1054 'sparsemux' 'tmp_142' <Predicate = (or_ln210 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1055 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2767 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2679" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1055 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2767' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1056 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2768 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2680" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1056 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2768' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1057 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2769 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2681" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1057 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2769' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1058 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2770 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2682" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1058 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2770' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1059 [1/1] (1.82ns)   --->   "%tmp_143 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2767, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2768, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2769, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2770, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1059 'sparsemux' 'tmp_143' <Predicate = (or_ln210 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1060 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2771 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2683" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1060 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2771' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1061 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2772 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2684" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1061 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2772' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1062 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2773 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2685" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1062 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2773' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1063 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2774 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2686" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1063 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2774' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1064 [1/1] (1.82ns)   --->   "%tmp_144 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2771, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2772, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2773, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2774, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1064 'sparsemux' 'tmp_144' <Predicate = (or_ln210 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1065 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2775 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2687" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1065 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2775' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1066 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2776 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2688" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1066 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2776' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1067 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2777 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2689" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1067 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2777' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1068 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2778 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2690" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1068 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2778' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1069 [1/1] (1.82ns)   --->   "%tmp_145 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2775, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2776, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2777, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2778, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1069 'sparsemux' 'tmp_145' <Predicate = (or_ln210 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1070 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2779 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2691" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1070 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2779' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1071 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2780 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2692" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1071 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2780' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1072 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2781 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2693" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1072 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2781' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1073 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2782 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2694" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1073 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2782' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1074 [1/1] (1.82ns)   --->   "%tmp_146 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2779, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2780, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2781, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2782, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1074 'sparsemux' 'tmp_146' <Predicate = (or_ln210 & level_3 == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1075 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2783 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2695" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1075 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2783' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1076 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2784 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2696" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1076 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2784' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1077 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2785 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2697" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1077 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2785' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1078 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2786 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2698" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1078 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2786' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1079 [1/1] (1.82ns)   --->   "%tmp_147 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2783, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2784, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2785, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2786, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1079 'sparsemux' 'tmp_147' <Predicate = (or_ln210 & level_3 == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1080 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2787 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2699" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1080 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2787' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1081 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2788 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2700" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1081 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2788' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1082 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2789 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2701" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1082 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2789' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1083 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2790 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2702" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1083 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2790' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1084 [1/1] (1.82ns)   --->   "%tmp_148 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2787, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2788, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2789, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2790, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1084 'sparsemux' 'tmp_148' <Predicate = (or_ln210 & level_3 == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1085 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2791 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2703" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1085 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2791' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1086 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2792 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2704" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1086 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2792' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1087 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2793 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2705" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1087 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2793' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1088 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2794 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2706" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1088 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2794' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1089 [1/1] (1.82ns)   --->   "%tmp_149 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2791, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2792, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2793, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2794, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1089 'sparsemux' 'tmp_149' <Predicate = (or_ln210 & level_3 == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1090 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2795 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2707" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1090 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2795' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1091 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2796 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2708" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1091 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2796' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1092 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2797 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2709" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1092 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2797' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1093 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2798 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2710" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1093 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2798' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 1094 [1/1] (1.82ns)   --->   "%tmp_150 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2795, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2796, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2797, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2798, i8 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1094 'sparsemux' 'tmp_150' <Predicate = (or_ln210 & level_3 == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1095 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2799 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2711" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1095 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2799' <Predicate = (or_ln210 & trunc_ln206 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1096 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2800 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2712" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1096 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2800' <Predicate = (or_ln210 & trunc_ln206 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1097 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2801 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2713" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1097 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2801' <Predicate = (or_ln210 & trunc_ln206 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1098 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2802 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2714" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1098 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2802' <Predicate = (or_ln210 & trunc_ln206 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1099 [1/1] (1.82ns)   --->   "%tmp_151 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2799, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2800, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2801, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2802, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1099 'sparsemux' 'tmp_151' <Predicate = (or_ln210 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1100 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2803 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2715" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1100 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2803' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1101 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2804 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2716" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1101 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2804' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1102 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2805 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2717" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1102 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2805' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1103 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2806 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2718" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1103 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2806' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1104 [1/1] (1.82ns)   --->   "%tmp_152 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2803, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2804, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2805, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2806, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1104 'sparsemux' 'tmp_152' <Predicate = (or_ln210 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1105 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2807 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2719" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1105 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2807' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1106 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2808 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2720" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1106 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2808' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1107 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2809 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2721" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1107 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2809' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1108 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2810 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2722" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1108 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2810' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1109 [1/1] (1.82ns)   --->   "%tmp_153 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2807, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2808, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2809, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2810, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1109 'sparsemux' 'tmp_153' <Predicate = (or_ln210 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1110 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2811 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2723" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1110 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2811' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1111 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2812 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2724" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1111 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2812' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1112 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2813 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2725" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1112 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2813' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1113 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2814 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2726" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1113 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2814' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1114 [1/1] (1.82ns)   --->   "%tmp_154 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2811, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2812, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2813, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2814, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1114 'sparsemux' 'tmp_154' <Predicate = (or_ln210 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1115 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2815 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2727" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1115 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2815' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1116 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2816 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2728" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1116 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2816' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1117 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2817 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2729" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1117 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2817' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1118 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2818 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2730" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1118 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2818' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1119 [1/1] (1.82ns)   --->   "%tmp_155 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2815, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2816, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2817, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2818, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1119 'sparsemux' 'tmp_155' <Predicate = (or_ln210 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1120 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2819 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2731" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1120 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2819' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1121 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2820 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2732" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1121 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2820' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2821 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2733" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1122 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2821' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1123 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2822 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2734" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1123 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2822' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1124 [1/1] (1.82ns)   --->   "%tmp_156 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2819, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2820, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2821, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2822, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1124 'sparsemux' 'tmp_156' <Predicate = (or_ln210 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1125 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2823 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2735" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1125 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2823' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1126 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2824 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2736" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1126 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2824' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1127 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2825 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2737" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1127 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2825' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1128 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2826 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2738" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1128 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2826' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1129 [1/1] (1.82ns)   --->   "%tmp_157 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2823, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2824, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2825, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2826, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1129 'sparsemux' 'tmp_157' <Predicate = (or_ln210 & level_3 == 6)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1130 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2827 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2739" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1130 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2827' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1131 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2828 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2740" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1131 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2828' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1132 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2829 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2741" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1132 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2829' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1133 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2830 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2742" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1133 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2830' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1134 [1/1] (1.82ns)   --->   "%tmp_158 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2827, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2828, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2829, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2830, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1134 'sparsemux' 'tmp_158' <Predicate = (or_ln210 & level_3 == 7)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1135 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2831 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2743" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1135 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2831' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1136 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2832 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2744" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1136 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2832' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1137 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2833 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2745" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1137 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2833' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1138 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2834 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2746" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1138 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2834' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1139 [1/1] (1.82ns)   --->   "%tmp_159 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2831, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2832, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2833, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2834, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1139 'sparsemux' 'tmp_159' <Predicate = (or_ln210 & level_3 == 8)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1140 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2835 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2747" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1140 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2835' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1141 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2836 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2748" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1141 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2836' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1142 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2837 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2749" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1142 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2837' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1143 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2838 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2750" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1143 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2838' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1144 [1/1] (1.82ns)   --->   "%tmp_160 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2835, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2836, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2837, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2838, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1144 'sparsemux' 'tmp_160' <Predicate = (or_ln210 & level_3 == 9)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1145 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2839 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2751" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1145 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2839' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1146 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2840 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2752" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1146 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2840' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1147 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2841 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2753" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1147 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2841' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1148 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2842 = load i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2754" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1148 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2842' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_6 : Operation 1149 [1/1] (1.82ns)   --->   "%tmp_161 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2839, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2840, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2841, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2842, i3 0, i2 %trunc_ln206" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1149 'sparsemux' 'tmp_161' <Predicate = (or_ln210 & level_3 == 10)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1600 [1/1] (0.00ns)   --->   "%input_direction_load = load i3 %input_direction"   --->   Operation 1600 'load' 'input_direction_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1601 [1/1] (0.00ns)   --->   "%input_size_6_load = load i8 %input_size_6"   --->   Operation 1601 'load' 'input_size_6_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1602 [1/1] (0.00ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %new_idx_8_out, i11 %new_idx" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466]   --->   Operation 1602 'write' 'write_ln206' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1603 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_price_6_out, i16 %input_price_4"   --->   Operation 1603 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1604 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_size_6_out, i8 %input_size_6_load"   --->   Operation 1604 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1605 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %input_orderID_6_out, i32 %input_orderID_8"   --->   Operation 1605 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1606 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %input_direction_6_out, i3 %input_direction_load"   --->   Operation 1606 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 1607 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 1607 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 1150 [1/1] (2.66ns)   --->   "%input_size_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 0, i8 %tmp_162, i4 1, i8 %tmp_163, i4 2, i8 %tmp_164, i4 3, i8 %tmp_165, i4 4, i8 %tmp_166, i4 5, i8 %tmp_167, i4 6, i8 %tmp_168, i4 7, i8 %tmp_169, i4 8, i8 %tmp_170, i4 9, i8 %tmp_171, i4 10, i8 %tmp_172, i8 0, i4 %level_3" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1150 'sparsemux' 'input_size_1' <Predicate = (!or_ln210 & and_ln215)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1151 [1/1] (2.66ns)   --->   "%input_direction_1 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.11i3.i3.i4, i4 0, i3 %tmp_173, i4 1, i3 %tmp_174, i4 2, i3 %tmp_175, i4 3, i3 %tmp_176, i4 4, i3 %tmp_177, i4 5, i3 %tmp_178, i4 6, i3 %tmp_179, i4 7, i3 %tmp_180, i4 8, i3 %tmp_181, i4 9, i3 %tmp_182, i4 10, i3 %tmp_183, i3 0, i4 %level_3" [order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466]   --->   Operation 1151 'sparsemux' 'input_direction_1' <Predicate = (!or_ln210 & and_ln215)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1152 [1/1] (0.00ns)   --->   "%input_direction_load_176 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1152 'load' 'input_direction_load_176' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1153 [1/1] (0.00ns)   --->   "%input_size_6_load15 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1153 'load' 'input_size_6_load15' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1154 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load15, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3057" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1154 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1155 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_176, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3101" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1155 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1156 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7596" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1156 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1157 [1/1] (0.00ns)   --->   "%input_direction_load_175 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1157 'load' 'input_direction_load_175' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1158 [1/1] (0.00ns)   --->   "%input_size_6_load16 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1158 'load' 'input_size_6_load16' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1159 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load16, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3056" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1159 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1160 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_175, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3100" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1160 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1161 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7596" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1161 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1162 [1/1] (0.00ns)   --->   "%input_direction_load_174 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1162 'load' 'input_direction_load_174' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1163 [1/1] (0.00ns)   --->   "%input_size_6_load17 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1163 'load' 'input_size_6_load17' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1164 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load17, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3055" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1164 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1165 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_174, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3099" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1165 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1166 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7596" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1166 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1167 [1/1] (0.00ns)   --->   "%input_direction_load_173 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1167 'load' 'input_direction_load_173' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1168 [1/1] (0.00ns)   --->   "%input_size_6_load14 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1168 'load' 'input_size_6_load14' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1169 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load14, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3058" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1169 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1170 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_173, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3102" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1170 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7596" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1171 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1172 [1/1] (0.00ns)   --->   "%input_direction_load_172 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1172 'load' 'input_direction_load_172' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1173 [1/1] (0.00ns)   --->   "%input_size_6_load19 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1173 'load' 'input_size_6_load19' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1174 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load19, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3053" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1174 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1175 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_172, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3097" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1175 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1176 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7590" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1176 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1177 [1/1] (0.00ns)   --->   "%input_direction_load_171 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1177 'load' 'input_direction_load_171' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1178 [1/1] (0.00ns)   --->   "%input_size_6_load_16 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1178 'load' 'input_size_6_load_16' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1179 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load_16, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3052" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1179 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1180 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_171, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3096" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1180 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1181 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7590" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1181 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1182 [1/1] (0.00ns)   --->   "%input_direction_load_170 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1182 'load' 'input_direction_load_170' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1183 [1/1] (0.00ns)   --->   "%input_size_6_load21 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1183 'load' 'input_size_6_load21' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1184 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load21, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3051" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1184 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1185 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_170, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3095" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1185 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1186 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7590" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1186 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1187 [1/1] (0.00ns)   --->   "%input_direction_load_169 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1187 'load' 'input_direction_load_169' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1188 [1/1] (0.00ns)   --->   "%input_size_6_load18 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1188 'load' 'input_size_6_load18' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1189 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load18, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3054" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1189 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1190 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_169, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3098" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1190 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1191 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7590" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1191 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1192 [1/1] (0.00ns)   --->   "%input_direction_load_168 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1192 'load' 'input_direction_load_168' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1193 [1/1] (0.00ns)   --->   "%input_size_6_load23 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1193 'load' 'input_size_6_load23' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1194 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load23, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3049" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1194 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1195 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_168, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3093" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1195 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1196 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7584" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1196 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1197 [1/1] (0.00ns)   --->   "%input_direction_load_167 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1197 'load' 'input_direction_load_167' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1198 [1/1] (0.00ns)   --->   "%input_size_6_load24 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1198 'load' 'input_size_6_load24' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1199 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load24, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3048" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1199 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1200 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_167, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3092" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1200 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1201 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7584" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1201 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1202 [1/1] (0.00ns)   --->   "%input_direction_load_166 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1202 'load' 'input_direction_load_166' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1203 [1/1] (0.00ns)   --->   "%input_size_6_load25 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1203 'load' 'input_size_6_load25' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1204 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load25, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3047" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1204 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1205 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_166, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3091" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1205 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1206 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7584" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1206 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1207 [1/1] (0.00ns)   --->   "%input_direction_load_165 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1207 'load' 'input_direction_load_165' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1208 [1/1] (0.00ns)   --->   "%input_size_6_load22 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1208 'load' 'input_size_6_load22' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1209 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load22, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3050" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1209 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1210 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_165, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3094" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1210 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1211 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7584" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1211 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1212 [1/1] (0.00ns)   --->   "%input_direction_load_164 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1212 'load' 'input_direction_load_164' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1213 [1/1] (0.00ns)   --->   "%input_size_6_load27 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1213 'load' 'input_size_6_load27' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1214 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load27, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3045" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1214 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1215 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_164, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3089" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1215 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1216 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7578" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1216 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1217 [1/1] (0.00ns)   --->   "%input_direction_load_163 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1217 'load' 'input_direction_load_163' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1218 [1/1] (0.00ns)   --->   "%input_size_6_load28 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1218 'load' 'input_size_6_load28' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1219 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load28, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3044" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1219 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1220 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_163, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3088" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1220 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1221 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7578" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1221 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1222 [1/1] (0.00ns)   --->   "%input_direction_load_162 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1222 'load' 'input_direction_load_162' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1223 [1/1] (0.00ns)   --->   "%input_size_6_load29 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1223 'load' 'input_size_6_load29' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1224 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load29, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3043" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1224 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1225 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_162, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3087" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1225 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1226 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7578" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1226 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1227 [1/1] (0.00ns)   --->   "%input_direction_load_161 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1227 'load' 'input_direction_load_161' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1228 [1/1] (0.00ns)   --->   "%input_size_6_load26 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1228 'load' 'input_size_6_load26' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1229 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load26, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3046" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1229 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1230 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_161, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3090" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1230 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1231 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7578" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1231 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1232 [1/1] (0.00ns)   --->   "%input_direction_load_160 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1232 'load' 'input_direction_load_160' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1233 [1/1] (0.00ns)   --->   "%input_size_6_load31 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1233 'load' 'input_size_6_load31' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1234 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load31, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3041" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1234 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1235 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_160, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3085" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1235 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1236 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7572" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1236 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1237 [1/1] (0.00ns)   --->   "%input_direction_load_159 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1237 'load' 'input_direction_load_159' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1238 [1/1] (0.00ns)   --->   "%input_size_6_load32 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1238 'load' 'input_size_6_load32' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1239 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load32, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3040" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1239 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1240 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_159, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3084" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1240 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1241 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7572" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1241 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1242 [1/1] (0.00ns)   --->   "%input_direction_load_158 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1242 'load' 'input_direction_load_158' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1243 [1/1] (0.00ns)   --->   "%input_size_6_load33 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1243 'load' 'input_size_6_load33' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1244 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load33, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3039" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1244 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1245 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_158, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3083" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1245 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1246 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7572" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1246 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1247 [1/1] (0.00ns)   --->   "%input_direction_load_157 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1247 'load' 'input_direction_load_157' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1248 [1/1] (0.00ns)   --->   "%input_size_6_load_15 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1248 'load' 'input_size_6_load_15' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1249 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load_15, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3042" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1249 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1250 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_157, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3086" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1250 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1251 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7572" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1251 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1252 [1/1] (0.00ns)   --->   "%input_direction_load_156 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1252 'load' 'input_direction_load_156' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1253 [1/1] (0.00ns)   --->   "%input_size_6_load35 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1253 'load' 'input_size_6_load35' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1254 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load35, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3037" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1254 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1255 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_156, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3081" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1255 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1256 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7566" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1256 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1257 [1/1] (0.00ns)   --->   "%input_direction_load_155 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1257 'load' 'input_direction_load_155' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1258 [1/1] (0.00ns)   --->   "%input_size_6_load36 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1258 'load' 'input_size_6_load36' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1259 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load36, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3036" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1259 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1260 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_155, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3080" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1260 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1261 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7566" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1261 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1262 [1/1] (0.00ns)   --->   "%input_direction_load_154 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1262 'load' 'input_direction_load_154' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1263 [1/1] (0.00ns)   --->   "%input_size_6_load37 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1263 'load' 'input_size_6_load37' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1264 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load37, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3035" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1264 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1265 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_154, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3079" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1265 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1266 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7566" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1266 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1267 [1/1] (0.00ns)   --->   "%input_direction_load_153 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1267 'load' 'input_direction_load_153' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1268 [1/1] (0.00ns)   --->   "%input_size_6_load34 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1268 'load' 'input_size_6_load34' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1269 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load34, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3038" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1269 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1270 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_153, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3082" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1270 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1271 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7566" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1271 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1272 [1/1] (0.00ns)   --->   "%input_direction_load_152 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1272 'load' 'input_direction_load_152' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1273 [1/1] (0.00ns)   --->   "%input_size_6_load39 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1273 'load' 'input_size_6_load39' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1274 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load39, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3033" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1274 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1275 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_152, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3077" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1275 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1276 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7560" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1276 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1277 [1/1] (0.00ns)   --->   "%input_direction_load_151 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1277 'load' 'input_direction_load_151' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1278 [1/1] (0.00ns)   --->   "%input_size_6_load_14 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1278 'load' 'input_size_6_load_14' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1279 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load_14, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3032" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1279 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1280 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_151, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3076" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1280 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1281 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7560" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1281 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1282 [1/1] (0.00ns)   --->   "%input_direction_load_150 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1282 'load' 'input_direction_load_150' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1283 [1/1] (0.00ns)   --->   "%input_size_6_load41 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1283 'load' 'input_size_6_load41' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1284 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load41, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3031" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1284 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1285 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_150, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3075" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1285 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1286 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7560" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1286 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1287 [1/1] (0.00ns)   --->   "%input_direction_load_149 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1287 'load' 'input_direction_load_149' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1288 [1/1] (0.00ns)   --->   "%input_size_6_load38 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1288 'load' 'input_size_6_load38' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1289 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load38, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3034" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1289 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1290 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_149, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3078" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1290 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1291 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7560" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1291 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1292 [1/1] (0.00ns)   --->   "%input_direction_load_148 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1292 'load' 'input_direction_load_148' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1293 [1/1] (0.00ns)   --->   "%input_size_6_load43 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1293 'load' 'input_size_6_load43' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1294 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load43, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3029" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1294 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1295 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_148, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3073" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1295 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1296 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7554" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1296 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1297 [1/1] (0.00ns)   --->   "%input_direction_load_147 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1297 'load' 'input_direction_load_147' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1298 [1/1] (0.00ns)   --->   "%input_size_6_load44 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1298 'load' 'input_size_6_load44' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1299 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load44, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3028" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1299 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1300 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_147, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3072" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1300 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1301 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7554" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1301 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1302 [1/1] (0.00ns)   --->   "%input_direction_load_146 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1302 'load' 'input_direction_load_146' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1303 [1/1] (0.00ns)   --->   "%input_size_6_load45 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1303 'load' 'input_size_6_load45' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1304 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load45, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3027" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1304 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1305 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_146, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3071" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1305 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1306 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7554" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1306 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1307 [1/1] (0.00ns)   --->   "%input_direction_load_145 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1307 'load' 'input_direction_load_145' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1308 [1/1] (0.00ns)   --->   "%input_size_6_load42 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1308 'load' 'input_size_6_load42' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1309 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load42, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3030" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1309 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1310 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_145, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3074" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1310 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1311 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7554" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1311 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1312 [1/1] (0.00ns)   --->   "%input_direction_load_144 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1312 'load' 'input_direction_load_144' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1313 [1/1] (0.00ns)   --->   "%input_size_6_load47 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1313 'load' 'input_size_6_load47' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1314 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load47, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3025" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1314 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1315 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_144, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3069" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1315 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1316 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7548" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1316 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1317 [1/1] (0.00ns)   --->   "%input_direction_load_143 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1317 'load' 'input_direction_load_143' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1318 [1/1] (0.00ns)   --->   "%input_size_6_load48 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1318 'load' 'input_size_6_load48' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1319 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load48, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3024" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1319 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1320 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_143, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3068" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1320 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1321 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7548" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1321 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1322 [1/1] (0.00ns)   --->   "%input_direction_load_142 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1322 'load' 'input_direction_load_142' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1323 [1/1] (0.00ns)   --->   "%input_size_6_load49 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1323 'load' 'input_size_6_load49' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1324 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load49, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3023" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1324 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1325 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_142, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3067" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1325 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1326 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7548" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1326 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1327 [1/1] (0.00ns)   --->   "%input_direction_load_141 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1327 'load' 'input_direction_load_141' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1328 [1/1] (0.00ns)   --->   "%input_size_6_load46 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1328 'load' 'input_size_6_load46' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1329 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load46, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3026" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1329 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1330 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_141, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3070" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1330 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1331 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7548" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1331 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1332 [1/1] (0.00ns)   --->   "%input_direction_load_140 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1332 'load' 'input_direction_load_140' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1333 [1/1] (0.00ns)   --->   "%input_size_6_load11 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1333 'load' 'input_size_6_load11' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1334 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load11, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3061" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1334 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1335 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_140, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3105" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1335 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1336 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7602" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1336 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1337 [1/1] (0.00ns)   --->   "%input_direction_load_139 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1337 'load' 'input_direction_load_139' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1338 [1/1] (0.00ns)   --->   "%input_size_6_load12 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1338 'load' 'input_size_6_load12' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1339 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load12, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3060" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1339 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1340 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_139, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3104" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1340 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1341 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7602" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1341 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1342 [1/1] (0.00ns)   --->   "%input_direction_load_138 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1342 'load' 'input_direction_load_138' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1343 [1/1] (0.00ns)   --->   "%input_size_6_load13 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1343 'load' 'input_size_6_load13' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1344 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load13, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3059" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1344 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1345 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_138, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3103" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1345 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1346 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7602" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1346 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1347 [1/1] (0.00ns)   --->   "%input_direction_load_137 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1347 'load' 'input_direction_load_137' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1348 [1/1] (0.00ns)   --->   "%input_size_6_load_13 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1348 'load' 'input_size_6_load_13' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1349 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load_13, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3062" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1349 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1350 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_137, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3106" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1350 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1351 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7602" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1351 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1352 [1/1] (0.00ns)   --->   "%input_direction_load_136 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1352 'load' 'input_direction_load_136' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1353 [1/1] (0.00ns)   --->   "%input_size_6_load51 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1353 'load' 'input_size_6_load51' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1354 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load51, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3021" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1354 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1355 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_136, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3065" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1355 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1356 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7542" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1356 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1357 [1/1] (0.00ns)   --->   "%input_direction_load_135 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1357 'load' 'input_direction_load_135' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1358 [1/1] (0.00ns)   --->   "%input_size_6_load52 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1358 'load' 'input_size_6_load52' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1359 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load52, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3020" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1359 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1360 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_135, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3064" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1360 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1361 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7542" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1361 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1362 [1/1] (0.00ns)   --->   "%input_direction_load_134 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1362 'load' 'input_direction_load_134' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1363 [1/1] (0.00ns)   --->   "%input_size_6_load53 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1363 'load' 'input_size_6_load53' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1364 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load53, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3019" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1364 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1365 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_134, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3063" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1365 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1366 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7542" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1366 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1367 [1/1] (0.00ns)   --->   "%input_direction_load_133 = load i3 %input_direction" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1367 'load' 'input_direction_load_133' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1368 [1/1] (0.00ns)   --->   "%input_size_6_load_12 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1368 'load' 'input_size_6_load_12' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1369 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i8 %input_size_6_load_12, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3022" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1369 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1370 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i3 %input_direction_load_133, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3066" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1370 'store' 'store_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1371 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx6610.i1282.3.exit7542" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466]   --->   Operation 1371 'br' 'br_ln217' <Predicate = (!or_ln210 & and_ln215 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1372 [1/1] (1.70ns)   --->   "%store_ln366 = store i8 %input_size_1, i8 %input_size_6" [order_book_src/priority_queue.cpp:366]   --->   Operation 1372 'store' 'store_ln366' <Predicate = (!or_ln210 & and_ln215)> <Delay = 1.70>
ST_7 : Operation 1373 [1/1] (1.70ns)   --->   "%store_ln366 = store i3 %input_direction_1, i3 %input_direction" [order_book_src/priority_queue.cpp:366]   --->   Operation 1373 'store' 'store_ln366' <Predicate = (!or_ln210 & and_ln215)> <Delay = 1.70>
ST_7 : Operation 1374 [1/1] (0.00ns)   --->   "%br_ln219 = br void %if.end72.i" [order_book_src/priority_queue.cpp:219->order_book_src/priority_queue.cpp:466]   --->   Operation 1374 'br' 'br_ln219' <Predicate = (!or_ln210 & and_ln215)> <Delay = 0.00>
ST_7 : Operation 1375 [1/1] (2.66ns)   --->   "%input_size_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.11i8.i8.i4, i4 0, i8 %tmp_s, i4 1, i8 %tmp_141, i4 2, i8 %tmp_142, i4 3, i8 %tmp_143, i4 4, i8 %tmp_144, i4 5, i8 %tmp_145, i4 6, i8 %tmp_146, i4 7, i8 %tmp_147, i4 8, i8 %tmp_148, i4 9, i8 %tmp_149, i4 10, i8 %tmp_150, i8 0, i4 %level_3" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1375 'sparsemux' 'input_size_7' <Predicate = (or_ln210)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1376 [1/1] (2.66ns)   --->   "%input_direction_4 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.11i3.i3.i4, i4 0, i3 %tmp_151, i4 1, i3 %tmp_152, i4 2, i3 %tmp_153, i4 3, i3 %tmp_154, i4 4, i3 %tmp_155, i4 5, i3 %tmp_156, i4 6, i3 %tmp_157, i4 7, i3 %tmp_158, i4 8, i3 %tmp_159, i4 9, i3 %tmp_160, i4 10, i3 %tmp_161, i3 0, i4 %level_3" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:466]   --->   Operation 1376 'sparsemux' 'input_direction_4' <Predicate = (or_ln210)> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1377 [1/1] (0.00ns)   --->   "%input_direction_load_132 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1377 'load' 'input_direction_load_132' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1378 [1/1] (0.00ns)   --->   "%input_size_6_load59 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1378 'load' 'input_size_6_load59' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1379 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load59, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2705" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1379 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1380 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_132, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2749" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1380 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1381 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7524" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1381 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1382 [1/1] (0.00ns)   --->   "%input_direction_load_131 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1382 'load' 'input_direction_load_131' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1383 [1/1] (0.00ns)   --->   "%input_size_6_load_11 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1383 'load' 'input_size_6_load_11' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1384 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_11, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2704" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1384 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1385 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_131, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2748" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1385 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1386 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7524" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1386 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1387 [1/1] (0.00ns)   --->   "%input_direction_load_130 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1387 'load' 'input_direction_load_130' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1388 [1/1] (0.00ns)   --->   "%input_size_6_load61 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1388 'load' 'input_size_6_load61' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1389 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load61, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2703" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1389 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1390 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_130, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2747" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1390 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1391 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7524" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1391 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1392 [1/1] (0.00ns)   --->   "%input_direction_load_129 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1392 'load' 'input_direction_load_129' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1393 [1/1] (0.00ns)   --->   "%input_size_6_load58 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1393 'load' 'input_size_6_load58' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1394 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load58, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2706" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1394 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1395 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_129, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2750" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1395 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1396 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7524" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1396 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1397 [1/1] (0.00ns)   --->   "%input_direction_load_128 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1397 'load' 'input_direction_load_128' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1398 [1/1] (0.00ns)   --->   "%input_size_6_load63 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1398 'load' 'input_size_6_load63' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1399 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load63, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2701" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1399 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1400 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_128, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2745" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1400 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1401 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7518" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1401 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1402 [1/1] (0.00ns)   --->   "%input_direction_load_127 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1402 'load' 'input_direction_load_127' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1403 [1/1] (0.00ns)   --->   "%input_size_6_load64 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1403 'load' 'input_size_6_load64' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1404 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load64, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2700" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1404 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1405 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_127, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2744" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1405 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1406 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7518" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1406 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1407 [1/1] (0.00ns)   --->   "%input_direction_load_126 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1407 'load' 'input_direction_load_126' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1408 [1/1] (0.00ns)   --->   "%input_size_6_load65 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1408 'load' 'input_size_6_load65' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1409 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load65, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2699" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1409 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1410 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_126, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2743" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1410 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1411 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7518" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1411 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1412 [1/1] (0.00ns)   --->   "%input_direction_load_125 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1412 'load' 'input_direction_load_125' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1413 [1/1] (0.00ns)   --->   "%input_size_6_load62 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1413 'load' 'input_size_6_load62' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1414 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load62, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2702" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1414 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1415 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_125, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2746" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1415 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1416 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7518" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1416 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 8 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1417 [1/1] (0.00ns)   --->   "%input_direction_load_124 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1417 'load' 'input_direction_load_124' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1418 [1/1] (0.00ns)   --->   "%input_size_6_load67 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1418 'load' 'input_size_6_load67' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1419 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load67, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2697" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1419 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1420 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_124, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2741" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1420 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1421 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7512" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1421 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1422 [1/1] (0.00ns)   --->   "%input_direction_load_123 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1422 'load' 'input_direction_load_123' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1423 [1/1] (0.00ns)   --->   "%input_size_6_load68 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1423 'load' 'input_size_6_load68' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1424 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load68, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2696" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1424 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1425 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_123, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2740" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1425 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1426 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7512" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1426 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1427 [1/1] (0.00ns)   --->   "%input_direction_load_122 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1427 'load' 'input_direction_load_122' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1428 [1/1] (0.00ns)   --->   "%input_size_6_load69 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1428 'load' 'input_size_6_load69' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1429 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load69, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2695" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1429 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1430 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_122, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2739" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1430 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1431 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7512" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1431 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1432 [1/1] (0.00ns)   --->   "%input_direction_load_121 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1432 'load' 'input_direction_load_121' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1433 [1/1] (0.00ns)   --->   "%input_size_6_load66 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1433 'load' 'input_size_6_load66' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1434 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load66, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2698" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1434 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1435 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_121, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2742" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1435 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1436 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7512" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1436 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 7 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1437 [1/1] (0.00ns)   --->   "%input_direction_load_120 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1437 'load' 'input_direction_load_120' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1438 [1/1] (0.00ns)   --->   "%input_size_6_load71 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1438 'load' 'input_size_6_load71' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1439 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load71, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2693" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1439 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1440 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_120, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2737" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1440 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1441 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7506" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1441 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1442 [1/1] (0.00ns)   --->   "%input_direction_load_119 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1442 'load' 'input_direction_load_119' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1443 [1/1] (0.00ns)   --->   "%input_size_6_load72 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1443 'load' 'input_size_6_load72' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1444 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load72, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2692" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1444 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1445 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_119, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2736" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1445 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1446 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7506" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1446 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1447 [1/1] (0.00ns)   --->   "%input_direction_load_118 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1447 'load' 'input_direction_load_118' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1448 [1/1] (0.00ns)   --->   "%input_size_6_load73 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1448 'load' 'input_size_6_load73' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1449 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load73, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2691" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1449 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1450 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_118, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2735" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1450 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1451 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7506" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1451 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1452 [1/1] (0.00ns)   --->   "%input_direction_load_117 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1452 'load' 'input_direction_load_117' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1453 [1/1] (0.00ns)   --->   "%input_size_6_load_10 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1453 'load' 'input_size_6_load_10' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1454 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_10, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2694" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1454 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1455 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_117, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2738" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1455 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1456 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7506" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1456 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 6 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1457 [1/1] (0.00ns)   --->   "%input_direction_load_116 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1457 'load' 'input_direction_load_116' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1458 [1/1] (0.00ns)   --->   "%input_size_6_load75 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1458 'load' 'input_size_6_load75' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1459 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load75, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2689" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1459 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1460 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_116, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2733" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1460 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1461 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7500" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1461 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1462 [1/1] (0.00ns)   --->   "%input_direction_load_115 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1462 'load' 'input_direction_load_115' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1463 [1/1] (0.00ns)   --->   "%input_size_6_load76 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1463 'load' 'input_size_6_load76' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1464 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load76, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2688" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1464 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1465 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_115, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2732" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1465 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1466 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7500" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1466 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1467 [1/1] (0.00ns)   --->   "%input_direction_load_114 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1467 'load' 'input_direction_load_114' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1468 [1/1] (0.00ns)   --->   "%input_size_6_load77 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1468 'load' 'input_size_6_load77' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1469 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load77, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2687" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1469 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1470 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_114, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2731" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1470 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1471 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7500" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1471 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1472 [1/1] (0.00ns)   --->   "%input_direction_load_113 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1472 'load' 'input_direction_load_113' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1473 [1/1] (0.00ns)   --->   "%input_size_6_load74 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1473 'load' 'input_size_6_load74' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1474 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load74, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2690" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1474 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1475 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_113, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2734" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1475 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1476 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7500" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1476 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 5 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1477 [1/1] (0.00ns)   --->   "%input_direction_load_112 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1477 'load' 'input_direction_load_112' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1478 [1/1] (0.00ns)   --->   "%input_size_6_load79 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1478 'load' 'input_size_6_load79' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1479 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load79, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2685" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1479 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1480 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_112, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2729" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1480 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1481 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7494" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1481 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1482 [1/1] (0.00ns)   --->   "%input_direction_load_111 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1482 'load' 'input_direction_load_111' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1483 [1/1] (0.00ns)   --->   "%input_size_6_load_9 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1483 'load' 'input_size_6_load_9' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1484 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_9, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2684" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1484 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1485 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_111, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2728" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1485 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1486 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7494" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1486 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1487 [1/1] (0.00ns)   --->   "%input_direction_load_110 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1487 'load' 'input_direction_load_110' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1488 [1/1] (0.00ns)   --->   "%input_size_6_load81 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1488 'load' 'input_size_6_load81' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1489 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load81, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2683" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1489 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1490 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_110, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2727" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1490 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1491 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7494" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1491 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1492 [1/1] (0.00ns)   --->   "%input_direction_load_109 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1492 'load' 'input_direction_load_109' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1493 [1/1] (0.00ns)   --->   "%input_size_6_load78 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1493 'load' 'input_size_6_load78' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1494 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load78, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2686" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1494 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1495 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_109, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2730" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1495 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1496 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7494" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1496 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 4 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1497 [1/1] (0.00ns)   --->   "%input_direction_load_108 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1497 'load' 'input_direction_load_108' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1498 [1/1] (0.00ns)   --->   "%input_size_6_load83 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1498 'load' 'input_size_6_load83' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1499 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load83, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2681" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1499 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1500 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_108, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2725" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1500 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1501 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7488" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1501 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1502 [1/1] (0.00ns)   --->   "%input_direction_load_107 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1502 'load' 'input_direction_load_107' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1503 [1/1] (0.00ns)   --->   "%input_size_6_load84 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1503 'load' 'input_size_6_load84' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1504 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load84, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2680" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1504 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1505 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_107, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2724" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1505 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1506 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7488" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1506 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1507 [1/1] (0.00ns)   --->   "%input_direction_load_106 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1507 'load' 'input_direction_load_106' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1508 [1/1] (0.00ns)   --->   "%input_size_6_load85 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1508 'load' 'input_size_6_load85' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1509 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load85, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2679" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1509 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1510 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_106, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2723" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1510 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1511 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7488" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1511 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1512 [1/1] (0.00ns)   --->   "%input_direction_load_105 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1512 'load' 'input_direction_load_105' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1513 [1/1] (0.00ns)   --->   "%input_size_6_load82 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1513 'load' 'input_size_6_load82' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1514 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load82, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2682" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1514 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1515 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_105, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2726" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1515 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1516 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7488" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1516 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 3 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1517 [1/1] (0.00ns)   --->   "%input_direction_load_104 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1517 'load' 'input_direction_load_104' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1518 [1/1] (0.00ns)   --->   "%input_size_6_load87 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1518 'load' 'input_size_6_load87' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1519 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load87, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2677" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1519 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1520 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_104, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2721" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1520 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1521 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7482" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1521 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1522 [1/1] (0.00ns)   --->   "%input_direction_load_103 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1522 'load' 'input_direction_load_103' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1523 [1/1] (0.00ns)   --->   "%input_size_6_load88 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1523 'load' 'input_size_6_load88' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1524 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load88, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2676" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1524 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1525 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_103, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2720" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1525 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1526 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7482" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1526 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1527 [1/1] (0.00ns)   --->   "%input_direction_load_102 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1527 'load' 'input_direction_load_102' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1528 [1/1] (0.00ns)   --->   "%input_size_6_load_8 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1528 'load' 'input_size_6_load_8' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1529 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_8, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2675" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1529 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1530 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_102, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2719" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1530 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1531 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7482" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1531 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1532 [1/1] (0.00ns)   --->   "%input_direction_load_101 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1532 'load' 'input_direction_load_101' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1533 [1/1] (0.00ns)   --->   "%input_size_6_load86 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1533 'load' 'input_size_6_load86' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1534 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load86, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2678" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1534 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1535 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_101, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2722" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1535 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1536 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7482" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1536 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 2 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1537 [1/1] (0.00ns)   --->   "%input_direction_load_100 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1537 'load' 'input_direction_load_100' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1538 [1/1] (0.00ns)   --->   "%input_size_6_load91 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1538 'load' 'input_size_6_load91' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1539 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load91, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2673" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1539 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1540 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_100, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2717" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1540 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1541 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7476" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1541 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1542 [1/1] (0.00ns)   --->   "%input_direction_load_99 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1542 'load' 'input_direction_load_99' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1543 [1/1] (0.00ns)   --->   "%input_size_6_load92 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1543 'load' 'input_size_6_load92' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1544 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load92, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2672" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1544 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1545 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_99, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2716" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1545 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1546 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7476" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1546 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1547 [1/1] (0.00ns)   --->   "%input_direction_load_98 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1547 'load' 'input_direction_load_98' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1548 [1/1] (0.00ns)   --->   "%input_size_6_load93 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1548 'load' 'input_size_6_load93' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1549 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load93, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2671" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1549 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1550 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_98, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2715" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1550 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1551 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7476" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1551 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1552 [1/1] (0.00ns)   --->   "%input_direction_load_97 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1552 'load' 'input_direction_load_97' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1553 [1/1] (0.00ns)   --->   "%input_size_6_load_7 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1553 'load' 'input_size_6_load_7' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1554 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_7, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2674" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1554 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1555 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_97, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2718" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1555 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1556 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7476" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1556 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 1 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1557 [1/1] (0.00ns)   --->   "%input_direction_load_96 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1557 'load' 'input_direction_load_96' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1558 [1/1] (0.00ns)   --->   "%input_size_6_load55 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1558 'load' 'input_size_6_load55' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1559 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load55, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2709" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1559 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1560 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_96, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2753" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1560 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1561 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7530" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1561 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1562 [1/1] (0.00ns)   --->   "%input_direction_load_95 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1562 'load' 'input_direction_load_95' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1563 [1/1] (0.00ns)   --->   "%input_size_6_load_6 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1563 'load' 'input_size_6_load_6' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1564 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_6, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2708" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1564 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1565 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_95, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2752" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1565 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1566 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7530" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1566 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1567 [1/1] (0.00ns)   --->   "%input_direction_load_94 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1567 'load' 'input_direction_load_94' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1568 [1/1] (0.00ns)   --->   "%input_size_6_load_5 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1568 'load' 'input_size_6_load_5' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1569 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_5, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2707" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1569 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1570 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_94, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2751" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1570 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1571 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7530" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1571 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1572 [1/1] (0.00ns)   --->   "%input_direction_load_93 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1572 'load' 'input_direction_load_93' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1573 [1/1] (0.00ns)   --->   "%input_size_6_load54 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1573 'load' 'input_size_6_load54' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1574 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load54, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2710" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1574 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1575 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_93, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2754" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1575 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1576 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7530" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1576 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 == 10 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1577 [1/1] (0.00ns)   --->   "%input_direction_load_92 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1577 'load' 'input_direction_load_92' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1578 [1/1] (0.00ns)   --->   "%input_size_6_load_4 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1578 'load' 'input_size_6_load_4' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1579 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_4, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2669" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1579 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1580 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_92, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2713" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1580 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1581 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7470" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1581 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 2)> <Delay = 0.00>
ST_7 : Operation 1582 [1/1] (0.00ns)   --->   "%input_direction_load_91 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1582 'load' 'input_direction_load_91' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1583 [1/1] (0.00ns)   --->   "%input_size_6_load_3 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1583 'load' 'input_size_6_load_3' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1584 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_3, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2668" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1584 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1585 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_91, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2712" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1585 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1586 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7470" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1586 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 1)> <Delay = 0.00>
ST_7 : Operation 1587 [1/1] (0.00ns)   --->   "%input_direction_load_90 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1587 'load' 'input_direction_load_90' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1588 [1/1] (0.00ns)   --->   "%input_size_6_load_2 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1588 'load' 'input_size_6_load_2' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1589 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_2, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2667" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1589 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1590 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_90, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2711" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1590 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1591 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7470" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1591 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 0)> <Delay = 0.00>
ST_7 : Operation 1592 [1/1] (0.00ns)   --->   "%input_direction_load_89 = load i3 %input_direction" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1592 'load' 'input_direction_load_89' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1593 [1/1] (0.00ns)   --->   "%input_size_6_load_1 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1593 'load' 'input_size_6_load_1' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1594 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i8 %input_size_6_load_1, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2670" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1594 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 1595 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln212 = store i3 %input_direction_load_89, i9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2714" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1595 'store' 'store_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 512> <RAM>
ST_7 : Operation 1596 [1/1] (0.00ns)   --->   "%br_ln212 = br void %arrayidx4112.i1284.3.exit7470" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:466]   --->   Operation 1596 'br' 'br_ln212' <Predicate = (or_ln210 & level_3 != 10 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & level_3 != 5 & level_3 != 6 & level_3 != 7 & level_3 != 8 & level_3 != 9 & trunc_ln206 == 3)> <Delay = 0.00>
ST_7 : Operation 1597 [1/1] (1.70ns)   --->   "%store_ln366 = store i8 %input_size_7, i8 %input_size_6" [order_book_src/priority_queue.cpp:366]   --->   Operation 1597 'store' 'store_ln366' <Predicate = (or_ln210)> <Delay = 1.70>
ST_7 : Operation 1598 [1/1] (1.70ns)   --->   "%store_ln366 = store i3 %input_direction_4, i3 %input_direction" [order_book_src/priority_queue.cpp:366]   --->   Operation 1598 'store' 'store_ln366' <Predicate = (or_ln210)> <Delay = 1.70>
ST_7 : Operation 1599 [1/1] (0.00ns)   --->   "%br_ln214 = br void %if.end72.i" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:466]   --->   Operation 1599 'br' 'br_ln214' <Predicate = (or_ln210)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.548ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln206', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466) of variable 'zext_ln186_cast' on local variable 'i', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466 [207]  (1.588 ns)
	'load' operation 5 bit ('i', order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466) on local variable 'i', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466 [212]  (0.000 ns)
	'add' operation 5 bit ('level', order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466) [1643]  (1.780 ns)
	blocking operation 2.18 ns on control path)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 11 bit ('new_idx', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:466) on local variable 'idx', order_book_src/priority_queue.cpp:27->order_book_src/priority_queue.cpp:220->order_book_src/priority_queue.cpp:466 [211]  (0.000 ns)
	'getelementptr' operation 9 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2843', order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466) [226]  (0.000 ns)
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2887', order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1055' [270]  (3.254 ns)

 <State 3>: 5.081ns
The critical path consists of the following:
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2887', order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1055' [270]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp_56', order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466) [274]  (1.827 ns)

 <State 4>: 2.662ns
The critical path consists of the following:
	'sparsemux' operation 16 bit ('input.price', order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:466) [325]  (2.662 ns)

 <State 5>: 6.784ns
The critical path consists of the following:
	'load' operation 32 bit ('input.orderID') on local variable 'input.orderID', order_book_src/priority_queue.cpp:366 [215]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln215_1', order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:466) [432]  (2.552 ns)
	'and' operation 1 bit ('and_ln215', order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:466) [433]  (0.978 ns)
	'store' operation 0 bit ('store_ln217', order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:466) of variable 'input.price' on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1099' [658]  (3.254 ns)

 <State 6>: 5.081ns
The critical path consists of the following:
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3107', order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1103' [524]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_162', order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466) [528]  (1.827 ns)

 <State 7>: 4.369ns
The critical path consists of the following:
	'sparsemux' operation 8 bit ('input.size', order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466) [579]  (2.662 ns)
	'store' operation 0 bit ('store_ln366', order_book_src/priority_queue.cpp:366) of variable 'input.size', order_book_src/priority_queue.cpp:218->order_book_src/priority_queue.cpp:466 on local variable 'input.size', order_book_src/priority_queue.cpp:366 [1034]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
