============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Apr 20 2022  01:57:46 pm
  Module:                 boundFlasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin LEDs[0]
          Group: clk
     Startpoint: (R) LEDs_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[0]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[0]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[0]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (0 ps) Late External Delay Assertion at pin LEDs[1]
          Group: clk
     Startpoint: (R) LEDs_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[1]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[1]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[1]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (0 ps) Late External Delay Assertion at pin LEDs[2]
          Group: clk
     Startpoint: (R) LEDs_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[2]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[2]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[2]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (0 ps) Late External Delay Assertion at pin LEDs[3]
          Group: clk
     Startpoint: (R) LEDs_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[3]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[3]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[3]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (0 ps) Late External Delay Assertion at pin LEDs[4]
          Group: clk
     Startpoint: (R) LEDs_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[4]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[4]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[4]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (0 ps) Late External Delay Assertion at pin LEDs[5]
          Group: clk
     Startpoint: (R) LEDs_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[5]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[5]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[5]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (0 ps) Late External Delay Assertion at pin LEDs[6]
          Group: clk
     Startpoint: (R) LEDs_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[6]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[6]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[6]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (0 ps) Late External Delay Assertion at pin LEDs[7]
          Group: clk
     Startpoint: (R) LEDs_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[7]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[7]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[7]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (0 ps) Late External Delay Assertion at pin LEDs[8]
          Group: clk
     Startpoint: (R) LEDs_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[8]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[8]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[8]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (0 ps) Late External Delay Assertion at pin LEDs[9]
          Group: clk
     Startpoint: (R) LEDs_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[9]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[9]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[9]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (0 ps) Late External Delay Assertion at pin LEDs[10]
          Group: clk
     Startpoint: (R) LEDs_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_5_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[10]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[10]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[10]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: MET (0 ps) Late External Delay Assertion at pin LEDs[11]
          Group: clk
     Startpoint: (R) LEDs_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_4_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[11]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[11]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[11]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (0 ps) Late External Delay Assertion at pin LEDs[12]
          Group: clk
     Startpoint: (R) LEDs_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_3_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[12]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[12]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[12]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (0 ps) Late External Delay Assertion at pin LEDs[13]
          Group: clk
     Startpoint: (R) LEDs_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_2_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[13]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[13]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[13]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (0 ps) Late External Delay Assertion at pin LEDs[14]
          Group: clk
     Startpoint: (R) LEDs_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8_1_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[14]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[14]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[14]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (0 ps) Late External Delay Assertion at pin LEDs[15]
          Group: clk
     Startpoint: (R) LEDs_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     542            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     542            0     
                                              
      Output Delay:-     271                  
     Required Time:=     271                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             271             bound_flasher_gate.s_line_8 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[15]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[15]/Q  -       CK->Q R     DFFRHQX4       2  6.3    54   271     271    (-,-) 
  LEDs[15]        -       -     R     (port)         -    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

