In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMLineEditor.a_clang_-O0:

LineEditor.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #336]
   8:	str	x28, [sp, #352]
   c:	add	x29, sp, #0x150
  10:	sub	x9, x29, #0x18
  14:	adrp	x10, 0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  18:	add	x10, x10, #0x0
  1c:	sub	x11, x29, #0x48
  20:	str	x8, [x9, #16]
  24:	str	x0, [x9]
  28:	str	x1, [x9, #8]
  2c:	mov	x0, x11
  30:	str	x8, [sp, #88]
  34:	str	x10, [sp, #80]
  38:	str	x11, [sp, #72]
  3c:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  40:	ldr	x0, [sp, #72]
  44:	bl	0 <_ZN4llvm3sys4path14home_directoryERNS_15SmallVectorImplIcEE>
  48:	tbnz	w0, #0, 50 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE+0x50>
  4c:	b	124 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE+0x124>
  50:	sub	x8, x29, #0x78
  54:	str	x8, [sp, #64]
  58:	adrp	x0, 0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  5c:	add	x0, x0, #0x0
  60:	sub	x1, x29, #0x18
  64:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  68:	sub	x8, x29, #0x90
  6c:	mov	x0, x8
  70:	adrp	x1, 0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  74:	add	x1, x1, #0x0
  78:	str	x8, [sp, #56]
  7c:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  80:	sub	x8, x29, #0x60
  84:	str	x8, [sp, #48]
  88:	ldr	x0, [sp, #64]
  8c:	ldr	x1, [sp, #56]
  90:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  94:	add	x8, sp, #0xa8
  98:	mov	x0, x8
  9c:	ldr	x1, [sp, #80]
  a0:	str	x8, [sp, #40]
  a4:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  a8:	add	x8, sp, #0x90
  ac:	mov	x0, x8
  b0:	ldr	x1, [sp, #80]
  b4:	str	x8, [sp, #32]
  b8:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  bc:	add	x8, sp, #0x78
  c0:	mov	x0, x8
  c4:	ldr	x1, [sp, #80]
  c8:	str	x8, [sp, #24]
  cc:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  d0:	sub	x8, x29, #0x48
  d4:	mov	x0, x8
  d8:	ldr	x1, [sp, #48]
  dc:	ldr	x2, [sp, #40]
  e0:	ldr	x3, [sp, #32]
  e4:	ldr	x4, [sp, #24]
  e8:	str	x8, [sp, #16]
  ec:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
  f0:	ldr	x0, [sp, #16]
  f4:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
  f8:	add	x8, sp, #0x68
  fc:	str	x0, [sp, #104]
 100:	str	x1, [sp, #112]
 104:	ldr	x9, [sp, #88]
 108:	str	x8, [sp, #8]
 10c:	mov	x8, x9
 110:	ldr	x0, [sp, #8]
 114:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 118:	mov	w10, #0x1                   	// #1
 11c:	str	w10, [sp, #100]
 120:	b	134 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE+0x134>
 124:	ldr	x0, [sp, #88]
 128:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 12c:	mov	w8, #0x1                   	// #1
 130:	str	w8, [sp, #100]
 134:	sub	x0, x29, #0x48
 138:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 13c:	ldr	x28, [sp, #352]
 140:	ldp	x29, x30, [sp, #336]
 144:	add	sp, sp, #0x170
 148:	ret

000000000000014c <_ZN4llvm10LineEditor16CompleterConceptD1Ev>:
 14c:	sub	sp, sp, #0x10
 150:	str	x0, [sp, #8]
 154:	add	sp, sp, #0x10
 158:	ret

000000000000015c <_ZN4llvm10LineEditor16CompleterConceptD0Ev>:
 15c:	sub	sp, sp, #0x10
 160:	str	x0, [sp, #8]
 164:	brk	#0x1

0000000000000168 <_ZN4llvm10LineEditor20ListCompleterConceptD1Ev>:
 168:	sub	sp, sp, #0x20
 16c:	stp	x29, x30, [sp, #16]
 170:	add	x29, sp, #0x10
 174:	str	x0, [sp, #8]
 178:	ldr	x0, [sp, #8]
 17c:	bl	14c <_ZN4llvm10LineEditor16CompleterConceptD1Ev>
 180:	ldp	x29, x30, [sp, #16]
 184:	add	sp, sp, #0x20
 188:	ret

000000000000018c <_ZN4llvm10LineEditor20ListCompleterConceptD0Ev>:
 18c:	sub	sp, sp, #0x10
 190:	str	x0, [sp, #8]
 194:	brk	#0x1

0000000000000198 <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE>:
 198:	sub	sp, sp, #0x80
 19c:	stp	x29, x30, [sp, #112]
 1a0:	add	x29, sp, #0x70
 1a4:	stur	x8, [x29, #-8]
 1a8:	stur	x0, [x29, #-16]
 1ac:	ldur	x0, [x29, #-16]
 1b0:	str	x8, [sp, #24]
 1b4:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 1b8:	eor	w9, w0, #0x1
 1bc:	tbnz	w9, #0, 1c4 <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0x2c>
 1c0:	b	1c8 <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0x30>
 1c4:	b	1e8 <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0x50>
 1c8:	adrp	x0, 0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 1cc:	add	x0, x0, #0x0
 1d0:	adrp	x1, 0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 1d4:	add	x1, x1, #0x0
 1d8:	mov	w2, #0x25                  	// #37
 1dc:	adrp	x3, 0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 1e0:	add	x3, x3, #0x0
 1e4:	bl	0 <__assert_fail>
 1e8:	mov	w8, wzr
 1ec:	and	w8, w8, #0x1
 1f0:	sturb	w8, [x29, #-17]
 1f4:	ldur	x0, [x29, #-16]
 1f8:	mov	x9, xzr
 1fc:	mov	x1, x9
 200:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 204:	ldr	x9, [sp, #24]
 208:	str	x0, [sp, #16]
 20c:	mov	x0, x9
 210:	ldr	x1, [sp, #16]
 214:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 218:	ldur	x0, [x29, #-16]
 21c:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 220:	sub	x9, x29, #0x28
 224:	stur	x0, [x29, #-40]
 228:	mov	x0, x9
 22c:	mov	x1, #0x1                   	// #1
 230:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 234:	stur	x0, [x29, #-32]
 238:	ldur	x0, [x29, #-16]
 23c:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 240:	stur	x0, [x29, #-48]
 244:	sub	x0, x29, #0x20
 248:	sub	x1, x29, #0x30
 24c:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 250:	tbnz	w0, #0, 258 <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0xc0>
 254:	b	304 <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0x16c>
 258:	ldr	x0, [sp, #24]
 25c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 260:	add	x8, sp, #0x30
 264:	str	x0, [sp, #48]
 268:	sub	x0, x29, #0x20
 26c:	str	x8, [sp, #8]
 270:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 274:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 278:	add	x1, sp, #0x28
 27c:	str	x0, [sp, #40]
 280:	ldr	x0, [sp, #8]
 284:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 288:	ldr	x8, [x0]
 28c:	str	x8, [sp, #56]
 290:	str	xzr, [sp, #32]
 294:	ldr	x8, [sp, #32]
 298:	ldr	x9, [sp, #56]
 29c:	cmp	x8, x9
 2a0:	b.eq	2ec <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0x154>  // b.none
 2a4:	ldr	x1, [sp, #32]
 2a8:	ldr	x0, [sp, #24]
 2ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEm>
 2b0:	ldrb	w8, [x0]
 2b4:	sub	x0, x29, #0x20
 2b8:	str	w8, [sp, #4]
 2bc:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 2c0:	ldr	x1, [sp, #32]
 2c4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEm>
 2c8:	ldrb	w8, [x0]
 2cc:	ldr	w9, [sp, #4]
 2d0:	cmp	w9, w8
 2d4:	b.eq	2dc <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0x144>  // b.none
 2d8:	b	2ec <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0x154>
 2dc:	ldr	x8, [sp, #32]
 2e0:	add	x8, x8, #0x1
 2e4:	str	x8, [sp, #32]
 2e8:	b	294 <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0xfc>
 2ec:	ldr	x1, [sp, #32]
 2f0:	ldr	x0, [sp, #24]
 2f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6resizeEm>
 2f8:	sub	x0, x29, #0x20
 2fc:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 300:	b	244 <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0xac>
 304:	mov	w8, #0x1                   	// #1
 308:	and	w8, w8, #0x1
 30c:	sturb	w8, [x29, #-17]
 310:	ldurb	w8, [x29, #-17]
 314:	tbnz	w8, #0, 320 <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE+0x188>
 318:	ldr	x0, [sp, #24]
 31c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 320:	ldp	x29, x30, [sp, #112]
 324:	add	sp, sp, #0x80
 328:	ret

000000000000032c <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm>:
 32c:	sub	sp, sp, #0xe0
 330:	stp	x29, x30, [sp, #208]
 334:	add	x29, sp, #0xd0
 338:	mov	w9, wzr
 33c:	mov	w10, #0x1                   	// #1
 340:	sub	x11, x29, #0x48
 344:	stur	x8, [x29, #-8]
 348:	stur	x1, [x29, #-24]
 34c:	stur	x2, [x29, #-16]
 350:	stur	x0, [x29, #-32]
 354:	stur	x3, [x29, #-40]
 358:	ldur	x12, [x29, #-32]
 35c:	and	w9, w9, w10
 360:	sturb	w9, [x29, #-41]
 364:	mov	x0, x8
 368:	str	x8, [sp, #48]
 36c:	str	x11, [sp, #40]
 370:	str	x12, [sp, #32]
 374:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 378:	ldur	q0, [x29, #-24]
 37c:	stur	q0, [x29, #-96]
 380:	ldur	x3, [x29, #-40]
 384:	ldur	x1, [x29, #-96]
 388:	ldur	x2, [x29, #-88]
 38c:	ldr	x8, [sp, #32]
 390:	ldr	x11, [x8]
 394:	ldr	x11, [x11, #24]
 398:	ldr	x8, [sp, #40]
 39c:	ldr	x0, [sp, #32]
 3a0:	blr	x11
 3a4:	ldr	x0, [sp, #40]
 3a8:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 3ac:	tbnz	w0, #0, 3b4 <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm+0x88>
 3b0:	b	3d4 <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm+0xa8>
 3b4:	mov	w8, #0x1                   	// #1
 3b8:	ldr	x9, [sp, #48]
 3bc:	str	w8, [x9]
 3c0:	mov	w10, #0x1                   	// #1
 3c4:	and	w10, w10, #0x1
 3c8:	sturb	w10, [x29, #-41]
 3cc:	stur	w8, [x29, #-100]
 3d0:	b	498 <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm+0x16c>
 3d4:	add	x8, sp, #0x48
 3d8:	str	x8, [sp, #24]
 3dc:	sub	x0, x29, #0x48
 3e0:	bl	198 <_ZN4llvm10LineEditor20ListCompleterConcept15getCommonPrefixB5cxx11ERKSt6vectorINS0_10CompletionESaIS3_EE>
 3e4:	ldr	x0, [sp, #24]
 3e8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5emptyEv>
 3ec:	tbnz	w0, #0, 3f4 <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm+0xc8>
 3f0:	b	468 <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm+0x13c>
 3f4:	mov	w8, #0x1                   	// #1
 3f8:	ldr	x9, [sp, #48]
 3fc:	str	w8, [x9]
 400:	sub	x10, x29, #0x48
 404:	mov	x0, x10
 408:	str	x10, [sp, #16]
 40c:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 410:	str	x0, [sp, #64]
 414:	ldr	x0, [sp, #16]
 418:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 41c:	str	x0, [sp, #56]
 420:	add	x0, sp, #0x40
 424:	add	x1, sp, #0x38
 428:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 42c:	tbnz	w0, #0, 434 <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm+0x108>
 430:	b	464 <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm+0x138>
 434:	ldr	x8, [sp, #48]
 438:	add	x0, x8, #0x28
 43c:	add	x9, sp, #0x40
 440:	str	x0, [sp, #8]
 444:	mov	x0, x9
 448:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 44c:	add	x1, x0, #0x20
 450:	ldr	x0, [sp, #8]
 454:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 458:	add	x0, sp, #0x40
 45c:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 460:	b	420 <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm+0xf4>
 464:	b	47c <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm+0x150>
 468:	ldr	x8, [sp, #48]
 46c:	str	wzr, [x8]
 470:	add	x0, x8, #0x8
 474:	add	x1, sp, #0x48
 478:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
 47c:	mov	w8, #0x1                   	// #1
 480:	and	w8, w8, #0x1
 484:	sturb	w8, [x29, #-41]
 488:	mov	w8, #0x1                   	// #1
 48c:	stur	w8, [x29, #-100]
 490:	add	x0, sp, #0x48
 494:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 498:	sub	x0, x29, #0x48
 49c:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 4a0:	ldurb	w8, [x29, #-41]
 4a4:	tbnz	w8, #0, 4b0 <_ZNK4llvm10LineEditor20ListCompleterConcept8completeENS_9StringRefEm+0x184>
 4a8:	ldr	x0, [sp, #48]
 4ac:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 4b0:	ldp	x29, x30, [sp, #208]
 4b4:	add	sp, sp, #0xe0
 4b8:	ret

00000000000004bc <_ZNK4llvm10LineEditor19getCompletionActionENS_9StringRefEm>:
 4bc:	sub	sp, sp, #0x70
 4c0:	stp	x29, x30, [sp, #96]
 4c4:	add	x29, sp, #0x60
 4c8:	stur	x8, [x29, #-8]
 4cc:	stur	x1, [x29, #-24]
 4d0:	stur	x2, [x29, #-16]
 4d4:	stur	x0, [x29, #-32]
 4d8:	stur	x3, [x29, #-40]
 4dc:	ldur	x9, [x29, #-32]
 4e0:	add	x0, x9, #0x48
 4e4:	str	x8, [sp, #24]
 4e8:	str	x9, [sp, #16]
 4ec:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 4f0:	tbnz	w0, #0, 53c <_ZNK4llvm10LineEditor19getCompletionActionENS_9StringRefEm+0x80>
 4f4:	mov	w8, wzr
 4f8:	mov	w9, #0x1                   	// #1
 4fc:	and	w8, w8, #0x1
 500:	sturb	w8, [x29, #-41]
 504:	ldr	x0, [sp, #24]
 508:	str	w9, [sp, #12]
 50c:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 510:	mov	w8, #0x1                   	// #1
 514:	ldr	x10, [sp, #24]
 518:	str	w8, [x10]
 51c:	ldr	w8, [sp, #12]
 520:	and	w9, w8, w8
 524:	sturb	w9, [x29, #-41]
 528:	ldurb	w9, [x29, #-41]
 52c:	tbnz	w9, #0, 538 <_ZNK4llvm10LineEditor19getCompletionActionENS_9StringRefEm+0x7c>
 530:	ldr	x0, [sp, #24]
 534:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 538:	b	578 <_ZNK4llvm10LineEditor19getCompletionActionENS_9StringRefEm+0xbc>
 53c:	ldr	x8, [sp, #16]
 540:	add	x0, x8, #0x48
 544:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 548:	ldur	q0, [x29, #-24]
 54c:	str	q0, [sp, #32]
 550:	ldur	x3, [x29, #-40]
 554:	ldr	x1, [sp, #32]
 558:	ldr	x2, [sp, #40]
 55c:	ldr	x8, [x0]
 560:	ldr	x8, [x8, #16]
 564:	ldr	x9, [sp, #24]
 568:	str	x8, [sp]
 56c:	mov	x8, x9
 570:	ldr	x10, [sp]
 574:	blr	x10
 578:	ldp	x29, x30, [sp, #96]
 57c:	add	sp, sp, #0x70
 580:	ret

0000000000000584 <_ZN4llvm10LineEditorC1ENS_9StringRefES1_P8_IO_FILES3_S3_>:
 584:	sub	sp, sp, #0xb0
 588:	stp	x29, x30, [sp, #160]
 58c:	add	x29, sp, #0xa0
 590:	adrp	x8, 0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 594:	add	x8, x8, #0x0
 598:	mov	x9, #0x10                  	// #16
 59c:	sub	x10, x29, #0x10
 5a0:	add	x11, sp, #0x48
 5a4:	stur	x1, [x29, #-16]
 5a8:	stur	x2, [x29, #-8]
 5ac:	stur	x3, [x29, #-32]
 5b0:	stur	x4, [x29, #-24]
 5b4:	stur	x0, [x29, #-40]
 5b8:	stur	x5, [x29, #-48]
 5bc:	stur	x6, [x29, #-56]
 5c0:	stur	x7, [x29, #-64]
 5c4:	ldur	x12, [x29, #-40]
 5c8:	str	x8, [sp, #64]
 5cc:	mov	x8, x11
 5d0:	mov	x0, x10
 5d4:	ldr	x1, [sp, #64]
 5d8:	str	x9, [sp, #56]
 5dc:	str	x11, [sp, #48]
 5e0:	str	x12, [sp, #40]
 5e4:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 5e8:	ldr	x8, [sp, #40]
 5ec:	ldr	x0, [sp, #48]
 5f0:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 5f4:	ldr	x8, [sp, #40]
 5f8:	add	x0, x8, #0x20
 5fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 600:	ldr	x8, [sp, #40]
 604:	add	x0, x8, #0x40
 608:	ldr	x9, [sp, #56]
 60c:	str	x0, [sp, #32]
 610:	mov	x0, x9
 614:	bl	0 <_Znwm>
 618:	ldr	x8, [sp, #32]
 61c:	str	x0, [sp, #24]
 620:	mov	x0, x8
 624:	ldr	x1, [sp, #24]
 628:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 62c:	ldr	x8, [sp, #40]
 630:	add	x0, x8, #0x48
 634:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 638:	ldur	x8, [x29, #-48]
 63c:	ldr	x9, [sp, #40]
 640:	add	x0, x9, #0x40
 644:	str	x8, [sp, #16]
 648:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 64c:	ldr	x8, [sp, #16]
 650:	str	x8, [x0]
 654:	ldur	x9, [x29, #-56]
 658:	ldr	x10, [sp, #40]
 65c:	add	x0, x10, #0x40
 660:	str	x9, [sp, #8]
 664:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 668:	ldr	x8, [sp, #8]
 66c:	str	x8, [x0, #8]
 670:	ldp	x29, x30, [sp, #160]
 674:	add	sp, sp, #0xb0
 678:	ret

000000000000067c <_ZN4llvm10LineEditorD1Ev>:
 67c:	sub	sp, sp, #0x30
 680:	stp	x29, x30, [sp, #32]
 684:	add	x29, sp, #0x20
 688:	adrp	x8, 0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 68c:	add	x8, x8, #0x0
 690:	mov	x9, #0x1                   	// #1
 694:	stur	x0, [x29, #-8]
 698:	ldur	x10, [x29, #-8]
 69c:	add	x0, x10, #0x40
 6a0:	str	x8, [sp, #16]
 6a4:	str	x9, [sp, #8]
 6a8:	str	x10, [sp]
 6ac:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 6b0:	ldr	x3, [x0, #8]
 6b4:	ldr	x0, [sp, #16]
 6b8:	ldr	x1, [sp, #8]
 6bc:	ldr	x2, [sp, #8]
 6c0:	bl	0 <fwrite>
 6c4:	ldr	x8, [sp]
 6c8:	add	x9, x8, #0x48
 6cc:	mov	x0, x9
 6d0:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 6d4:	ldr	x8, [sp]
 6d8:	add	x0, x8, #0x40
 6dc:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 6e0:	ldr	x8, [sp]
 6e4:	add	x0, x8, #0x20
 6e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 6ec:	ldr	x0, [sp]
 6f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 6f4:	ldp	x29, x30, [sp, #32]
 6f8:	add	sp, sp, #0x30
 6fc:	ret

0000000000000700 <_ZN4llvm10LineEditor11saveHistoryEv>:
 700:	sub	sp, sp, #0x10
 704:	str	x0, [sp, #8]
 708:	add	sp, sp, #0x10
 70c:	ret

0000000000000710 <_ZN4llvm10LineEditor11loadHistoryEv>:
 710:	sub	sp, sp, #0x10
 714:	str	x0, [sp, #8]
 718:	add	sp, sp, #0x10
 71c:	ret

0000000000000720 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev>:
 720:	sub	sp, sp, #0x120
 724:	stp	x29, x30, [sp, #256]
 728:	str	x28, [sp, #272]
 72c:	add	x29, sp, #0x100
 730:	adrp	x1, 0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 734:	add	x1, x1, #0x0
 738:	sub	x9, x29, #0x30
 73c:	stur	x8, [x29, #-8]
 740:	stur	x0, [x29, #-16]
 744:	ldur	x10, [x29, #-16]
 748:	add	x0, x10, #0x40
 74c:	str	x8, [sp, #120]
 750:	str	x1, [sp, #112]
 754:	str	x9, [sp, #104]
 758:	str	x10, [sp, #96]
 75c:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 760:	ldr	x0, [x0, #8]
 764:	ldr	x8, [sp, #96]
 768:	str	x0, [sp, #88]
 76c:	mov	x0, x8
 770:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 774:	ldr	x8, [sp, #88]
 778:	str	x0, [sp, #80]
 77c:	mov	x0, x8
 780:	ldr	x1, [sp, #112]
 784:	ldr	x2, [sp, #80]
 788:	bl	0 <fprintf>
 78c:	ldr	x8, [sp, #104]
 790:	mov	x0, x8
 794:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 798:	ldr	x8, [sp, #96]
 79c:	add	x0, x8, #0x40
 7a0:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 7a4:	ldr	x2, [x0]
 7a8:	sub	x0, x29, #0x70
 7ac:	mov	w1, #0x40                  	// #64
 7b0:	bl	0 <fgets>
 7b4:	stur	x0, [x29, #-120]
 7b8:	ldur	x8, [x29, #-120]
 7bc:	cbnz	x8, 7fc <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0xdc>
 7c0:	sub	x0, x29, #0x30
 7c4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5emptyEv>
 7c8:	tbnz	w0, #0, 7d0 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0xb0>
 7cc:	b	7e4 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0xc4>
 7d0:	ldr	x0, [sp, #120]
 7d4:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 7d8:	mov	w8, #0x1                   	// #1
 7dc:	stur	w8, [x29, #-124]
 7e0:	b	940 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0x220>
 7e4:	ldr	x0, [sp, #120]
 7e8:	sub	x1, x29, #0x30
 7ec:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 7f0:	mov	w8, #0x1                   	// #1
 7f4:	stur	w8, [x29, #-124]
 7f8:	b	940 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0x220>
 7fc:	sub	x0, x29, #0x30
 800:	sub	x1, x29, #0x70
 804:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 808:	sub	x0, x29, #0x30
 80c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5emptyEv>
 810:	mov	w8, #0x1                   	// #1
 814:	str	w8, [sp, #76]
 818:	tbnz	w0, #0, 880 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0x160>
 81c:	sub	x8, x29, #0x30
 820:	mov	x0, x8
 824:	str	x8, [sp, #64]
 828:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 82c:	subs	x1, x0, #0x1
 830:	ldr	x0, [sp, #64]
 834:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEm>
 838:	ldrb	w9, [x0]
 83c:	mov	w10, #0x0                   	// #0
 840:	cmp	w9, #0xa
 844:	str	w10, [sp, #60]
 848:	b.eq	878 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0x158>  // b.none
 84c:	sub	x8, x29, #0x30
 850:	mov	x0, x8
 854:	str	x8, [sp, #48]
 858:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 85c:	subs	x1, x0, #0x1
 860:	ldr	x0, [sp, #48]
 864:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEm>
 868:	ldrb	w9, [x0]
 86c:	cmp	w9, #0xd
 870:	cset	w9, ne  // ne = any
 874:	str	w9, [sp, #60]
 878:	ldr	w8, [sp, #60]
 87c:	str	w8, [sp, #76]
 880:	ldr	w8, [sp, #76]
 884:	tbnz	w8, #0, 798 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0x78>
 888:	sub	x0, x29, #0x30
 88c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5emptyEv>
 890:	mov	w8, #0x0                   	// #0
 894:	str	w8, [sp, #44]
 898:	tbnz	w0, #0, 900 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0x1e0>
 89c:	sub	x8, x29, #0x30
 8a0:	mov	x0, x8
 8a4:	str	x8, [sp, #32]
 8a8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8ac:	subs	x1, x0, #0x1
 8b0:	ldr	x0, [sp, #32]
 8b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEm>
 8b8:	ldrb	w9, [x0]
 8bc:	mov	w10, #0x1                   	// #1
 8c0:	cmp	w9, #0xa
 8c4:	str	w10, [sp, #28]
 8c8:	b.eq	8f8 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0x1d8>  // b.none
 8cc:	sub	x8, x29, #0x30
 8d0:	mov	x0, x8
 8d4:	str	x8, [sp, #16]
 8d8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8dc:	subs	x1, x0, #0x1
 8e0:	ldr	x0, [sp, #16]
 8e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEm>
 8e8:	ldrb	w9, [x0]
 8ec:	cmp	w9, #0xd
 8f0:	cset	w9, eq  // eq = none
 8f4:	str	w9, [sp, #28]
 8f8:	ldr	w8, [sp, #28]
 8fc:	str	w8, [sp, #44]
 900:	ldr	w8, [sp, #44]
 904:	tbnz	w8, #0, 90c <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0x1ec>
 908:	b	92c <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0x20c>
 90c:	sub	x8, x29, #0x30
 910:	mov	x0, x8
 914:	str	x8, [sp, #8]
 918:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 91c:	subs	x1, x0, #0x1
 920:	ldr	x0, [sp, #8]
 924:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6resizeEm>
 928:	b	888 <_ZNK4llvm10LineEditor8readLineB5cxx11Ev+0x168>
 92c:	ldr	x0, [sp, #120]
 930:	sub	x1, x29, #0x30
 934:	bl	0 <_ZN4llvm10LineEditor21getDefaultHistoryPathB5cxx11ENS_9StringRefE>
 938:	mov	w8, #0x1                   	// #1
 93c:	stur	w8, [x29, #-124]
 940:	sub	x0, x29, #0x30
 944:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 948:	ldr	x28, [sp, #272]
 94c:	ldp	x29, x30, [sp, #256]
 950:	add	sp, sp, #0x120
 954:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj32EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj32EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj32EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvmplERKNS_5TwineES2_:

0000000000000000 <_ZN4llvmplERKNS_5TwineES2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvmplERKNS_5TwineES2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvmplEPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvmplEPKcRKNS_9StringRefE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x1, [sp, #8]
  18:	ldr	x2, [sp]
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvmplEPKcRKNS_9StringRefE>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	stur	x0, [x29, #-8]
  18:	str	x1, [sp, #16]
  1c:	ldur	x10, [x29, #-8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	strb	w9, [x10, #16]
  2c:	strb	w9, [x10, #17]
  30:	ldr	x8, [sp, #16]
  34:	ldrb	w9, [x8]
  38:	str	x10, [sp, #8]
  3c:	cbz	w9, 58 <_ZN4llvm5TwineC2EPKc+0x58>
  40:	ldr	x8, [sp, #16]
  44:	ldr	x9, [sp, #8]
  48:	str	x8, [x9]
  4c:	mov	w10, #0x3                   	// #3
  50:	strb	w10, [x9, #16]
  54:	b	64 <_ZN4llvm5TwineC2EPKc+0x64>
  58:	mov	w8, #0x1                   	// #1
  5c:	ldr	x9, [sp, #8]
  60:	strb	w8, [x9, #16]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm5TwineC2EPKc>
  6c:	mov	w8, #0x0                   	// #0
  70:	str	w8, [sp, #4]
  74:	tbnz	w0, #0, 7c <_ZN4llvm5TwineC2EPKc+0x7c>
  78:	b	84 <_ZN4llvm5TwineC2EPKc+0x84>
  7c:	mov	w8, #0x1                   	// #1
  80:	str	w8, [sp, #4]
  84:	ldr	w8, [sp, #4]
  88:	tbnz	w8, #0, 90 <_ZN4llvm5TwineC2EPKc+0x90>
  8c:	b	94 <_ZN4llvm5TwineC2EPKc+0x94>
  90:	b	b4 <_ZN4llvm5TwineC2EPKc+0xb4>
  94:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  98:	add	x0, x0, #0x0
  9c:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x112                 	// #274
  a8:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  ac:	add	x3, x3, #0x0
  b0:	bl	0 <__assert_fail>
  b4:	ldp	x29, x30, [sp, #32]
  b8:	add	sp, sp, #0x30
  bc:	ret

Disassembly of section .text._ZNK4llvm11SmallStringILj32EE3strEv:

0000000000000000 <_ZNK4llvm11SmallStringILj32EE3strEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZNK4llvm11SmallStringILj32EE3strEv>
  28:	ldr	x8, [sp, #24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNK4llvm11SmallStringILj32EE3strEv>
  38:	ldr	x8, [sp, #32]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZNK4llvm11SmallStringILj32EE3strEv>
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj32EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj32EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj32EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5emptyEv:

0000000000000000 <_ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5emptyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	add	x1, sp, #0x18
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x1, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5emptyEv>
  30:	stur	x0, [x29, #-16]
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5emptyEv>
  3c:	str	x0, [sp, #24]
  40:	ldr	x0, [sp, #16]
  44:	ldr	x1, [sp, #8]
  48:	bl	0 <_ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5emptyEv>
  4c:	and	w0, w0, #0x1
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EEixEm:

0000000000000000 <_ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	mov	x10, #0x40                  	// #64
  1c:	mul	x9, x10, x9
  20:	add	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5beginEv:

0000000000000000 <_ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEplEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEplEl>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	mov	x9, sp
  14:	str	x0, [sp, #16]
  18:	str	x1, [sp, #8]
  1c:	ldr	x10, [sp, #16]
  20:	ldr	x10, [x10]
  24:	ldr	x11, [sp, #8]
  28:	mov	x12, #0x40                  	// #64
  2c:	mul	x11, x12, x11
  30:	add	x10, x10, x11
  34:	str	x10, [sp]
  38:	mov	x0, x8
  3c:	mov	x1, x9
  40:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEplEl>
  44:	ldur	x0, [x29, #-8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE3endEv:

0000000000000000 <_ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNKSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_:

0000000000000000 <_ZN9__gnu_cxxneIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEptEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEptEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x40
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm10LineEditor16CompletionActionC2Ev:

0000000000000000 <_ZN4llvm10LineEditor16CompletionActionC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x28
  28:	bl	0 <_ZN4llvm10LineEditor16CompletionActionC2Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_:

0000000000000000 <_ZN9__gnu_cxxneIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8, #8]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp]
  28:	b.eq	54 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x54>  // b.none
  2c:	ldr	x8, [sp]
  30:	ldr	x1, [x8, #8]
  34:	ldr	x2, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  40:	ldr	x8, [sp]
  44:	ldr	x9, [x8, #8]
  48:	add	x9, x9, #0x20
  4c:	str	x9, [x8, #8]
  50:	b	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x70>
  54:	ldr	x0, [sp]
  58:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  5c:	str	x0, [sp, #8]
  60:	ldr	x2, [sp, #16]
  64:	ldr	x1, [sp, #8]
  68:	ldr	x0, [sp]
  6c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  70:	ldp	x29, x30, [sp, #32]
  74:	add	sp, sp, #0x30
  78:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEptEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEptEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x40
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIN4llvm10LineEditor10CompletionESaIS2_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm10LineEditor16CompletionActionD2Ev:

0000000000000000 <_ZN4llvm10LineEditor16CompletionActionD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x28
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm10LineEditor16CompletionActionD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x8
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvmplERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvmplERKNS_9StringRefEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x1, [sp, #8]
  18:	ldr	x2, [sp]
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvmplERKNS_9StringRefEPKc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEC2IS4_vEEPS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEC2IS4_vEEPS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEC2IS5_vEEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEC2IS5_vEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	xzr, [x8]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEC2IS5_vEEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_:

0000000000000000 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #16]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_>
  28:	ldurb	w1, [x29, #-17]
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x2, [sp, #8]
  3c:	bl	0 <_ZN4llvm8OptionalINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj32EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj32EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIcLj32EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  28:	tbnz	w0, #0, 3c <_ZNK4llvm5Twine6concatERKS0_+0x3c>
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  34:	tbnz	w0, #0, 3c <_ZNK4llvm5Twine6concatERKS0_+0x3c>
  38:	b	50 <_ZNK4llvm5Twine6concatERKS0_+0x50>
  3c:	ldr	x0, [sp, #16]
  40:	mov	w8, wzr
  44:	mov	w1, w8
  48:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  4c:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  58:	tbnz	w0, #0, 60 <_ZNK4llvm5Twine6concatERKS0_+0x60>
  5c:	b	7c <_ZNK4llvm5Twine6concatERKS0_+0x7c>
  60:	ldur	x8, [x29, #-16]
  64:	ldr	q0, [x8]
  68:	ldr	x9, [sp, #16]
  6c:	str	q0, [x9]
  70:	ldr	x8, [x8, #16]
  74:	str	x8, [x9, #16]
  78:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  7c:	ldur	x0, [x29, #-16]
  80:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  84:	tbnz	w0, #0, 8c <_ZNK4llvm5Twine6concatERKS0_+0x8c>
  88:	b	a8 <_ZNK4llvm5Twine6concatERKS0_+0xa8>
  8c:	ldr	x8, [sp, #8]
  90:	ldr	q0, [x8]
  94:	ldr	x9, [sp, #16]
  98:	str	q0, [x9]
  9c:	ldr	x10, [x8, #16]
  a0:	str	x10, [x9, #16]
  a4:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  a8:	ldr	x8, [sp, #8]
  ac:	stur	x8, [x29, #-24]
  b0:	ldur	x9, [x29, #-16]
  b4:	stur	x9, [x29, #-32]
  b8:	mov	w10, #0x2                   	// #2
  bc:	sturb	w10, [x29, #-33]
  c0:	sturb	w10, [x29, #-34]
  c4:	mov	x0, x8
  c8:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  cc:	tbnz	w0, #0, d4 <_ZNK4llvm5Twine6concatERKS0_+0xd4>
  d0:	b	ec <_ZNK4llvm5Twine6concatERKS0_+0xec>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8]
  dc:	stur	x9, [x29, #-24]
  e0:	mov	x0, x8
  e4:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  e8:	sturb	w0, [x29, #-33]
  ec:	ldur	x0, [x29, #-16]
  f0:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  f4:	tbnz	w0, #0, fc <_ZNK4llvm5Twine6concatERKS0_+0xfc>
  f8:	b	114 <_ZNK4llvm5Twine6concatERKS0_+0x114>
  fc:	ldur	x8, [x29, #-16]
 100:	ldr	x8, [x8]
 104:	stur	x8, [x29, #-32]
 108:	ldur	x0, [x29, #-16]
 10c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 110:	sturb	w0, [x29, #-34]
 114:	ldur	x8, [x29, #-24]
 118:	str	x8, [sp, #32]
 11c:	ldurb	w2, [x29, #-33]
 120:	ldur	x8, [x29, #-32]
 124:	str	x8, [sp, #24]
 128:	ldurb	w4, [x29, #-34]
 12c:	ldr	x1, [sp, #32]
 130:	ldr	x3, [sp, #24]
 134:	ldr	x0, [sp, #16]
 138:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 13c:	ldp	x29, x30, [sp, #80]
 140:	add	sp, sp, #0x60
 144:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_8NodeKindE:

0000000000000000 <_ZN4llvm5TwineC2ENS0_8NodeKindE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	str	x0, [sp, #8]
  18:	strb	w1, [sp, #7]
  1c:	ldr	x10, [sp, #8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	ldrb	w11, [sp, #7]
  2c:	strb	w11, [x10, #16]
  30:	strb	w9, [x10, #17]
  34:	mov	x0, x10
  38:	bl	0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  3c:	mov	w9, #0x0                   	// #0
  40:	str	w9, [sp]
  44:	tbnz	w0, #0, 4c <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x4c>
  48:	b	54 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x54>
  4c:	mov	w8, #0x1                   	// #1
  50:	str	w8, [sp]
  54:	ldr	w8, [sp]
  58:	tbnz	w8, #0, 60 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x60>
  5c:	b	64 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x64>
  60:	b	84 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x84>
  64:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  68:	add	x0, x0, #0x0
  6c:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  70:	add	x1, x1, #0x0
  74:	mov	w2, #0xaa                  	// #170
  78:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  7c:	add	x3, x3, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldp	x29, x30, [sp, #16]
  88:	add	sp, sp, #0x20
  8c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	cmp	w9, #0x1
  2c:	str	w10, [sp, #12]
  30:	b.ne	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.any
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  3c:	eor	w8, w0, #0x1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	and	w0, w8, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x1, [x29, #-8]
  10:	str	x3, [sp, #16]
  14:	str	x0, [sp, #8]
  18:	strb	w2, [sp, #7]
  1c:	strb	w4, [sp, #6]
  20:	ldr	x8, [sp, #8]
  24:	ldur	x9, [x29, #-8]
  28:	str	x9, [x8]
  2c:	ldr	x9, [sp, #16]
  30:	str	x9, [x8, #8]
  34:	ldrb	w10, [sp, #7]
  38:	strb	w10, [x8, #16]
  3c:	ldrb	w10, [sp, #6]
  40:	strb	w10, [x8, #17]
  44:	mov	x0, x8
  48:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  4c:	mov	w10, #0x0                   	// #0
  50:	str	w10, [sp]
  54:	tbnz	w0, #0, 5c <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x5c>
  58:	b	64 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x64>
  5c:	mov	w8, #0x1                   	// #1
  60:	str	w8, [sp]
  64:	ldr	w8, [sp]
  68:	tbnz	w8, #0, 70 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x70>
  6c:	b	74 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x74>
  70:	b	94 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x94>
  74:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  78:	add	x0, x0, #0x0
  7c:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  80:	add	x1, x1, #0x0
  84:	mov	w2, #0xb8                  	// #184
  88:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  8c:	add	x3, x3, #0x0
  90:	bl	0 <__assert_fail>
  94:	ldp	x29, x30, [sp, #32]
  98:	add	sp, sp, #0x30
  9c:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x3                   	// #3
  14:	mov	w10, #0x5                   	// #5
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	str	x2, [sp, #8]
  24:	ldur	x11, [x29, #-8]
  28:	str	x8, [x11]
  2c:	str	x8, [x11, #8]
  30:	strb	w9, [x11, #16]
  34:	strb	w10, [x11, #17]
  38:	ldr	x8, [sp, #16]
  3c:	str	x8, [x11]
  40:	ldr	x8, [sp, #8]
  44:	str	x8, [x11, #8]
  48:	mov	x0, x11
  4c:	bl	0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  50:	mov	w9, #0x0                   	// #0
  54:	str	w9, [sp, #4]
  58:	tbnz	w0, #0, 60 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x60>
  5c:	b	68 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x68>
  60:	mov	w8, #0x1                   	// #1
  64:	str	w8, [sp, #4]
  68:	ldr	w8, [sp, #4]
  6c:	tbnz	w8, #0, 74 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x74>
  70:	b	78 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x78>
  74:	b	98 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x98>
  78:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  7c:	add	x0, x0, #0x0
  80:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x169                 	// #361
  8c:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  90:	add	x3, x3, #0x0
  94:	bl	0 <__assert_fail>
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	cbnz	x10, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	74 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x74>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x1, [x8]
  3c:	ldr	x2, [x8, #8]
  40:	sub	x9, x29, #0x11
  44:	mov	x0, x9
  48:	str	x1, [sp, #16]
  4c:	str	x2, [sp, #8]
  50:	str	x9, [sp]
  54:	bl	0 <_ZNSaIcEC1Ev>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	ldr	x3, [sp]
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  6c:	ldr	x0, [sp]
  70:	bl	0 <_ZNSaIcED1Ev>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj32EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj32EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj32EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj32EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj32EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj32EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x20
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x3                   	// #3
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	str	x2, [sp, #8]
  24:	ldur	x11, [x29, #-8]
  28:	str	x8, [x11]
  2c:	str	x8, [x11, #8]
  30:	strb	w9, [x11, #16]
  34:	strb	w10, [x11, #17]
  38:	ldr	x8, [sp, #16]
  3c:	str	x8, [x11]
  40:	ldr	x8, [sp, #8]
  44:	str	x8, [x11, #8]
  48:	mov	x0, x11
  4c:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  50:	mov	w9, #0x0                   	// #0
  54:	str	w9, [sp, #4]
  58:	tbnz	w0, #0, 60 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x60>
  5c:	b	68 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x68>
  60:	mov	w8, #0x1                   	// #1
  64:	str	w8, [sp, #4]
  68:	ldr	w8, [sp, #4]
  6c:	tbnz	w8, #0, 74 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x74>
  70:	b	78 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x78>
  74:	b	98 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x98>
  78:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  7c:	add	x0, x0, #0x0
  80:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x171                 	// #369
  8c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  90:	add	x3, x3, #0x0
  94:	bl	0 <__assert_fail>
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEEC2IS4_S6_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEEC2IS4_S6_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEEC2IS4_S6_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm10LineEditor16CompleterConceptELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm10LineEditor16CompleterConceptELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm10LineEditor16CompleterConceptEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm10LineEditor16CompleterConceptEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #32]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxxeqIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_:

0000000000000000 <_ZN9__gnu_cxxeqIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxeqIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxeqIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, eq  // eq = none
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEC2ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm10LineEditor10CompletionES2_EvT_S4_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm10LineEditor10CompletionES2_EvT_S4_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPN4llvm10LineEditor10CompletionES2_EvT_S4_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x40                  	// #64
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm10LineEditor10CompletionEEvT_S4_:

0000000000000000 <_ZSt8_DestroyIPN4llvm10LineEditor10CompletionEEvT_S4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm10LineEditor10CompletionEEvT_S4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm10LineEditor10CompletionEEEvT_S6_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm10LineEditor10CompletionEEEvT_S6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm10LineEditor10CompletionEEEvT_S6_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm10LineEditor10CompletionEEEvT_S6_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm10LineEditor10CompletionEEEvT_S6_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x40
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm10LineEditor10CompletionEEEvT_S6_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIN4llvm10LineEditor10CompletionEEvPT_:

0000000000000000 <_ZSt8_DestroyIN4llvm10LineEditor10CompletionEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt8_DestroyIN4llvm10LineEditor10CompletionEEvPT_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm10LineEditor10CompletionEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm10LineEditor10CompletionEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm10LineEditor10CompletionD2Ev:

0000000000000000 <_ZN4llvm10LineEditor10CompletionD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x20
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EE13_M_deallocateEPS2_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EE13_M_deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EE13_M_deallocateEPS2_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EE13_M_deallocateEPS2_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIN4llvm10LineEditor10CompletionESaIS2_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm10LineEditor10CompletionEEE10deallocateERS3_PS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm10LineEditor10CompletionEEE10deallocateERS3_PS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm10LineEditor10CompletionEEE10deallocateERS3_PS2_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm10LineEditor10CompletionEE10deallocateEPS3_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm10LineEditor10CompletionEE10deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaIN4llvm10LineEditor10CompletionEED2Ev:

0000000000000000 <_ZNSaIN4llvm10LineEditor10CompletionEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm10LineEditor10CompletionEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm10LineEditor10CompletionEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm10LineEditor10CompletionEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEEC2ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm10LineEditor10CompletionESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x20                  	// #32
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x40
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	ldur	x14, [x29, #-16]
  38:	mov	x0, x14
  3c:	mov	x1, x8
  40:	mov	x2, x9
  44:	stur	x10, [x29, #-88]
  48:	stur	x11, [x29, #-96]
  4c:	str	x12, [sp, #104]
  50:	str	x13, [sp, #96]
  54:	str	x14, [sp, #88]
  58:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  5c:	stur	x0, [x29, #-32]
  60:	ldr	x8, [sp, #88]
  64:	ldr	x9, [x8]
  68:	stur	x9, [x29, #-40]
  6c:	ldr	x9, [x8, #8]
  70:	stur	x9, [x29, #-48]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  7c:	stur	x0, [x29, #-64]
  80:	ldr	x0, [sp, #104]
  84:	ldr	x1, [sp, #96]
  88:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  8c:	stur	x0, [x29, #-56]
  90:	ldur	x1, [x29, #-32]
  94:	ldr	x0, [sp, #88]
  98:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  9c:	stur	x0, [x29, #-72]
  a0:	ldur	x8, [x29, #-72]
  a4:	stur	x8, [x29, #-80]
  a8:	ldur	x8, [x29, #-72]
  ac:	ldur	x9, [x29, #-56]
  b0:	mov	x10, #0x20                  	// #32
  b4:	mul	x9, x10, x9
  b8:	add	x1, x8, x9
  bc:	ldur	x0, [x29, #-24]
  c0:	str	x10, [sp, #80]
  c4:	str	x1, [sp, #72]
  c8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  cc:	ldr	x8, [sp, #88]
  d0:	str	x0, [sp, #64]
  d4:	mov	x0, x8
  d8:	ldr	x1, [sp, #72]
  dc:	ldr	x2, [sp, #64]
  e0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  e4:	ldur	x8, [x29, #-88]
  e8:	stur	x8, [x29, #-80]
  ec:	ldur	x0, [x29, #-40]
  f0:	ldr	x9, [sp, #104]
  f4:	str	x0, [sp, #56]
  f8:	mov	x0, x9
  fc:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 100:	ldr	x1, [x0]
 104:	ldur	x2, [x29, #-72]
 108:	ldr	x0, [sp, #88]
 10c:	str	x1, [sp, #48]
 110:	str	x2, [sp, #40]
 114:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 118:	ldr	x8, [sp, #56]
 11c:	str	x0, [sp, #32]
 120:	mov	x0, x8
 124:	ldr	x1, [sp, #48]
 128:	ldr	x2, [sp, #40]
 12c:	ldr	x3, [sp, #32]
 130:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 134:	stur	x0, [x29, #-80]
 138:	ldur	x8, [x29, #-80]
 13c:	add	x8, x8, #0x20
 140:	stur	x8, [x29, #-80]
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 14c:	ldr	x0, [x0]
 150:	ldur	x1, [x29, #-48]
 154:	ldur	x2, [x29, #-80]
 158:	ldr	x8, [sp, #88]
 15c:	str	x0, [sp, #24]
 160:	mov	x0, x8
 164:	str	x1, [sp, #16]
 168:	str	x2, [sp, #8]
 16c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 170:	ldr	x8, [sp, #24]
 174:	str	x0, [sp]
 178:	mov	x0, x8
 17c:	ldr	x1, [sp, #16]
 180:	ldr	x2, [sp, #8]
 184:	ldr	x3, [sp]
 188:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 18c:	stur	x0, [x29, #-80]
 190:	ldur	x1, [x29, #-40]
 194:	ldr	x8, [sp, #88]
 198:	ldr	x9, [x8, #16]
 19c:	ldur	x10, [x29, #-40]
 1a0:	subs	x9, x9, x10
 1a4:	ldur	x10, [x29, #-96]
 1a8:	sdiv	x2, x9, x10
 1ac:	mov	x0, x8
 1b0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b4:	ldur	x8, [x29, #-72]
 1b8:	ldr	x9, [sp, #88]
 1bc:	str	x8, [x9]
 1c0:	ldur	x8, [x29, #-80]
 1c4:	str	x8, [x9, #8]
 1c8:	ldur	x8, [x29, #-72]
 1cc:	ldur	x10, [x29, #-32]
 1d0:	ldr	x11, [sp, #80]
 1d4:	mul	x10, x11, x10
 1d8:	add	x8, x8, x10
 1dc:	str	x8, [x9, #16]
 1e0:	ldp	x29, x30, [sp, #208]
 1e4:	add	sp, sp, #0xe0
 1e8:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE:

0000000000000000 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_:

0000000000000000 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x20                  	// #32
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x20                  	// #32
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3maxImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x20                  	// #32
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x20
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x20
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_:

0000000000000000 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSB_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSB_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSB_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm10LineEditor16CompleterConceptEJSt14default_deleteIS3_EEERKT0_RKSt11_Tuple_implIXT_EJS7_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm10LineEditor16CompleterConceptEJSt14default_deleteIS3_EEERKT0_RKSt11_Tuple_implIXT_EJS7_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm10LineEditor16CompleterConceptEJSt14default_deleteIS3_EEERKT0_RKSt11_Tuple_implIXT_EJS7_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEE7_M_headERKS7_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEE7_M_headERKS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEE7_M_headERKS7_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm10LineEditor16CompleterConceptELb0EE7_M_headERKS5_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm10LineEditor16CompleterConceptELb0EE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEC2EPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEC2EPS2_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEC2EPS2_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm10LineEditor12InternalDataEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm10LineEditor12InternalDataEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm10LineEditor12InternalDataEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm10LineEditor12InternalDataELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm10LineEditor12InternalDataELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm10LineEditor12InternalDataEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm10LineEditor12InternalDataEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm10LineEditor12InternalDataEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm10LineEditor12InternalDataEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm10LineEditor12InternalDataEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm10LineEditor12InternalDataELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm10LineEditor12InternalDataELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm10LineEditor12InternalDataEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm10LineEditor12InternalDataEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 28 <_ZNKSt14default_deleteIN4llvm10LineEditor12InternalDataEEclEPS2_+0x28>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZdlPv>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm10LineEditor12InternalDataEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPN4llvm10LineEditor12InternalDataEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm10LineEditor12InternalDataEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm10LineEditor12InternalDataEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm10LineEditor12InternalDataEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm10LineEditor12InternalDataEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm10LineEditor12InternalDataEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm10LineEditor12InternalDataEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm10LineEditor12InternalDataEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm10LineEditor12InternalDataEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEclEPS3_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEclEPS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEclEPS3_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm10LineEditor16CompleterConceptEEONSt16remove_referenceIT_E4typeEOS7_:

0000000000000000 <_ZSt4moveIRPKN4llvm10LineEditor16CompleterConceptEEONSt16remove_referenceIT_E4typeEOS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm10LineEditor16CompleterConceptEJSt14default_deleteIS3_EEERT0_RSt11_Tuple_implIXT_EJS7_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm10LineEditor16CompleterConceptEJSt14default_deleteIS3_EEERT0_RSt11_Tuple_implIXT_EJS7_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm10LineEditor16CompleterConceptEJSt14default_deleteIS3_EEERT0_RSt11_Tuple_implIXT_EJS7_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEE7_M_headERS7_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEE7_M_headERS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEE7_M_headERS7_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm10LineEditor16CompleterConceptELb0EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm10LineEditor16CompleterConceptELb0EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPKN4llvm10LineEditor16CompleterConceptESt14default_deleteIS3_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEJEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEJEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEJEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm10LineEditor16CompleterConceptEEEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm10LineEditor16CompleterConceptEELb1EE7_M_headERS6_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm10LineEditor16CompleterConceptEELb1EE7_M_headERS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm10LineEditor12InternalDataEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm10LineEditor12InternalDataEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm10LineEditor12InternalDataEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm10LineEditor12InternalDataESt14default_deleteIS2_EEE7_M_headERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm10LineEditor12InternalDataELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm10LineEditor12InternalDataELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IJS7_EEENS0_10in_place_tEDpOT_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IJS7_EEENS0_10in_place_tEDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	sturb	w1, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldr	x0, [sp, #24]
  24:	str	w8, [sp, #20]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IJS7_EEENS0_10in_place_tEDpOT_>
  30:	ldr	x9, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x9
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  44:	ldr	w8, [sp, #20]
  48:	ldr	x9, [sp, #8]
  4c:	strb	w8, [x9, #32]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret
