// Seed: 2722315883
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output tri1 id_2
);
  wire id_4;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_0 #(
    parameter id_1 = 32'd25
) (
    input  wand  id_0,
    input  tri   _id_1,
    input  wand  id_2,
    output tri1  id_3,
    output logic id_4,
    output logic id_5
);
  logic [1 : id_1] id_7;
  ;
  assign id_3 = -1;
  supply0 id_8;
  assign id_8 = 1;
  always while (1) id_5 <= #id_8 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3
  );
  always id_4 = #1 module_1;
endmodule
