Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/n_bit_register_hold_load_tb_isim_beh.exe -prj C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/n_bit_register_hold_load_tb_beh.prj work.n_bit_register_hold_load_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/or_gate.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/not_gate.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/and_gate.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/two_input_multiplexer.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/D_flipflop.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/n_bit_register.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/nbit_two_input_mux.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/n_bit_register_hold_load.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/n_bit_register_hold_load_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity not_gate [not_gate_default]
Compiling architecture and_gate_behavioral of entity and_gate [and_gate_default]
Compiling architecture or_gate_behaviour of entity or_gate [or_gate_default]
Compiling architecture two_input_multiplexer_behavioral of entity two_input_multiplexer [two_input_multiplexer_default]
Compiling architecture nbit_two_input_mux_architecture of entity nbit_two_input_mux [\nbit_two_input_mux(4)\]
Compiling architecture behavioral of entity D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity n_bit_register [\n_bit_register(4)\]
Compiling architecture behavioral of entity n_bit_register_hold_load [\n_bit_register_hold_load(4)\]
Compiling architecture behavior of entity n_bit_register_hold_load_tb
Time Resolution for simulation is 1ps.
Compiled 21 VHDL Units
Built simulation executable C:/Users/Yasmin/Documents/QM Work/Year 3/Digital Systems Design/Lab_3_prep/n_bit_register_hold_load_tb_isim_beh.exe
Fuse Memory Usage: 33432 KB
Fuse CPU Usage: 640 ms
