#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 12 18:45:59 2018
# Process ID: 6112
# Current directory: C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6940 C:\Users\user\Documents\JULIA\EE403\SED\Trabajogit\trabajosed\Trabajo_V1.0\Trabajo_V1.0.xpr
# Log file: C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/vivado.log
# Journal file: C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/juanj/OneDrive - Universidad Politécnica de Madrid/CUARTO/Sistemas Electronicos Digitales/Trabajo VHDL/tonto/Trabajo_V1.0' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 693.973 ; gain = 41.992
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 18:52:56 2018...
A/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/user/Documents/JULIA/EE403/SED/trabajosed/JuliaUruel-trabajosed-84d149ed5f11/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/imports/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Contador_compuesto_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 763.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 763.879 ; gain = 0.000
close [ open C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd w ]
add_files C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec.vhd w ]
add_files -fileset sim_1 C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd w ]
add_files -fileset sim_1 C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 856.113 ; gain = 0.000
set_property top Num_un_dec [current_fileset]
update_compile_order -fileset sources_1
set_property top Num_un_dec_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Num_un_dec_tb_behav xil_defaultlib.Num_un_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 10 elements ; expected 11 [C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit num_un_dec_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Num_un_dec_tb_behav xil_defaultlib.Num_un_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 10 elements ; expected 11 [C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit num_un_dec_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Num_un_dec_tb_behav xil_defaultlib.Num_un_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 10 elements ; formal numero expects 11 [C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd:51]
ERROR: [VRFC 10-665] expression has 4 elements ; formal unidades expects 5 [C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd:52]
ERROR: [VRFC 10-665] expression has 4 elements ; formal decenas expects 5 [C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit num_un_dec_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 2
[Wed Dec 12 19:22:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Num_un_dec_tb_behav xil_defaultlib.Num_un_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal unidades expects 5 [C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd:52]
ERROR: [VRFC 10-665] expression has 4 elements ; formal decenas expects 5 [C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit num_un_dec_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Num_un_dec_tb_behav xil_defaultlib.Num_un_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Num_un_dec [num_un_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.num_un_dec_tb
Built simulation snapshot Num_un_dec_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/xsim.dir/Num_un_dec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/xsim.dir/Num_un_dec_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 12 19:24:15 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 12 19:24:15 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 858.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Num_un_dec_tb_behav -key {Behavioral:sim_1:Functional:Num_un_dec_tb} -tclbatch {Num_un_dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Num_un_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Num_un_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 858.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 860.336 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Num_un_dec_tb_behav xil_defaultlib.Num_un_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Num_un_dec [num_un_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.num_un_dec_tb
Built simulation snapshot Num_un_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Num_un_dec_tb_behav -key {Behavioral:sim_1:Functional:Num_un_dec_tb} -tclbatch {Num_un_dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Num_un_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Num_un_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 860.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Num_un_dec_tb_behav xil_defaultlib.Num_un_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Num_un_dec [num_un_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.num_un_dec_tb
Built simulation snapshot Num_un_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Num_un_dec_tb_behav -key {Behavioral:sim_1:Functional:Num_un_dec_tb} -tclbatch {Num_un_dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Num_un_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Num_un_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 862.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Num_un_dec_tb_behav xil_defaultlib.Num_un_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Num_un_dec [num_un_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.num_un_dec_tb
Built simulation snapshot Num_un_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Num_un_dec_tb_behav -key {Behavioral:sim_1:Functional:Num_un_dec_tb} -tclbatch {Num_un_dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Num_un_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Num_un_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 862.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Num_un_dec_tb_behav xil_defaultlib.Num_un_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Num_un_dec [num_un_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.num_un_dec_tb
Built simulation snapshot Num_un_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Num_un_dec_tb_behav -key {Behavioral:sim_1:Functional:Num_un_dec_tb} -tclbatch {Num_un_dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Num_un_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Num_un_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 865.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec
ERROR: [VRFC 10-91] decenas_int is not declared [C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd:48]
ERROR: [VRFC 10-91] unidades_int is not declared [C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd:49]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd:42]
INFO: [VRFC 10-240] VHDL file C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Num_un_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Num_un_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Num_un_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Num_un_dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Num_un_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Num_un_dec_tb_behav xil_defaultlib.Num_un_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Num_un_dec [num_un_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.num_un_dec_tb
Built simulation snapshot Num_un_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Documents/JULIA/EE403/SED/Trabajogit/trabajosed/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Num_un_dec_tb_behav -key {Behavioral:sim_1:Functional:Num_un_dec_tb} -tclbatch {Num_un_dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Num_un_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Num_un_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 865.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 20:35:44 2018...
