// Seed: 2046923540
module module_0 (
    output logic id_0,
    input  wand  id_1,
    input  uwire id_2,
    output logic id_3
);
  assign id_3 = 1;
  always
    if (1) begin : LABEL_0
      if (1)
        if (1) id_3 = 1;
        else begin : LABEL_1
          id_0 <= id_1 ^ id_1;
        end
      else id_3 <= 1;
    end else id_0 <= id_2;
  wire id_5;
  tri0 id_6;
  assign id_6 = "" - 1 ? id_2 : -1'b0 ? (1'b0) : 1'h0;
  initial begin : LABEL_2
    $signed(24);
    ;
    id_3 <= 1;
  end
endmodule
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wire id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    output tri0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input tri1 id_17,
    input wire id_18,
    input supply1 id_19,
    input tri id_20,
    input tri module_1,
    input supply0 id_22,
    input uwire id_23,
    output logic id_24,
    input uwire id_25,
    output uwire id_26,
    output wor id_27,
    input wor id_28
);
  assign id_27 = -1 == -1;
  always @(id_20) id_24 <= id_3;
  module_0 modCall_1 (
      id_24,
      id_23,
      id_16,
      id_24
  );
  assign modCall_1.id_1 = 0;
endmodule
