INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/test4/test4.sim/sim_1/impl/timing/xsim/Processor_TB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD11
INFO: [VRFC 10-311] analyzing module RAM32M_HD12
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/test4/test4.srcs/sim_1/new/Processor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_TB
