<stg><name>solveComplmentaryPatch</name>


<trans_list>

<trans id="498" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="1"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="14" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="21" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="28" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="30" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="32" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="34" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="39" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="41" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="42" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="56" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1290" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1290" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="76" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="76" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="96" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %z_top_min_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_min_read

]]></Node>
<StgValue><ssdm name="z_top_min_read_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
:12 %current_z_i_index = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_z_i_index"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
:13 %new_z_i_index = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i_index"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:14 %new_z_i_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
:15 %tmp4 = call i8 @get_index_from_z, i32 %GDn_points, i3 4, i32 %z_top_min_read_1, i32 %GDarrayDecoded

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %original_d_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_d

]]></Node>
<StgValue><ssdm name="original_d_read"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %original_c_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_c

]]></Node>
<StgValue><ssdm name="original_c_read"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %white_space_height_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="white_space_height_read_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %complementary_apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %complementary_apexZ0

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_read"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %previous_z_top_min_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %previous_z_top_min_read

]]></Node>
<StgValue><ssdm name="previous_z_top_min_read_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %nPatchesAtOriginal_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %nPatchesAtOriginal

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal_read"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
:15 %tmp4 = call i8 @get_index_from_z, i32 %GDn_points, i3 4, i32 %z_top_min_read_1, i32 %GDarrayDecoded

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8">
<![CDATA[
:16 %zext_ln1104 = zext i8 %tmp4

]]></Node>
<StgValue><ssdm name="zext_ln1104"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln1108 = br void

]]></Node>
<StgValue><ssdm name="br_ln1108"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void, i3 %add_ln1110, void %.split30

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln1110 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1110"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln1108 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln1108"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln1108 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1108"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1108 = br i1 %icmp_ln1108, void %.split30, void

]]></Node>
<StgValue><ssdm name="br_ln1108"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln870 = icmp_eq  i32 %z_top_min_read_1, i32 %previous_z_top_min_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1113 = br i1 %icmp_ln870, void %.loopexit19, void

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %add_ln1115 = add i9 %zext_ln1104, i9 1

]]></Node>
<StgValue><ssdm name="add_ln1115"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1108" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1117 = br void

]]></Node>
<StgValue><ssdm name="br_ln1117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="126" st_id="4" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split30:1 %agg_tmp7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln1110, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="agg_tmp7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split30:1 %agg_tmp7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln1110, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="agg_tmp7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split30:1 %agg_tmp7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln1110, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="agg_tmp7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split30:1 %agg_tmp7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln1110, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="agg_tmp7"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="3" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split30:2 %tmp_s = call i8 @get_index_from_z, i32 %GDn_points, i3 %i, i32 %agg_tmp7, i32 %GDarrayDecoded

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:0 %specloopname_ln1108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln1108"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="3" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split30:2 %tmp_s = call i8 @get_index_from_z, i32 %GDn_points, i3 %i, i32 %agg_tmp7, i32 %GDarrayDecoded

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split30:3 %current_z_i_index_addr = getelementptr i8 %current_z_i_index, i64 0, i64 %zext_ln1108

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.split30:4 %store_ln1110 = store i8 %tmp_s, i3 %current_z_i_index_addr

]]></Node>
<StgValue><ssdm name="store_ln1110"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.split30:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i3 %add_ln1117, void %.split28, i3 0, void

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln1117 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln1117 = icmp_eq  i3 %i_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1117"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1117 = br i1 %icmp_ln1117, void %.split28, void %.loopexit19.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1117"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="3">
<![CDATA[
.split28:0 %i_2_cast = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:2 %current_z_i_index_addr_1 = getelementptr i8 %current_z_i_index, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="3">
<![CDATA[
.split28:3 %current_z_i_index_load = load i3 %current_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:1 %specloopname_ln1117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln1117"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="3">
<![CDATA[
.split28:3 %current_z_i_index_load = load i3 %current_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_load"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split28:4 %add_ln1119 = add i8 %current_z_i_index_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1119"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split28:5 %new_z_i_index_addr = getelementptr i8 %new_z_i_index, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.split28:6 %store_ln1119 = store i8 %add_ln1119, i3 %new_z_i_index_addr

]]></Node>
<StgValue><ssdm name="store_ln1119"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.split28:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.loopexit19.loopexit:0 %br_ln0 = br void %.loopexit19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit19:0 %empty_73 = phi i9 %zext_ln1104, void, i9 %add_ln1115, void %.loopexit19.loopexit

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.loopexit19:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit19:2 %br_ln1125 = br i1 %tmp, void, void

]]></Node>
<StgValue><ssdm name="br_ln1125"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln1137 = add i32 %p_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1137"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln1138 = add i9 %empty_73, i9 1

]]></Node>
<StgValue><ssdm name="add_ln1138"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="9">
<![CDATA[
:2 %zext_ln1140 = zext i9 %add_ln1138

]]></Node>
<StgValue><ssdm name="zext_ln1140"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln1140 = br void

]]></Node>
<StgValue><ssdm name="br_ln1140"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln1127 = add i32 %p_read_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1127"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln1128 = add i9 %empty_73, i9 511

]]></Node>
<StgValue><ssdm name="add_ln1128"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="9">
<![CDATA[
:2 %sext_ln1130 = sext i9 %add_ln1128

]]></Node>
<StgValue><ssdm name="sext_ln1130"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln1130 = br void

]]></Node>
<StgValue><ssdm name="br_ln1130"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i3 %add_ln1140, void %.split26, i3 0, void

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln1140 = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1140"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln1140 = icmp_eq  i3 %i_4, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1140"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1140 = br i1 %icmp_ln1140, void %.split26, void %.loopexit17.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1140"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="3">
<![CDATA[
.split26:0 %i_4_cast = zext i3 %i_4

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:2 %current_z_i_index_addr_3 = getelementptr i8 %current_z_i_index, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_3"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="3">
<![CDATA[
.split26:3 %current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:1 %specloopname_ln1140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln1140"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="3">
<![CDATA[
.split26:3 %current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_2"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split26:4 %add_ln1142 = add i8 %current_z_i_index_load_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1142"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:5 %new_z_i_index_addr_2 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_2"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.split26:6 %store_ln1142 = store i8 %add_ln1142, i3 %new_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="store_ln1142"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.split26:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.loopexit17.loopexit:0 %br_ln0 = br void %.loopexit17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.loopexit17.loopexit176:0 %br_ln0 = br void %.loopexit17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit17:4 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="3">
<![CDATA[
.loopexit17:5 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_3 = phi i3 %add_ln1130, void %.split24, i3 0, void

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln1130 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1130"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln1130 = icmp_eq  i3 %i_3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1130"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1130 = br i1 %icmp_ln1130, void %.split24, void %.loopexit17.loopexit176

]]></Node>
<StgValue><ssdm name="br_ln1130"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="3">
<![CDATA[
.split24:0 %i_3_cast = zext i3 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:2 %current_z_i_index_addr_2 = getelementptr i8 %current_z_i_index, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_2"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="3">
<![CDATA[
.split24:3 %current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="191" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:1 %specloopname_ln1130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln1130"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="3">
<![CDATA[
.split24:3 %current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_1"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split24:4 %add_ln1132 = add i8 %current_z_i_index_load_1, i8 255

]]></Node>
<StgValue><ssdm name="add_ln1132"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:5 %new_z_i_index_addr_1 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_1"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.split24:6 %store_ln1132 = store i8 %add_ln1132, i3 %new_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="store_ln1132"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.split24:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit17:0 %counter_0 = phi i32 %p_read_3, void %.loopexit17.loopexit, i32 %add_ln1127, void %.loopexit17.loopexit176

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit17:1 %counterUpshift_0 = phi i32 %add_ln1137, void %.loopexit17.loopexit, i32 %p_read, void %.loopexit17.loopexit176

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit17:2 %empty_76 = phi i10 %zext_ln1140, void %.loopexit17.loopexit, i10 %sext_ln1130, void %.loopexit17.loopexit176

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
.loopexit17:3 %sext_ln1146 = sext i10 %empty_76

]]></Node>
<StgValue><ssdm name="sext_ln1146"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="3">
<![CDATA[
.loopexit17:5 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit17:6 %add_ln1146 = add i32 %GDn_points_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1146"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit17:7 %icmp_ln1146 = icmp_slt  i32 %sext_ln1146, i32 %add_ln1146

]]></Node>
<StgValue><ssdm name="icmp_ln1146"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit17:8 %select_ln1146 = select i1 %icmp_ln1146, i32 %sext_ln1146, i32 %add_ln1146

]]></Node>
<StgValue><ssdm name="select_ln1146"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.loopexit17:9 %br_ln1149 = br void

]]></Node>
<StgValue><ssdm name="br_ln1149"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_5 = phi i3 0, void %.loopexit17, i3 %add_ln1149, void %.split22

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln1149 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1149"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln1149 = icmp_eq  i3 %i_5, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1149"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1149 = br i1 %icmp_ln1149, void %.split22, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln1149"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="3">
<![CDATA[
.split22:0 %i_5_cast = zext i3 %i_5

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:2 %new_z_i_index_addr_3 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="3">
<![CDATA[
.split22:3 %new_z_i_index_load = load i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="new_z_i_index_load"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:5 %GDn_points_addr_1 = getelementptr i32 %GDn_points, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="GDn_points_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="3">
<![CDATA[
.split22:6 %GDn_points_load_1 = load i3 %GDn_points_addr_1

]]></Node>
<StgValue><ssdm name="GDn_points_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:1 %specloopname_ln1149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln1149"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="3">
<![CDATA[
.split22:3 %new_z_i_index_load = load i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="new_z_i_index_load"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="8">
<![CDATA[
.split22:4 %zext_ln1151 = zext i8 %new_z_i_index_load

]]></Node>
<StgValue><ssdm name="zext_ln1151"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="3">
<![CDATA[
.split22:6 %GDn_points_load_1 = load i3 %GDn_points_addr_1

]]></Node>
<StgValue><ssdm name="GDn_points_load_1"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32">
<![CDATA[
.split22:7 %trunc_ln1151 = trunc i32 %GDn_points_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1151"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split22:8 %add_ln1151 = add i32 %GDn_points_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1151"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split22:9 %icmp_ln1151 = icmp_slt  i32 %zext_ln1151, i32 %add_ln1151

]]></Node>
<StgValue><ssdm name="icmp_ln1151"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split22:10 %add_ln1151_1 = add i8 %trunc_ln1151, i8 255

]]></Node>
<StgValue><ssdm name="add_ln1151_1"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split22:11 %select_ln1151 = select i1 %icmp_ln1151, i8 %new_z_i_index_load, i8 %add_ln1151_1

]]></Node>
<StgValue><ssdm name="select_ln1151"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split22:12 %store_ln1151 = store i8 %select_ln1151, i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="store_ln1151"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.split22:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0 %i_6 = phi i3 %add_ln1155, void %.split20, i3 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1 %add_ln1155 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1155"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3 %icmp_ln1155 = icmp_eq  i3 %i_6, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1155"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln1155 = br i1 %icmp_ln1155, void %.split20, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln1155"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="3">
<![CDATA[
.split20:0 %i_6_cast = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:2 %new_z_i_index_addr_4 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_6_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_4"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="3">
<![CDATA[
.split20:3 %new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="238" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="3">
<![CDATA[
.split20:3 %new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="8">
<![CDATA[
.split20:4 %zext_ln1157 = zext i8 %new_z_i_index_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1157"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
.split20:5 %conv = sitofp i32 %zext_ln1157

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="241" st_id="24" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
.split20:5 %conv = sitofp i32 %zext_ln1157

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="242" st_id="25" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
.split20:5 %conv = sitofp i32 %zext_ln1157

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="243" st_id="26" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split20:12 %tmp_3 = fcmp_olt  i32 %conv, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="244" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
.split20:6 %bitcast_ln1157 = bitcast i32 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln1157"/></StgValue>
</operation>

<operation id="245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:7 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln1157, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="23" op_0_bw="32">
<![CDATA[
.split20:8 %trunc_ln1157 = trunc i32 %bitcast_ln1157

]]></Node>
<StgValue><ssdm name="trunc_ln1157"/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:9 %icmp_ln1157 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln1157"/></StgValue>
</operation>

<operation id="248" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split20:10 %icmp_ln1157_1 = icmp_eq  i23 %trunc_ln1157, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln1157_1"/></StgValue>
</operation>

<operation id="249" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split20:11 %or_ln1157 = or i1 %icmp_ln1157_1, i1 %icmp_ln1157

]]></Node>
<StgValue><ssdm name="or_ln1157"/></StgValue>
</operation>

<operation id="250" st_id="27" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split20:12 %tmp_3 = fcmp_olt  i32 %conv, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="251" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split20:13 %and_ln1157 = and i1 %or_ln1157, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1157"/></StgValue>
</operation>

<operation id="252" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="31" op_0_bw="32">
<![CDATA[
.split20:14 %trunc_ln312 = trunc i32 %bitcast_ln1157

]]></Node>
<StgValue><ssdm name="trunc_ln312"/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.split20:15 %data_V = select i1 %and_ln1157, i31 0, i31 %trunc_ln312

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:16 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="23" op_0_bw="31">
<![CDATA[
.split20:17 %tmp_24 = trunc i31 %data_V

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:1 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split20:18 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_24, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="55" op_0_bw="25">
<![CDATA[
.split20:19 %zext_ln68 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8">
<![CDATA[
.split20:20 %zext_ln341 = zext i8 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split20:21 %add_ln341 = add i9 %zext_ln341, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split20:22 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:23 %sub_ln1311 = sub i8 127, i8 %tmp_23

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="8">
<![CDATA[
.split20:24 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split20:25 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="9">
<![CDATA[
.split20:26 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="55" op_0_bw="32">
<![CDATA[
.split20:27 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split20:28 %r_V = lshr i55 %zext_ln68, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="268" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split20:29 %r_V_1 = shl i55 %zext_ln68, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split20:30 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="1">
<![CDATA[
.split20:31 %zext_ln662 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:32 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="272" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split20:33 %val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_12

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="273" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split20:34 %store_ln1157 = store i8 %val, i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="store_ln1157"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.split20:35 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="275" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="276" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0 %i_7 = phi i3 %add_ln1162, void %.split18, i3 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1 %add_ln1162 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1162"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3 %icmp_ln1162 = icmp_eq  i3 %i_7, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1162"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4 %empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln1162 = br i1 %icmp_ln1162, void %.split18, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1162"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="3">
<![CDATA[
.split18:0 %i_7_cast = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:2 %new_z_i_index_addr_5 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_5"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="3">
<![CDATA[
.split18:3 %new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="285" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="3">
<![CDATA[
.split18:3 %new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_2"/></StgValue>
</operation>

<operation id="286" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="8" op_3_bw="1">
<![CDATA[
.split18:4 %tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1, i3 %i_7, i8 %new_z_i_index_load_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="287" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split18:5 %or_ln1164 = or i12 %tmp_14, i12 1

]]></Node>
<StgValue><ssdm name="or_ln1164"/></StgValue>
</operation>

<operation id="288" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.split18:6 %tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln1164

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="289" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:7 %GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr"/></StgValue>
</operation>

<operation id="290" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="12">
<![CDATA[
.split18:9 %GDarrayDecoded_load = load i12 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="291" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln1162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln1162"/></StgValue>
</operation>

<operation id="292" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:8 %new_z_i_V_addr = getelementptr i32 %new_z_i_V, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="new_z_i_V_addr"/></StgValue>
</operation>

<operation id="293" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="12">
<![CDATA[
.split18:9 %GDarrayDecoded_load = load i12 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>

<operation id="294" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split18:10 %store_ln1164 = store i32 %GDarrayDecoded_load, i3 %new_z_i_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1164"/></StgValue>
</operation>

<operation id="295" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.split18:11 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %new_z_i_atTop_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1 %new_z_i_atTop_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_1"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %new_z_i_atTop_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_2"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:3 %new_z_i_atTop_V_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_3"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:4 %new_z_i_atTop_V_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_4"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i_8 = phi i3 %add_ln1175, void %.split1619, i3 1, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="304" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2 %icmp_ln1170 = icmp_eq  i3 %i_8, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1170"/></StgValue>
</operation>

<operation id="305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln1170 = br i1 %icmp_ln1170, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln1170"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split16:0 %add_ln1175 = add i3 %i_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1175"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="3">
<![CDATA[
.split16:1 %trunc_ln1175_cast = zext i3 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln1175_cast"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:3 %new_z_i_V_addr_1 = getelementptr i32 %new_z_i_V, i64 0, i64 %trunc_ln1175_cast

]]></Node>
<StgValue><ssdm name="new_z_i_V_addr_1"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="3">
<![CDATA[
.split16:4 %new_z_i_V_load = load i3 %new_z_i_V_addr_1

]]></Node>
<StgValue><ssdm name="new_z_i_V_load"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="3">
<![CDATA[
.split16:6 %trunc_ln1172 = trunc i3 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln1172"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split16:7 %switch_ln1172 = switch i2 %trunc_ln1172, void %branch3, i2 1, void %.split16..split1619_crit_edge, i2 2, void %branch1, i2 3, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln1172"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
.split1619:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="314" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="3">
<![CDATA[
.split16:4 %new_z_i_V_load = load i3 %new_z_i_V_addr_1

]]></Node>
<StgValue><ssdm name="new_z_i_V_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="315" st_id="36" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split16:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln1175, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="316" st_id="37" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split16:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln1175, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="317" st_id="38" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split16:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln1175, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="318" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:2 %specloopname_ln1170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln1170"/></StgValue>
</operation>

<operation id="319" st_id="39" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split16:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln1175, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>

<operation id="320" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1172" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln1172 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln1172"/></StgValue>
</operation>

<operation id="321" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1172" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln1172 = br void %.split1619

]]></Node>
<StgValue><ssdm name="br_ln1172"/></StgValue>
</operation>

<operation id="322" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1172" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln1172 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln1172"/></StgValue>
</operation>

<operation id="323" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1172" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln1172 = br void %.split1619

]]></Node>
<StgValue><ssdm name="br_ln1172"/></StgValue>
</operation>

<operation id="324" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16..split1619_crit_edge:0 %store_ln1172 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln1172"/></StgValue>
</operation>

<operation id="325" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
.split16..split1619_crit_edge:1 %br_ln1172 = br void %.split1619

]]></Node>
<StgValue><ssdm name="br_ln1172"/></StgValue>
</operation>

<operation id="326" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0 %store_ln1172 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_4

]]></Node>
<StgValue><ssdm name="store_ln1172"/></StgValue>
</operation>

<operation id="327" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:1 %store_ln1172 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3

]]></Node>
<StgValue><ssdm name="store_ln1172"/></StgValue>
</operation>

<operation id="328" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln1172 = br void %.split1619

]]></Node>
<StgValue><ssdm name="br_ln1172"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="329" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="33" op_0_bw="32">
<![CDATA[
:0 %sext_ln1183 = sext i32 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="sext_ln1183"/></StgValue>
</operation>

<operation id="330" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1183 = br void

]]></Node>
<StgValue><ssdm name="br_ln1183"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="331" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_9 = phi i3 0, void, i3 %add_ln1183, void %.split14

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="332" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %layerSMin = phi i64 9223372036854775807, void, i64 %layerSMin_1, void %.split14

]]></Node>
<StgValue><ssdm name="layerSMin"/></StgValue>
</operation>

<operation id="333" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %layerWithSmallestShift = phi i8 0, void, i8 %layerWithSmallestShift_1, void %.split14

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift"/></StgValue>
</operation>

<operation id="334" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln1183 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1183"/></StgValue>
</operation>

<operation id="335" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="336" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %icmp_ln1183 = icmp_eq  i3 %i_9, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln1183"/></StgValue>
</operation>

<operation id="337" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="338" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln1183 = br i1 %icmp_ln1183, void %.split14, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1183"/></StgValue>
</operation>

<operation id="339" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
.split14:0 %new_z_i_atTop_V_3_1_load_1 = load i32 %new_z_i_atTop_V_3_1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_1_load_1"/></StgValue>
</operation>

<operation id="340" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
.split14:1 %new_z_i_atTop_V_3_2_load_1 = load i32 %new_z_i_atTop_V_3_2

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_2_load_1"/></StgValue>
</operation>

<operation id="341" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
.split14:2 %new_z_i_atTop_V_3_3_load_1 = load i32 %new_z_i_atTop_V_3_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_3_load_1"/></StgValue>
</operation>

<operation id="342" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
.split14:3 %new_z_i_atTop_V_3_4_load_1 = load i32 %new_z_i_atTop_V_3_4

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_4_load_1"/></StgValue>
</operation>

<operation id="343" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="2" op_0_bw="3">
<![CDATA[
.split14:5 %trunc_ln534 = trunc i3 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln534"/></StgValue>
</operation>

<operation id="344" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split14:6 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %new_z_i_atTop_V_3_1_load_1, i32 %new_z_i_atTop_V_3_2_load_1, i32 %new_z_i_atTop_V_3_3_load_1, i32 %new_z_i_atTop_V_3_4_load_1, i2 %trunc_ln534

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="345" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:4 %specloopname_ln1179 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln1179"/></StgValue>
</operation>

<operation id="346" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="33" op_0_bw="32">
<![CDATA[
.split14:7 %sext_ln1185 = sext i32 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln1185"/></StgValue>
</operation>

<operation id="347" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split14:8 %sub_ln1185 = sub i33 %sext_ln1185, i33 %sext_ln1183

]]></Node>
<StgValue><ssdm name="sub_ln1185"/></StgValue>
</operation>

<operation id="348" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split14:9 %sub_ln180_1 = sub i33 0, i33 %sub_ln1185

]]></Node>
<StgValue><ssdm name="sub_ln180_1"/></StgValue>
</operation>

<operation id="349" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split14:10 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %sub_ln1185, i32 32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split14:11 %select_ln180_1 = select i1 %tmp_20, i33 %sub_ln180_1, i33 %sub_ln1185

]]></Node>
<StgValue><ssdm name="select_ln180_1"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="33">
<![CDATA[
.split14:12 %sext_ln1185_1 = sext i33 %select_ln180_1

]]></Node>
<StgValue><ssdm name="sext_ln1185_1"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:13 %icmp_ln1185 = icmp_slt  i64 %sext_ln1185_1, i64 %layerSMin

]]></Node>
<StgValue><ssdm name="icmp_ln1185"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="2">
<![CDATA[
.split14:14 %zext_ln1185 = zext i2 %trunc_ln534

]]></Node>
<StgValue><ssdm name="zext_ln1185"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split14:15 %layerWithSmallestShift_1 = select i1 %icmp_ln1185, i8 %zext_ln1185, i8 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift_1"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:16 %layerSMin_1 = select i1 %icmp_ln1185, i64 %sext_ln1185_1, i64 %layerSMin

]]></Node>
<StgValue><ssdm name="layerSMin_1"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
.split14:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="357" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:5 %trunc_ln1192 = trunc i8 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="358" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:13 %trunc_ln1207 = trunc i32 %select_ln1146

]]></Node>
<StgValue><ssdm name="trunc_ln1207"/></StgValue>
</operation>

<operation id="359" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_ifconv:14 %tmp_21_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln1207, i1 0

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="360" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:15 %add_ln1207 = add i12 %tmp_21_cast, i12 2049

]]></Node>
<StgValue><ssdm name="add_ln1207"/></StgValue>
</operation>

<operation id="361" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:16 %zext_ln1207 = zext i12 %add_ln1207

]]></Node>
<StgValue><ssdm name="zext_ln1207"/></StgValue>
</operation>

<operation id="362" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17 %GDarrayDecoded_addr_1 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1207

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:24 %GDarrayDecoded_load_1 = load i12 %GDarrayDecoded_addr_1

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="364" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1 %new_z_i_atTop_V_3_1_load = load i32 %new_z_i_atTop_V_3_1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_1_load"/></StgValue>
</operation>

<operation id="365" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:2 %new_z_i_atTop_V_3_2_load = load i32 %new_z_i_atTop_V_3_2

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_2_load"/></StgValue>
</operation>

<operation id="366" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3 %new_z_i_atTop_V_3_3_load = load i32 %new_z_i_atTop_V_3_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_3_load"/></StgValue>
</operation>

<operation id="367" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4 %new_z_i_atTop_V_3_4_load = load i32 %new_z_i_atTop_V_3_4

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_4_load"/></StgValue>
</operation>

<operation id="368" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
_ifconv:6 %lhs = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %new_z_i_atTop_V_3_1_load, i32 %new_z_i_atTop_V_3_2_load, i32 %new_z_i_atTop_V_3_3_load, i32 %new_z_i_atTop_V_3_4_load, i2 %trunc_ln1192

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="369" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:7 %sext_ln215 = sext i32 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="370" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:8 %ret = sub i33 %sext_ln215, i33 %sext_ln1183

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="371" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:9 %sub_ln180 = sub i33 0, i33 %ret

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="372" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv:10 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret, i32 32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="373" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ifconv:11 %select_ln180 = select i1 %tmp_16, i33 %sub_ln180, i33 %ret

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="374" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:12 %icmp_ln1205 = icmp_slt  i33 %select_ln180, i33 1

]]></Node>
<StgValue><ssdm name="icmp_ln1205"/></StgValue>
</operation>

<operation id="375" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:18 %add_ln1212 = add i12 %tmp_21_cast, i12 1537

]]></Node>
<StgValue><ssdm name="add_ln1212"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:19 %zext_ln1212 = zext i12 %add_ln1212

]]></Node>
<StgValue><ssdm name="zext_ln1212"/></StgValue>
</operation>

<operation id="377" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:20 %GDarrayDecoded_addr_2 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1212

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_2"/></StgValue>
</operation>

<operation id="378" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:24 %GDarrayDecoded_load_1 = load i12 %GDarrayDecoded_addr_1

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_1"/></StgValue>
</operation>

<operation id="379" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:25 %lhs_2 = select i1 %icmp_ln1205, i32 %GDarrayDecoded_load_1, i32 %lhs

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="380" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:32 %GDarrayDecoded_load_2 = load i12 %GDarrayDecoded_addr_2

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="381" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:21 %add_ln1217 = add i12 %tmp_21_cast, i12 1025

]]></Node>
<StgValue><ssdm name="add_ln1217"/></StgValue>
</operation>

<operation id="382" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:22 %zext_ln1217 = zext i12 %add_ln1217

]]></Node>
<StgValue><ssdm name="zext_ln1217"/></StgValue>
</operation>

<operation id="383" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:23 %GDarrayDecoded_addr_3 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1217

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_3"/></StgValue>
</operation>

<operation id="384" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:26 %sext_ln215_4 = sext i32 %lhs_2

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="385" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:27 %ret_4 = sub i33 %sext_ln215_4, i33 %sext_ln1183

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="386" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:28 %sub_ln180_2 = sub i33 0, i33 %ret_4

]]></Node>
<StgValue><ssdm name="sub_ln180_2"/></StgValue>
</operation>

<operation id="387" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv:29 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_4, i32 32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="388" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ifconv:30 %select_ln180_2 = select i1 %tmp_17, i33 %sub_ln180_2, i33 %ret_4

]]></Node>
<StgValue><ssdm name="select_ln180_2"/></StgValue>
</operation>

<operation id="389" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:31 %icmp_ln1210 = icmp_slt  i33 %select_ln180_2, i33 1

]]></Node>
<StgValue><ssdm name="icmp_ln1210"/></StgValue>
</operation>

<operation id="390" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:32 %GDarrayDecoded_load_2 = load i12 %GDarrayDecoded_addr_2

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_2"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:33 %lhs_3 = select i1 %icmp_ln1210, i32 %GDarrayDecoded_load_2, i32 %lhs_2

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:40 %GDarrayDecoded_load_3 = load i12 %GDarrayDecoded_addr_3

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="393" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:34 %sext_ln215_5 = sext i32 %lhs_3

]]></Node>
<StgValue><ssdm name="sext_ln215_5"/></StgValue>
</operation>

<operation id="394" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:35 %ret_5 = sub i33 %sext_ln215_5, i33 %sext_ln1183

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="395" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:36 %sub_ln180_3 = sub i33 0, i33 %ret_5

]]></Node>
<StgValue><ssdm name="sub_ln180_3"/></StgValue>
</operation>

<operation id="396" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv:37 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_5, i32 32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="397" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ifconv:38 %select_ln180_3 = select i1 %tmp_18, i33 %sub_ln180_3, i33 %ret_5

]]></Node>
<StgValue><ssdm name="select_ln180_3"/></StgValue>
</operation>

<operation id="398" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:39 %icmp_ln1215 = icmp_slt  i33 %select_ln180_3, i33 1

]]></Node>
<StgValue><ssdm name="icmp_ln1215"/></StgValue>
</operation>

<operation id="399" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:40 %GDarrayDecoded_load_3 = load i12 %GDarrayDecoded_addr_3

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_3"/></StgValue>
</operation>

<operation id="400" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:41 %lhs_4 = select i1 %icmp_ln1215, i32 %GDarrayDecoded_load_3, i32 %lhs_3

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="401" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:42 %sext_ln215_6 = sext i32 %lhs_4

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="402" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:43 %ret_6 = sub i33 %sext_ln215_6, i33 %sext_ln1183

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="403" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:44 %sext_ln534 = sext i33 %ret_6

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="404" st_id="48" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45 %mul_ln1220 = mul i64 %sext_ln534, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="mul_ln1220"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="405" st_id="49" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45 %mul_ln1220 = mul i64 %sext_ln534, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="mul_ln1220"/></StgValue>
</operation>

<operation id="406" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:46 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln1220, i32 63

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="407" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:48 %nPatchesAtComplementary = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtComplementary"/></StgValue>
</operation>

<operation id="408" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:50 %icmp_ln1237 = icmp_ugt  i8 %nPatchesAtComplementary, i8 %nPatchesAtOriginal_read

]]></Node>
<StgValue><ssdm name="icmp_ln1237"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="409" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0 %new_z_i_atTop_V_3_load = load i32 %new_z_i_atTop_V_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_load"/></StgValue>
</operation>

<operation id="410" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:47 %select_ln1220 = select i1 %tmp_19, i32 %new_z_i_atTop_V_3_load, i32 %lhs_4

]]></Node>
<StgValue><ssdm name="select_ln1220"/></StgValue>
</operation>

<operation id="411" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:49 %add_ln1236 = add i8 %nPatchesAtComplementary, i8 255

]]></Node>
<StgValue><ssdm name="add_ln1236"/></StgValue>
</operation>

<operation id="412" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:51 %br_ln1237 = br i1 %icmp_ln1237, void %._crit_edge7, void

]]></Node>
<StgValue><ssdm name="br_ln1237"/></StgValue>
</operation>

<operation id="413" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1256 = zext i8 %add_ln1236

]]></Node>
<StgValue><ssdm name="zext_ln1256"/></StgValue>
</operation>

<operation id="414" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0">
<![CDATA[
:1 %call_ln1256 = call void @delete_patch, i8 %n_patches, i8 %nPatchesAtComplementary, i64 %patches_superpoints, i9 %zext_ln1256, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1256"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="415" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0">
<![CDATA[
:1 %call_ln1256 = call void @delete_patch, i8 %n_patches, i8 %nPatchesAtComplementary, i64 %patches_superpoints, i9 %zext_ln1256, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1256"/></StgValue>
</operation>

<operation id="416" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1258 = br void %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln1258"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="417" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="35" op_11_bw="26" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
._crit_edge7:0 %ppl_assign2 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %select_ln1220, i32 %ppl_read, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="418" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="35" op_11_bw="26" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
._crit_edge7:0 %ppl_assign2 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %select_ln1220, i32 %ppl_read, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="419" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge7:1 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="420" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7:2 %lastPatchIdx = add i8 %n_patches_read, i8 255

]]></Node>
<StgValue><ssdm name="lastPatchIdx"/></StgValue>
</operation>

<operation id="421" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="8">
<![CDATA[
._crit_edge7:3 %trunc_ln1268 = trunc i8 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="trunc_ln1268"/></StgValue>
</operation>

<operation id="422" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge7:26 %tmp_22 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %n_patches_read, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="423" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge7:27 %icmp_ln1290 = icmp_eq  i6 %tmp_22, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln1290"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="424" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
._crit_edge7:4 %tmp_22_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln1268, i7 0

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="425" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge7:5 %tmp_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lastPatchIdx, i3 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="426" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge7:6 %zext_ln1268 = zext i11 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln1268"/></StgValue>
</operation>

<operation id="427" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:7 %sub_ln1268 = sub i12 %tmp_22_cast, i12 %zext_ln1268

]]></Node>
<StgValue><ssdm name="sub_ln1268"/></StgValue>
</operation>

<operation id="428" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:8 %add_ln1268 = add i12 %sub_ln1268, i12 48

]]></Node>
<StgValue><ssdm name="add_ln1268"/></StgValue>
</operation>

<operation id="429" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:9 %or_ln1268 = or i12 %add_ln1268, i12 1

]]></Node>
<StgValue><ssdm name="or_ln1268"/></StgValue>
</operation>

<operation id="430" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge7:10 %zext_ln1268_1 = zext i12 %or_ln1268

]]></Node>
<StgValue><ssdm name="zext_ln1268_1"/></StgValue>
</operation>

<operation id="431" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:11 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1268_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="432" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:12 %add_ln1269 = add i12 %sub_ln1268, i12 55

]]></Node>
<StgValue><ssdm name="add_ln1269"/></StgValue>
</operation>

<operation id="433" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge7:13 %zext_ln1269 = zext i12 %add_ln1269

]]></Node>
<StgValue><ssdm name="zext_ln1269"/></StgValue>
</operation>

<operation id="434" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:14 %patches_parameters_addr_11 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1269

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_11"/></StgValue>
</operation>

<operation id="435" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:15 %rhs = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="436" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:16 %rhs_2 = load i12 %patches_parameters_addr_11

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="437" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:15 %rhs = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="438" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:16 %rhs_2 = load i12 %patches_parameters_addr_11

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="439" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge7:17 %sext_ln215_7 = sext i32 %original_c_read

]]></Node>
<StgValue><ssdm name="sext_ln215_7"/></StgValue>
</operation>

<operation id="440" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge7:18 %sext_ln215_8 = sext i32 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln215_8"/></StgValue>
</operation>

<operation id="441" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge7:19 %ret_7 = sub i33 %sext_ln215_7, i33 %sext_ln215_8

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="442" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge7:20 %sext_ln215_9 = sext i32 %original_d_read

]]></Node>
<StgValue><ssdm name="sext_ln215_9"/></StgValue>
</operation>

<operation id="443" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge7:21 %sext_ln215_10 = sext i32 %rhs_2

]]></Node>
<StgValue><ssdm name="sext_ln215_10"/></StgValue>
</operation>

<operation id="444" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge7:22 %ret_8 = sub i33 %sext_ln215_9, i33 %sext_ln215_10

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="445" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge7:23 %icmp_ln878 = icmp_slt  i33 %ret_7, i33 %ret_8

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="446" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
._crit_edge7:24 %select_ln1274 = select i1 %icmp_ln878, i33 %ret_8, i33 %ret_7

]]></Node>
<StgValue><ssdm name="select_ln1274"/></StgValue>
</operation>

<operation id="447" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="33">
<![CDATA[
._crit_edge7:25 %sext_ln534_1 = sext i33 %select_ln1274

]]></Node>
<StgValue><ssdm name="sext_ln534_1"/></StgValue>
</operation>

<operation id="448" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:28 %br_ln1290 = br i1 %icmp_ln1290, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln1290"/></StgValue>
</operation>

<operation id="449" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1293 = zext i8 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="zext_ln1293"/></StgValue>
</operation>

<operation id="450" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %thirdLastPatchIdx = add i8 %n_patches_read, i8 253

]]></Node>
<StgValue><ssdm name="thirdLastPatchIdx"/></StgValue>
</operation>

<operation id="451" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1300 = br void

]]></Node>
<StgValue><ssdm name="br_ln1300"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="452" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_10 = phi i3 0, void, i3 %add_ln1300, void

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="453" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="454" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln1300 = icmp_ult  i3 %i_10, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1300"/></StgValue>
</operation>

<operation id="455" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="456" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln1300 = add i3 %i_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1300"/></StgValue>
</operation>

<operation id="457" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1300 = br i1 %icmp_ln1300, void %.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln1300"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="458" st_id="58" stage="19" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="459" st_id="59" stage="18" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="460" st_id="60" stage="17" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="461" st_id="61" stage="16" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="462" st_id="62" stage="15" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="463" st_id="63" stage="14" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="464" st_id="64" stage="13" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="465" st_id="65" stage="12" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="466" st_id="66" stage="11" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="467" st_id="67" stage="10" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="468" st_id="68" stage="9" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="469" st_id="69" stage="8" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="470" st_id="70" stage="7" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="471" st_id="71" stage="6" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="472" st_id="72" stage="5" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="473" st_id="73" stage="4" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="474" st_id="74" stage="3" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="475" st_id="75" stage="2" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="476" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln1300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln1300"/></StgValue>
</operation>

<operation id="477" st_id="76" stage="1" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_10, i8 %thirdLastPatchIdx, i3 %i_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="478" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:2 %br_ln1302 = br i1 %tmp_5, void %.critedge.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln1302"/></StgValue>
</operation>

<operation id="479" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1300" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="480" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1290" val="0"/>
<literal name="icmp_ln1300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
.critedge.loopexit:0 %br_ln0 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="481" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge:0 %current_z_top_index_0 = phi i32 %add_ln1320, void %.loopexit, i32 %select_ln1146, void %._crit_edge7, i32 %select_ln1146, void %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="482" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge:1 %z_top_min_4 = phi i32 %lhs, void %.loopexit, i32 %select_ln1220, void %._crit_edge7, i32 %select_ln1220, void %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_4"/></StgValue>
</operation>

<operation id="483" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="296" op_0_bw="296" op_1_bw="64">
<![CDATA[
.critedge:2 %newret = insertvalue i296 <undef>, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="484" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="296" op_0_bw="296" op_1_bw="8">
<![CDATA[
.critedge:3 %newret2 = insertvalue i296 %newret, i8 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="485" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="296" op_0_bw="296" op_1_bw="32">
<![CDATA[
.critedge:4 %newret4 = insertvalue i296 %newret2, i32 %current_z_top_index_0

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="486" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="296" op_0_bw="296" op_1_bw="32">
<![CDATA[
.critedge:5 %newret6 = insertvalue i296 %newret4, i32 %counter_0

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="487" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="296" op_0_bw="296" op_1_bw="32">
<![CDATA[
.critedge:6 %newret8 = insertvalue i296 %newret6, i32 %counterUpshift_0

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="488" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="296" op_0_bw="296" op_1_bw="32">
<![CDATA[
.critedge:7 %newret5 = insertvalue i296 %newret8, i32 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="489" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="296" op_0_bw="296" op_1_bw="64">
<![CDATA[
.critedge:8 %newret7 = insertvalue i296 %newret5, i64 %sext_ln534_1

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="490" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="296" op_0_bw="296" op_1_bw="32">
<![CDATA[
.critedge:9 %newret9 = insertvalue i296 %newret7, i32 %z_top_min_4

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="491" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="296">
<![CDATA[
.critedge:10 %ret_ln1265 = ret i296 %newret9

]]></Node>
<StgValue><ssdm name="ret_ln1265"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="492" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.loopexit:0 %call_ln1318 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %zext_ln1293, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1318"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="493" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.loopexit:0 %call_ln1318 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %zext_ln1293, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1318"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="494" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="35" op_11_bw="26" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
.loopexit:2 %call_ret331 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %lhs, i32 %ppl_assign2, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret331"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="495" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="35" op_11_bw="26" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
.loopexit:2 %call_ret331 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %lhs, i32 %ppl_assign2, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret331"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">
</state>

<state id="83" st_id="83">
</state>

<state id="84" st_id="84">
</state>

<state id="85" st_id="85">
</state>

<state id="86" st_id="86">
</state>

<state id="87" st_id="87">
</state>

<state id="88" st_id="88">
</state>

<state id="89" st_id="89">
</state>

<state id="90" st_id="90">
</state>

<state id="91" st_id="91">
</state>

<state id="92" st_id="92">
</state>

<state id="93" st_id="93">
</state>

<state id="94" st_id="94">
</state>

<state id="95" st_id="95">
</state>

<state id="96" st_id="96">

<operation id="496" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1 %add_ln1320 = add i32 %select_ln1146, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1320"/></StgValue>
</operation>

<operation id="497" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:3 %br_ln1326 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln1326"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
