#OPTIONS:"|-layerid|0|-orig_srs|D:\\proj\\Gowin_DVI_RXTX_RefDesign\\project\\src\\dvi_rx_top\\temp\\DviRx\\rev_1\\synwork\\dvi_rx_top_comp.srs|-prodtype|synplify_pro|-primux|-fixsmult|-sdff_counter|-nram|-divnmod|-nostructver|-gowin|-infer_seqShift|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-I|D:\\proj\\Gowin_DVI_RXTX_RefDesign\\project\\src\\dvi_rx_top\\temp\\DviRx|-I|D:\\Gowin\\Gowin_V1.9.5.02Beta\\IDE\\ipcore\\DVI_RX\\data|-I|D:\\proj\\Gowin_DVI_RXTX_RefDesign\\project\\src\\dvi_rx_top\\temp\\DviRx\\|-I|D:\\Gowin\\Gowin_V1.9.5.02Beta\\SynplifyPro\\lib|-sysv|-devicelib|D:\\Gowin\\Gowin_V1.9.5.02Beta\\SynplifyPro\\lib\\generic\\gw2a.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-lib|work"
#CUR:"D:\\Gowin\\Gowin_V1.9.5.02Beta\\SynplifyPro\\bin64\\c_ver.exe":1585766844
#CUR:"D:\\Gowin\\Gowin_V1.9.5.02Beta\\SynplifyPro\\lib\\generic\\gw2a.v":1582921032
#CUR:"D:\\Gowin\\Gowin_V1.9.5.02Beta\\SynplifyPro\\lib\\vlog\\hypermods.v":1582921148
#CUR:"D:\\Gowin\\Gowin_V1.9.5.02Beta\\SynplifyPro\\lib\\vlog\\umr_capim.v":1582921148
#CUR:"D:\\Gowin\\Gowin_V1.9.5.02Beta\\SynplifyPro\\lib\\vlog\\scemi_objects.v":1582921148
#CUR:"D:\\Gowin\\Gowin_V1.9.5.02Beta\\SynplifyPro\\lib\\vlog\\scemi_pipes.svh":1582921148
#CUR:"D:\\Gowin\\Gowin_V1.9.5.02Beta\\IDE\\ipcore\\DVI_RX\\data\\dvi_rx_top.v":1588908362
#CUR:"D:\\proj\\Gowin_DVI_RXTX_RefDesign\\project\\src\\dvi_rx_top\\temp\\DviRx\\top_define.v":1589421217
#CUR:"D:\\Gowin\\Gowin_V1.9.5.02Beta\\IDE\\ipcore\\DVI_RX\\data\\static_macro_define.v":1588908362
#CUR:"D:\\proj\\Gowin_DVI_RXTX_RefDesign\\project\\src\\dvi_rx_top\\temp\\DviRx\\dvi_rx_defines.v":1589421217
#CUR:"D:\\Gowin\\Gowin_V1.9.5.02Beta\\IDE\\ipcore\\DVI_RX\\data\\dvi2rgb.vp":1588908362
#CUR:"D:\\proj\\Gowin_DVI_RXTX_RefDesign\\project\\src\\dvi_rx_top\\temp\\DviRx\\top_define.v":1589421217
#CUR:"D:\\Gowin\\Gowin_V1.9.5.02Beta\\IDE\\ipcore\\DVI_RX\\data\\static_macro_define.v":1588908362
#CUR:"D:\\proj\\Gowin_DVI_RXTX_RefDesign\\project\\src\\dvi_rx_top\\temp\\DviRx\\dvi_rx_defines.v":1589421217
#numinternalfiles:5
#defaultlanguage:verilog
0			"D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v" verilog
1		*	"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\top_define.v" verilog
2		*	"D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\static_macro_define.v" verilog
3		*	"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\dvi_rx_defines.v" verilog
4			"D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp" verilog
#Dependency Lists(Uses List)
0 1 2 3 4
1 2 3 0 1
2 1 3 0 2
3 1 2 0 3
4 1 2 3 0
#Dependency Lists(Users Of)
0 1 2 3 4
1 0 1 2 3 4
2 0 1 2 3 4
3 0 1 2 3 4
4 0
#Design Unit to File Association
module work DVI_RX_Top 0
module work \~dvi2rgb.DVI_RX_Top 4
module work \~Data_Aligning.DVI_RX_Top 4
module work \~TMDS_Decoder.DVI_RX_Top 4
