// Seed: 2742112729
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    input tri0 id_7,
    input wor id_8,
    output wire id_9,
    input supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wire id_15
    , id_22, id_23,
    output supply0 id_16,
    output tri1 id_17,
    output wand id_18,
    input tri0 id_19,
    output wand id_20
);
  assign id_1 = id_5;
  wire id_24, id_25;
  wire id_26;
  wire id_27;
endmodule
module module_1 (
    input wand id_0
    , id_12,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    input wire id_6,
    input wand id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10
);
  assign id_12[1] = id_6;
  module_0(
      id_10,
      id_5,
      id_8,
      id_8,
      id_6,
      id_7,
      id_4,
      id_7,
      id_1,
      id_5,
      id_0,
      id_1,
      id_1,
      id_7,
      id_10,
      id_0,
      id_5,
      id_5,
      id_5,
      id_10,
      id_5
  );
endmodule
