$date
	Sun Oct 23 07:41:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#142891
b1 !
1"
#142894
b1 &
b1 %
1$
#142895
0"
#142898
1#
#142902
b0 &
0#
b0 %
0$
#1185350
b11010 &
b11010 %
1$
b11010 !
1"
#1185351
0"
#1185354
b1101 &
b1101 %
#1185358
b101000 &
b101000 %
#1185362
b10100 &
b10100 %
#1185366
b1010 &
b1010 %
#1185370
b101 &
b101 %
#1185374
b10000 &
b10000 %
#1185378
b1000 &
b1000 %
#1185382
b100 &
b100 %
#1185386
b10 &
b10 %
#1185390
b1 &
1#
b1 %
#1185394
b0 &
b0 %
0#
0$
#2215149
b1101 !
1"
#2215150
b1101 &
b1101 %
1$
#2215151
0"
#2215154
b101000 &
b101000 %
#2215158
b10100 &
b10100 %
#2215162
b1010 &
b1010 %
#2215166
b101 &
b101 %
#2215170
b10000 &
b10000 %
#2215174
b1000 &
b1000 %
#2215178
b100 &
b100 %
#2215182
b10 &
b10 %
#2215186
b1 &
b1 %
1#
#2215190
b0 &
0#
b0 %
0$
#4500012
