$date
	Sat Jan 18 19:47:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module example4_1_testbench $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
1!
$end
#10
0!
1$
#20
0$
1#
#30
1$
#40
1!
0$
0#
1"
#50
1$
#60
0!
0$
1#
#70
1$
#80
