INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ProyectosVivaldo/multiplicador1/multiplicador1.sim/sim_1/impl/timing/xsim/tb_mult8_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplicador_sumador
INFO: [VRFC 10-311] analyzing module glbl
