<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>fpscr</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.6.12' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<pre>
<span class='curline'><a href='../S/17203.html#L27'>fpscr</a>              27 sysdeps/arm/fclrexcpt.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17203.html#L33'>fpscr</a>              33 sysdeps/arm/fclrexcpt.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17203.html#L35'>fpscr</a>              35 sysdeps/arm/fclrexcpt.c   new_fpscr = fpscr &amp; ~excepts;</span>
<span class='curline'><a href='../S/17203.html#L38'>fpscr</a>              38 sysdeps/arm/fclrexcpt.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17248.html#L27'>fpscr</a>              27 sysdeps/arm/fedisblxcpt.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17248.html#L33'>fpscr</a>              33 sysdeps/arm/fedisblxcpt.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17248.html#L35'>fpscr</a>              35 sysdeps/arm/fedisblxcpt.c   new_fpscr = fpscr &amp; ~(excepts &lt;&lt; FE_EXCEPT_SHIFT);</span>
<span class='curline'><a href='../S/17248.html#L38'>fpscr</a>              38 sysdeps/arm/fedisblxcpt.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17248.html#L41'>fpscr</a>              41 sysdeps/arm/fedisblxcpt.c   return (fpscr &gt;&gt; FE_EXCEPT_SHIFT) &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/17229.html#L27'>fpscr</a>              27 sysdeps/arm/feenablxcpt.c   fpu_control_t fpscr, new_fpscr, updated_fpscr;</span>
<span class='curline'><a href='../S/17229.html#L33'>fpscr</a>              33 sysdeps/arm/feenablxcpt.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17229.html#L35'>fpscr</a>              35 sysdeps/arm/feenablxcpt.c   new_fpscr = fpscr | (excepts &lt;&lt; FE_EXCEPT_SHIFT);</span>
<span class='curline'><a href='../S/17229.html#L37'>fpscr</a>              37 sysdeps/arm/feenablxcpt.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17229.html#L49'>fpscr</a>              49 sysdeps/arm/feenablxcpt.c   return (fpscr &gt;&gt; FE_EXCEPT_SHIFT) &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/17258.html#L27'>fpscr</a>              27 sysdeps/arm/fegetenv.c   fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/17258.html#L33'>fpscr</a>              33 sysdeps/arm/fegetenv.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17258.html#L34'>fpscr</a>              34 sysdeps/arm/fegetenv.c   envp-&gt;__cw = fpscr;</span>
<span class='curline'><a href='../S/17336.html#L27'>fpscr</a>              27 sysdeps/arm/fegetexcept.c   fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/17336.html#L33'>fpscr</a>              33 sysdeps/arm/fegetexcept.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17336.html#L35'>fpscr</a>              35 sysdeps/arm/fegetexcept.c   return (fpscr &gt;&gt; FE_EXCEPT_SHIFT) &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/17326.html#L28'>fpscr</a>              28 sysdeps/arm/fenv_private.h   fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/17326.html#L30'>fpscr</a>              30 sysdeps/arm/fenv_private.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L31'>fpscr</a>              31 sysdeps/arm/fenv_private.h   envp-&gt;__cw = fpscr;</span>
<span class='curline'><a href='../S/17326.html#L34'>fpscr</a>              34 sysdeps/arm/fenv_private.h   fpscr &amp;= ~_FPU_MASK_EXCEPT;</span>
<span class='curline'><a href='../S/17326.html#L35'>fpscr</a>              35 sysdeps/arm/fenv_private.h   _FPU_SETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L41'>fpscr</a>              41 sysdeps/arm/fenv_private.h   fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/17326.html#L43'>fpscr</a>              43 sysdeps/arm/fenv_private.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L46'>fpscr</a>              46 sysdeps/arm/fenv_private.h   if (__glibc_unlikely ((fpscr &amp; _FPU_MASK_RM) != round))</span>
<span class='curline'><a href='../S/17326.html#L47'>fpscr</a>              47 sysdeps/arm/fenv_private.h     _FPU_SETCW ((fpscr &amp; ~_FPU_MASK_RM) | round);</span>
<span class='curline'><a href='../S/17326.html#L53'>fpscr</a>              53 sysdeps/arm/fenv_private.h   fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/17326.html#L55'>fpscr</a>              55 sysdeps/arm/fenv_private.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L56'>fpscr</a>              56 sysdeps/arm/fenv_private.h   envp-&gt;__cw = fpscr;</span>
<span class='curline'><a href='../S/17326.html#L60'>fpscr</a>              60 sysdeps/arm/fenv_private.h   fpscr &amp;= ~(_FPU_MASK_EXCEPT | _FPU_MASK_RM);</span>
<span class='curline'><a href='../S/17326.html#L61'>fpscr</a>              61 sysdeps/arm/fenv_private.h   _FPU_SETCW (fpscr | round);</span>
<span class='curline'><a href='../S/17326.html#L67'>fpscr</a>              67 sysdeps/arm/fenv_private.h   fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/17326.html#L69'>fpscr</a>              69 sysdeps/arm/fenv_private.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L70'>fpscr</a>              70 sysdeps/arm/fenv_private.h   envp-&gt;__cw = fpscr;</span>
<span class='curline'><a href='../S/17326.html#L73'>fpscr</a>              73 sysdeps/arm/fenv_private.h   if (__glibc_unlikely ((fpscr &amp; _FPU_MASK_RM) != round))</span>
<span class='curline'><a href='../S/17326.html#L74'>fpscr</a>              74 sysdeps/arm/fenv_private.h     _FPU_SETCW ((fpscr &amp; ~_FPU_MASK_RM) | round);</span>
<span class='curline'><a href='../S/17326.html#L80'>fpscr</a>              80 sysdeps/arm/fenv_private.h   fpu_control_t fpscr, round;</span>
<span class='curline'><a href='../S/17326.html#L82'>fpscr</a>              82 sysdeps/arm/fenv_private.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L85'>fpscr</a>              85 sysdeps/arm/fenv_private.h   round = (envp-&gt;__cw ^ fpscr) &amp; _FPU_MASK_RM;</span>
<span class='curline'><a href='../S/17326.html#L89'>fpscr</a>              89 sysdeps/arm/fenv_private.h     _FPU_SETCW (fpscr ^ round);</span>
<span class='curline'><a href='../S/17326.html#L95'>fpscr</a>              95 sysdeps/arm/fenv_private.h   fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/17326.html#L97'>fpscr</a>              97 sysdeps/arm/fenv_private.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L98'>fpscr</a>              98 sysdeps/arm/fenv_private.h   return fpscr &amp; ex &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/17326.html#L104'>fpscr</a>             104 sysdeps/arm/fenv_private.h   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17326.html#L106'>fpscr</a>             106 sysdeps/arm/fenv_private.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L110'>fpscr</a>             110 sysdeps/arm/fenv_private.h   if (__glibc_unlikely (((fpscr ^ new_fpscr) &amp; ~_FPU_MASK_NZCV) != 0))</span>
<span class='curline'><a href='../S/17326.html#L117'>fpscr</a>             117 sysdeps/arm/fenv_private.h   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17326.html#L120'>fpscr</a>             120 sysdeps/arm/fenv_private.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L123'>fpscr</a>             123 sysdeps/arm/fenv_private.h   excepts = fpscr &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/17326.html#L127'>fpscr</a>             127 sysdeps/arm/fenv_private.h   if (__glibc_unlikely (((fpscr ^ new_fpscr) &amp; ~_FPU_MASK_NZCV) != 0))</span>
<span class='curline'><a href='../S/17326.html#L146'>fpscr</a>             146 sysdeps/arm/fenv_private.h   fpu_control_t fpscr, round;</span>
<span class='curline'><a href='../S/17326.html#L148'>fpscr</a>             148 sysdeps/arm/fenv_private.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L150'>fpscr</a>             150 sysdeps/arm/fenv_private.h   ctx-&gt;env.__cw = fpscr;</span>
<span class='curline'><a href='../S/17326.html#L153'>fpscr</a>             153 sysdeps/arm/fenv_private.h   round = (fpscr ^ r) &amp; _FPU_MASK_RM;</span>
<span class='curline'><a href='../S/17326.html#L159'>fpscr</a>             159 sysdeps/arm/fenv_private.h       _FPU_SETCW (fpscr ^ round);</span>
<span class='curline'><a href='../S/17326.html#L169'>fpscr</a>             169 sysdeps/arm/fenv_private.h       fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/17326.html#L171'>fpscr</a>             171 sysdeps/arm/fenv_private.h       _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L172'>fpscr</a>             172 sysdeps/arm/fenv_private.h       fpscr = (fpscr &amp; ~_FPU_MASK_RM) | (ctx-&gt;env.__cw &amp; _FPU_MASK_RM);</span>
<span class='curline'><a href='../S/17326.html#L173'>fpscr</a>             173 sysdeps/arm/fenv_private.h       _FPU_SETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L180'>fpscr</a>             180 sysdeps/arm/fenv_private.h   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17326.html#L182'>fpscr</a>             182 sysdeps/arm/fenv_private.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17326.html#L186'>fpscr</a>             186 sysdeps/arm/fenv_private.h   if (__glibc_unlikely (((fpscr ^ new_fpscr) &amp; ~_FPU_MASK_NZCV) != 0))</span>
<span class='curline'><a href='../S/17209.html#L27'>fpscr</a>              27 sysdeps/arm/fesetenv.c   fpu_control_t fpscr, new_fpscr, updated_fpscr;</span>
<span class='curline'><a href='../S/17209.html#L33'>fpscr</a>              33 sysdeps/arm/fesetenv.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17209.html#L41'>fpscr</a>              41 sysdeps/arm/fesetenv.c       if (((fpscr ^ new_fpscr) &amp; ~_FPU_MASK_NZCV) != 0)</span>
<span class='curline'><a href='../S/17209.html#L48'>fpscr</a>              48 sysdeps/arm/fesetenv.c   new_fpscr = fpscr &amp; _FPU_RESERVED;</span>
<span class='curline'><a href='../S/17209.html#L51'>fpscr</a>              51 sysdeps/arm/fesetenv.c   if (((new_fpscr ^ fpscr) &amp; ~_FPU_MASK_NZCV) != 0)</span>
<span class='curline'><a href='../S/17299.html#L26'>fpscr</a>              26 sysdeps/arm/fesetexcept.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17299.html#L32'>fpscr</a>              32 sysdeps/arm/fesetexcept.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17299.html#L33'>fpscr</a>              33 sysdeps/arm/fesetexcept.c   new_fpscr = fpscr | (excepts &amp; FE_ALL_EXCEPT);</span>
<span class='curline'><a href='../S/17299.html#L34'>fpscr</a>              34 sysdeps/arm/fesetexcept.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17267.html#L29'>fpscr</a>              29 sysdeps/arm/fesetmode.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17267.html#L35'>fpscr</a>              35 sysdeps/arm/fesetmode.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17267.html#L37'>fpscr</a>              37 sysdeps/arm/fesetmode.c     new_fpscr = (fpscr &amp; (_FPU_RESERVED | FPU_STATUS_BITS)) | _FPU_DEFAULT;</span>
<span class='curline'><a href='../S/17267.html#L39'>fpscr</a>              39 sysdeps/arm/fesetmode.c     new_fpscr = (fpscr &amp; FPU_STATUS_BITS) | (*modep &amp; ~FPU_STATUS_BITS);</span>
<span class='curline'><a href='../S/17267.html#L41'>fpscr</a>              41 sysdeps/arm/fesetmode.c   if (((new_fpscr ^ fpscr) &amp; ~_FPU_MASK_NZCV) != 0)</span>
<span class='curline'><a href='../S/17219.html#L27'>fpscr</a>              27 sysdeps/arm/feupdateenv.c   fpu_control_t fpscr, new_fpscr, updated_fpscr;</span>
<span class='curline'><a href='../S/17219.html#L34'>fpscr</a>              34 sysdeps/arm/feupdateenv.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17219.html#L35'>fpscr</a>              35 sysdeps/arm/feupdateenv.c   excepts = fpscr &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/17219.html#L43'>fpscr</a>              43 sysdeps/arm/feupdateenv.c       if (((fpscr ^ new_fpscr) &amp; ~_FPU_MASK_NZCV) != 0)</span>
<span class='curline'><a href='../S/17219.html#L54'>fpscr</a>              54 sysdeps/arm/feupdateenv.c   new_fpscr = fpscr &amp; (_FPU_RESERVED | FE_ALL_EXCEPT);</span>
<span class='curline'><a href='../S/17219.html#L57'>fpscr</a>              57 sysdeps/arm/feupdateenv.c   if (((new_fpscr ^ fpscr) &amp; ~_FPU_MASK_NZCV) != 0)</span>
<span class='curline'><a href='../S/17243.html#L33'>fpscr</a>              33 sysdeps/arm/fraiseexcpt.c       fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/17243.html#L56'>fpscr</a>              56 sysdeps/arm/fraiseexcpt.c 	  "mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr)  /* fmrx %0, fpscr  */</span>
<span class='curline'><a href='../S/17243.html#L66'>fpscr</a>              66 sysdeps/arm/fraiseexcpt.c 	  "mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr)  /* fmrx %0, fpscr  */</span>
<span class='curline'><a href='../S/17243.html#L77'>fpscr</a>              77 sysdeps/arm/fraiseexcpt.c 	  "mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr)  /* fmrx %0, fpscr  */</span>
<span class='curline'><a href='../S/17243.html#L87'>fpscr</a>              87 sysdeps/arm/fraiseexcpt.c 	  "mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr)  /* fmrx %0, fpscr  */</span>
<span class='curline'><a href='../S/17243.html#L97'>fpscr</a>              97 sysdeps/arm/fraiseexcpt.c 	  "mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr)  /* fmrx %0, fpscr  */</span>
<span class='curline'><a href='../S/17310.html#L27'>fpscr</a>              27 sysdeps/arm/fsetexcptflg.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17310.html#L33'>fpscr</a>              33 sysdeps/arm/fsetexcptflg.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17310.html#L37'>fpscr</a>              37 sysdeps/arm/fsetexcptflg.c   new_fpscr = fpscr &amp; ~excepts;</span>
<span class='curline'><a href='../S/17310.html#L41'>fpscr</a>              41 sysdeps/arm/fsetexcptflg.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17330.html#L31'>fpscr</a>              31 sysdeps/arm/get-rounding-mode.h   fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/17330.html#L38'>fpscr</a>              38 sysdeps/arm/get-rounding-mode.h   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17330.html#L39'>fpscr</a>              39 sysdeps/arm/get-rounding-mode.h   return fpscr &amp; _FPU_MASK_RM;</span>
<span class='curline'><a href='../S/17328.html#L27'>fpscr</a>              27 sysdeps/arm/setfpucw.c   fpu_control_t fpscr, new_fpscr;</span>
<span class='curline'><a href='../S/17328.html#L33'>fpscr</a>              33 sysdeps/arm/setfpucw.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/17328.html#L37'>fpscr</a>              37 sysdeps/arm/setfpucw.c   new_fpscr = fpscr &amp; _FPU_RESERVED;</span>
<span class='curline'><a href='../S/17328.html#L41'>fpscr</a>              41 sysdeps/arm/setfpucw.c   if (new_fpscr != fpscr)</span>
<span class='curline'><a href='../S/17328.html#L42'>fpscr</a>              42 sysdeps/arm/setfpucw.c     _FPU_SETCW (fpscr);</span>
<span class='curline'><a href='../S/7729.html#L97'>fpscr</a>              97 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c   ({union { double d; di_fpscr_t fpscr; } u;				\</span>
<span class='curline'><a href='../S/7729.html#L99'>fpscr</a>              99 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c     (__fpscr) = u.fpscr;						\</span>
<span class='curline'><a href='../S/7729.html#L100'>fpscr</a>             100 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c     u.fpscr;								\</span>
<span class='curline'><a href='../S/7729.html#L106'>fpscr</a>             106 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c   { union { double d; di_fpscr_t fpscr; } u;				\</span>
<span class='curline'><a href='../S/7729.html#L108'>fpscr</a>             108 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c     u.fpscr = __fpscr;							\</span>
<span class='curline'><a href='../S/7729.html#L119'>fpscr</a>             119 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c   ({union { double d; di_fpscr_t fpscr; } u;				\</span>
<span class='curline'><a href='../S/7729.html#L121'>fpscr</a>             121 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c     (__fpscr) = (si_fpscr_t) u.fpscr;					\</span>
<span class='curline'><a href='../S/7729.html#L122'>fpscr</a>             122 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c     (si_fpscr_t) u.fpscr;						\</span>
<span class='curline'><a href='../S/7729.html#L128'>fpscr</a>             128 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c   { union { double d; di_fpscr_t fpscr; } u;				\</span>
<span class='curline'><a href='../S/7729.html#L131'>fpscr</a>             131 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c     u.fpscr = 0xfff80000ULL &lt;&lt; 32;					\</span>
<span class='curline'><a href='../S/7729.html#L132'>fpscr</a>             132 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c     u.fpscr |= __fpscr &amp; 0xffffffffULL;					\</span>
<span class='curline'><a href='../S/7729.html#L203'>fpscr</a>             203 sysdeps/powerpc/fpu/tst-setcontext-fpscr.c   dlli.d = ctx[0].uc_mcontext.uc_regs-&gt;fpregs.fpscr;</span>
<span class='curline'><a href='../S/16051.html#L27'>fpscr</a>              27 sysdeps/sh/sh4/fpu/fesetmode.c   fpu_control_t fpscr;</span>
<span class='curline'><a href='../S/16051.html#L29'>fpscr</a>              29 sysdeps/sh/sh4/fpu/fesetmode.c   _FPU_GETCW (fpscr);</span>
<span class='curline'><a href='../S/16051.html#L30'>fpscr</a>              30 sysdeps/sh/sh4/fpu/fesetmode.c   fpscr &amp;= FPU_STATUS;</span>
<span class='curline'><a href='../S/16051.html#L32'>fpscr</a>              32 sysdeps/sh/sh4/fpu/fesetmode.c     fpscr |= _FPU_DEFAULT;</span>
<span class='curline'><a href='../S/16051.html#L34'>fpscr</a>              34 sysdeps/sh/sh4/fpu/fesetmode.c     fpscr |= *modep &amp; ~FPU_STATUS;</span>
<span class='curline'><a href='../S/16051.html#L35'>fpscr</a>              35 sysdeps/sh/sh4/fpu/fesetmode.c   _FPU_SETCW (fpscr);</span>
<span class='curline'><a href='../S/10002.html#L50'>fpscr</a>              50 sysdeps/unix/sysv/linux/powerpc/sys/ucontext.h 	double __ctx(fpscr);</span>
<span class='curline'><a href='../S/11244.html#L109'>fpscr</a>             109 sysdeps/unix/sysv/linux/sh/sys/ucontext.h     unsigned int __ctx(fpscr);</span>
<span class='curline'><a href='../S/11243.html#L44'>fpscr</a>              44 sysdeps/unix/sysv/linux/sh/sys/user.h     unsigned long fpscr;</span>
</pre>
</body>
</html>
