git clone --depth 1 --no-tags https://github.com/213070088/dadda-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/525055429
git clone --depth 1 --no-tags https://github.com/1234robin/booth_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/525019542
git clone --depth 1 --no-tags https://github.com/krasin/wokwi-guess-my-number.git f:/verilog_sva_gh_scraper/data/full_repos/527439475
git clone --depth 1 --no-tags https://github.com/shanmukh2607/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/527973066
git clone --depth 1 --no-tags https://github.com/MatheusAssisNeves/MIPS-based-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/528147991
git clone --depth 1 --no-tags https://github.com/RDDinesh/MCU.git f:/verilog_sva_gh_scraper/data/full_repos/528051170
git clone --depth 1 --no-tags https://github.com/javed-alam01/mips32bit-RISC-PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/528306325
git clone --depth 1 --no-tags https://github.com/Cram963/Marcxip.git f:/verilog_sva_gh_scraper/data/full_repos/526980912
git clone --depth 1 --no-tags https://github.com/EliaIfrach/Processing_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/528413454
git clone --depth 1 --no-tags https://github.com/rahulgaud/Design-of-Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/526615489
git clone --depth 1 --no-tags https://github.com/kthomas488/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/526844076
git clone --depth 1 --no-tags https://github.com/phuvg/rtl_sudoku_solver_by_backtracking.git f:/verilog_sva_gh_scraper/data/full_repos/526312009
git clone --depth 1 --no-tags https://github.com/pearlste/my_caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/526349462
git clone --depth 1 --no-tags https://github.com/sumanmahato027/Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/526621371
git clone --depth 1 --no-tags https://github.com/SalmaKhaled95/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/526658952
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-test-invert.git f:/verilog_sva_gh_scraper/data/full_repos/531219196
git clone --depth 1 --no-tags https://github.com/Amreen-Kaur/FPGA-Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/529345973
git clone --depth 1 --no-tags https://github.com/Amreen-Kaur/Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/530649203
git clone --depth 1 --no-tags https://github.com/cfib/trafficlight-fsm.git f:/verilog_sva_gh_scraper/data/full_repos/530646978
git clone --depth 1 --no-tags https://github.com/mguthaus/caravel_test_project.git f:/verilog_sva_gh_scraper/data/full_repos/531209488
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-marc.git f:/verilog_sva_gh_scraper/data/full_repos/531094221
git clone --depth 1 --no-tags https://github.com/AyaMedhat555/Hamming_Code.git f:/verilog_sva_gh_scraper/data/full_repos/529400100
git clone --depth 1 --no-tags https://github.com/ArsenioDev/CustomSiliconTest.git f:/verilog_sva_gh_scraper/data/full_repos/530784748
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ho-hgcd.git f:/verilog_sva_gh_scraper/data/full_repos/530887691
git clone --depth 1 --no-tags https://github.com/evansm7/MR-sys.git f:/verilog_sva_gh_scraper/data/full_repos/530406835
git clone --depth 1 --no-tags https://github.com/Jihal/Verilog-TicTacToe.git f:/verilog_sva_gh_scraper/data/full_repos/526137713
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Simple-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/525924290
git clone --depth 1 --no-tags https://github.com/user-4314/flip-flop.git f:/verilog_sva_gh_scraper/data/full_repos/528706690
git clone --depth 1 --no-tags https://github.com/seungjoyea/Generic_FIR_Filter-generic-CPS-TAP-parallel.git f:/verilog_sva_gh_scraper/data/full_repos/530958989
git clone --depth 1 --no-tags https://github.com/sritech555/sritech555.git f:/verilog_sva_gh_scraper/data/full_repos/528386490
git clone --depth 1 --no-tags https://github.com/nikitasharma7/Car-Parking-System-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/524569248
git clone --depth 1 --no-tags https://github.com/amit94302/IITB_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/525098701
git clone --depth 1 --no-tags https://github.com/Aaaaaaakash/Linear-Feedback-Shift-Register.git f:/verilog_sva_gh_scraper/data/full_repos/524641259
git clone --depth 1 --no-tags https://github.com/rahultanwar10/DaddaMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/526673783
git clone --depth 1 --no-tags https://github.com/hossamfadeel/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/526687457
git clone --depth 1 --no-tags https://github.com/MaryamMagdy570/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/526692790
git clone --depth 1 --no-tags https://github.com/hisham-hariz/RISC-V-single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/527131890
git clone --depth 1 --no-tags https://github.com/HALxmont/MixPix.git f:/verilog_sva_gh_scraper/data/full_repos/527007664
git clone --depth 1 --no-tags https://github.com/Marwa2019uet/FYP_Matlab.git f:/verilog_sva_gh_scraper/data/full_repos/524915326
git clone --depth 1 --no-tags https://github.com/Yashwecan2/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/525888303
git clone --depth 1 --no-tags https://github.com/rportocarrero/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/526032250
git clone --depth 1 --no-tags https://github.com/dylanlimonlime/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/526251248
git clone --depth 1 --no-tags https://github.com/AkshayAnand2931/Verilog-Programming.git f:/verilog_sva_gh_scraper/data/full_repos/525807917
git clone --depth 1 --no-tags https://github.com/SDZZGNDRC/Divider.git f:/verilog_sva_gh_scraper/data/full_repos/527354636
git clone --depth 1 --no-tags https://github.com/ChinmaiVignyaKolli/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/527748733
git clone --depth 1 --no-tags https://github.com/gsxgoldenlegendary/digital_electronics.git f:/verilog_sva_gh_scraper/data/full_repos/527797935
git clone --depth 1 --no-tags https://github.com/Luis0922/Processador.git f:/verilog_sva_gh_scraper/data/full_repos/527721122
git clone --depth 1 --no-tags https://github.com/eslamhussein20/16_Points_16BitFixedPoint_IFFT_Core.git f:/verilog_sva_gh_scraper/data/full_repos/527598963
git clone --depth 1 --no-tags https://github.com/AdDraw/tinytapeout_demo.git f:/verilog_sva_gh_scraper/data/full_repos/530351703
git clone --depth 1 --no-tags https://github.com/alirafiqmalik/Bresenham-Circle-Algorithm-Hardware-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/530495164
git clone --depth 1 --no-tags https://github.com/github-fds/confmc.examples.2022.08.git f:/verilog_sva_gh_scraper/data/full_repos/530491920
git clone --depth 1 --no-tags https://github.com/user-tax-dev/site-static.git f:/verilog_sva_gh_scraper/data/full_repos/529725242
git clone --depth 1 --no-tags https://github.com/AntrikshMehta/Adder_Analysis.git f:/verilog_sva_gh_scraper/data/full_repos/529900251
git clone --depth 1 --no-tags https://github.com/gregdavill/tinytapeout-verilog-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/529746794
git clone --depth 1 --no-tags https://github.com/arafatasim/Implementing-Four-bit-computer-in-VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/530804507
git clone --depth 1 --no-tags https://github.com/mkssoftware/M3-Music_Suite.git f:/verilog_sva_gh_scraper/data/full_repos/529191733
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-test-straight.git f:/verilog_sva_gh_scraper/data/full_repos/531217519
git clone --depth 1 --no-tags https://github.com/Harshkadole/Code-converter-Arithmatic-block-and-Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/528821549
git clone --depth 1 --no-tags https://github.com/msaideroglu/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/526597253
git clone --depth 1 --no-tags https://github.com/manaam216/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/526657604
git clone --depth 1 --no-tags https://github.com/Arch1610/16-bit-dadda-vs-wallace.git f:/verilog_sva_gh_scraper/data/full_repos/526353061
git clone --depth 1 --no-tags https://github.com/rahulgaud/RAM-Arbiter-design.git f:/verilog_sva_gh_scraper/data/full_repos/526606750
git clone --depth 1 --no-tags https://github.com/hermitgunner/Dadda_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/526620850
git clone --depth 1 --no-tags https://github.com/sureshsugumar/tinytapeout_counter.git f:/verilog_sva_gh_scraper/data/full_repos/529865044
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/Pipelined-Mips.git f:/verilog_sva_gh_scraper/data/full_repos/530155039
git clone --depth 1 --no-tags https://github.com/ericlewis/analogue-blinky.git f:/verilog_sva_gh_scraper/data/full_repos/529993135
git clone --depth 1 --no-tags https://github.com/ALI11-2000/PDK_Files.git f:/verilog_sva_gh_scraper/data/full_repos/529810509
git clone --depth 1 --no-tags https://github.com/damionfan/chisel-template.git f:/verilog_sva_gh_scraper/data/full_repos/528287433
git clone --depth 1 --no-tags https://github.com/ratneshsinghai/Booth-Multiplier-design.git f:/verilog_sva_gh_scraper/data/full_repos/526558421
git clone --depth 1 --no-tags https://github.com/john-saber/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/526667857
git clone --depth 1 --no-tags https://github.com/shahzaibk23/tinytapeout-barrel-shifter.git f:/verilog_sva_gh_scraper/data/full_repos/529672965
git clone --depth 1 --no-tags https://github.com/WeiXXXXVVVV/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/529901177
git clone --depth 1 --no-tags https://github.com/mark64/tinytapeout.git f:/verilog_sva_gh_scraper/data/full_repos/531022619
git clone --depth 1 --no-tags https://github.com/regymm/tinytapeout-mcpi.git f:/verilog_sva_gh_scraper/data/full_repos/531063930
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/solve-ho-hgcd.git f:/verilog_sva_gh_scraper/data/full_repos/530896420
git clone --depth 1 --no-tags https://github.com/Mahi36/16-Bit-Wallace-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/525478380
git clone --depth 1 --no-tags https://github.com/PE-611/SDRAM_IS42S16160B_DRIVER.git f:/verilog_sva_gh_scraper/data/full_repos/525094966
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_pcie_reference.git f:/verilog_sva_gh_scraper/data/full_repos/525079832
git clone --depth 1 --no-tags https://github.com/jjaggi/temp.git f:/verilog_sva_gh_scraper/data/full_repos/525862977
git clone --depth 1 --no-tags https://github.com/Mahi36/16-bit-Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/525388163
git clone --depth 1 --no-tags https://github.com/nimeshshedge/Wallace-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/526314678
git clone --depth 1 --no-tags https://github.com/yongatek/caravel_yonga-can-controller.git f:/verilog_sva_gh_scraper/data/full_repos/528472518
git clone --depth 1 --no-tags https://github.com/slysw4/Msc_project_Shilei_Wang.git f:/verilog_sva_gh_scraper/data/full_repos/529033410
git clone --depth 1 --no-tags https://github.com/CaioRodrigues200/Sprint10_LASD.git f:/verilog_sva_gh_scraper/data/full_repos/529457593
git clone --depth 1 --no-tags https://github.com/andars/universal-turing-machine-w5s8.git f:/verilog_sva_gh_scraper/data/full_repos/529706848
git clone --depth 1 --no-tags https://github.com/mbalestrini/tinytapeout_rgb_lut_test.git f:/verilog_sva_gh_scraper/data/full_repos/529723511
git clone --depth 1 --no-tags https://github.com/seungjoyea/FIR_Filter_Generic_TAP-Tap-only-.git f:/verilog_sva_gh_scraper/data/full_repos/530506870
git clone --depth 1 --no-tags https://github.com/argunda/tinytapeout_dualedgedetector.git f:/verilog_sva_gh_scraper/data/full_repos/529641907
git clone --depth 1 --no-tags https://github.com/goran-mahovlic/tinytapeout-verilog-piano.git f:/verilog_sva_gh_scraper/data/full_repos/530831510
git clone --depth 1 --no-tags https://github.com/I-rocha/IMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/527695492
git clone --depth 1 --no-tags https://github.com/FFGGSSJJ/PacketSpliter_w-P4.git f:/verilog_sva_gh_scraper/data/full_repos/527489910
git clone --depth 1 --no-tags https://github.com/DylanKennyBoland/serialTX.git f:/verilog_sva_gh_scraper/data/full_repos/526664927
git clone --depth 1 --no-tags https://github.com/rehannasar2002/Single-bit-Floating-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/526825478
git clone --depth 1 --no-tags https://github.com/user-tax/ui-static.git f:/verilog_sva_gh_scraper/data/full_repos/528718220
git clone --depth 1 --no-tags https://github.com/os-fpga/micro_benchmark_designs.git f:/verilog_sva_gh_scraper/data/full_repos/526973157
git clone --depth 1 --no-tags https://github.com/Himanshu5298/Shift_register.git f:/verilog_sva_gh_scraper/data/full_repos/524614617
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/MAC-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/524650736
git clone --depth 1 --no-tags https://github.com/tarunkanodia40/CS220-Verilog-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/524992349
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/UART-module.git f:/verilog_sva_gh_scraper/data/full_repos/524955463
git clone --depth 1 --no-tags https://github.com/nbajay88/IITB_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/525102032
