{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746225342631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746225342631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 02 18:35:42 2025 " "Processing started: Fri May 02 18:35:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746225342631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225342631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225342631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746225343216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746225343216 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clk_gen.qsys " "Elaborating Platform Designer system entity \"clk_gen.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225356844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:36:02 Progress: Loading altera/clk_gen.qsys " "2025.05.02.18:36:02 Progress: Loading altera/clk_gen.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225362689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:36:03 Progress: Reading input file " "2025.05.02.18:36:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225363802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:36:03 Progress: Adding altpll_0 \[altpll 20.1\] " "2025.05.02.18:36:03 Progress: Adding altpll_0 \[altpll 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225363881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:36:05 Progress: Parameterizing module altpll_0 " "2025.05.02.18:36:05 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225365436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:36:05 Progress: Adding clk_0 \[clock_source 20.1\] " "2025.05.02.18:36:05 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225365452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:36:05 Progress: Parameterizing module clk_0 " "2025.05.02.18:36:05 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225365624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:36:05 Progress: Building connections " "2025.05.02.18:36:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225365624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:36:05 Progress: Parameterizing connections " "2025.05.02.18:36:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225365681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:36:05 Progress: Validating " "2025.05.02.18:36:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225365681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:36:06 Progress: Done reading input file " "2025.05.02.18:36:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225366032 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_gen.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Clk_gen.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225366975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clk_gen: Generating clk_gen \"clk_gen\" for QUARTUS_SYNTH " "Clk_gen: Generating clk_gen \"clk_gen\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225367890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"clk_gen\" instantiated altpll \"altpll_0\" " "Altpll_0: \"clk_gen\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225371171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"clk_gen\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"clk_gen\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225371187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clk_gen: Done \"clk_gen\" with 3 modules, 5 files " "Clk_gen: Done \"clk_gen\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225371187 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clk_gen.qsys " "Finished elaborating Platform Designer system entity \"clk_gen.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen/synthesis/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen/synthesis/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen/synthesis/clk_gen.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/clk_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225372032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "clk_gen/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225372032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "clk_gen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225372032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen/synthesis/submodules/clk_gen_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file clk_gen/synthesis/submodules/clk_gen_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll_0_dffpipe_l2c " "Found entity 1: clk_gen_altpll_0_dffpipe_l2c" {  } { { "clk_gen/synthesis/submodules/clk_gen_altpll_0.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/clk_gen_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372048 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_gen_altpll_0_stdsync_sv6 " "Found entity 2: clk_gen_altpll_0_stdsync_sv6" {  } { { "clk_gen/synthesis/submodules/clk_gen_altpll_0.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/clk_gen_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372048 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_gen_altpll_0_altpll_nka2 " "Found entity 3: clk_gen_altpll_0_altpll_nka2" {  } { { "clk_gen/synthesis/submodules/clk_gen_altpll_0.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/clk_gen_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372048 ""} { "Info" "ISGN_ENTITY_NAME" "4 clk_gen_altpll_0 " "Found entity 4: clk_gen_altpll_0" {  } { { "clk_gen/synthesis/submodules/clk_gen_altpll_0.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/clk_gen_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225372048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "route ROUTE RespRouter.v(16) " "Verilog HDL Declaration information at RespRouter.v(16): object \"route\" differs only in case from object \"ROUTE\" in the same scope" {  } { { "fpga/net/RespRouter.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/net/RespRouter.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746225372048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "resp RESP PeripheralMemServer.v(29) " "Verilog HDL Declaration information at PeripheralMemServer.v(29): object \"resp\" differs only in case from object \"RESP\" in the same scope" {  } { { "fpga/PeripheralMemServer.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/PeripheralMemServer.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746225372065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 58 56 " "Found 58 design units, including 56 entities, in source file de2_115.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UArch (SystemVerilog) " "Found design unit 1: UArch (SystemVerilog)" {  } { { "defs/UArch.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/defs/UArch.v" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ISA (SystemVerilog) " "Found design unit 2: ISA (SystemVerilog)" {  } { { "defs/ISA.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/defs/ISA.v" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemIntf " "Found entity 1: MemIntf" {  } { { "intf/MemIntf.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/intf/MemIntf.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "2 MemNetReq " "Found entity 2: MemNetReq" {  } { { "fpga/net/MemNetReq.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/net/MemNetReq.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "3 MemNetResp " "Found entity 3: MemNetResp" {  } { { "fpga/net/MemNetResp.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/net/MemNetResp.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPGAMem " "Found entity 4: FPGAMem" {  } { { "fpga/FPGAMem.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/FPGAMem.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "5 ReqRouter " "Found entity 5: ReqRouter" {  } { { "fpga/net/ReqRouter.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/net/ReqRouter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "6 RRArb " "Found entity 6: RRArb" {  } { { "hw/common/RRArb.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/common/RRArb.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "7 ReqArbiter " "Found entity 7: ReqArbiter" {  } { { "fpga/net/ReqArbiter.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/net/ReqArbiter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "8 RespRouter " "Found entity 8: RespRouter" {  } { { "fpga/net/RespRouter.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/net/RespRouter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "9 RespArbiter " "Found entity 9: RespArbiter" {  } { { "fpga/net/RespArbiter.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/net/RespArbiter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "10 MemXBar " "Found entity 10: MemXBar" {  } { { "fpga/MemXBar.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemXBar.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "11 Synchronizer " "Found entity 11: Synchronizer" {  } { { "fpga/util/Synchronizer.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/util/Synchronizer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "12 Keyboard " "Found entity 12: Keyboard" {  } { { "fpga/ps2/Keyboard.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/ps2/Keyboard.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "13 ScanCodeFilter " "Found entity 13: ScanCodeFilter" {  } { { "fpga/ps2/ScanCodeFilter.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/ps2/ScanCodeFilter.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "14 CharLUT " "Found entity 14: CharLUT" {  } { { "fpga/vga/CharLUT.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/vga/CharLUT.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "15 CharBuf " "Found entity 15: CharBuf" {  } { { "fpga/vga/CharBuf.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/vga/CharBuf.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "16 VGADriver " "Found entity 16: VGADriver" {  } { { "fpga/vga/VGADriver.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/vga/VGADriver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "17 CharDisplay " "Found entity 17: CharDisplay" {  } { { "fpga/vga/CharDisplay.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/vga/CharDisplay.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "18 Fifo " "Found entity 18: Fifo" {  } { { "hw/common/Fifo.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/common/Fifo.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "19 PeripheralMemServer " "Found entity 19: PeripheralMemServer" {  } { { "fpga/PeripheralMemServer.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/PeripheralMemServer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "20 SPIBitwise " "Found entity 20: SPIBitwise" {  } { { "fpga/spi/SPIBitwise.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/spi/SPIBitwise.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "21 SPISynchronizer " "Found entity 21: SPISynchronizer" {  } { { "fpga/spi/SPISynchronizer.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/spi/SPISynchronizer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "22 SPIMinion " "Found entity 22: SPIMinion" {  } { { "fpga/spi/SPIMinion.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/spi/SPIMinion.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "23 SPIMemClient " "Found entity 23: SPIMemClient" {  } { { "fpga/spi/SPIMemClient.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/spi/SPIMemClient.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "24 MemSubSys " "Found entity 24: MemSubSys" {  } { { "fpga/MemSubSys.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemSubSys.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "25 CommitNotif " "Found entity 25: CommitNotif" {  } { { "intf/CommitNotif.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/intf/CommitNotif.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "26 SeqAge " "Found entity 26: SeqAge" {  } { { "hw/util/SeqAge.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/util/SeqAge.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "27 SquashNotif " "Found entity 27: SquashNotif" {  } { { "intf/SquashNotif.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/intf/SquashNotif.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "28 SeqNumGenL3 " "Found entity 28: SeqNumGenL3" {  } { { "hw/fetch/SeqNumGenL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/SeqNumGenL3.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "29 F__DIntf " "Found entity 29: F__DIntf" {  } { { "intf/F__DIntf.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/intf/F__DIntf.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "30 FetchUnitL3 " "Found entity 30: FetchUnitL3" {  } { { "hw/fetch/fetch_unit_variants/FetchUnitL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/fetch_unit_variants/FetchUnitL3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "31 InstDecoder " "Found entity 31: InstDecoder" {  } { { "hw/decode_issue/InstDecoder.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/InstDecoder.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "32 ImmGen " "Found entity 32: ImmGen" {  } { { "hw/decode_issue/ImmGen.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/ImmGen.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "33 InstRouterUnit " "Found entity 33: InstRouterUnit" {  } { { "hw/decode_issue/InstRouter.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/InstRouter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "34 InstRouter " "Found entity 34: InstRouter" {  } { { "hw/decode_issue/InstRouter.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/InstRouter.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "35 Regfile " "Found entity 35: Regfile" {  } { { "hw/decode_issue/Regfile.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/Regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "36 PriorityEncoder " "Found entity 36: PriorityEncoder" {  } { { "hw/common/PriorityEncoder.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/common/PriorityEncoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "37 CompleteNotif " "Found entity 37: CompleteNotif" {  } { { "intf/CompleteNotif.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/intf/CompleteNotif.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "38 RenameTable " "Found entity 38: RenameTable" {  } { { "hw/decode_issue/RenameTable.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/RenameTable.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "39 D__XIntf " "Found entity 39: D__XIntf" {  } { { "intf/D__XIntf.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/intf/D__XIntf.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "40 DecodeIssueUnitL5 " "Found entity 40: DecodeIssueUnitL5" {  } { { "hw/decode_issue/decode_issue_unit_variants/DecodeIssueUnitL5.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/decode_issue_unit_variants/DecodeIssueUnitL5.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "41 X__WIntf " "Found entity 41: X__WIntf" {  } { { "intf/X__WIntf.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/intf/X__WIntf.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "42 ExQueue " "Found entity 42: ExQueue" {  } { { "hw/execute/ExQueue.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/execute/ExQueue.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "43 ALUL6 " "Found entity 43: ALUL6" {  } { { "hw/execute/execute_units_l6/ALUL6.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/execute/execute_units_l6/ALUL6.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "44 IterativeMulDivRemStepL7 " "Found entity 44: IterativeMulDivRemStepL7" {  } { { "hw/execute/execute_units_l7/IterativeMulDivRemL7.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/execute/execute_units_l7/IterativeMulDivRemL7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "45 IterativeMulDivRemL7 " "Found entity 45: IterativeMulDivRemL7" {  } { { "hw/execute/execute_units_l7/IterativeMulDivRemL7.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/execute/execute_units_l7/IterativeMulDivRemL7.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "46 LoadStoreUnitL7 " "Found entity 46: LoadStoreUnitL7" {  } { { "hw/execute/execute_units_l7/LoadStoreUnitL7.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/execute/execute_units_l7/LoadStoreUnitL7.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "47 ControlFlowUnitL6 " "Found entity 47: ControlFlowUnitL6" {  } { { "hw/execute/execute_units_l6/ControlFlowUnitL6.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/execute/execute_units_l6/ControlFlowUnitL6.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "48 SquashUnitL1Helper " "Found entity 48: SquashUnitL1Helper" {  } { { "hw/squash/SquashUnitL1.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/squash/SquashUnitL1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "49 SquashUnitL1 " "Found entity 49: SquashUnitL1" {  } { { "hw/squash/SquashUnitL1.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/squash/SquashUnitL1.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "50 ROB " "Found entity 50: ROB" {  } { { "hw/writeback_commit/ROB.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/writeback_commit/ROB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "51 SeqArbHelper " "Found entity 51: SeqArbHelper" {  } { { "hw/util/SeqArb.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/util/SeqArb.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "52 SeqArb " "Found entity 52: SeqArb" {  } { { "hw/util/SeqArb.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/util/SeqArb.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "53 WritebackCommitUnitL3 " "Found entity 53: WritebackCommitUnitL3" {  } { { "hw/writeback_commit/writeback_commit_unit_variants/WritebackCommitUnitL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/writeback_commit/writeback_commit_unit_variants/WritebackCommitUnitL3.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "54 InstTraceNotif " "Found entity 54: InstTraceNotif" {  } { { "intf/InstTraceNotif.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/intf/InstTraceNotif.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "55 BlimpV8 " "Found entity 55: BlimpV8" {  } { { "hw/top/BlimpV8.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""} { "Info" "ISGN_ENTITY_NAME" "56 DE2_115 " "Found entity 56: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746225372126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225372126 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/aidan/onedrive/desktop/blimp/fpga/altera/db/ip/clk_gen/clk_gen.v C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/clk_gen.v " "File \"c:/users/aidan/onedrive/desktop/blimp/fpga/altera/db/ip/clk_gen/clk_gen.v\" is a duplicate of already analyzed file \"C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/clk_gen.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1746225372142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clk_gen/clk_gen.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/clk_gen/clk_gen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225372142 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/aidan/onedrive/desktop/blimp/fpga/altera/db/ip/clk_gen/submodules/altera_reset_controller.v C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/aidan/onedrive/desktop/blimp/fpga/altera/db/ip/clk_gen/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1746225372158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clk_gen/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/clk_gen/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225372158 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/aidan/onedrive/desktop/blimp/fpga/altera/db/ip/clk_gen/submodules/altera_reset_synchronizer.v C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/aidan/onedrive/desktop/blimp/fpga/altera/db/ip/clk_gen/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1746225372158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clk_gen/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/clk_gen/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225372158 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/aidan/onedrive/desktop/blimp/fpga/altera/db/ip/clk_gen/submodules/clk_gen_altpll_0.v C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/clk_gen_altpll_0.v " "File \"c:/users/aidan/onedrive/desktop/blimp/fpga/altera/db/ip/clk_gen/submodules/clk_gen_altpll_0.v\" is a duplicate of already analyzed file \"C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/clk_gen_altpll_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1746225372189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clk_gen/submodules/clk_gen_altpll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/clk_gen/submodules/clk_gen_altpll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746225372189 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BlimpV8 BlimpV8.v(124) " "Verilog HDL Parameter Declaration warning at BlimpV8.v(124): Parameter Declaration in module \"BlimpV8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "hw/top/BlimpV8.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 124 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1746225372220 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BlimpV8 BlimpV8.v(133) " "Verilog HDL Parameter Declaration warning at BlimpV8.v(133): Parameter Declaration in module \"BlimpV8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "hw/top/BlimpV8.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 133 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1746225372220 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BlimpV8 BlimpV8.v(142) " "Verilog HDL Parameter Declaration warning at BlimpV8.v(142): Parameter Declaration in module \"BlimpV8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "hw/top/BlimpV8.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 142 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1746225372220 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BlimpV8 BlimpV8.v(151) " "Verilog HDL Parameter Declaration warning at BlimpV8.v(151): Parameter Declaration in module \"BlimpV8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "hw/top/BlimpV8.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 151 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1746225372220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746225372486 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[6..4\] DE2_115.v(24) " "Output port \"HEX0\[6..4\]\" at DE2_115.v(24) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746225372502 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[1\] DE2_115.v(24) " "Output port \"HEX0\[1\]\" at DE2_115.v(24) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746225372502 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_115.v(25) " "Output port \"HEX1\" at DE2_115.v(25) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746225372502 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_115.v(26) " "Output port \"HEX2\" at DE2_115.v(26) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746225372502 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_115.v(27) " "Output port \"HEX3\" at DE2_115.v(27) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746225372502 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_115.v(28) " "Output port \"HEX4\" at DE2_115.v(28) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746225372502 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_115.v(29) " "Output port \"HEX5\" at DE2_115.v(29) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746225372502 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_115.v(30) " "Output port \"HEX6\" at DE2_115.v(30) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746225372502 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_115.v(31) " "Output port \"HEX7\" at DE2_115.v(31) has no driver" {  } { { "DE2_115.v" "" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746225372502 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clock_generator " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clock_generator\"" {  } { { "DE2_115.v" "clock_generator" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll_0 clk_gen:clock_generator\|clk_gen_altpll_0:altpll_0 " "Elaborating entity \"clk_gen_altpll_0\" for hierarchy \"clk_gen:clock_generator\|clk_gen_altpll_0:altpll_0\"" {  } { { "clk_gen/synthesis/clk_gen.v" "altpll_0" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/clk_gen.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll_0_stdsync_sv6 clk_gen:clock_generator\|clk_gen_altpll_0:altpll_0\|clk_gen_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"clk_gen_altpll_0_stdsync_sv6\" for hierarchy \"clk_gen:clock_generator\|clk_gen_altpll_0:altpll_0\|clk_gen_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "clk_gen/synthesis/submodules/clk_gen_altpll_0.v" "stdsync2" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/clk_gen_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll_0_dffpipe_l2c clk_gen:clock_generator\|clk_gen_altpll_0:altpll_0\|clk_gen_altpll_0_stdsync_sv6:stdsync2\|clk_gen_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"clk_gen_altpll_0_dffpipe_l2c\" for hierarchy \"clk_gen:clock_generator\|clk_gen_altpll_0:altpll_0\|clk_gen_altpll_0_stdsync_sv6:stdsync2\|clk_gen_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "clk_gen/synthesis/submodules/clk_gen_altpll_0.v" "dffpipe3" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/clk_gen_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll_0_altpll_nka2 clk_gen:clock_generator\|clk_gen_altpll_0:altpll_0\|clk_gen_altpll_0_altpll_nka2:sd1 " "Elaborating entity \"clk_gen_altpll_0_altpll_nka2\" for hierarchy \"clk_gen:clock_generator\|clk_gen_altpll_0:altpll_0\|clk_gen_altpll_0_altpll_nka2:sd1\"" {  } { { "clk_gen/synthesis/submodules/clk_gen_altpll_0.v" "sd1" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/clk_gen_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller clk_gen:clock_generator\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"clk_gen:clock_generator\|altera_reset_controller:rst_controller\"" {  } { { "clk_gen/synthesis/clk_gen.v" "rst_controller" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/clk_gen.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer clk_gen:clock_generator\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"clk_gen:clock_generator\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "clk_gen/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer clk_gen:clock_generator\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"clk_gen:clock_generator\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "clk_gen/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/clk_gen/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer Synchronizer:rst_sync " "Elaborating entity \"Synchronizer\" for hierarchy \"Synchronizer:rst_sync\"" {  } { { "DE2_115.v" "rst_sync" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemIntf MemIntf:imem " "Elaborating entity \"MemIntf\" for hierarchy \"MemIntf:imem\"" {  } { { "DE2_115.v" "imem" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372592 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "MemIntf " "Entity \"MemIntf\" contains only dangling pins" {  } { { "DE2_115.v" "imem" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 82 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1746225372592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemSubSys MemSubSys:memory_subsys " "Elaborating entity \"MemSubSys\" for hierarchy \"MemSubSys:memory_subsys\"" {  } { { "DE2_115.v" "memory_subsys" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIMemClient MemSubSys:memory_subsys\|SPIMemClient:spi_client " "Elaborating entity \"SPIMemClient\" for hierarchy \"MemSubSys:memory_subsys\|SPIMemClient:spi_client\"" {  } { { "fpga/MemSubSys.v" "spi_client" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemSubSys.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_resp SPIMemClient.v(33) " "Verilog HDL or VHDL warning at SPIMemClient.v(33): object \"unused_resp\" assigned a value but never read" {  } { { "fpga/spi/SPIMemClient.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/spi/SPIMemClient.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225372675 "|DE2_115|MemSubSys:memory_subsys|SPIMemClient:spi_client"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIMinion MemSubSys:memory_subsys\|SPIMemClient:spi_client\|SPIMinion:minion " "Elaborating entity \"SPIMinion\" for hierarchy \"MemSubSys:memory_subsys\|SPIMemClient:spi_client\|SPIMinion:minion\"" {  } { { "fpga/spi/SPIMemClient.v" "minion" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/spi/SPIMemClient.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused SPIMinion.v(166) " "Verilog HDL or VHDL warning at SPIMinion.v(166): object \"unused\" assigned a value but never read" {  } { { "fpga/spi/SPIMinion.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/spi/SPIMinion.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225372695 "|DE2_115|MemSubSys:memory_subsys|SPIMemClient:spi_client|SPIMinion:minion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPISynchronizer MemSubSys:memory_subsys\|SPIMemClient:spi_client\|SPIMinion:minion\|SPISynchronizer:cs_sync " "Elaborating entity \"SPISynchronizer\" for hierarchy \"MemSubSys:memory_subsys\|SPIMemClient:spi_client\|SPIMinion:minion\|SPISynchronizer:cs_sync\"" {  } { { "fpga/spi/SPIMinion.v" "cs_sync" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/spi/SPIMinion.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPISynchronizer MemSubSys:memory_subsys\|SPIMemClient:spi_client\|SPIMinion:minion\|SPISynchronizer:mosi_sync " "Elaborating entity \"SPISynchronizer\" for hierarchy \"MemSubSys:memory_subsys\|SPIMemClient:spi_client\|SPIMinion:minion\|SPISynchronizer:mosi_sync\"" {  } { { "fpga/spi/SPIMinion.v" "mosi_sync" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/spi/SPIMinion.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIBitwise MemSubSys:memory_subsys\|SPIMemClient:spi_client\|SPIMinion:minion\|SPIBitwise:shreg_in " "Elaborating entity \"SPIBitwise\" for hierarchy \"MemSubSys:memory_subsys\|SPIMemClient:spi_client\|SPIMinion:minion\|SPIBitwise:shreg_in\"" {  } { { "fpga/spi/SPIMinion.v" "shreg_in" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/spi/SPIMinion.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemNetReq MemSubSys:memory_subsys\|MemNetReq:bram_req " "Elaborating entity \"MemNetReq\" for hierarchy \"MemSubSys:memory_subsys\|MemNetReq:bram_req\"" {  } { { "fpga/MemSubSys.v" "bram_req" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemSubSys.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372744 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "MemNetReq " "Entity \"MemNetReq\" contains only dangling pins" {  } { { "fpga/MemSubSys.v" "bram_req" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemSubSys.v" 81 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1746225372744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemNetResp MemSubSys:memory_subsys\|MemNetResp:bram_resp " "Elaborating entity \"MemNetResp\" for hierarchy \"MemSubSys:memory_subsys\|MemNetResp:bram_resp\"" {  } { { "fpga/MemSubSys.v" "bram_resp" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemSubSys.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372762 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "MemNetResp " "Entity \"MemNetResp\" contains only dangling pins" {  } { { "fpga/MemSubSys.v" "bram_resp" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemSubSys.v" 83 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1746225372762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemXBar MemSubSys:memory_subsys\|MemXBar:xbar " "Elaborating entity \"MemXBar\" for hierarchy \"MemSubSys:memory_subsys\|MemXBar:xbar\"" {  } { { "fpga/MemSubSys.v" "xbar" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemSubSys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_imem_resp_origin MemXBar.v(68) " "Verilog HDL or VHDL warning at MemXBar.v(68): object \"unused_imem_resp_origin\" assigned a value but never read" {  } { { "fpga/MemXBar.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemXBar.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225372786 "|DE2_115|MemSubSys:memory_subsys|MemXBar:xbar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_dmem_resp_origin MemXBar.v(69) " "Verilog HDL or VHDL warning at MemXBar.v(69): object \"unused_dmem_resp_origin\" assigned a value but never read" {  } { { "fpga/MemXBar.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemXBar.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225372786 "|DE2_115|MemSubSys:memory_subsys|MemXBar:xbar"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_spi_resp_origin MemXBar.v(70) " "Verilog HDL or VHDL warning at MemXBar.v(70): object \"unused_spi_resp_origin\" assigned a value but never read" {  } { { "fpga/MemXBar.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemXBar.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225372786 "|DE2_115|MemSubSys:memory_subsys|MemXBar:xbar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReqRouter MemSubSys:memory_subsys\|MemXBar:xbar\|ReqRouter:imem_req_route " "Elaborating entity \"ReqRouter\" for hierarchy \"MemSubSys:memory_subsys\|MemXBar:xbar\|ReqRouter:imem_req_route\"" {  } { { "fpga/MemXBar.v" "imem_req_route" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemXBar.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReqArbiter MemSubSys:memory_subsys\|MemXBar:xbar\|ReqArbiter:bram_req_arb " "Elaborating entity \"ReqArbiter\" for hierarchy \"MemSubSys:memory_subsys\|MemXBar:xbar\|ReqArbiter:bram_req_arb\"" {  } { { "fpga/MemXBar.v" "bram_req_arb" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemXBar.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RRArb MemSubSys:memory_subsys\|MemXBar:xbar\|ReqArbiter:bram_req_arb\|RRArb:rr_arb " "Elaborating entity \"RRArb\" for hierarchy \"MemSubSys:memory_subsys\|MemXBar:xbar\|ReqArbiter:bram_req_arb\|RRArb:rr_arb\"" {  } { { "fpga/net/ReqArbiter.v" "rr_arb" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/net/ReqArbiter.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225372989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RespRouter MemSubSys:memory_subsys\|MemXBar:xbar\|RespRouter:bram_resp_route " "Elaborating entity \"RespRouter\" for hierarchy \"MemSubSys:memory_subsys\|MemXBar:xbar\|RespRouter:bram_resp_route\"" {  } { { "fpga/MemXBar.v" "bram_resp_route" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemXBar.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225373024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RespArbiter MemSubSys:memory_subsys\|MemXBar:xbar\|RespArbiter:imem_resp_arb " "Elaborating entity \"RespArbiter\" for hierarchy \"MemSubSys:memory_subsys\|MemXBar:xbar\|RespArbiter:imem_resp_arb\"" {  } { { "fpga/MemXBar.v" "imem_resp_arb" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemXBar.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225373052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RRArb MemSubSys:memory_subsys\|MemXBar:xbar\|RespArbiter:imem_resp_arb\|RRArb:rr_arb " "Elaborating entity \"RRArb\" for hierarchy \"MemSubSys:memory_subsys\|MemXBar:xbar\|RespArbiter:imem_resp_arb\|RRArb:rr_arb\"" {  } { { "fpga/net/RespArbiter.v" "rr_arb" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/net/RespArbiter.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225373068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGAMem MemSubSys:memory_subsys\|FPGAMem:bram " "Elaborating entity \"FPGAMem\" for hierarchy \"MemSubSys:memory_subsys\|FPGAMem:bram\"" {  } { { "fpga/MemSubSys.v" "bram" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemSubSys.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225373085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PeripheralMemServer MemSubSys:memory_subsys\|PeripheralMemServer:peripherals " "Elaborating entity \"PeripheralMemServer\" for hierarchy \"MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\"" {  } { { "fpga/MemSubSys.v" "peripherals" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/MemSubSys.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225375309 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "PeripheralMemServer.v(203) " "Verilog HDL Case Statement warning at PeripheralMemServer.v(203): can't check case statement for completeness because the case expression has too many possible states" {  } { { "fpga/PeripheralMemServer.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/PeripheralMemServer.v" 203 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1746225375309 "|DE2_115|MemSubSys:memory_subsys|PeripheralMemServer:peripherals"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "PeripheralMemServer.v(211) " "Verilog HDL Case Statement warning at PeripheralMemServer.v(211): can't check case statement for completeness because the case expression has too many possible states" {  } { { "fpga/PeripheralMemServer.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/PeripheralMemServer.v" 211 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1746225375309 "|DE2_115|MemSubSys:memory_subsys|PeripheralMemServer:peripherals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharDisplay MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|CharDisplay:vga_display " "Elaborating entity \"CharDisplay\" for hierarchy \"MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|CharDisplay:vga_display\"" {  } { { "fpga/PeripheralMemServer.v" "vga_display" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/PeripheralMemServer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225375341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharBuf MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|CharDisplay:vga_display\|CharBuf:char_buf " "Elaborating entity \"CharBuf\" for hierarchy \"MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|CharDisplay:vga_display\|CharBuf:char_buf\"" {  } { { "fpga/vga/CharDisplay.v" "char_buf" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/vga/CharDisplay.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225375356 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746225379937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharLUT MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|CharDisplay:vga_display\|CharBuf:char_buf\|CharLUT:char_lut " "Elaborating entity \"CharLUT\" for hierarchy \"MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|CharDisplay:vga_display\|CharBuf:char_buf\|CharLUT:char_lut\"" {  } { { "fpga/vga/CharBuf.v" "char_lut" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/vga/CharBuf.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADriver MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|CharDisplay:vga_display\|VGADriver:vga_driver " "Elaborating entity \"VGADriver\" for hierarchy \"MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|CharDisplay:vga_display\|VGADriver:vga_driver\"" {  } { { "fpga/vga/CharDisplay.v" "vga_driver" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/vga/CharDisplay.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|Keyboard:keyboard " "Elaborating entity \"Keyboard\" for hierarchy \"MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|Keyboard:keyboard\"" {  } { { "fpga/PeripheralMemServer.v" "keyboard" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/PeripheralMemServer.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381146 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Keyboard.v(112) " "Verilog HDL Case Statement information at Keyboard.v(112): all case item expressions in this case statement are onehot" {  } { { "fpga/ps2/Keyboard.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/ps2/Keyboard.v" 112 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746225381146 "|DE2_115|MemSubSys:memory_subsys|PeripheralMemServer:peripherals|Keyboard:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScanCodeFilter MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|ScanCodeFilter:ps2_filter " "Elaborating entity \"ScanCodeFilter\" for hierarchy \"MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|ScanCodeFilter:ps2_filter\"" {  } { { "fpga/PeripheralMemServer.v" "ps2_filter" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/PeripheralMemServer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fifo MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|Fifo:key_buf " "Elaborating entity \"Fifo\" for hierarchy \"MemSubSys:memory_subsys\|PeripheralMemServer:peripherals\|Fifo:key_buf\"" {  } { { "fpga/PeripheralMemServer.v" "key_buf" { Text "c:/users/aidan/onedrive/desktop/blimp/fpga/PeripheralMemServer.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlimpV8 BlimpV8:blimp " "Elaborating entity \"BlimpV8\" for hierarchy \"BlimpV8:blimp\"" {  } { { "DE2_115.v" "blimp" { Text "C:/Users/aidan/OneDrive/Desktop/blimp/fpga/altera/DE2_115.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_complete_waddr BlimpV8.v(106) " "Verilog HDL or VHDL warning at BlimpV8.v(106): object \"unused_complete_waddr\" assigned a value but never read" {  } { { "hw/top/BlimpV8.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381241 "|DE2_115|BlimpV8:blimp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F__DIntf BlimpV8:blimp\|F__DIntf:f__d_intf " "Elaborating entity \"F__DIntf\" for hierarchy \"BlimpV8:blimp\|F__DIntf:f__d_intf\"" {  } { { "hw/top/BlimpV8.v" "f__d_intf" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381381 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "F__DIntf " "Entity \"F__DIntf\" contains only dangling pins" {  } { { "hw/top/BlimpV8.v" "f__d_intf" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 65 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1746225381381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D__XIntf BlimpV8:blimp\|D__XIntf:d__x_intfs\[3\] " "Elaborating entity \"D__XIntf\" for hierarchy \"BlimpV8:blimp\|D__XIntf:d__x_intfs\[3\]\"" {  } { { "hw/top/BlimpV8.v" "d__x_intfs\[3\]" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381392 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "D__XIntf " "Entity \"D__XIntf\" contains only dangling pins" {  } { { "hw/top/BlimpV8.v" "d__x_intfs\[3\]" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 70 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1746225381397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X__WIntf BlimpV8:blimp\|X__WIntf:x__w_intfs\[3\] " "Elaborating entity \"X__WIntf\" for hierarchy \"BlimpV8:blimp\|X__WIntf:x__w_intfs\[3\]\"" {  } { { "hw/top/BlimpV8.v" "x__w_intfs\[3\]" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381398 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "X__WIntf " "Entity \"X__WIntf\" contains only dangling pins" {  } { { "hw/top/BlimpV8.v" "x__w_intfs\[3\]" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 75 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1746225381398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SquashNotif BlimpV8:blimp\|SquashNotif:squash_arb_notif\[1\] " "Elaborating entity \"SquashNotif\" for hierarchy \"BlimpV8:blimp\|SquashNotif:squash_arb_notif\[1\]\"" {  } { { "hw/top/BlimpV8.v" "squash_arb_notif\[1\]" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381413 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SquashNotif " "Entity \"SquashNotif\" contains only dangling pins" {  } { { "hw/top/BlimpV8.v" "squash_arb_notif\[1\]" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 84 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1746225381413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompleteNotif BlimpV8:blimp\|CompleteNotif:complete_notif " "Elaborating entity \"CompleteNotif\" for hierarchy \"BlimpV8:blimp\|CompleteNotif:complete_notif\"" {  } { { "hw/top/BlimpV8.v" "complete_notif" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381429 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "CompleteNotif " "Entity \"CompleteNotif\" contains only dangling pins" {  } { { "hw/top/BlimpV8.v" "complete_notif" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 93 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1746225381429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CommitNotif BlimpV8:blimp\|CommitNotif:commit_notif " "Elaborating entity \"CommitNotif\" for hierarchy \"BlimpV8:blimp\|CommitNotif:commit_notif\"" {  } { { "hw/top/BlimpV8.v" "commit_notif" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381446 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "CommitNotif " "Entity \"CommitNotif\" contains only dangling pins" {  } { { "hw/top/BlimpV8.v" "commit_notif" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 98 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1746225381446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchUnitL3 BlimpV8:blimp\|FetchUnitL3:FU " "Elaborating entity \"FetchUnitL3\" for hierarchy \"BlimpV8:blimp\|FetchUnitL3:FU\"" {  } { { "hw/top/BlimpV8.v" "FU" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_resp_op FetchUnitL3.v(205) " "Verilog HDL or VHDL warning at FetchUnitL3.v(205): object \"unused_resp_op\" assigned a value but never read" {  } { { "hw/fetch/fetch_unit_variants/FetchUnitL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/fetch_unit_variants/FetchUnitL3.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381460 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_resp_strb FetchUnitL3.v(206) " "Verilog HDL or VHDL warning at FetchUnitL3.v(206): object \"unused_resp_strb\" assigned a value but never read" {  } { { "hw/fetch/fetch_unit_variants/FetchUnitL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/fetch_unit_variants/FetchUnitL3.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381460 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_squash_seq_num FetchUnitL3.v(207) " "Verilog HDL or VHDL warning at FetchUnitL3.v(207): object \"unused_squash_seq_num\" assigned a value but never read" {  } { { "hw/fetch/fetch_unit_variants/FetchUnitL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/fetch_unit_variants/FetchUnitL3.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381460 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FetchUnitL3.v(93) " "Verilog HDL assignment warning at FetchUnitL3.v(93): truncated value with size 32 to match size of target (2)" {  } { { "hw/fetch/fetch_unit_variants/FetchUnitL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/fetch_unit_variants/FetchUnitL3.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746225381460 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FetchUnitL3.v(95) " "Verilog HDL assignment warning at FetchUnitL3.v(95): truncated value with size 32 to match size of target (2)" {  } { { "hw/fetch/fetch_unit_variants/FetchUnitL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/fetch_unit_variants/FetchUnitL3.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746225381460 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FetchUnitL3.v(119) " "Verilog HDL assignment warning at FetchUnitL3.v(119): truncated value with size 32 to match size of target (2)" {  } { { "hw/fetch/fetch_unit_variants/FetchUnitL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/fetch_unit_variants/FetchUnitL3.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746225381460 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeqNumGenL3 BlimpV8:blimp\|FetchUnitL3:FU\|SeqNumGenL3:seq_num_gen " "Elaborating entity \"SeqNumGenL3\" for hierarchy \"BlimpV8:blimp\|FetchUnitL3:FU\|SeqNumGenL3:seq_num_gen\"" {  } { { "hw/fetch/fetch_unit_variants/FetchUnitL3.v" "seq_num_gen" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/fetch_unit_variants/FetchUnitL3.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381493 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_commit_pc SeqNumGenL3.v(141) " "Verilog HDL or VHDL warning at SeqNumGenL3.v(141): object \"unused_commit_pc\" assigned a value but never read" {  } { { "hw/fetch/SeqNumGenL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/SeqNumGenL3.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381493 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_commit_waddr SeqNumGenL3.v(142) " "Verilog HDL or VHDL warning at SeqNumGenL3.v(142): object \"unused_commit_waddr\" assigned a value but never read" {  } { { "hw/fetch/SeqNumGenL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/SeqNumGenL3.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381493 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_commit_wdata SeqNumGenL3.v(143) " "Verilog HDL or VHDL warning at SeqNumGenL3.v(143): object \"unused_commit_wdata\" assigned a value but never read" {  } { { "hw/fetch/SeqNumGenL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/SeqNumGenL3.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381493 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_commit_wen SeqNumGenL3.v(144) " "Verilog HDL or VHDL warning at SeqNumGenL3.v(144): object \"unused_commit_wen\" assigned a value but never read" {  } { { "hw/fetch/SeqNumGenL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/SeqNumGenL3.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381493 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_squash_target SeqNumGenL3.v(204) " "Verilog HDL or VHDL warning at SeqNumGenL3.v(204): object \"unused_squash_target\" assigned a value but never read" {  } { { "hw/fetch/SeqNumGenL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/SeqNumGenL3.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381493 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SeqNumGenL3.v(116) " "Verilog HDL assignment warning at SeqNumGenL3.v(116): truncated value with size 32 to match size of target (5)" {  } { { "hw/fetch/SeqNumGenL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/SeqNumGenL3.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746225381539 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SeqNumGenL3.v(131) " "Verilog HDL assignment warning at SeqNumGenL3.v(131): truncated value with size 32 to match size of target (5)" {  } { { "hw/fetch/SeqNumGenL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/SeqNumGenL3.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746225381539 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SeqNumGenL3.v(132) " "Verilog HDL assignment warning at SeqNumGenL3.v(132): truncated value with size 32 to match size of target (5)" {  } { { "hw/fetch/SeqNumGenL3.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/SeqNumGenL3.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746225381539 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeqAge BlimpV8:blimp\|FetchUnitL3:FU\|SeqNumGenL3:seq_num_gen\|SeqAge:SEQ_AGE\[0\].seq_age " "Elaborating entity \"SeqAge\" for hierarchy \"BlimpV8:blimp\|FetchUnitL3:FU\|SeqNumGenL3:seq_num_gen\|SeqAge:SEQ_AGE\[0\].seq_age\"" {  } { { "hw/fetch/SeqNumGenL3.v" "SEQ_AGE\[0\].seq_age" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/fetch/SeqNumGenL3.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_commit_pc SeqAge.v(78) " "Verilog HDL or VHDL warning at SeqAge.v(78): object \"unused_commit_pc\" assigned a value but never read" {  } { { "hw/util/SeqAge.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/util/SeqAge.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381586 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen|SeqAge:SEQ_AGE[0].seq_age"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_commit_waddr SeqAge.v(79) " "Verilog HDL or VHDL warning at SeqAge.v(79): object \"unused_commit_waddr\" assigned a value but never read" {  } { { "hw/util/SeqAge.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/util/SeqAge.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381586 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen|SeqAge:SEQ_AGE[0].seq_age"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_commit_wdata SeqAge.v(80) " "Verilog HDL or VHDL warning at SeqAge.v(80): object \"unused_commit_wdata\" assigned a value but never read" {  } { { "hw/util/SeqAge.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/util/SeqAge.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381586 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen|SeqAge:SEQ_AGE[0].seq_age"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_commit_wen SeqAge.v(81) " "Verilog HDL or VHDL warning at SeqAge.v(81): object \"unused_commit_wen\" assigned a value but never read" {  } { { "hw/util/SeqAge.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/util/SeqAge.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381586 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen|SeqAge:SEQ_AGE[0].seq_age"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_commit_val SeqAge.v(82) " "Verilog HDL or VHDL warning at SeqAge.v(82): object \"unused_commit_val\" assigned a value but never read" {  } { { "hw/util/SeqAge.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/util/SeqAge.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381586 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen|SeqAge:SEQ_AGE[0].seq_age"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SeqAge.v(40) " "Verilog HDL assignment warning at SeqAge.v(40): truncated value with size 32 to match size of target (5)" {  } { { "hw/util/SeqAge.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/util/SeqAge.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746225381586 "|DE2_115|BlimpV8:blimp|FetchUnitL3:FU|SeqNumGenL3:seq_num_gen|SeqAge:SEQ_AGE[0].seq_age"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeIssueUnitL5 BlimpV8:blimp\|DecodeIssueUnitL5:DIU " "Elaborating entity \"DecodeIssueUnitL5\" for hierarchy \"BlimpV8:blimp\|DecodeIssueUnitL5:DIU\"" {  } { { "hw/top/BlimpV8.v" "DIU" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/top/BlimpV8.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381634 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_seq_num_bits DecodeIssueUnitL5.v(294) " "Verilog HDL or VHDL warning at DecodeIssueUnitL5.v(294): object \"unused_seq_num_bits\" assigned a value but never read" {  } { { "hw/decode_issue/decode_issue_unit_variants/DecodeIssueUnitL5.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/decode_issue_unit_variants/DecodeIssueUnitL5.v" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381649 "|DE2_115|BlimpV8:blimp|DecodeIssueUnitL5:DIU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DecodeIssueUnitL5.v(206) " "Verilog HDL Case Statement information at DecodeIssueUnitL5.v(206): all case item expressions in this case statement are onehot" {  } { { "hw/decode_issue/decode_issue_unit_variants/DecodeIssueUnitL5.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/decode_issue_unit_variants/DecodeIssueUnitL5.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746225381649 "|DE2_115|BlimpV8:blimp|DecodeIssueUnitL5:DIU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "F.seq_num 0 F__DIntf.v(26) " "Net \"F.seq_num\" at F__DIntf.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "intf/F__DIntf.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/intf/F__DIntf.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746225381665 "|DE2_115|BlimpV8:blimp|DecodeIssueUnitL5:DIU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstDecoder BlimpV8:blimp\|DecodeIssueUnitL5:DIU\|InstDecoder:decoder " "Elaborating entity \"InstDecoder\" for hierarchy \"BlimpV8:blimp\|DecodeIssueUnitL5:DIU\|InstDecoder:decoder\"" {  } { { "hw/decode_issue/decode_issue_unit_variants/DecodeIssueUnitL5.v" "decoder" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/decode_issue_unit_variants/DecodeIssueUnitL5.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381696 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "InstDecoder.v(96) " "Verilog HDL Case Statement warning at InstDecoder.v(96): can't check case statement for completeness because the case expression has too many possible states" {  } { { "hw/decode_issue/InstDecoder.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/InstDecoder.v" 96 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1746225381712 "|DE2_115|BlimpV8:blimp|DecodeIssueUnitL5:DIU|InstDecoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RenameTable BlimpV8:blimp\|DecodeIssueUnitL5:DIU\|RenameTable:rename_table " "Elaborating entity \"RenameTable\" for hierarchy \"BlimpV8:blimp\|DecodeIssueUnitL5:DIU\|RenameTable:rename_table\"" {  } { { "hw/decode_issue/decode_issue_unit_variants/DecodeIssueUnitL5.v" "rename_table" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/decode_issue_unit_variants/DecodeIssueUnitL5.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746225381729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_lookup_en RenameTable.v(169) " "Verilog HDL or VHDL warning at RenameTable.v(169): object \"unused_lookup_en\" assigned a value but never read" {  } { { "hw/decode_issue/RenameTable.v" "" { Text "c:/users/aidan/onedrive/desktop/blimp/hw/decode_issue/RenameTable.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746225381744 "|DE2_115|BlimpV8:blimp|DecodeIssueUnitL5:DIU|RenameTable:rename_table"}
