module top;

  // Declare reg variables
  reg [3:0] a, b;

  // Declare wire variable
  wire [3:0] result;

  // Initialize reg variables
  initial begin
    a = 4'd10;  // Initialize a with decimal value 10 (binary 1010)
    b = 4'd12;  // Initialize b with decimal value 12 (binary 1100)
  end

  // Perform bitwise AND operation and store in wire
  assign result = a & b;

endmodule