<stg><name>KeccakF1600_StatePer</name>


<trans_list>

<trans id="597" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_0_addr_24 = getelementptr [25 x i64]* %state_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_0_addr_24"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="5">
<![CDATA[
:1  %Aba = load i64* %state_0_addr_24, align 8

]]></Node>
<StgValue><ssdm name="Aba"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="5">
<![CDATA[
:1  %Aba = load i64* %state_0_addr_24, align 8

]]></Node>
<StgValue><ssdm name="Aba"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %state_0_addr = getelementptr [25 x i64]* %state_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="5">
<![CDATA[
:3  %Abe = load i64* %state_0_addr, align 8

]]></Node>
<StgValue><ssdm name="Abe"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %state_0_addr_1 = getelementptr [25 x i64]* %state_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_0_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="5">
<![CDATA[
:5  %Abi = load i64* %state_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Abi"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="5">
<![CDATA[
:3  %Abe = load i64* %state_0_addr, align 8

]]></Node>
<StgValue><ssdm name="Abe"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="5">
<![CDATA[
:5  %Abi = load i64* %state_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Abi"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_0_addr_2 = getelementptr [25 x i64]* %state_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_0_addr_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
:7  %Abo = load i64* %state_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="Abo"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %state_0_addr_3 = getelementptr [25 x i64]* %state_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_0_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
:9  %Abu = load i64* %state_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="Abu"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
:7  %Abo = load i64* %state_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="Abo"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
:9  %Abu = load i64* %state_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="Abu"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %state_0_addr_4 = getelementptr [25 x i64]* %state_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_0_addr_4"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
:11  %Aga = load i64* %state_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="Aga"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %state_0_addr_5 = getelementptr [25 x i64]* %state_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_0_addr_5"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
:13  %Age = load i64* %state_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="Age"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
:11  %Aga = load i64* %state_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="Aga"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
:13  %Age = load i64* %state_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="Age"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %state_0_addr_6 = getelementptr [25 x i64]* %state_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_0_addr_6"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
:15  %Agi = load i64* %state_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="Agi"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %state_0_addr_7 = getelementptr [25 x i64]* %state_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_0_addr_7"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
:17  %Ago = load i64* %state_0_addr_7, align 8

]]></Node>
<StgValue><ssdm name="Ago"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
:15  %Agi = load i64* %state_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="Agi"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
:17  %Ago = load i64* %state_0_addr_7, align 8

]]></Node>
<StgValue><ssdm name="Ago"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %state_0_addr_8 = getelementptr [25 x i64]* %state_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_0_addr_8"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
:19  %Agu = load i64* %state_0_addr_8, align 8

]]></Node>
<StgValue><ssdm name="Agu"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %state_0_addr_9 = getelementptr [25 x i64]* %state_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_0_addr_9"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
:21  %Aka = load i64* %state_0_addr_9, align 8

]]></Node>
<StgValue><ssdm name="Aka"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
:19  %Agu = load i64* %state_0_addr_8, align 8

]]></Node>
<StgValue><ssdm name="Agu"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
:21  %Aka = load i64* %state_0_addr_9, align 8

]]></Node>
<StgValue><ssdm name="Aka"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %state_0_addr_10 = getelementptr [25 x i64]* %state_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_0_addr_10"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
:23  %Ake = load i64* %state_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="Ake"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %state_0_addr_11 = getelementptr [25 x i64]* %state_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_0_addr_11"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="5">
<![CDATA[
:25  %Aki = load i64* %state_0_addr_11, align 8

]]></Node>
<StgValue><ssdm name="Aki"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
:23  %Ake = load i64* %state_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="Ake"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="5">
<![CDATA[
:25  %Aki = load i64* %state_0_addr_11, align 8

]]></Node>
<StgValue><ssdm name="Aki"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %state_0_addr_12 = getelementptr [25 x i64]* %state_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_0_addr_12"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
:27  %Ako = load i64* %state_0_addr_12, align 8

]]></Node>
<StgValue><ssdm name="Ako"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %state_0_addr_13 = getelementptr [25 x i64]* %state_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_0_addr_13"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
:29  %Aku = load i64* %state_0_addr_13, align 8

]]></Node>
<StgValue><ssdm name="Aku"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
:27  %Ako = load i64* %state_0_addr_12, align 8

]]></Node>
<StgValue><ssdm name="Ako"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
:29  %Aku = load i64* %state_0_addr_13, align 8

]]></Node>
<StgValue><ssdm name="Aku"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %state_0_addr_14 = getelementptr [25 x i64]* %state_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_0_addr_14"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
:31  %Ama = load i64* %state_0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="Ama"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %state_0_addr_15 = getelementptr [25 x i64]* %state_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="state_0_addr_15"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
:33  %Ame = load i64* %state_0_addr_15, align 8

]]></Node>
<StgValue><ssdm name="Ame"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
:31  %Ama = load i64* %state_0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="Ama"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
:33  %Ame = load i64* %state_0_addr_15, align 8

]]></Node>
<StgValue><ssdm name="Ame"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %state_0_addr_16 = getelementptr [25 x i64]* %state_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="state_0_addr_16"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
:35  %Ami = load i64* %state_0_addr_16, align 8

]]></Node>
<StgValue><ssdm name="Ami"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %state_0_addr_17 = getelementptr [25 x i64]* %state_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="state_0_addr_17"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
:37  %Amo = load i64* %state_0_addr_17, align 8

]]></Node>
<StgValue><ssdm name="Amo"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="84" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
:35  %Ami = load i64* %state_0_addr_16, align 8

]]></Node>
<StgValue><ssdm name="Ami"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
:37  %Amo = load i64* %state_0_addr_17, align 8

]]></Node>
<StgValue><ssdm name="Amo"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %state_0_addr_18 = getelementptr [25 x i64]* %state_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="state_0_addr_18"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
:39  %Amu = load i64* %state_0_addr_18, align 8

]]></Node>
<StgValue><ssdm name="Amu"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %state_0_addr_19 = getelementptr [25 x i64]* %state_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="state_0_addr_19"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5">
<![CDATA[
:41  %Asa = load i64* %state_0_addr_19, align 8

]]></Node>
<StgValue><ssdm name="Asa"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="90" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
:39  %Amu = load i64* %state_0_addr_18, align 8

]]></Node>
<StgValue><ssdm name="Amu"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5">
<![CDATA[
:41  %Asa = load i64* %state_0_addr_19, align 8

]]></Node>
<StgValue><ssdm name="Asa"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %state_0_addr_20 = getelementptr [25 x i64]* %state_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="state_0_addr_20"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="5">
<![CDATA[
:43  %Ase = load i64* %state_0_addr_20, align 8

]]></Node>
<StgValue><ssdm name="Ase"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %state_0_addr_21 = getelementptr [25 x i64]* %state_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="state_0_addr_21"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="5">
<![CDATA[
:45  %Asi = load i64* %state_0_addr_21, align 8

]]></Node>
<StgValue><ssdm name="Asi"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="96" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="5">
<![CDATA[
:43  %Ase = load i64* %state_0_addr_20, align 8

]]></Node>
<StgValue><ssdm name="Ase"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="5">
<![CDATA[
:45  %Asi = load i64* %state_0_addr_21, align 8

]]></Node>
<StgValue><ssdm name="Asi"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %state_0_addr_22 = getelementptr [25 x i64]* %state_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="state_0_addr_22"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
:47  %Aso = load i64* %state_0_addr_22, align 8

]]></Node>
<StgValue><ssdm name="Aso"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %state_0_addr_23 = getelementptr [25 x i64]* %state_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="state_0_addr_23"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
:49  %Asu = load i64* %state_0_addr_23, align 8

]]></Node>
<StgValue><ssdm name="Asu"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="102" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
:47  %Aso = load i64* %state_0_addr_22, align 8

]]></Node>
<StgValue><ssdm name="Aso"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
:49  %Asu = load i64* %state_0_addr_23, align 8

]]></Node>
<StgValue><ssdm name="Asu"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:50  br label %1

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %Aso_0 = phi i64 [ %Aso, %0 ], [ %Aso_4, %2 ]

]]></Node>
<StgValue><ssdm name="Aso_0"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %Asi_0 = phi i64 [ %Asi, %0 ], [ %Asi_4, %2 ]

]]></Node>
<StgValue><ssdm name="Asi_0"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2  %Ase_0 = phi i64 [ %Ase, %0 ], [ %Ase_4, %2 ]

]]></Node>
<StgValue><ssdm name="Ase_0"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3  %Asa_0 = phi i64 [ %Asa, %0 ], [ %Asa_4, %2 ]

]]></Node>
<StgValue><ssdm name="Asa_0"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4  %Amu_0 = phi i64 [ %Amu, %0 ], [ %Amu_4, %2 ]

]]></Node>
<StgValue><ssdm name="Amu_0"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:5  %Amo_0 = phi i64 [ %Amo, %0 ], [ %Amo_4, %2 ]

]]></Node>
<StgValue><ssdm name="Amo_0"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:6  %Ami_0 = phi i64 [ %Ami, %0 ], [ %Ami_4, %2 ]

]]></Node>
<StgValue><ssdm name="Ami_0"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:7  %Ame_0 = phi i64 [ %Ame, %0 ], [ %Ame_4, %2 ]

]]></Node>
<StgValue><ssdm name="Ame_0"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:8  %Ama_0 = phi i64 [ %Ama, %0 ], [ %Ama_4, %2 ]

]]></Node>
<StgValue><ssdm name="Ama_0"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:9  %Aku_0 = phi i64 [ %Aku, %0 ], [ %Aku_4, %2 ]

]]></Node>
<StgValue><ssdm name="Aku_0"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:10  %Ako_0 = phi i64 [ %Ako, %0 ], [ %Ako_4, %2 ]

]]></Node>
<StgValue><ssdm name="Ako_0"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:11  %Aki_0 = phi i64 [ %Aki, %0 ], [ %Aki_4, %2 ]

]]></Node>
<StgValue><ssdm name="Aki_0"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:12  %Ake_0 = phi i64 [ %Ake, %0 ], [ %Ake_4, %2 ]

]]></Node>
<StgValue><ssdm name="Ake_0"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:13  %Aka_0 = phi i64 [ %Aka, %0 ], [ %Aka_4, %2 ]

]]></Node>
<StgValue><ssdm name="Aka_0"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:14  %Agu_0 = phi i64 [ %Agu, %0 ], [ %Agu_4, %2 ]

]]></Node>
<StgValue><ssdm name="Agu_0"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:15  %Ago_0 = phi i64 [ %Ago, %0 ], [ %Ago_4, %2 ]

]]></Node>
<StgValue><ssdm name="Ago_0"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:16  %Agi_0 = phi i64 [ %Agi, %0 ], [ %Agi_4, %2 ]

]]></Node>
<StgValue><ssdm name="Agi_0"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:17  %Age_0 = phi i64 [ %Age, %0 ], [ %Age_4, %2 ]

]]></Node>
<StgValue><ssdm name="Age_0"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:18  %Aga_0 = phi i64 [ %Aga, %0 ], [ %Aga_4, %2 ]

]]></Node>
<StgValue><ssdm name="Aga_0"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:19  %Abu_0 = phi i64 [ %Abu, %0 ], [ %Abu_4, %2 ]

]]></Node>
<StgValue><ssdm name="Abu_0"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:20  %Abo_0 = phi i64 [ %Abo, %0 ], [ %Abo_4, %2 ]

]]></Node>
<StgValue><ssdm name="Abo_0"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:21  %Abi_0 = phi i64 [ %Abi, %0 ], [ %Abi_4, %2 ]

]]></Node>
<StgValue><ssdm name="Abi_0"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:22  %Abe_0 = phi i64 [ %Abe, %0 ], [ %Abe_4, %2 ]

]]></Node>
<StgValue><ssdm name="Abe_0"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:23  %Aba_0 = phi i64 [ %Aba, %0 ], [ %Aba_5, %2 ]

]]></Node>
<StgValue><ssdm name="Aba_0"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:24  %round_0 = phi i5 [ 0, %0 ], [ %round, %2 ]

]]></Node>
<StgValue><ssdm name="round_0"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:25  %Asu_0 = phi i64 [ %Asu, %0 ], [ %Asu_4, %2 ]

]]></Node>
<StgValue><ssdm name="Asu_0"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:26  %icmp_ln131 = icmp ult i5 %round_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:27  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %icmp_ln131, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="5">
<![CDATA[
:59  %zext_ln158 = zext i5 %round_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %KeccakF_RoundConstan_5 = getelementptr inbounds [24 x i64]* @KeccakF_RoundConstan, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_5"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="5">
<![CDATA[
:61  %KeccakF_RoundConstan_6 = load i64* %KeccakF_RoundConstan_5, align 16

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_6"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:275  %or_ln253 = or i5 %round_0, 1

]]></Node>
<StgValue><ssdm name="or_ln253"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="5">
<![CDATA[
:276  %zext_ln253 = zext i5 %or_ln253 to i64

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277  %KeccakF_RoundConstan_7 = getelementptr inbounds [24 x i64]* @KeccakF_RoundConstan, i64 0, i64 %zext_ln253

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_7"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="5">
<![CDATA[
:278  %KeccakF_RoundConstan_8 = load i64* %KeccakF_RoundConstan_7, align 8

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_8"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:433  %round = add i5 2, %round_0

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:0  store i64 %Aba_0, i64* %state_0_addr_24, align 8

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:1  store i64 %Abe_0, i64* %state_0_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="144" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %xor_ln134 = xor i64 %Aka_0, %Aga_0

]]></Node>
<StgValue><ssdm name="xor_ln134"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %xor_ln134_1 = xor i64 %Ama_0, %Aba_0

]]></Node>
<StgValue><ssdm name="xor_ln134_1"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %xor_ln134_2 = xor i64 %xor_ln134_1, %Asa_0

]]></Node>
<StgValue><ssdm name="xor_ln134_2"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %BCa = xor i64 %xor_ln134_2, %xor_ln134

]]></Node>
<StgValue><ssdm name="BCa"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %xor_ln135 = xor i64 %Ake_0, %Age_0

]]></Node>
<StgValue><ssdm name="xor_ln135"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %xor_ln135_1 = xor i64 %Ame_0, %Abe_0

]]></Node>
<StgValue><ssdm name="xor_ln135_1"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %xor_ln135_2 = xor i64 %xor_ln135_1, %Ase_0

]]></Node>
<StgValue><ssdm name="xor_ln135_2"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %BCe = xor i64 %xor_ln135_2, %xor_ln135

]]></Node>
<StgValue><ssdm name="BCe"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %xor_ln136 = xor i64 %Aki_0, %Agi_0

]]></Node>
<StgValue><ssdm name="xor_ln136"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %xor_ln136_1 = xor i64 %Ami_0, %Abi_0

]]></Node>
<StgValue><ssdm name="xor_ln136_1"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %xor_ln136_2 = xor i64 %xor_ln136_1, %Asi_0

]]></Node>
<StgValue><ssdm name="xor_ln136_2"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %BCi = xor i64 %xor_ln136_2, %xor_ln136

]]></Node>
<StgValue><ssdm name="BCi"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %xor_ln137 = xor i64 %Ako_0, %Ago_0

]]></Node>
<StgValue><ssdm name="xor_ln137"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %xor_ln137_1 = xor i64 %Amo_0, %Abo_0

]]></Node>
<StgValue><ssdm name="xor_ln137_1"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %xor_ln137_2 = xor i64 %xor_ln137_1, %Aso_0

]]></Node>
<StgValue><ssdm name="xor_ln137_2"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %BCo = xor i64 %xor_ln137_2, %xor_ln137

]]></Node>
<StgValue><ssdm name="BCo"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %xor_ln138 = xor i64 %Agu_0, %Abu_0

]]></Node>
<StgValue><ssdm name="xor_ln138"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %xor_ln138_1 = xor i64 %Aku_0, %Asu_0

]]></Node>
<StgValue><ssdm name="xor_ln138_1"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %xor_ln138_2 = xor i64 %xor_ln138_1, %Amu_0

]]></Node>
<StgValue><ssdm name="xor_ln138_2"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %BCu = xor i64 %xor_ln138_2, %xor_ln138

]]></Node>
<StgValue><ssdm name="BCu"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="64">
<![CDATA[
:20  %trunc_ln141 = trunc i64 %BCe to i63

]]></Node>
<StgValue><ssdm name="trunc_ln141"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:21  %tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCe, i32 63)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:22  %or_ln = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln141, i1 %tmp)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %Da = xor i64 %BCu, %or_ln

]]></Node>
<StgValue><ssdm name="Da"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="63" op_0_bw="64">
<![CDATA[
:24  %trunc_ln142 = trunc i64 %BCi to i63

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:25  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCi, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:26  %or_ln2 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln142, i1 %tmp_38)

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %De = xor i64 %BCa, %or_ln2

]]></Node>
<StgValue><ssdm name="De"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="64">
<![CDATA[
:28  %trunc_ln143 = trunc i64 %BCo to i63

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:29  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCo, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:30  %or_ln3 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln143, i1 %tmp_39)

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %Di = xor i64 %BCe, %or_ln3

]]></Node>
<StgValue><ssdm name="Di"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="64">
<![CDATA[
:32  %trunc_ln144 = trunc i64 %BCu to i63

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:33  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCu, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:34  %or_ln4 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln144, i1 %tmp_40)

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %Do = xor i64 %or_ln4, %BCi

]]></Node>
<StgValue><ssdm name="Do"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="63" op_0_bw="64">
<![CDATA[
:36  %trunc_ln145 = trunc i64 %BCa to i63

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:37  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCa, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:38  %or_ln5 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln145, i1 %tmp_41)

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %Du = xor i64 %or_ln5, %BCo

]]></Node>
<StgValue><ssdm name="Du"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %Aba_6 = xor i64 %Da, %Aba_0

]]></Node>
<StgValue><ssdm name="Aba_6"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %Age_3 = xor i64 %De, %Age_0

]]></Node>
<StgValue><ssdm name="Age_3"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="20" op_0_bw="64">
<![CDATA[
:42  %trunc_ln150 = trunc i64 %Age_3 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="44" op_0_bw="44" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %lshr_ln = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %Age_3, i32 20, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="20" op_2_bw="44">
<![CDATA[
:44  %BCe_1 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 %trunc_ln150, i44 %lshr_ln)

]]></Node>
<StgValue><ssdm name="BCe_1"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %Aki_3 = xor i64 %Di, %Aki_0

]]></Node>
<StgValue><ssdm name="Aki_3"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="64">
<![CDATA[
:46  %trunc_ln152 = trunc i64 %Aki_3 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln152"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="43" op_0_bw="43" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47  %lshr_ln46 = call i43 @_ssdm_op_PartSelect.i43.i64.i32.i32(i64 %Aki_3, i32 21, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln46"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="21" op_2_bw="43">
<![CDATA[
:48  %BCi_1 = call i64 @_ssdm_op_BitConcatenate.i64.i21.i43(i21 %trunc_ln152, i43 %lshr_ln46)

]]></Node>
<StgValue><ssdm name="BCi_1"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %Amo_3 = xor i64 %Do, %Amo_0

]]></Node>
<StgValue><ssdm name="Amo_3"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="43" op_0_bw="64">
<![CDATA[
:50  %trunc_ln154 = trunc i64 %Amo_3 to i43

]]></Node>
<StgValue><ssdm name="trunc_ln154"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="21" op_0_bw="21" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %lshr_ln47 = call i21 @_ssdm_op_PartSelect.i21.i64.i32.i32(i64 %Amo_3, i32 43, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln47"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="43" op_2_bw="21">
<![CDATA[
:52  %BCo_1 = call i64 @_ssdm_op_BitConcatenate.i64.i43.i21(i43 %trunc_ln154, i21 %lshr_ln47)

]]></Node>
<StgValue><ssdm name="BCo_1"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:53  %Asu_3 = xor i64 %Du, %Asu_0

]]></Node>
<StgValue><ssdm name="Asu_3"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="50" op_0_bw="64">
<![CDATA[
:54  %trunc_ln156 = trunc i64 %Asu_3 to i50

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55  %lshr_ln48 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %Asu_3, i32 50, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln48"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:56  %BCu_1 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 %trunc_ln156, i14 %lshr_ln48)

]]></Node>
<StgValue><ssdm name="BCu_1"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  %xor_ln157 = xor i64 %BCe_1, -1

]]></Node>
<StgValue><ssdm name="xor_ln157"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  %and_ln157 = and i64 %BCi_1, %xor_ln157

]]></Node>
<StgValue><ssdm name="and_ln157"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="5">
<![CDATA[
:61  %KeccakF_RoundConstan_6 = load i64* %KeccakF_RoundConstan_5, align 16

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_6"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %xor_ln158 = xor i64 %and_ln157, %Aba_6

]]></Node>
<StgValue><ssdm name="xor_ln158"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %Eba = xor i64 %xor_ln158, %KeccakF_RoundConstan_6

]]></Node>
<StgValue><ssdm name="Eba"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:64  %xor_ln159 = xor i64 %BCi_1, -1

]]></Node>
<StgValue><ssdm name="xor_ln159"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  %and_ln159 = and i64 %BCo_1, %xor_ln159

]]></Node>
<StgValue><ssdm name="and_ln159"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:66  %Ebe = xor i64 %and_ln159, %BCe_1

]]></Node>
<StgValue><ssdm name="Ebe"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:67  %xor_ln160 = xor i64 %BCo_1, -1

]]></Node>
<StgValue><ssdm name="xor_ln160"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:68  %and_ln160 = and i64 %BCu_1, %xor_ln160

]]></Node>
<StgValue><ssdm name="and_ln160"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %Ebi = xor i64 %and_ln160, %BCi_1

]]></Node>
<StgValue><ssdm name="Ebi"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %xor_ln161 = xor i64 %BCu_1, -1

]]></Node>
<StgValue><ssdm name="xor_ln161"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:71  %and_ln161 = and i64 %Aba_6, %xor_ln161

]]></Node>
<StgValue><ssdm name="and_ln161"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:72  %Ebo = xor i64 %BCo_1, %and_ln161

]]></Node>
<StgValue><ssdm name="Ebo"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:73  %xor_ln162 = xor i64 %Aba_6, -1

]]></Node>
<StgValue><ssdm name="xor_ln162"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:74  %and_ln162 = and i64 %BCe_1, %xor_ln162

]]></Node>
<StgValue><ssdm name="and_ln162"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:75  %Ebu = xor i64 %BCu_1, %and_ln162

]]></Node>
<StgValue><ssdm name="Ebu"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:76  %Abo_3 = xor i64 %Do, %Abo_0

]]></Node>
<StgValue><ssdm name="Abo_3"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="36" op_0_bw="64">
<![CDATA[
:77  %trunc_ln165 = trunc i64 %Abo_3 to i36

]]></Node>
<StgValue><ssdm name="trunc_ln165"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="28" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %lshr_ln49 = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %Abo_3, i32 36, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln49"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="36" op_2_bw="28">
<![CDATA[
:79  %BCa_2 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %trunc_ln165, i28 %lshr_ln49)

]]></Node>
<StgValue><ssdm name="BCa_2"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:80  %Agu_3 = xor i64 %Du, %Agu_0

]]></Node>
<StgValue><ssdm name="Agu_3"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="44" op_0_bw="64">
<![CDATA[
:81  %trunc_ln167 = trunc i64 %Agu_3 to i44

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82  %lshr_ln50 = call i20 @_ssdm_op_PartSelect.i20.i64.i32.i32(i64 %Agu_3, i32 44, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln50"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="44" op_2_bw="20">
<![CDATA[
:83  %BCe_2 = call i64 @_ssdm_op_BitConcatenate.i64.i44.i20(i44 %trunc_ln167, i20 %lshr_ln50)

]]></Node>
<StgValue><ssdm name="BCe_2"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:84  %Aka_3 = xor i64 %Da, %Aka_0

]]></Node>
<StgValue><ssdm name="Aka_3"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="61" op_0_bw="64">
<![CDATA[
:85  %trunc_ln169 = trunc i64 %Aka_3 to i61

]]></Node>
<StgValue><ssdm name="trunc_ln169"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:86  %lshr_ln51 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %Aka_3, i32 61, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln51"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:87  %BCi_2 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %trunc_ln169, i3 %lshr_ln51)

]]></Node>
<StgValue><ssdm name="BCi_2"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:88  %Ame_3 = xor i64 %De, %Ame_0

]]></Node>
<StgValue><ssdm name="Ame_3"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="19" op_0_bw="64">
<![CDATA[
:89  %trunc_ln171 = trunc i64 %Ame_3 to i19

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="45" op_0_bw="45" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:90  %lshr_ln52 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %Ame_3, i32 19, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln52"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="19" op_2_bw="45">
<![CDATA[
:91  %BCo_2 = call i64 @_ssdm_op_BitConcatenate.i64.i19.i45(i19 %trunc_ln171, i45 %lshr_ln52)

]]></Node>
<StgValue><ssdm name="BCo_2"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:92  %Asi_3 = xor i64 %Di, %Asi_0

]]></Node>
<StgValue><ssdm name="Asi_3"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="64">
<![CDATA[
:93  %trunc_ln173 = trunc i64 %Asi_3 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln173"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94  %lshr_ln53 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %Asi_3, i32 3, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln53"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="61">
<![CDATA[
:95  %BCu_2 = call i64 @_ssdm_op_BitConcatenate.i64.i3.i61(i3 %trunc_ln173, i61 %lshr_ln53)

]]></Node>
<StgValue><ssdm name="BCu_2"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:96  %xor_ln174 = xor i64 %BCe_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln174"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:97  %and_ln174 = and i64 %BCi_2, %xor_ln174

]]></Node>
<StgValue><ssdm name="and_ln174"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:98  %Ega = xor i64 %BCa_2, %and_ln174

]]></Node>
<StgValue><ssdm name="Ega"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:99  %xor_ln175 = xor i64 %BCi_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln175"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:100  %and_ln175 = and i64 %BCo_2, %xor_ln175

]]></Node>
<StgValue><ssdm name="and_ln175"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:101  %Ege = xor i64 %and_ln175, %BCe_2

]]></Node>
<StgValue><ssdm name="Ege"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:102  %xor_ln176 = xor i64 %BCo_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln176"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:103  %and_ln176 = and i64 %BCu_2, %xor_ln176

]]></Node>
<StgValue><ssdm name="and_ln176"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:104  %Egi = xor i64 %BCi_2, %and_ln176

]]></Node>
<StgValue><ssdm name="Egi"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:105  %xor_ln177 = xor i64 %BCu_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln177"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:106  %and_ln177 = and i64 %BCa_2, %xor_ln177

]]></Node>
<StgValue><ssdm name="and_ln177"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:107  %Ego = xor i64 %and_ln177, %BCo_2

]]></Node>
<StgValue><ssdm name="Ego"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:108  %xor_ln178 = xor i64 %BCa_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln178"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:109  %and_ln178 = and i64 %BCe_2, %xor_ln178

]]></Node>
<StgValue><ssdm name="and_ln178"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:110  %Egu = xor i64 %and_ln178, %BCu_2

]]></Node>
<StgValue><ssdm name="Egu"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:111  %Abe_3 = xor i64 %De, %Abe_0

]]></Node>
<StgValue><ssdm name="Abe_3"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="63" op_0_bw="64">
<![CDATA[
:112  %trunc_ln181 = trunc i64 %Abe_3 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln181"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:113  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %Abe_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:114  %BCa_3 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln181, i1 %tmp_42)

]]></Node>
<StgValue><ssdm name="BCa_3"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:115  %Agi_3 = xor i64 %Di, %Agi_0

]]></Node>
<StgValue><ssdm name="Agi_3"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="58" op_0_bw="64">
<![CDATA[
:116  %trunc_ln183 = trunc i64 %Agi_3 to i58

]]></Node>
<StgValue><ssdm name="trunc_ln183"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:117  %lshr_ln54 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %Agi_3, i32 58, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:118  %BCe_3 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 %trunc_ln183, i6 %lshr_ln54)

]]></Node>
<StgValue><ssdm name="BCe_3"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:119  %Ako_3 = xor i64 %Do, %Ako_0

]]></Node>
<StgValue><ssdm name="Ako_3"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="39" op_0_bw="64">
<![CDATA[
:120  %trunc_ln185 = trunc i64 %Ako_3 to i39

]]></Node>
<StgValue><ssdm name="trunc_ln185"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:121  %lshr_ln55 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %Ako_3, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln55"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:122  %BCi_3 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %trunc_ln185, i25 %lshr_ln55)

]]></Node>
<StgValue><ssdm name="BCi_3"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:123  %Amu_3 = xor i64 %Du, %Amu_0

]]></Node>
<StgValue><ssdm name="Amu_3"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="56" op_0_bw="64">
<![CDATA[
:124  %trunc_ln187 = trunc i64 %Amu_3 to i56

]]></Node>
<StgValue><ssdm name="trunc_ln187"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:125  %lshr_ln56 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %Amu_3, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln56"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:126  %BCo_3 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 %trunc_ln187, i8 %lshr_ln56)

]]></Node>
<StgValue><ssdm name="BCo_3"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:127  %Asa_3 = xor i64 %Da, %Asa_0

]]></Node>
<StgValue><ssdm name="Asa_3"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="46" op_0_bw="64">
<![CDATA[
:128  %trunc_ln189 = trunc i64 %Asa_3 to i46

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="18" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:129  %lshr_ln57 = call i18 @_ssdm_op_PartSelect.i18.i64.i32.i32(i64 %Asa_3, i32 46, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln57"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
:130  %BCu_3 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 %trunc_ln189, i18 %lshr_ln57)

]]></Node>
<StgValue><ssdm name="BCu_3"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:131  %xor_ln190 = xor i64 %BCe_3, -1

]]></Node>
<StgValue><ssdm name="xor_ln190"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:132  %and_ln190 = and i64 %BCi_3, %xor_ln190

]]></Node>
<StgValue><ssdm name="and_ln190"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:133  %Eka = xor i64 %and_ln190, %BCa_3

]]></Node>
<StgValue><ssdm name="Eka"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:134  %xor_ln191 = xor i64 %BCi_3, -1

]]></Node>
<StgValue><ssdm name="xor_ln191"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:135  %and_ln191 = and i64 %BCo_3, %xor_ln191

]]></Node>
<StgValue><ssdm name="and_ln191"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:136  %Eke = xor i64 %and_ln191, %BCe_3

]]></Node>
<StgValue><ssdm name="Eke"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:137  %xor_ln192 = xor i64 %BCo_3, -1

]]></Node>
<StgValue><ssdm name="xor_ln192"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:138  %and_ln192 = and i64 %BCu_3, %xor_ln192

]]></Node>
<StgValue><ssdm name="and_ln192"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:139  %Eki = xor i64 %BCi_3, %and_ln192

]]></Node>
<StgValue><ssdm name="Eki"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:140  %xor_ln193 = xor i64 %BCu_3, -1

]]></Node>
<StgValue><ssdm name="xor_ln193"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:141  %and_ln193 = and i64 %BCa_3, %xor_ln193

]]></Node>
<StgValue><ssdm name="and_ln193"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:142  %Eko = xor i64 %and_ln193, %BCo_3

]]></Node>
<StgValue><ssdm name="Eko"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:143  %xor_ln194 = xor i64 %BCa_3, -1

]]></Node>
<StgValue><ssdm name="xor_ln194"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:144  %and_ln194 = and i64 %BCe_3, %xor_ln194

]]></Node>
<StgValue><ssdm name="and_ln194"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:145  %Eku = xor i64 %BCu_3, %and_ln194

]]></Node>
<StgValue><ssdm name="Eku"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:146  %Abu_3 = xor i64 %Du, %Abu_0

]]></Node>
<StgValue><ssdm name="Abu_3"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="37" op_0_bw="64">
<![CDATA[
:147  %trunc_ln197 = trunc i64 %Abu_3 to i37

]]></Node>
<StgValue><ssdm name="trunc_ln197"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="27" op_0_bw="27" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:148  %lshr_ln58 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %Abu_3, i32 37, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln58"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="37" op_2_bw="27">
<![CDATA[
:149  %BCa_4 = call i64 @_ssdm_op_BitConcatenate.i64.i37.i27(i37 %trunc_ln197, i27 %lshr_ln58)

]]></Node>
<StgValue><ssdm name="BCa_4"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:150  %Aga_3 = xor i64 %Da, %Aga_0

]]></Node>
<StgValue><ssdm name="Aga_3"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="28" op_0_bw="64">
<![CDATA[
:151  %trunc_ln199 = trunc i64 %Aga_3 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln199"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:152  %lshr_ln59 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %Aga_3, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln59"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:153  %BCe_4 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %trunc_ln199, i36 %lshr_ln59)

]]></Node>
<StgValue><ssdm name="BCe_4"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:154  %Ake_3 = xor i64 %De, %Ake_0

]]></Node>
<StgValue><ssdm name="Ake_3"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="54" op_0_bw="64">
<![CDATA[
:155  %trunc_ln201 = trunc i64 %Ake_3 to i54

]]></Node>
<StgValue><ssdm name="trunc_ln201"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:156  %lshr_ln60 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %Ake_3, i32 54, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln60"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
:157  %BCi_4 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 %trunc_ln201, i10 %lshr_ln60)

]]></Node>
<StgValue><ssdm name="BCi_4"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:158  %Ami_3 = xor i64 %Di, %Ami_0

]]></Node>
<StgValue><ssdm name="Ami_3"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="49" op_0_bw="64">
<![CDATA[
:159  %trunc_ln203 = trunc i64 %Ami_3 to i49

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:160  %lshr_ln61 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %Ami_3, i32 49, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln61"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
:161  %BCo_4 = call i64 @_ssdm_op_BitConcatenate.i64.i49.i15(i49 %trunc_ln203, i15 %lshr_ln61)

]]></Node>
<StgValue><ssdm name="BCo_4"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:162  %Aso_3 = xor i64 %Do, %Aso_0

]]></Node>
<StgValue><ssdm name="Aso_3"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="64">
<![CDATA[
:163  %trunc_ln205 = trunc i64 %Aso_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="56" op_0_bw="56" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:164  %lshr_ln62 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %Aso_3, i32 8, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln62"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
:165  %BCu_4 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %trunc_ln205, i56 %lshr_ln62)

]]></Node>
<StgValue><ssdm name="BCu_4"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:166  %xor_ln206 = xor i64 %BCe_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln206"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:167  %and_ln206 = and i64 %BCi_4, %xor_ln206

]]></Node>
<StgValue><ssdm name="and_ln206"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:168  %Ema = xor i64 %and_ln206, %BCa_4

]]></Node>
<StgValue><ssdm name="Ema"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:169  %xor_ln207 = xor i64 %BCi_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln207"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:170  %and_ln207 = and i64 %BCo_4, %xor_ln207

]]></Node>
<StgValue><ssdm name="and_ln207"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:171  %Eme = xor i64 %BCe_4, %and_ln207

]]></Node>
<StgValue><ssdm name="Eme"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:172  %xor_ln208 = xor i64 %BCo_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln208"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:173  %and_ln208 = and i64 %BCu_4, %xor_ln208

]]></Node>
<StgValue><ssdm name="and_ln208"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:174  %Emi = xor i64 %and_ln208, %BCi_4

]]></Node>
<StgValue><ssdm name="Emi"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:175  %xor_ln209 = xor i64 %BCu_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln209"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:176  %and_ln209 = and i64 %BCa_4, %xor_ln209

]]></Node>
<StgValue><ssdm name="and_ln209"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:177  %Emo = xor i64 %and_ln209, %BCo_4

]]></Node>
<StgValue><ssdm name="Emo"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:178  %xor_ln210 = xor i64 %BCa_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln210"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:179  %and_ln210 = and i64 %BCe_4, %xor_ln210

]]></Node>
<StgValue><ssdm name="and_ln210"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:180  %Emu = xor i64 %BCu_4, %and_ln210

]]></Node>
<StgValue><ssdm name="Emu"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:181  %Abi_3 = xor i64 %Di, %Abi_0

]]></Node>
<StgValue><ssdm name="Abi_3"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="64">
<![CDATA[
:182  %trunc_ln213 = trunc i64 %Abi_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:183  %lshr_ln63 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %Abi_3, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln63"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="62">
<![CDATA[
:184  %BCa_5 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %trunc_ln213, i62 %lshr_ln63)

]]></Node>
<StgValue><ssdm name="BCa_5"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:185  %Ago_3 = xor i64 %Do, %Ago_0

]]></Node>
<StgValue><ssdm name="Ago_3"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="64">
<![CDATA[
:186  %trunc_ln215 = trunc i64 %Ago_3 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:187  %lshr_ln64 = call i55 @_ssdm_op_PartSelect.i55.i64.i32.i32(i64 %Ago_3, i32 9, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln64"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="9" op_2_bw="55">
<![CDATA[
:188  %BCe_5 = call i64 @_ssdm_op_BitConcatenate.i64.i9.i55(i9 %trunc_ln215, i55 %lshr_ln64)

]]></Node>
<StgValue><ssdm name="BCe_5"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:189  %Aku_3 = xor i64 %Du, %Aku_0

]]></Node>
<StgValue><ssdm name="Aku_3"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="25" op_0_bw="64">
<![CDATA[
:190  %trunc_ln217 = trunc i64 %Aku_3 to i25

]]></Node>
<StgValue><ssdm name="trunc_ln217"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:191  %lshr_ln65 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %Aku_3, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln65"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="25" op_2_bw="39">
<![CDATA[
:192  %BCi_5 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 %trunc_ln217, i39 %lshr_ln65)

]]></Node>
<StgValue><ssdm name="BCi_5"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:193  %Ama_3 = xor i64 %Da, %Ama_0

]]></Node>
<StgValue><ssdm name="Ama_3"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="23" op_0_bw="64">
<![CDATA[
:194  %trunc_ln219 = trunc i64 %Ama_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln219"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="41" op_0_bw="41" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:195  %lshr_ln66 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %Ama_3, i32 23, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln66"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="23" op_2_bw="41">
<![CDATA[
:196  %BCo_5 = call i64 @_ssdm_op_BitConcatenate.i64.i23.i41(i23 %trunc_ln219, i41 %lshr_ln66)

]]></Node>
<StgValue><ssdm name="BCo_5"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:197  %Ase_3 = xor i64 %De, %Ase_0

]]></Node>
<StgValue><ssdm name="Ase_3"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="62" op_0_bw="64">
<![CDATA[
:198  %trunc_ln221 = trunc i64 %Ase_3 to i62

]]></Node>
<StgValue><ssdm name="trunc_ln221"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:199  %lshr_ln67 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %Ase_3, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln67"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:200  %BCu_5 = call i64 @_ssdm_op_BitConcatenate.i64.i62.i2(i62 %trunc_ln221, i2 %lshr_ln67)

]]></Node>
<StgValue><ssdm name="BCu_5"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:201  %xor_ln222 = xor i64 %BCe_5, -1

]]></Node>
<StgValue><ssdm name="xor_ln222"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:202  %and_ln222 = and i64 %BCi_5, %xor_ln222

]]></Node>
<StgValue><ssdm name="and_ln222"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:203  %Esa = xor i64 %and_ln222, %BCa_5

]]></Node>
<StgValue><ssdm name="Esa"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:204  %xor_ln223 = xor i64 %BCi_5, -1

]]></Node>
<StgValue><ssdm name="xor_ln223"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:205  %and_ln223 = and i64 %BCo_5, %xor_ln223

]]></Node>
<StgValue><ssdm name="and_ln223"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:206  %Ese = xor i64 %BCe_5, %and_ln223

]]></Node>
<StgValue><ssdm name="Ese"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:207  %xor_ln224 = xor i64 %BCo_5, -1

]]></Node>
<StgValue><ssdm name="xor_ln224"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:208  %and_ln224 = and i64 %BCu_5, %xor_ln224

]]></Node>
<StgValue><ssdm name="and_ln224"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:209  %Esi = xor i64 %and_ln224, %BCi_5

]]></Node>
<StgValue><ssdm name="Esi"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:210  %xor_ln225 = xor i64 %BCu_5, -1

]]></Node>
<StgValue><ssdm name="xor_ln225"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:211  %and_ln225 = and i64 %BCa_5, %xor_ln225

]]></Node>
<StgValue><ssdm name="and_ln225"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:212  %Eso = xor i64 %BCo_5, %and_ln225

]]></Node>
<StgValue><ssdm name="Eso"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:213  %xor_ln226 = xor i64 %BCa_5, -1

]]></Node>
<StgValue><ssdm name="xor_ln226"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:214  %and_ln226 = and i64 %BCe_5, %xor_ln226

]]></Node>
<StgValue><ssdm name="and_ln226"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:215  %Esu = xor i64 %and_ln226, %BCu_5

]]></Node>
<StgValue><ssdm name="Esu"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:216  %xor_ln229 = xor i64 %Esa, %Eka

]]></Node>
<StgValue><ssdm name="xor_ln229"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:217  %xor_ln229_1 = xor i64 %Ega, %Eba

]]></Node>
<StgValue><ssdm name="xor_ln229_1"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:218  %xor_ln229_2 = xor i64 %xor_ln229_1, %Ema

]]></Node>
<StgValue><ssdm name="xor_ln229_2"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:219  %BCa_13 = xor i64 %xor_ln229_2, %xor_ln229

]]></Node>
<StgValue><ssdm name="BCa_13"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:220  %xor_ln230 = xor i64 %Ese, %Eke

]]></Node>
<StgValue><ssdm name="xor_ln230"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:221  %xor_ln230_1 = xor i64 %Ege, %Ebe

]]></Node>
<StgValue><ssdm name="xor_ln230_1"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:222  %xor_ln230_2 = xor i64 %xor_ln230_1, %Eme

]]></Node>
<StgValue><ssdm name="xor_ln230_2"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:223  %BCe_12 = xor i64 %xor_ln230_2, %xor_ln230

]]></Node>
<StgValue><ssdm name="BCe_12"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:224  %xor_ln231 = xor i64 %Eki, %Emi

]]></Node>
<StgValue><ssdm name="xor_ln231"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:225  %xor_ln231_1 = xor i64 %Esi, %Ebi

]]></Node>
<StgValue><ssdm name="xor_ln231_1"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:226  %xor_ln231_2 = xor i64 %xor_ln231_1, %Egi

]]></Node>
<StgValue><ssdm name="xor_ln231_2"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:227  %BCi_12 = xor i64 %xor_ln231_2, %xor_ln231

]]></Node>
<StgValue><ssdm name="BCi_12"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:228  %xor_ln232 = xor i64 %Ebo, %Emo

]]></Node>
<StgValue><ssdm name="xor_ln232"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:229  %xor_ln232_1 = xor i64 %Eko, %Ego

]]></Node>
<StgValue><ssdm name="xor_ln232_1"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:230  %xor_ln232_2 = xor i64 %xor_ln232_1, %Eso

]]></Node>
<StgValue><ssdm name="xor_ln232_2"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:231  %BCo_12 = xor i64 %xor_ln232_2, %xor_ln232

]]></Node>
<StgValue><ssdm name="BCo_12"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:232  %xor_ln233 = xor i64 %Emu, %Egu

]]></Node>
<StgValue><ssdm name="xor_ln233"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:233  %xor_ln233_1 = xor i64 %Ebu, %Esu

]]></Node>
<StgValue><ssdm name="xor_ln233_1"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:234  %xor_ln233_2 = xor i64 %xor_ln233_1, %Eku

]]></Node>
<StgValue><ssdm name="xor_ln233_2"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:235  %BCu_12 = xor i64 %xor_ln233_2, %xor_ln233

]]></Node>
<StgValue><ssdm name="BCu_12"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="63" op_0_bw="64">
<![CDATA[
:236  %trunc_ln236 = trunc i64 %BCe_12 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln236"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:237  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCe_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:238  %or_ln6 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln236, i1 %tmp_43)

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:239  %Da_2 = xor i64 %or_ln6, %BCu_12

]]></Node>
<StgValue><ssdm name="Da_2"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="63" op_0_bw="64">
<![CDATA[
:240  %trunc_ln237 = trunc i64 %BCi_12 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln237"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:241  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCi_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:242  %or_ln7 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln237, i1 %tmp_44)

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:243  %De_2 = xor i64 %BCa_13, %or_ln7

]]></Node>
<StgValue><ssdm name="De_2"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="63" op_0_bw="64">
<![CDATA[
:244  %trunc_ln238 = trunc i64 %BCo_12 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln238"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:245  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCo_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:246  %or_ln8 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln238, i1 %tmp_45)

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:247  %Di_2 = xor i64 %or_ln8, %BCe_12

]]></Node>
<StgValue><ssdm name="Di_2"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="63" op_0_bw="64">
<![CDATA[
:248  %trunc_ln239 = trunc i64 %BCu_12 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln239"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:249  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCu_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:250  %or_ln9 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln239, i1 %tmp_46)

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:251  %Do_2 = xor i64 %or_ln9, %BCi_12

]]></Node>
<StgValue><ssdm name="Do_2"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="63" op_0_bw="64">
<![CDATA[
:252  %trunc_ln240 = trunc i64 %BCa_13 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln240"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:253  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCa_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:254  %or_ln10 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln240, i1 %tmp_47)

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:255  %Du_2 = xor i64 %or_ln10, %BCo_12

]]></Node>
<StgValue><ssdm name="Du_2"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:256  %Eba_4 = xor i64 %Eba, %Da_2

]]></Node>
<StgValue><ssdm name="Eba_4"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:257  %Ege_2 = xor i64 %De_2, %Ege

]]></Node>
<StgValue><ssdm name="Ege_2"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="20" op_0_bw="64">
<![CDATA[
:258  %trunc_ln245 = trunc i64 %Ege_2 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln245"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="44" op_0_bw="44" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:259  %lshr_ln68 = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %Ege_2, i32 20, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln68"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="20" op_2_bw="44">
<![CDATA[
:260  %BCe_7 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 %trunc_ln245, i44 %lshr_ln68)

]]></Node>
<StgValue><ssdm name="BCe_7"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:261  %Eki_2 = xor i64 %Di_2, %Eki

]]></Node>
<StgValue><ssdm name="Eki_2"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="21" op_0_bw="64">
<![CDATA[
:262  %trunc_ln247 = trunc i64 %Eki_2 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln247"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="43" op_0_bw="43" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:263  %lshr_ln69 = call i43 @_ssdm_op_PartSelect.i43.i64.i32.i32(i64 %Eki_2, i32 21, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln69"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="21" op_2_bw="43">
<![CDATA[
:264  %BCi_7 = call i64 @_ssdm_op_BitConcatenate.i64.i21.i43(i21 %trunc_ln247, i43 %lshr_ln69)

]]></Node>
<StgValue><ssdm name="BCi_7"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:265  %Emo_2 = xor i64 %Do_2, %Emo

]]></Node>
<StgValue><ssdm name="Emo_2"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="43" op_0_bw="64">
<![CDATA[
:266  %trunc_ln249 = trunc i64 %Emo_2 to i43

]]></Node>
<StgValue><ssdm name="trunc_ln249"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="21" op_0_bw="21" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:267  %lshr_ln70 = call i21 @_ssdm_op_PartSelect.i21.i64.i32.i32(i64 %Emo_2, i32 43, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln70"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="43" op_2_bw="21">
<![CDATA[
:268  %BCo_7 = call i64 @_ssdm_op_BitConcatenate.i64.i43.i21(i43 %trunc_ln249, i21 %lshr_ln70)

]]></Node>
<StgValue><ssdm name="BCo_7"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:269  %Esu_2 = xor i64 %Du_2, %Esu

]]></Node>
<StgValue><ssdm name="Esu_2"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="50" op_0_bw="64">
<![CDATA[
:270  %trunc_ln251 = trunc i64 %Esu_2 to i50

]]></Node>
<StgValue><ssdm name="trunc_ln251"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:271  %lshr_ln71 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %Esu_2, i32 50, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln71"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:272  %BCu_7 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 %trunc_ln251, i14 %lshr_ln71)

]]></Node>
<StgValue><ssdm name="BCu_7"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273  %xor_ln252 = xor i64 %BCe_7, -1

]]></Node>
<StgValue><ssdm name="xor_ln252"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:274  %and_ln252 = and i64 %BCi_7, %xor_ln252

]]></Node>
<StgValue><ssdm name="and_ln252"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="5">
<![CDATA[
:278  %KeccakF_RoundConstan_8 = load i64* %KeccakF_RoundConstan_7, align 8

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_8"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:279  %xor_ln253 = xor i64 %Eba_4, %and_ln252

]]></Node>
<StgValue><ssdm name="xor_ln253"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:280  %Aba_5 = xor i64 %xor_ln253, %KeccakF_RoundConstan_8

]]></Node>
<StgValue><ssdm name="Aba_5"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:281  %xor_ln254 = xor i64 %BCi_7, -1

]]></Node>
<StgValue><ssdm name="xor_ln254"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:282  %and_ln254 = and i64 %BCo_7, %xor_ln254

]]></Node>
<StgValue><ssdm name="and_ln254"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:283  %Abe_4 = xor i64 %BCe_7, %and_ln254

]]></Node>
<StgValue><ssdm name="Abe_4"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:284  %xor_ln255 = xor i64 %BCo_7, -1

]]></Node>
<StgValue><ssdm name="xor_ln255"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:285  %and_ln255 = and i64 %BCu_7, %xor_ln255

]]></Node>
<StgValue><ssdm name="and_ln255"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:286  %Abi_4 = xor i64 %and_ln255, %BCi_7

]]></Node>
<StgValue><ssdm name="Abi_4"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:287  %xor_ln256 = xor i64 %BCu_7, -1

]]></Node>
<StgValue><ssdm name="xor_ln256"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:288  %and_ln256 = and i64 %Eba_4, %xor_ln256

]]></Node>
<StgValue><ssdm name="and_ln256"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:289  %Abo_4 = xor i64 %and_ln256, %BCo_7

]]></Node>
<StgValue><ssdm name="Abo_4"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:290  %xor_ln257 = xor i64 %Eba_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln257"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:291  %and_ln257 = and i64 %BCe_7, %xor_ln257

]]></Node>
<StgValue><ssdm name="and_ln257"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:292  %Abu_4 = xor i64 %BCu_7, %and_ln257

]]></Node>
<StgValue><ssdm name="Abu_4"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:293  %Ebo_2 = xor i64 %Do_2, %Ebo

]]></Node>
<StgValue><ssdm name="Ebo_2"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="36" op_0_bw="64">
<![CDATA[
:294  %trunc_ln260 = trunc i64 %Ebo_2 to i36

]]></Node>
<StgValue><ssdm name="trunc_ln260"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="28" op_0_bw="28" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:295  %lshr_ln72 = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %Ebo_2, i32 36, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln72"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="36" op_2_bw="28">
<![CDATA[
:296  %BCa_8 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %trunc_ln260, i28 %lshr_ln72)

]]></Node>
<StgValue><ssdm name="BCa_8"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:297  %Egu_2 = xor i64 %Du_2, %Egu

]]></Node>
<StgValue><ssdm name="Egu_2"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="44" op_0_bw="64">
<![CDATA[
:298  %trunc_ln262 = trunc i64 %Egu_2 to i44

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="20" op_0_bw="20" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:299  %lshr_ln73 = call i20 @_ssdm_op_PartSelect.i20.i64.i32.i32(i64 %Egu_2, i32 44, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln73"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="44" op_2_bw="20">
<![CDATA[
:300  %BCe_8 = call i64 @_ssdm_op_BitConcatenate.i64.i44.i20(i44 %trunc_ln262, i20 %lshr_ln73)

]]></Node>
<StgValue><ssdm name="BCe_8"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:301  %Eka_2 = xor i64 %Da_2, %Eka

]]></Node>
<StgValue><ssdm name="Eka_2"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="61" op_0_bw="64">
<![CDATA[
:302  %trunc_ln264 = trunc i64 %Eka_2 to i61

]]></Node>
<StgValue><ssdm name="trunc_ln264"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:303  %lshr_ln74 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %Eka_2, i32 61, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln74"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:304  %BCi_8 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %trunc_ln264, i3 %lshr_ln74)

]]></Node>
<StgValue><ssdm name="BCi_8"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:305  %Eme_2 = xor i64 %De_2, %Eme

]]></Node>
<StgValue><ssdm name="Eme_2"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="19" op_0_bw="64">
<![CDATA[
:306  %trunc_ln266 = trunc i64 %Eme_2 to i19

]]></Node>
<StgValue><ssdm name="trunc_ln266"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="45" op_0_bw="45" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:307  %lshr_ln75 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %Eme_2, i32 19, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln75"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="19" op_2_bw="45">
<![CDATA[
:308  %BCo_8 = call i64 @_ssdm_op_BitConcatenate.i64.i19.i45(i19 %trunc_ln266, i45 %lshr_ln75)

]]></Node>
<StgValue><ssdm name="BCo_8"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:309  %Esi_2 = xor i64 %Di_2, %Esi

]]></Node>
<StgValue><ssdm name="Esi_2"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="3" op_0_bw="64">
<![CDATA[
:310  %trunc_ln268 = trunc i64 %Esi_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln268"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:311  %lshr_ln76 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %Esi_2, i32 3, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln76"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="61">
<![CDATA[
:312  %BCu_8 = call i64 @_ssdm_op_BitConcatenate.i64.i3.i61(i3 %trunc_ln268, i61 %lshr_ln76)

]]></Node>
<StgValue><ssdm name="BCu_8"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:313  %xor_ln269 = xor i64 %BCe_8, -1

]]></Node>
<StgValue><ssdm name="xor_ln269"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:314  %and_ln269 = and i64 %BCi_8, %xor_ln269

]]></Node>
<StgValue><ssdm name="and_ln269"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:315  %Aga_4 = xor i64 %and_ln269, %BCa_8

]]></Node>
<StgValue><ssdm name="Aga_4"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:316  %xor_ln270 = xor i64 %BCi_8, -1

]]></Node>
<StgValue><ssdm name="xor_ln270"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:317  %and_ln270 = and i64 %BCo_8, %xor_ln270

]]></Node>
<StgValue><ssdm name="and_ln270"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:318  %Age_4 = xor i64 %BCe_8, %and_ln270

]]></Node>
<StgValue><ssdm name="Age_4"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:319  %xor_ln271 = xor i64 %BCo_8, -1

]]></Node>
<StgValue><ssdm name="xor_ln271"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:320  %and_ln271 = and i64 %BCu_8, %xor_ln271

]]></Node>
<StgValue><ssdm name="and_ln271"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:321  %Agi_4 = xor i64 %and_ln271, %BCi_8

]]></Node>
<StgValue><ssdm name="Agi_4"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:322  %xor_ln272 = xor i64 %BCu_8, -1

]]></Node>
<StgValue><ssdm name="xor_ln272"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:323  %and_ln272 = and i64 %BCa_8, %xor_ln272

]]></Node>
<StgValue><ssdm name="and_ln272"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:324  %Ago_4 = xor i64 %BCo_8, %and_ln272

]]></Node>
<StgValue><ssdm name="Ago_4"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:325  %xor_ln273 = xor i64 %BCa_8, -1

]]></Node>
<StgValue><ssdm name="xor_ln273"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:326  %and_ln273 = and i64 %BCe_8, %xor_ln273

]]></Node>
<StgValue><ssdm name="and_ln273"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:327  %Agu_4 = xor i64 %and_ln273, %BCu_8

]]></Node>
<StgValue><ssdm name="Agu_4"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:328  %Ebe_2 = xor i64 %De_2, %Ebe

]]></Node>
<StgValue><ssdm name="Ebe_2"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="63" op_0_bw="64">
<![CDATA[
:329  %trunc_ln276 = trunc i64 %Ebe_2 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln276"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:330  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %Ebe_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:331  %BCa_9 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln276, i1 %tmp_48)

]]></Node>
<StgValue><ssdm name="BCa_9"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:332  %Egi_2 = xor i64 %Di_2, %Egi

]]></Node>
<StgValue><ssdm name="Egi_2"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="58" op_0_bw="64">
<![CDATA[
:333  %trunc_ln278 = trunc i64 %Egi_2 to i58

]]></Node>
<StgValue><ssdm name="trunc_ln278"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:334  %lshr_ln77 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %Egi_2, i32 58, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln77"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:335  %BCe_9 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 %trunc_ln278, i6 %lshr_ln77)

]]></Node>
<StgValue><ssdm name="BCe_9"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:336  %Eko_2 = xor i64 %Do_2, %Eko

]]></Node>
<StgValue><ssdm name="Eko_2"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="39" op_0_bw="64">
<![CDATA[
:337  %trunc_ln280 = trunc i64 %Eko_2 to i39

]]></Node>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:338  %lshr_ln78 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %Eko_2, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln78"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:339  %BCi_9 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %trunc_ln280, i25 %lshr_ln78)

]]></Node>
<StgValue><ssdm name="BCi_9"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:340  %Emu_2 = xor i64 %Du_2, %Emu

]]></Node>
<StgValue><ssdm name="Emu_2"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="56" op_0_bw="64">
<![CDATA[
:341  %trunc_ln282 = trunc i64 %Emu_2 to i56

]]></Node>
<StgValue><ssdm name="trunc_ln282"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:342  %lshr_ln79 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %Emu_2, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln79"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:343  %BCo_9 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 %trunc_ln282, i8 %lshr_ln79)

]]></Node>
<StgValue><ssdm name="BCo_9"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:344  %Esa_2 = xor i64 %Da_2, %Esa

]]></Node>
<StgValue><ssdm name="Esa_2"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="46" op_0_bw="64">
<![CDATA[
:345  %trunc_ln284 = trunc i64 %Esa_2 to i46

]]></Node>
<StgValue><ssdm name="trunc_ln284"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="18" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:346  %lshr_ln80 = call i18 @_ssdm_op_PartSelect.i18.i64.i32.i32(i64 %Esa_2, i32 46, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln80"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
:347  %BCu_9 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 %trunc_ln284, i18 %lshr_ln80)

]]></Node>
<StgValue><ssdm name="BCu_9"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:348  %xor_ln285 = xor i64 %BCe_9, -1

]]></Node>
<StgValue><ssdm name="xor_ln285"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:349  %and_ln285 = and i64 %BCi_9, %xor_ln285

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:350  %Aka_4 = xor i64 %BCa_9, %and_ln285

]]></Node>
<StgValue><ssdm name="Aka_4"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:351  %xor_ln286 = xor i64 %BCi_9, -1

]]></Node>
<StgValue><ssdm name="xor_ln286"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:352  %and_ln286 = and i64 %BCo_9, %xor_ln286

]]></Node>
<StgValue><ssdm name="and_ln286"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:353  %Ake_4 = xor i64 %and_ln286, %BCe_9

]]></Node>
<StgValue><ssdm name="Ake_4"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:354  %xor_ln287 = xor i64 %BCo_9, -1

]]></Node>
<StgValue><ssdm name="xor_ln287"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:355  %and_ln287 = and i64 %BCu_9, %xor_ln287

]]></Node>
<StgValue><ssdm name="and_ln287"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:356  %Aki_4 = xor i64 %and_ln287, %BCi_9

]]></Node>
<StgValue><ssdm name="Aki_4"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:357  %xor_ln288 = xor i64 %BCu_9, -1

]]></Node>
<StgValue><ssdm name="xor_ln288"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:358  %and_ln288 = and i64 %BCa_9, %xor_ln288

]]></Node>
<StgValue><ssdm name="and_ln288"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:359  %Ako_4 = xor i64 %BCo_9, %and_ln288

]]></Node>
<StgValue><ssdm name="Ako_4"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:360  %xor_ln289 = xor i64 %BCa_9, -1

]]></Node>
<StgValue><ssdm name="xor_ln289"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:361  %and_ln289 = and i64 %BCe_9, %xor_ln289

]]></Node>
<StgValue><ssdm name="and_ln289"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:362  %Aku_4 = xor i64 %and_ln289, %BCu_9

]]></Node>
<StgValue><ssdm name="Aku_4"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:363  %Ebu_2 = xor i64 %Du_2, %Ebu

]]></Node>
<StgValue><ssdm name="Ebu_2"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="37" op_0_bw="64">
<![CDATA[
:364  %trunc_ln292 = trunc i64 %Ebu_2 to i37

]]></Node>
<StgValue><ssdm name="trunc_ln292"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="27" op_0_bw="27" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:365  %lshr_ln81 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %Ebu_2, i32 37, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln81"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="37" op_2_bw="27">
<![CDATA[
:366  %BCa_15 = call i64 @_ssdm_op_BitConcatenate.i64.i37.i27(i37 %trunc_ln292, i27 %lshr_ln81)

]]></Node>
<StgValue><ssdm name="BCa_15"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:367  %Ega_2 = xor i64 %Da_2, %Ega

]]></Node>
<StgValue><ssdm name="Ega_2"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="28" op_0_bw="64">
<![CDATA[
:368  %trunc_ln294 = trunc i64 %Ega_2 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:369  %lshr_ln82 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %Ega_2, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln82"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:370  %BCe_13 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %trunc_ln294, i36 %lshr_ln82)

]]></Node>
<StgValue><ssdm name="BCe_13"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:371  %Eke_2 = xor i64 %De_2, %Eke

]]></Node>
<StgValue><ssdm name="Eke_2"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="54" op_0_bw="64">
<![CDATA[
:372  %trunc_ln296 = trunc i64 %Eke_2 to i54

]]></Node>
<StgValue><ssdm name="trunc_ln296"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:373  %lshr_ln83 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %Eke_2, i32 54, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln83"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
:374  %BCi_13 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 %trunc_ln296, i10 %lshr_ln83)

]]></Node>
<StgValue><ssdm name="BCi_13"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:375  %Emi_2 = xor i64 %Di_2, %Emi

]]></Node>
<StgValue><ssdm name="Emi_2"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="49" op_0_bw="64">
<![CDATA[
:376  %trunc_ln298 = trunc i64 %Emi_2 to i49

]]></Node>
<StgValue><ssdm name="trunc_ln298"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:377  %lshr_ln84 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %Emi_2, i32 49, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln84"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
:378  %BCo_13 = call i64 @_ssdm_op_BitConcatenate.i64.i49.i15(i49 %trunc_ln298, i15 %lshr_ln84)

]]></Node>
<StgValue><ssdm name="BCo_13"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:379  %Eso_2 = xor i64 %Do_2, %Eso

]]></Node>
<StgValue><ssdm name="Eso_2"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="64">
<![CDATA[
:380  %trunc_ln300 = trunc i64 %Eso_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="56" op_0_bw="56" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:381  %lshr_ln85 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %Eso_2, i32 8, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln85"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
:382  %BCu_13 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %trunc_ln300, i56 %lshr_ln85)

]]></Node>
<StgValue><ssdm name="BCu_13"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:383  %xor_ln301 = xor i64 %BCe_13, -1

]]></Node>
<StgValue><ssdm name="xor_ln301"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:384  %and_ln301 = and i64 %BCi_13, %xor_ln301

]]></Node>
<StgValue><ssdm name="and_ln301"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:385  %Ama_4 = xor i64 %BCa_15, %and_ln301

]]></Node>
<StgValue><ssdm name="Ama_4"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:386  %xor_ln302 = xor i64 %BCi_13, -1

]]></Node>
<StgValue><ssdm name="xor_ln302"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:387  %and_ln302 = and i64 %BCo_13, %xor_ln302

]]></Node>
<StgValue><ssdm name="and_ln302"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:388  %Ame_4 = xor i64 %and_ln302, %BCe_13

]]></Node>
<StgValue><ssdm name="Ame_4"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:389  %xor_ln303 = xor i64 %BCo_13, -1

]]></Node>
<StgValue><ssdm name="xor_ln303"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:390  %and_ln303 = and i64 %BCu_13, %xor_ln303

]]></Node>
<StgValue><ssdm name="and_ln303"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:391  %Ami_4 = xor i64 %BCi_13, %and_ln303

]]></Node>
<StgValue><ssdm name="Ami_4"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:392  %xor_ln304 = xor i64 %BCu_13, -1

]]></Node>
<StgValue><ssdm name="xor_ln304"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:393  %and_ln304 = and i64 %BCa_15, %xor_ln304

]]></Node>
<StgValue><ssdm name="and_ln304"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:394  %Amo_4 = xor i64 %and_ln304, %BCo_13

]]></Node>
<StgValue><ssdm name="Amo_4"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:395  %xor_ln305 = xor i64 %BCa_15, -1

]]></Node>
<StgValue><ssdm name="xor_ln305"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:396  %and_ln305 = and i64 %BCe_13, %xor_ln305

]]></Node>
<StgValue><ssdm name="and_ln305"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:397  %Amu_4 = xor i64 %and_ln305, %BCu_13

]]></Node>
<StgValue><ssdm name="Amu_4"/></StgValue>
</operation>

<operation id="537" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:398  %Ebi_2 = xor i64 %Di_2, %Ebi

]]></Node>
<StgValue><ssdm name="Ebi_2"/></StgValue>
</operation>

<operation id="538" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="64">
<![CDATA[
:399  %trunc_ln308 = trunc i64 %Ebi_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln308"/></StgValue>
</operation>

<operation id="539" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:400  %lshr_ln86 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %Ebi_2, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln86"/></StgValue>
</operation>

<operation id="540" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="62">
<![CDATA[
:401  %BCa_16 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %trunc_ln308, i62 %lshr_ln86)

]]></Node>
<StgValue><ssdm name="BCa_16"/></StgValue>
</operation>

<operation id="541" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:402  %Ego_2 = xor i64 %Do_2, %Ego

]]></Node>
<StgValue><ssdm name="Ego_2"/></StgValue>
</operation>

<operation id="542" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="64">
<![CDATA[
:403  %trunc_ln310 = trunc i64 %Ego_2 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln310"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:404  %lshr_ln87 = call i55 @_ssdm_op_PartSelect.i55.i64.i32.i32(i64 %Ego_2, i32 9, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln87"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="9" op_2_bw="55">
<![CDATA[
:405  %BCe_14 = call i64 @_ssdm_op_BitConcatenate.i64.i9.i55(i9 %trunc_ln310, i55 %lshr_ln87)

]]></Node>
<StgValue><ssdm name="BCe_14"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:406  %Eku_2 = xor i64 %Du_2, %Eku

]]></Node>
<StgValue><ssdm name="Eku_2"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="25" op_0_bw="64">
<![CDATA[
:407  %trunc_ln312 = trunc i64 %Eku_2 to i25

]]></Node>
<StgValue><ssdm name="trunc_ln312"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:408  %lshr_ln88 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %Eku_2, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln88"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="25" op_2_bw="39">
<![CDATA[
:409  %BCi_14 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 %trunc_ln312, i39 %lshr_ln88)

]]></Node>
<StgValue><ssdm name="BCi_14"/></StgValue>
</operation>

<operation id="549" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:410  %Ema_2 = xor i64 %Da_2, %Ema

]]></Node>
<StgValue><ssdm name="Ema_2"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="23" op_0_bw="64">
<![CDATA[
:411  %trunc_ln314 = trunc i64 %Ema_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln314"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="41" op_0_bw="41" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:412  %lshr_ln89 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %Ema_2, i32 23, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln89"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="23" op_2_bw="41">
<![CDATA[
:413  %BCo_14 = call i64 @_ssdm_op_BitConcatenate.i64.i23.i41(i23 %trunc_ln314, i41 %lshr_ln89)

]]></Node>
<StgValue><ssdm name="BCo_14"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:414  %Ese_2 = xor i64 %De_2, %Ese

]]></Node>
<StgValue><ssdm name="Ese_2"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="62" op_0_bw="64">
<![CDATA[
:415  %trunc_ln316 = trunc i64 %Ese_2 to i62

]]></Node>
<StgValue><ssdm name="trunc_ln316"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:416  %lshr_ln90 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %Ese_2, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln90"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:417  %BCu_14 = call i64 @_ssdm_op_BitConcatenate.i64.i62.i2(i62 %trunc_ln316, i2 %lshr_ln90)

]]></Node>
<StgValue><ssdm name="BCu_14"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:418  %xor_ln317 = xor i64 %BCe_14, -1

]]></Node>
<StgValue><ssdm name="xor_ln317"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:419  %and_ln317 = and i64 %BCi_14, %xor_ln317

]]></Node>
<StgValue><ssdm name="and_ln317"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:420  %Asa_4 = xor i64 %and_ln317, %BCa_16

]]></Node>
<StgValue><ssdm name="Asa_4"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:421  %xor_ln318 = xor i64 %BCi_14, -1

]]></Node>
<StgValue><ssdm name="xor_ln318"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:422  %and_ln318 = and i64 %BCo_14, %xor_ln318

]]></Node>
<StgValue><ssdm name="and_ln318"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:423  %Ase_4 = xor i64 %and_ln318, %BCe_14

]]></Node>
<StgValue><ssdm name="Ase_4"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:424  %xor_ln319 = xor i64 %BCo_14, -1

]]></Node>
<StgValue><ssdm name="xor_ln319"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:425  %and_ln319 = and i64 %BCu_14, %xor_ln319

]]></Node>
<StgValue><ssdm name="and_ln319"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:426  %Asi_4 = xor i64 %BCi_14, %and_ln319

]]></Node>
<StgValue><ssdm name="Asi_4"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:427  %xor_ln320 = xor i64 %BCu_14, -1

]]></Node>
<StgValue><ssdm name="xor_ln320"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:428  %and_ln320 = and i64 %BCa_16, %xor_ln320

]]></Node>
<StgValue><ssdm name="and_ln320"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:429  %Aso_4 = xor i64 %and_ln320, %BCo_14

]]></Node>
<StgValue><ssdm name="Aso_4"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:430  %xor_ln321 = xor i64 %BCa_16, -1

]]></Node>
<StgValue><ssdm name="xor_ln321"/></StgValue>
</operation>

<operation id="570" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:431  %and_ln321 = and i64 %BCe_14, %xor_ln321

]]></Node>
<StgValue><ssdm name="and_ln321"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:432  %Asu_4 = xor i64 %BCu_14, %and_ln321

]]></Node>
<StgValue><ssdm name="Asu_4"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
:434  br label %1

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="573" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 %Abi_0, i64* %state_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:3  store i64 %Abo_0, i64* %state_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="575" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:4  store i64 %Abu_0, i64* %state_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:5  store i64 %Aga_0, i64* %state_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="577" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:6  store i64 %Age_0, i64* %state_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:7  store i64 %Agi_0, i64* %state_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="579" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:8  store i64 %Ago_0, i64* %state_0_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:9  store i64 %Agu_0, i64* %state_0_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="581" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:10  store i64 %Aka_0, i64* %state_0_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln335"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:11  store i64 %Ake_0, i64* %state_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="583" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:12  store i64 %Aki_0, i64* %state_0_addr_11, align 8

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:13  store i64 %Ako_0, i64* %state_0_addr_12, align 8

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="585" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:14  store i64 %Aku_0, i64* %state_0_addr_13, align 8

]]></Node>
<StgValue><ssdm name="store_ln339"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:15  store i64 %Ama_0, i64* %state_0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="587" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:16  store i64 %Ame_0, i64* %state_0_addr_15, align 8

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:17  store i64 %Ami_0, i64* %state_0_addr_16, align 8

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="589" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:18  store i64 %Amo_0, i64* %state_0_addr_17, align 8

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="590" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:19  store i64 %Amu_0, i64* %state_0_addr_18, align 8

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="591" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:20  store i64 %Asa_0, i64* %state_0_addr_19, align 8

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:21  store i64 %Ase_0, i64* %state_0_addr_20, align 8

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="593" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:22  store i64 %Asi_0, i64* %state_0_addr_21, align 8

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:23  store i64 %Aso_0, i64* %state_0_addr_22, align 8

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="595" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:24  store i64 %Asu_0, i64* %state_0_addr_23, align 8

]]></Node>
<StgValue><ssdm name="store_ln349"/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0">
<![CDATA[
:25  ret void

]]></Node>
<StgValue><ssdm name="ret_ln350"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
