\hypertarget{structI2C__TypeDef}{}\doxysection{I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{structI2C__TypeDef}\index{I2C\_TypeDef@{I2C\_TypeDef}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gad35ea0b199cefb757de20e9b78168534}{CR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gaee6ec4cf81ee0bb5b038576ba0d738a2}{RESERVED0}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gac8bff45acc455489620d50e697a24c9d}{CR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga6c3d147223993f2b832b508ee5a5178e}{RESERVED1}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gad218fdcb9606477c1d63f8ee38d3c5c9}{OAR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga5e98c83a176deeb4a8a68f9ca12fdfd2}{RESERVED2}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga03189e2a57c81ae5d103739b72f52c93}{OAR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga355b2c5aa0dd467de1f9dea4a9afe986}{RESERVED3}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga5c1551b886fbb8e801b9203f6d7dc7c5}{DR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga05a1a3482d9534ba9ef976e3277040f0}{RESERVED4}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gae1602cd1c9cad449523099c97138f991}{SR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gae736412dcff4daa38bfa8bf8628df316}{RESERVED5}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga95c7f729b10eb2acafe499d9c9a81a83}{SR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gaaf1b319262f53669f49e244d94955a60}{RESERVED6}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga1775e779008da2b4d1807c2b5033b8a5}{CCR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga0f398bdcc3f24e7547c3cb9343111fd0}{RESERVED7}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gaaba7a808e4dfae5cc06b197c298af206}{TRISE}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga6e762751c9d5a1e41efb6033a26d8ed8}{RESERVED8}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga932d5b47f494828fbe8e2448bb324ca8}{FLTR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga669f1406f19f2944cb73d02b3620880f}{RESERVED9}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structI2C__TypeDef_a76ee5f84259ee9023f776b2750834550}{CR1}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structI2C__TypeDef_a2898a3ca3023313e6c87001d458c1cb8}{CR2}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structI2C__TypeDef_a8f1dab24b2048faf3bcedbbddf716e8b}{OAR1}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structI2C__TypeDef_a61595ad3062210ae60891dcc735490bd}{OAR2}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structI2C__TypeDef_a6e6b2a5828fe8566d38e48904d974854}{DR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structI2C__TypeDef_ace52ed392a10483e372828838ccd15c6}{SR1}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structI2C__TypeDef_a50e476b3ceeb20ffab68666c2df0b5a6}{SR2}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structI2C__TypeDef_afa0021dbbd3de458f1c27a6da6a07f34}{CCR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structI2C__TypeDef_ab6028c10bb4dea84717c30542ad62d6a}{TRISE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structI2C__TypeDef_afa0021dbbd3de458f1c27a6da6a07f34}\label{structI2C__TypeDef_afa0021dbbd3de458f1c27a6da6a07f34}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} I2\+C\+\_\+\+Type\+Def\+::\+CCR}

I2C Clock Control Register \mbox{\Hypertarget{structI2C__TypeDef_a76ee5f84259ee9023f776b2750834550}\label{structI2C__TypeDef_a76ee5f84259ee9023f776b2750834550}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} I2\+C\+\_\+\+Type\+Def\+::\+CR1}

I2C Control Register 1 \mbox{\Hypertarget{structI2C__TypeDef_a2898a3ca3023313e6c87001d458c1cb8}\label{structI2C__TypeDef_a2898a3ca3023313e6c87001d458c1cb8}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} I2\+C\+\_\+\+Type\+Def\+::\+CR2}

I2C Control Register 2 \mbox{\Hypertarget{structI2C__TypeDef_a6e6b2a5828fe8566d38e48904d974854}\label{structI2C__TypeDef_a6e6b2a5828fe8566d38e48904d974854}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!DR@{DR}}
\index{DR@{DR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} I2\+C\+\_\+\+Type\+Def\+::\+DR}

I2C Data Register \mbox{\Hypertarget{structI2C__TypeDef_a8f1dab24b2048faf3bcedbbddf716e8b}\label{structI2C__TypeDef_a8f1dab24b2048faf3bcedbbddf716e8b}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR1@{OAR1}}
\index{OAR1@{OAR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OAR1}{OAR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} I2\+C\+\_\+\+Type\+Def\+::\+OAR1}

I2C Own Address Register 1 \mbox{\Hypertarget{structI2C__TypeDef_a61595ad3062210ae60891dcc735490bd}\label{structI2C__TypeDef_a61595ad3062210ae60891dcc735490bd}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR2@{OAR2}}
\index{OAR2@{OAR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OAR2}{OAR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} I2\+C\+\_\+\+Type\+Def\+::\+OAR2}

I2C Own Address Register 2 \mbox{\Hypertarget{structI2C__TypeDef_ace52ed392a10483e372828838ccd15c6}\label{structI2C__TypeDef_ace52ed392a10483e372828838ccd15c6}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR1@{SR1}}
\index{SR1@{SR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR1}{SR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} I2\+C\+\_\+\+Type\+Def\+::\+SR1}

I2C Status Register 1 \mbox{\Hypertarget{structI2C__TypeDef_a50e476b3ceeb20ffab68666c2df0b5a6}\label{structI2C__TypeDef_a50e476b3ceeb20ffab68666c2df0b5a6}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} I2\+C\+\_\+\+Type\+Def\+::\+SR2}

I2C Status Register 2 \mbox{\Hypertarget{structI2C__TypeDef_ab6028c10bb4dea84717c30542ad62d6a}\label{structI2C__TypeDef_ab6028c10bb4dea84717c30542ad62d6a}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TRISE@{TRISE}}
\index{TRISE@{TRISE}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TRISE}{TRISE}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} I2\+C\+\_\+\+Type\+Def\+::\+TRISE}

I2C TRISE Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
CMSIS/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f401xx_8h}{stm32f401xx.\+h}}\end{DoxyCompactItemize}
