 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: Q-2019.12
Date   : Wed Feb 22 23:52:26 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: chardata[1]
              (input port clocked by clk)
  Endpoint: index_list_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SME                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  input external delay                     0.00      10.50 r
  chardata[1] (in)                         0.02      10.52 r
  U15230/Y (CLKINVX1)                      0.49      11.00 f
  U15078/Y (CLKBUFX3)                      0.99      11.99 f
  U18734/Y (NOR2X1)                        0.70      12.69 r
  U15025/Y (NAND3X1)                       0.27      12.96 f
  U15024/Y (CLKBUFX3)                      0.58      13.54 f
  U18713/Y (NAND3X1)                       0.68      14.21 r
  U15225/Y (NOR3X2)                        0.58      14.79 f
  U18648/Y (CLKINVX1)                      0.51      15.30 r
  U18647/Y (NOR2X1)                        0.33      15.64 f
  U18582/Y (NOR2X1)                        0.87      16.51 r
  U15022/Y (CLKINVX1)                      0.29      16.80 f
  U15021/Y (CLKBUFX3)                      0.61      17.41 f
  U16642/Y (OAI21XL)                       0.45      17.86 r
  U16635/Y (NOR4X1)                        0.26      18.12 f
  U16634/Y (NAND4X1)                       0.25      18.37 r
  U14424/Y (MXI2XL)                        0.26      18.63 f
  U16633/Y (AOI221XL)                      0.57      19.20 r
  U16628/Y (OAI21XL)                       0.29      19.50 f
  U16627/Y (AOI2BB2X1)                     0.34      19.84 r
  U16626/Y (OAI211X1)                      0.22      20.06 f
  index_list_reg[28]/D (DFFRXL)            0.00      20.06 f
  data arrival time                                  20.06

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.50      20.50
  clock uncertainty                       -0.10      20.40
  index_list_reg[28]/CK (DFFRXL)           0.00      20.40 r
  library setup time                      -0.33      20.07
  data required time                                 20.07
  -----------------------------------------------------------
  data required time                                 20.07
  data arrival time                                 -20.06
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
