# SandeepKumarVerma-RTL-VLSI-Portfolio
# Sandeep Kumar Verma â€“ VLSI & FPGA Design Portfolio

ğŸ“ Silchar, Assam, India  
ğŸ“§ **Email:** sandeepkrverma22@gmail.com  
ğŸ“± **Phone:** +91-9798001283  
ğŸ”— **LinkedIn:** [linkedin.com/in/sandeepkrverma044](https://linkedin.com/in/sandeepkrverma044)  
ğŸ’» **GitHub:** [vermaelectronics](https://github.com/vermaelectronics)  

---

## ğŸ§‘â€ğŸ’» About Me
I am an aspiring VLSI engineer and current **M.Tech student in Microelectronics & VLSI Design at NIT Silchar** with a strong foundation in **RTL design, FPGA development, and digital hardware systems**.  
I bring a blend of **academic rigor, hands-on project experience, and industry exposure** to design, verify, and optimize semiconductor systems using **Verilog HDL, Vivado, and Cadence Virtuoso**.

---

## ğŸ“ Education
- **M.Tech, Microelectronics & VLSI Design** â€“ NIT Silchar (2024â€“2026) â€“ GPA: 8.31/10.0  
- **M.Sc.(Tech.), Electronics** â€“ NIT Warangal (2021â€“2024) â€“ GPA: 7.40/10.0  
- **B.Sc., Physics** â€“ St. Xavierâ€™s College, Ranchi (2017â€“2020) â€“ GPA: 7.70/10.0  

---

## ğŸ’¼ Internship Experience
### FPGA Developer Intern â€“ **Bariflo Cybernetics Pvt. Ltd.** *(Jan 2024 â€“ Jun 2024)*
- Designed a **Verilog HDL Water Quality Index** module using Mamdani fuzzy-logic on **Cora Z7-10 SoC**.
- Performed **RTL verification** & power optimization in **Xilinx Vivado**.
- Achieved <0.001% accuracy error in WQIFS1 and 7.74% in WQIFS2.

---

## ğŸš€ Key Projects
### [Design & Optimization of IEEE-754 Floating-Point ALU](https://github.com/vermaelectronics/Area-and-Resource-optimization-of-32-bit-Floating-Point-ALU)
- Implemented scalable ALU on **Xilinx Artix-7 Nexys 4 DDR**.
- Reduced LUT usage by **56%** while maintaining >99.9% accuracy.

### [Pipelined CORDIC-based DDFS Design](https://github.com/vermaelectronics/CORDIC_BASED_DDFS_CODE_SANDEEP)
- Built a pipelined Direct Digital Frequency Synthesizer using **CORDIC algorithm** on **Zynq-7000 SoC**.
- Cut LUT count by **26%** and slice usage by **76%** vs baseline.

---

## ğŸ“„ Publications
- **Design and Performance Optimization of 32-Bit Floating-point ALU on a FPGA** â€“ MNDCS 2025.  
- **Pipelined CORDIC Architecture Based DDFS Design & Implementation** â€“ IEEE INDICON 2023.  
  [DOI Link](https://doi.org/10.1109/INDICON59947.2023.10440811)

---

## ğŸ›  Technical Skills
- **Languages:** Verilog HDL, SystemVerilog (Basics), C++, Python (Basics)  
- **Tools:** Xilinx Vivado, Cadence Virtuoso, EDA Playground  
- **Specialties:** Digital Design, RTL Design, FPGA Design, ASIC Design  

---

## ğŸ† Achievements
- GATE-ECE 2024 Qualified  
- IIT JAM & JEE Mains Qualified  
- Top 10% in National Graduate Physics Exam (2019)  

---

## ğŸ“‚ Suggested Repository Structure
