#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 11 23:15:24 2024
# Process ID: 70059
# Current directory: /home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1
# Command line: vivado -log finn_design_MatrixVectorActivation_2_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_MatrixVectorActivation_2_0.tcl
# Log file: /home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/finn_design_MatrixVectorActivation_2_0.vds
# Journal file: /home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/vivado.jou
# Running On: artti-desktop, OS: Linux, CPU Frequency: 3899.353 MHz, CPU Physical cores: 6, Host memory: 16689 MB
#-----------------------------------------------------------
source finn_design_MatrixVectorActivation_2_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.766 ; gain = 0.023 ; free physical = 2184 ; free virtual = 9921
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/artti/Desktop/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_0_9nvp42i5/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_0_nuwr93hn/project_FMPadding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_1_6ysewmt3/project_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_0_jc0rqxna/project_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_2_2tnr3oc6/project_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_lfhb2kd0/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_1_n9ow2iyt/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_ibd66b5q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_5__qz0e1nj/project_StreamingFIFO_5/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_2_s8_5vh7i/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_LabelSelect_Batch_0_pokpb4us/project_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_MatrixVectorActivation_2_0
Command: synth_design -top finn_design_MatrixVectorActivation_2_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 70084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2058.066 ; gain = 403.801 ; free physical = 1198 ; free virtual = 8935
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_2_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/synth/finn_design_MatrixVectorActivation_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_sparsemux_2049_10_16_1_1' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_sparsemux_2049_10_16_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_sparsemux_2049_10_16_1_1.v:6174]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_sparsemux_2049_10_16_1_1' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_sparsemux_2049_10_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_mul_8ns_3s_11_1_1' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_mul_8ns_3s_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_mul_8ns_3s_11_1_1' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_mul_8ns_3s_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_regslice_both' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_regslice_both' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_regslice_both__parameterized0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_regslice_both__parameterized0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatrixVectorActivation_2_regslice_both__parameterized1' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2_regslice_both__parameterized1' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MatrixVectorActivation_2' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7915/hdl/verilog/MatrixVectorActivation_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_2_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/synth/finn_design_MatrixVectorActivation_2_0.v:53]
WARNING: [Synth 8-7129] Port def[15] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[14] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[13] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[12] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[11] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[10] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[9] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[8] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[7] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[6] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[5] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[4] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[3] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[2] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[1] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weights_V_TDATA[7] in module MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port weights_V_TDATA[6] in module MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2368.980 ; gain = 714.715 ; free physical = 852 ; free virtual = 8592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2368.980 ; gain = 714.715 ; free physical = 851 ; free virtual = 8592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2368.980 ; gain = 714.715 ; free physical = 851 ; free virtual = 8592
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2432.965 ; gain = 23.984 ; free physical = 780 ; free virtual = 8520
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/constraints/MatrixVectorActivation_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/constraints/MatrixVectorActivation_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3449.551 ; gain = 0.000 ; free physical = 232 ; free virtual = 7582
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3449.586 ; gain = 0.000 ; free physical = 232 ; free virtual = 7581
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 210 ; free virtual = 7563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 210 ; free virtual = 7563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 210 ; free virtual = 7563
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 219 ; free virtual = 7576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1027  
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                3x9  Multipliers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port def[15] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[14] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[13] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[12] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[11] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[10] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[9] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[8] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[7] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[6] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[5] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[4] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[3] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[2] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[1] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module MatrixVectorActivation_2_sparsemux_2049_10_16_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port weights_V_TDATA[7] in module MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port weights_V_TDATA[6] in module MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 217 ; free virtual = 7574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 217 ; free virtual = 7575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 223 ; free virtual = 7580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 222 ; free virtual = 7579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 219 ; free virtual = 7576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 219 ; free virtual = 7576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 219 ; free virtual = 7576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 219 ; free virtual = 7576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 219 ; free virtual = 7576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 219 ; free virtual = 7577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |    11|
|3     |LUT2   |    56|
|4     |LUT3   |   603|
|5     |LUT4   |    80|
|6     |LUT5   |    94|
|7     |LUT6   |  5598|
|8     |MUXF7  |  2176|
|9     |MUXF8  |  1088|
|10    |FDRE   | 16639|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 219 ; free virtual = 7577
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 3449.586 ; gain = 714.715 ; free physical = 219 ; free virtual = 7577
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 3449.586 ; gain = 1795.320 ; free physical = 219 ; free virtual = 7577
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3449.586 ; gain = 0.000 ; free physical = 504 ; free virtual = 7862
INFO: [Netlist 29-17] Analyzing 3304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3449.586 ; gain = 0.000 ; free physical = 506 ; free virtual = 7863
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 845e33e
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:15 . Memory (MB): peak = 3449.586 ; gain = 2118.820 ; free physical = 505 ; free virtual = 7863
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3079.646; main = 2749.903; forked = 377.871
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4448.109; main = 3449.555; forked = 1014.562
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3473.562 ; gain = 0.000 ; free physical = 504 ; free virtual = 7863
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/finn_design_MatrixVectorActivation_2_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_MatrixVectorActivation_2_0, cache-ID = 6bb5bdc2c2bb135f
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3473.562 ; gain = 0.000 ; free physical = 436 ; free virtual = 7822
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_0_synth_1/finn_design_MatrixVectorActivation_2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_MatrixVectorActivation_2_0_utilization_synth.rpt -pb finn_design_MatrixVectorActivation_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 23:16:56 2024...
