{"vcs1":{"timestamp_begin":1747832659.580060998, "rt":8.90, "ut":9.04, "st":0.58}}
{"vcselab":{"timestamp_begin":1747832668.558544621, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747832668.983677416, "rt":0.39, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747832658.924520723}
{"VCS_COMP_START_TIME": 1747832658.924520723}
{"VCS_COMP_END_TIME": 1747832669.525617955}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488648}}
{"vcselab": {"peak_mem": 183892}}
