INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:50:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 buffer24/fifo/Memory_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            buffer6/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 1.687ns (19.859%)  route 6.808ns (80.141%))
  Logic Levels:           22  (CARRY4=7 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1017, unset)         0.508     0.508    buffer24/fifo/clk
                         FDRE                                         r  buffer24/fifo/Memory_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/fifo/Memory_reg[0][2]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer24/fifo/Memory_reg[0]_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 r  buffer24/fifo/x_loadEn_INST_0_i_79/O
                         net (fo=2, unplaced)         0.388     1.657    cmpi1/buffer24_outs[2]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.700 r  cmpi1/x_loadEn_INST_0_i_57/O
                         net (fo=1, unplaced)         0.459     2.159    cmpi1/x_loadEn_INST_0_i_57_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.404 r  cmpi1/x_loadEn_INST_0_i_34/CO[3]
                         net (fo=1, unplaced)         0.007     2.411    cmpi1/x_loadEn_INST_0_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.461 r  cmpi1/x_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.461    cmpi1/x_loadEn_INST_0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.511 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.511    cmpi1/x_loadEn_INST_0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.561 f  cmpi1/x_loadEn_INST_0_i_3/CO[3]
                         net (fo=44, unplaced)        0.667     3.228    control_merge0/tehb/control/result[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     3.271 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=5, unplaced)         0.405     3.676    buffer3/fifo/control_merge0_index
                         LUT5 (Prop_lut5_I1_O)        0.043     3.719 r  buffer3/fifo/fullReg_i_2/O
                         net (fo=50, unplaced)        0.326     4.045    buffer13/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     4.088 r  buffer13/control/dataReg[11]_i_1/O
                         net (fo=2, unplaced)         0.255     4.343    buffer6/control/D[4]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.386 r  buffer6/control/outs[11]_i_2/O
                         net (fo=5, unplaced)         0.272     4.658    cmpi0/buffer6_outs[11]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.701 r  cmpi0/i__i_56/O
                         net (fo=1, unplaced)         0.459     5.160    cmpi0/i__i_56_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.405 r  cmpi0/i__i_35/CO[3]
                         net (fo=1, unplaced)         0.000     5.405    cmpi0/i__i_35_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.455 r  cmpi0/i__i_23/CO[3]
                         net (fo=1, unplaced)         0.000     5.455    cmpi0/i__i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.505 f  cmpi0/i__i_13/CO[3]
                         net (fo=19, unplaced)        0.647     6.152    buffer10/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     6.195 f  buffer10/fifo/ctrlEnd_ready_i_2/O
                         net (fo=9, unplaced)         0.285     6.480    control_merge2/tehb/control/fullReg_i_3_0
                         LUT6 (Prop_lut6_I2_O)        0.043     6.523 f  control_merge2/tehb/control/fullReg_i_5__2/O
                         net (fo=6, unplaced)         0.276     6.799    control_merge2/tehb/control/fullReg_i_5__2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.043     6.842 f  control_merge2/tehb/control/fullReg_i_2__1/O
                         net (fo=105, unplaced)       0.345     7.187    fork6/control/generateBlocks[0].regblock/p_1_in
                         LUT4 (Prop_lut4_I2_O)        0.043     7.230 r  fork6/control/generateBlocks[0].regblock/i__i_32/O
                         net (fo=1, unplaced)         0.377     7.607    fork6/control/generateBlocks[0].regblock/i__i_32_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.650 r  fork6/control/generateBlocks[0].regblock/i__i_14/O
                         net (fo=3, unplaced)         0.262     7.912    fork4/control/generateBlocks[2].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.043     7.955 r  fork4/control/generateBlocks[2].regblock/fullReg_i_6__2/O
                         net (fo=1, unplaced)         0.377     8.332    fork4/control/generateBlocks[2].regblock/fullReg_i_6__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     8.375 f  fork4/control/generateBlocks[2].regblock/fullReg_i_4__2/O
                         net (fo=4, unplaced)         0.268     8.643    fork4/control/generateBlocks[2].regblock/transmitValue_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.043     8.686 r  fork4/control/generateBlocks[2].regblock/dataReg[31]_i_1__5/O
                         net (fo=32, unplaced)        0.317     9.003    buffer6/E[0]
                         FDRE                                         r  buffer6/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=1017, unset)         0.483    15.183    buffer6/clk
                         FDRE                                         r  buffer6/dataReg_reg[0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.955    buffer6/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  5.952    




