<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4888" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4888{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4888{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4888{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4888{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t5_4888{left:428px;bottom:979px;letter-spacing:-0.14px;}
#t6_4888{left:521px;bottom:979px;letter-spacing:-0.11px;}
#t7_4888{left:521px;bottom:958px;letter-spacing:-0.11px;}
#t8_4888{left:521px;bottom:941px;letter-spacing:-0.11px;}
#t9_4888{left:521px;bottom:924px;letter-spacing:-0.11px;}
#ta_4888{left:521px;bottom:907px;letter-spacing:-0.1px;}
#tb_4888{left:189px;bottom:883px;letter-spacing:-0.15px;}
#tc_4888{left:428px;bottom:883px;letter-spacing:-0.13px;}
#td_4888{left:521px;bottom:883px;letter-spacing:-0.13px;}
#te_4888{left:189px;bottom:859px;letter-spacing:-0.13px;}
#tf_4888{left:428px;bottom:859px;letter-spacing:-0.13px;}
#tg_4888{left:521px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#th_4888{left:521px;bottom:837px;letter-spacing:-0.11px;}
#ti_4888{left:189px;bottom:813px;letter-spacing:-0.15px;}
#tj_4888{left:521px;bottom:813px;letter-spacing:-0.12px;}
#tk_4888{left:81px;bottom:788px;letter-spacing:-0.17px;}
#tl_4888{left:138px;bottom:788px;letter-spacing:-0.16px;}
#tm_4888{left:189px;bottom:788px;letter-spacing:-0.14px;}
#tn_4888{left:428px;bottom:788px;letter-spacing:-0.13px;}
#to_4888{left:521px;bottom:788px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#tp_4888{left:521px;bottom:771px;letter-spacing:-0.12px;}
#tq_4888{left:521px;bottom:755px;letter-spacing:-0.11px;}
#tr_4888{left:189px;bottom:730px;letter-spacing:-0.14px;}
#ts_4888{left:521px;bottom:730px;letter-spacing:-0.12px;}
#tt_4888{left:81px;bottom:706px;letter-spacing:-0.17px;}
#tu_4888{left:138px;bottom:706px;letter-spacing:-0.17px;}
#tv_4888{left:188px;bottom:706px;letter-spacing:-0.15px;}
#tw_4888{left:428px;bottom:706px;letter-spacing:-0.13px;}
#tx_4888{left:521px;bottom:706px;letter-spacing:-0.11px;}
#ty_4888{left:521px;bottom:684px;letter-spacing:-0.12px;}
#tz_4888{left:81px;bottom:660px;letter-spacing:-0.17px;}
#t10_4888{left:138px;bottom:660px;letter-spacing:-0.17px;}
#t11_4888{left:188px;bottom:660px;letter-spacing:-0.15px;}
#t12_4888{left:428px;bottom:660px;letter-spacing:-0.13px;}
#t13_4888{left:521px;bottom:660px;letter-spacing:-0.12px;}
#t14_4888{left:521px;bottom:639px;letter-spacing:-0.12px;}
#t15_4888{left:81px;bottom:614px;letter-spacing:-0.17px;}
#t16_4888{left:138px;bottom:614px;letter-spacing:-0.17px;}
#t17_4888{left:188px;bottom:614px;letter-spacing:-0.15px;}
#t18_4888{left:428px;bottom:614px;letter-spacing:-0.13px;}
#t19_4888{left:521px;bottom:614px;letter-spacing:-0.11px;}
#t1a_4888{left:521px;bottom:593px;letter-spacing:-0.12px;}
#t1b_4888{left:81px;bottom:568px;letter-spacing:-0.17px;}
#t1c_4888{left:138px;bottom:568px;letter-spacing:-0.16px;}
#t1d_4888{left:188px;bottom:568px;letter-spacing:-0.16px;}
#t1e_4888{left:428px;bottom:568px;letter-spacing:-0.14px;}
#t1f_4888{left:521px;bottom:568px;letter-spacing:-0.12px;}
#t1g_4888{left:521px;bottom:547px;letter-spacing:-0.12px;}
#t1h_4888{left:81px;bottom:522px;letter-spacing:-0.17px;}
#t1i_4888{left:138px;bottom:522px;letter-spacing:-0.17px;}
#t1j_4888{left:188px;bottom:522px;letter-spacing:-0.16px;}
#t1k_4888{left:428px;bottom:522px;letter-spacing:-0.13px;}
#t1l_4888{left:521px;bottom:522px;letter-spacing:-0.12px;}
#t1m_4888{left:521px;bottom:501px;letter-spacing:-0.12px;}
#t1n_4888{left:81px;bottom:477px;letter-spacing:-0.17px;}
#t1o_4888{left:138px;bottom:477px;letter-spacing:-0.16px;}
#t1p_4888{left:188px;bottom:477px;letter-spacing:-0.16px;}
#t1q_4888{left:428px;bottom:477px;letter-spacing:-0.13px;}
#t1r_4888{left:521px;bottom:477px;letter-spacing:-0.12px;}
#t1s_4888{left:521px;bottom:455px;letter-spacing:-0.12px;}
#t1t_4888{left:81px;bottom:431px;letter-spacing:-0.16px;}
#t1u_4888{left:138px;bottom:431px;letter-spacing:-0.16px;}
#t1v_4888{left:189px;bottom:431px;letter-spacing:-0.15px;}
#t1w_4888{left:428px;bottom:431px;letter-spacing:-0.13px;}
#t1x_4888{left:521px;bottom:431px;letter-spacing:-0.12px;}
#t1y_4888{left:521px;bottom:409px;letter-spacing:-0.12px;}
#t1z_4888{left:81px;bottom:385px;letter-spacing:-0.17px;}
#t20_4888{left:138px;bottom:385px;letter-spacing:-0.17px;}
#t21_4888{left:188px;bottom:385px;letter-spacing:-0.16px;}
#t22_4888{left:428px;bottom:385px;letter-spacing:-0.13px;}
#t23_4888{left:521px;bottom:385px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t24_4888{left:521px;bottom:364px;letter-spacing:-0.12px;}
#t25_4888{left:81px;bottom:339px;letter-spacing:-0.16px;}
#t26_4888{left:138px;bottom:339px;letter-spacing:-0.16px;}
#t27_4888{left:189px;bottom:339px;letter-spacing:-0.15px;}
#t28_4888{left:428px;bottom:339px;letter-spacing:-0.13px;}
#t29_4888{left:521px;bottom:339px;letter-spacing:-0.12px;}
#t2a_4888{left:521px;bottom:318px;letter-spacing:-0.12px;}
#t2b_4888{left:81px;bottom:293px;letter-spacing:-0.17px;}
#t2c_4888{left:138px;bottom:293px;letter-spacing:-0.17px;}
#t2d_4888{left:188px;bottom:293px;letter-spacing:-0.15px;}
#t2e_4888{left:428px;bottom:293px;letter-spacing:-0.13px;}
#t2f_4888{left:521px;bottom:293px;letter-spacing:-0.11px;}
#t2g_4888{left:521px;bottom:272px;letter-spacing:-0.12px;}
#t2h_4888{left:81px;bottom:247px;letter-spacing:-0.17px;}
#t2i_4888{left:138px;bottom:247px;letter-spacing:-0.16px;}
#t2j_4888{left:188px;bottom:247px;letter-spacing:-0.14px;}
#t2k_4888{left:428px;bottom:247px;letter-spacing:-0.14px;}
#t2l_4888{left:521px;bottom:247px;letter-spacing:-0.12px;}
#t2m_4888{left:521px;bottom:226px;letter-spacing:-0.11px;}
#t2n_4888{left:81px;bottom:202px;letter-spacing:-0.17px;}
#t2o_4888{left:138px;bottom:202px;letter-spacing:-0.16px;}
#t2p_4888{left:189px;bottom:202px;letter-spacing:-0.14px;}
#t2q_4888{left:428px;bottom:202px;letter-spacing:-0.13px;}
#t2r_4888{left:521px;bottom:202px;letter-spacing:-0.12px;}
#t2s_4888{left:521px;bottom:180px;letter-spacing:-0.11px;}
#t2t_4888{left:81px;bottom:156px;letter-spacing:-0.14px;}
#t2u_4888{left:138px;bottom:156px;letter-spacing:-0.16px;}
#t2v_4888{left:189px;bottom:156px;letter-spacing:-0.14px;}
#t2w_4888{left:428px;bottom:156px;letter-spacing:-0.13px;}
#t2x_4888{left:521px;bottom:156px;letter-spacing:-0.12px;}
#t2y_4888{left:521px;bottom:134px;letter-spacing:-0.11px;}
#t2z_4888{left:141px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t30_4888{left:227px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t31_4888{left:232px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t32_4888{left:634px;bottom:1068px;letter-spacing:0.11px;}
#t33_4888{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t34_4888{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t35_4888{left:222px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t36_4888{left:241px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t37_4888{left:450px;bottom:1028px;letter-spacing:-0.13px;}
#t38_4888{left:638px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t39_4888{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t3a_4888{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4888{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4888{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4888{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4888{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4888{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4888" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4888Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4888" style="-webkit-user-select: none;"><object width="935" height="1210" data="4888/4888.svg" type="image/svg+xml" id="pdf4888" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4888" class="t s1_4888">2-366 </span><span id="t2_4888" class="t s1_4888">Vol. 4 </span>
<span id="t3_4888" class="t s2_4888">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4888" class="t s3_4888">12:8 </span><span id="t5_4888" class="t s3_4888">Package </span><span id="t6_4888" class="t s3_4888">Energy Status Units </span>
<span id="t7_4888" class="t s3_4888">Energy related information (in Joules) is based on the </span>
<span id="t8_4888" class="t s3_4888">multiplier, 1/2^ESU; where ESU is an unsigned integer </span>
<span id="t9_4888" class="t s3_4888">represented by bits 12:8. Default value is 0EH (or 61 </span>
<span id="ta_4888" class="t s3_4888">micro-joules). </span>
<span id="tb_4888" class="t s3_4888">15:13 </span><span id="tc_4888" class="t s3_4888">Package </span><span id="td_4888" class="t s3_4888">Reserved </span>
<span id="te_4888" class="t s3_4888">19:16 </span><span id="tf_4888" class="t s3_4888">Package </span><span id="tg_4888" class="t s3_4888">Time Units </span>
<span id="th_4888" class="t s3_4888">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="ti_4888" class="t s3_4888">63:20 </span><span id="tj_4888" class="t s3_4888">Reserved </span>
<span id="tk_4888" class="t s3_4888">60DH </span><span id="tl_4888" class="t s3_4888">1549 </span><span id="tm_4888" class="t s3_4888">MSR_PKG_C2_RESIDENCY </span><span id="tn_4888" class="t s3_4888">Package </span><span id="to_4888" class="t s3_4888">Note: C-state values are processor specific C-state code </span>
<span id="tp_4888" class="t s3_4888">names, unrelated to MWAIT extension C-state </span>
<span id="tq_4888" class="t s3_4888">parameters or ACPI C-states. </span>
<span id="tr_4888" class="t s3_4888">63:0 </span><span id="ts_4888" class="t s3_4888">Package C2 Residency Counter (R/O) </span>
<span id="tt_4888" class="t s3_4888">610H </span><span id="tu_4888" class="t s3_4888">1552 </span><span id="tv_4888" class="t s3_4888">MSR_PKG_POWER_LIMIT </span><span id="tw_4888" class="t s3_4888">Package </span><span id="tx_4888" class="t s3_4888">PKG RAPL Power Limit Control (R/W) </span>
<span id="ty_4888" class="t s3_4888">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="tz_4888" class="t s3_4888">611H </span><span id="t10_4888" class="t s3_4888">1553 </span><span id="t11_4888" class="t s3_4888">MSR_PKG_ENERGY_STATUS </span><span id="t12_4888" class="t s3_4888">Package </span><span id="t13_4888" class="t s3_4888">PKG Energy Status (R/O) </span>
<span id="t14_4888" class="t s3_4888">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="t15_4888" class="t s3_4888">613H </span><span id="t16_4888" class="t s3_4888">1555 </span><span id="t17_4888" class="t s3_4888">MSR_PKG_PERF_STATUS </span><span id="t18_4888" class="t s3_4888">Package </span><span id="t19_4888" class="t s3_4888">PKG Perf Status (R/O) </span>
<span id="t1a_4888" class="t s3_4888">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="t1b_4888" class="t s3_4888">614H </span><span id="t1c_4888" class="t s3_4888">1556 </span><span id="t1d_4888" class="t s3_4888">MSR_PKG_POWER_INFO </span><span id="t1e_4888" class="t s3_4888">Package </span><span id="t1f_4888" class="t s3_4888">PKG RAPL Parameters (R/W) </span>
<span id="t1g_4888" class="t s3_4888">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="t1h_4888" class="t s3_4888">618H </span><span id="t1i_4888" class="t s3_4888">1560 </span><span id="t1j_4888" class="t s3_4888">MSR_DRAM_POWER_LIMIT </span><span id="t1k_4888" class="t s3_4888">Package </span><span id="t1l_4888" class="t s3_4888">DRAM RAPL Power Limit Control (R/W) </span>
<span id="t1m_4888" class="t s3_4888">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1n_4888" class="t s3_4888">619H </span><span id="t1o_4888" class="t s3_4888">1561 </span><span id="t1p_4888" class="t s3_4888">MSR_DRAM_ENERGY_STATUS </span><span id="t1q_4888" class="t s3_4888">Package </span><span id="t1r_4888" class="t s3_4888">DRAM Energy Status (R/O) </span>
<span id="t1s_4888" class="t s3_4888">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1t_4888" class="t s3_4888">61BH </span><span id="t1u_4888" class="t s3_4888">1563 </span><span id="t1v_4888" class="t s3_4888">MSR_DRAM_PERF_STATUS </span><span id="t1w_4888" class="t s3_4888">Package </span><span id="t1x_4888" class="t s3_4888">DRAM Performance Throttling Status (R/O) </span>
<span id="t1y_4888" class="t s3_4888">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1z_4888" class="t s3_4888">61CH </span><span id="t20_4888" class="t s3_4888">1564 </span><span id="t21_4888" class="t s3_4888">MSR_DRAM_POWER_INFO </span><span id="t22_4888" class="t s3_4888">Package </span><span id="t23_4888" class="t s3_4888">DRAM RAPL Parameters (R/W) </span>
<span id="t24_4888" class="t s3_4888">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t25_4888" class="t s3_4888">638H </span><span id="t26_4888" class="t s3_4888">1592 </span><span id="t27_4888" class="t s3_4888">MSR_PP0_POWER_LIMIT </span><span id="t28_4888" class="t s3_4888">Package </span><span id="t29_4888" class="t s3_4888">PP0 RAPL Power Limit Control (R/W) </span>
<span id="t2a_4888" class="t s3_4888">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t2b_4888" class="t s3_4888">639H </span><span id="t2c_4888" class="t s3_4888">1593 </span><span id="t2d_4888" class="t s3_4888">MSR_PP0_ENERGY_STATUS </span><span id="t2e_4888" class="t s3_4888">Package </span><span id="t2f_4888" class="t s3_4888">PP0 Energy Status (R/O) </span>
<span id="t2g_4888" class="t s3_4888">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t2h_4888" class="t s3_4888">648H </span><span id="t2i_4888" class="t s3_4888">1608 </span><span id="t2j_4888" class="t s3_4888">MSR_CONFIG_TDP_NOMINAL </span><span id="t2k_4888" class="t s3_4888">Package </span><span id="t2l_4888" class="t s3_4888">Base TDP Ratio (R/O) </span>
<span id="t2m_4888" class="t s3_4888">See Table 2-25. </span>
<span id="t2n_4888" class="t s3_4888">649H </span><span id="t2o_4888" class="t s3_4888">1609 </span><span id="t2p_4888" class="t s3_4888">MSR_CONFIG_TDP_LEVEL1 </span><span id="t2q_4888" class="t s3_4888">Package </span><span id="t2r_4888" class="t s3_4888">ConfigTDP Level 1 ratio and power level (R/O) </span>
<span id="t2s_4888" class="t s3_4888">See Table 2-25. </span>
<span id="t2t_4888" class="t s3_4888">64AH </span><span id="t2u_4888" class="t s3_4888">1610 </span><span id="t2v_4888" class="t s3_4888">MSR_CONFIG_TDP_LEVEL2 </span><span id="t2w_4888" class="t s3_4888">Package </span><span id="t2x_4888" class="t s3_4888">ConfigTDP Level 2 ratio and power level (R/O) </span>
<span id="t2y_4888" class="t s3_4888">See Table 2-25. </span>
<span id="t2z_4888" class="t s4_4888">Table 2-53. </span><span id="t30_4888" class="t s4_4888">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t31_4888" class="t s4_4888">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t32_4888" class="t s4_4888">(Contd.) </span>
<span id="t33_4888" class="t s5_4888">Register </span>
<span id="t34_4888" class="t s5_4888">Address </span><span id="t35_4888" class="t s5_4888">Register Name / Bit Fields </span>
<span id="t36_4888" class="t s5_4888">(Former MSR Name) </span>
<span id="t37_4888" class="t s5_4888">Scope </span><span id="t38_4888" class="t s5_4888">Bit Description </span>
<span id="t39_4888" class="t s5_4888">Hex </span><span id="t3a_4888" class="t s5_4888">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
