11:14:02 INFO  : Registering command handlers for SDK TCF services
11:14:05 INFO  : Launching XSCT server: xsct -n -interactive /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/temp_xsdb_launch_script.tcl
11:14:06 INFO  : XSCT server has started successfully.
11:14:06 INFO  : Successfully done setting XSCT server connection channel  
11:14:06 INFO  : Successfully done setting SDK workspace  
11:14:06 INFO  : Processing command line option -hwspec /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper.hdf.
11:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:15:58 INFO  : FPGA configured successfully with bitstream "/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/design_gpio_interrupt_wrapper.bit"
11:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:54 INFO  : Jtag cable 'Digilent Zybo 210279652999A' is selected.
11:16:54 INFO  : 'jtag frequency' command is executed.
11:16:54 INFO  : Sourcing of '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:16:55 INFO  : FPGA configured successfully with bitstream "/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/design_gpio_interrupt_wrapper.bit"
11:16:56 INFO  : Context for 'APU' is selected.
11:16:56 INFO  : Hardware design information is loaded from '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/system.hdf'.
11:16:56 INFO  : Context for 'APU' is selected.
11:16:56 INFO  : 'stop' command is executed.
11:16:56 INFO  : 'ps7_init' command is executed.
11:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:56 INFO  : The application '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/prova/Debug/prova.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1
fpga -file /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/design_gpio_interrupt_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
loadhw /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
dow /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/prova/Debug/prova.elf
----------------End of Script----------------

11:16:56 INFO  : Memory regions updated for context APU
11:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:56 INFO  : 'con' command is executed.
11:16:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
con
----------------End of Script----------------

11:16:56 INFO  : Launch script is exported to file '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:17:52 INFO  : Disconnected from the channel tcfchan#1.
11:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:53 INFO  : Jtag cable 'Digilent Zybo 210279652999A' is selected.
11:17:53 INFO  : 'jtag frequency' command is executed.
11:17:53 INFO  : Sourcing of '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:17:54 INFO  : FPGA configured successfully with bitstream "/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/design_gpio_interrupt_wrapper.bit"
11:17:54 INFO  : Context for 'APU' is selected.
11:17:56 INFO  : Hardware design information is loaded from '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/system.hdf'.
11:17:56 INFO  : Context for 'APU' is selected.
11:17:56 INFO  : 'stop' command is executed.
11:17:56 INFO  : 'ps7_init' command is executed.
11:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:57 INFO  : The application '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/prova/Debug/prova.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1
fpga -file /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/design_gpio_interrupt_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
loadhw /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
dow /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/prova/Debug/prova.elf
----------------End of Script----------------

11:17:57 INFO  : Memory regions updated for context APU
11:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:57 INFO  : 'con' command is executed.
11:17:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
con
----------------End of Script----------------

11:17:57 INFO  : Launch script is exported to file '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:19:32 INFO  : Sourcing of '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:21:02 INFO  : FPGA configured successfully with bitstream "/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/design_gpio_interrupt_wrapper.bit"
11:21:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:21:08 INFO  : 'fpga -state' command is executed.
11:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:08 INFO  : Jtag cable 'Digilent Zybo 210279652999A' is selected.
11:21:08 INFO  : 'jtag frequency' command is executed.
11:21:08 INFO  : Sourcing of '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:08 INFO  : Context for 'APU' is selected.
11:21:08 INFO  : Hardware design information is loaded from '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/system.hdf'.
11:21:08 INFO  : Context for 'APU' is selected.
11:21:08 INFO  : 'stop' command is executed.
11:21:08 INFO  : 'ps7_init' command is executed.
11:21:08 INFO  : 'ps7_post_config' command is executed.
11:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:08 INFO  : The application '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/prova/Debug/prova.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
loadhw /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
dow /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/prova/Debug/prova.elf
----------------End of Script----------------

11:21:08 INFO  : Memory regions updated for context APU
11:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:09 INFO  : 'con' command is executed.
11:21:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652999A"} -index 0
con
----------------End of Script----------------

11:21:09 INFO  : Launch script is exported to file '/home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_prova.elf_on_local.tcl'
11:23:35 INFO  : Disconnected from the channel tcfchan#2.
11:24:12 INFO  : Launching XSCT server: xsct -n -interactive /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/temp_xsdb_launch_script.tcl
11:24:13 INFO  : XSCT server has started successfully.
11:24:13 INFO  : Successfully done setting XSCT server connection channel  
11:24:13 INFO  : Successfully done setting SDK workspace  
11:24:14 INFO  : Registering command handlers for SDK TCF services
11:26:18 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/daniele/Scrivania/workspace_master/sd_file/BOOT.bin
11:26:18 INFO  : Creating new bif file /home/daniele/Scrivania/workspace_master/sd_file/output.bif
11:26:19 INFO  : Bootgen command execution is done.
17:28:08 INFO  : Launching XSCT server: xsct -n -interactive /home/daniele/Sistemi_Embedded/Esercitazione_6/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/temp_xsdb_launch_script.tcl
17:28:08 ERROR : (XSDB Server)awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

17:28:10 INFO  : XSCT server has started successfully.
17:28:17 INFO  : Successfully done setting XSCT server connection channel  
17:28:17 INFO  : Successfully done setting SDK workspace  
17:28:25 INFO  : Registering command handlers for SDK TCF services
17:28:25 INFO  : Processing command line option -hwspec /home/daniele/Sistemi_Embedded/Esercitazione_6/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/design_gpio_interrupt_wrapper.hdf.
17:36:14 INFO  : Saving repository preferences.
17:36:14 INFO  : Reading in cores from local repositories: 
		 /home/daniele/Sistemi_Embedded/Esercitazione_6/workspace_master/device-tree-xlnx
17:36:14 INFO  : Cleaning BSP projects in the workspace.
10:10:05 INFO  : Registering command handlers for SDK TCF services
10:10:07 INFO  : Launching XSCT server: xsct -n -interactive /home/daniele/Sistemi_Embedded/Esercitazione_6/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/temp_xsdb_launch_script.tcl
10:10:12 INFO  : XSCT server has started successfully.
10:10:12 INFO  : Successfully done setting XSCT server connection channel  
10:10:20 INFO  : Successfully done setting SDK workspace  
10:10:21 INFO  : Restoring local repository preferences: 
		 /home/daniele/Sistemi_Embedded/Esercitazione_6/workspace_master/device-tree-xlnx
11:00:37 INFO  : Saving repository preferences.
11:38:14 ERROR : (XSDB Server)Terminato

11:50:25 INFO  : Launching XSCT server: xsct -n -interactive /home/daniele/Scrivania/workspace_master/zybo_base_system/source/hw/project_gpio_interrupt/project_gpio_interrupt.sdk/temp_xsdb_launch_script.tcl
11:50:26 INFO  : XSCT server has started successfully.
11:50:29 INFO  : Successfully done setting XSCT server connection channel  
11:50:29 INFO  : Successfully done setting SDK workspace  
11:50:31 INFO  : Registering command handlers for SDK TCF services
11:50:31 INFO  : Restoring local repository preferences: 
		 /home/daniele/Sistemi_Embedded/Esercitazione_6/workspace_master/device-tree-xlnx
11:50:31 WARN  : Invalid repository path /home/daniele/Sistemi_Embedded/Esercitazione_6/workspace_master/device-tree-xlnx.
11:56:59 INFO  : Saving repository preferences.
11:56:59 INFO  : Reading in cores from local repositories: 
		 /home/daniele/Scrivania/workspace_master/device-tree-xlnx
11:56:59 INFO  : Cleaning BSP projects in the workspace.
