

================================================================
== Vitis HLS Report for 'read_input'
================================================================
* Date:           Sat Feb 14 12:50:34 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      785|      785|  7.850 us|  7.850 us|  784|  784|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |      783|      783|         1|          1|          1|   784|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|      90|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_fu_98_p2                        |         +|   0|  0|  17|          10|           1|
    |icmp_ln9_fu_104_p2                |      icmp|   0|  0|  17|          10|           9|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          21|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load  |   9|          2|   10|         20|
    |i1_fu_56                  |   9|          2|   10|         20|
    |img_stream_blk_n          |   9|          2|    1|          2|
    |in_stream_TDATA_blk_n     |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   24|         48|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i1_fu_56        |  10|   0|   10|          0|
    |start_once_reg  |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  13|   0|   13|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|          read_input|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|          read_input|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|          read_input|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|          read_input|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|          read_input|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|          read_input|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|          read_input|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|          read_input|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|          read_input|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|          read_input|  return value|
|in_stream_TVALID           |   in|    1|        axis|  in_stream_V_dest_V|       pointer|
|in_stream_TREADY           |  out|    1|        axis|  in_stream_V_dest_V|       pointer|
|in_stream_TDEST            |   in|    1|        axis|  in_stream_V_dest_V|       pointer|
|img_stream_din             |  out|   32|     ap_fifo|          img_stream|       pointer|
|img_stream_num_data_valid  |   in|    3|     ap_fifo|          img_stream|       pointer|
|img_stream_fifo_cap        |   in|    3|     ap_fifo|          img_stream|       pointer|
|img_stream_full_n          |   in|    1|     ap_fifo|          img_stream|       pointer|
|img_stream_write           |  out|    1|     ap_fifo|          img_stream|       pointer|
|in_stream_TDATA            |   in|   32|        axis|  in_stream_V_data_V|       pointer|
|in_stream_TKEEP            |   in|    4|        axis|  in_stream_V_keep_V|       pointer|
|in_stream_TSTRB            |   in|    4|        axis|  in_stream_V_strb_V|       pointer|
|in_stream_TUSER            |   in|    1|        axis|  in_stream_V_user_V|       pointer|
|in_stream_TLAST            |   in|    1|        axis|  in_stream_V_last_V|       pointer|
|in_stream_TID              |   in|    1|        axis|    in_stream_V_id_V|       pointer|
+---------------------------+-----+-----+------------+--------------------+--------------+

