// Seed: 291210500
module module_0;
  wire id_1, id_2, id_3, id_4;
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    input tri0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output wire id_6,
    output supply1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output wor id_11,
    output wor id_12,
    input tri1 id_13,
    input tri1 id_14,
    input supply1 id_15
    , id_49,
    input wire id_16,
    output wire id_17,
    output supply1 id_18,
    input supply0 id_19,
    output supply0 id_20,
    output wor id_21,
    input wor id_22,
    output wire id_23,
    input supply0 id_24,
    input tri0 id_25,
    output wire id_26,
    input tri id_27,
    output wire id_28,
    output tri id_29,
    input tri0 id_30,
    output tri id_31,
    output wor id_32,
    input tri1 id_33,
    output tri0 id_34,
    input tri id_35,
    output wand id_36,
    input tri module_1,
    input tri id_38,
    output tri0 id_39,
    output tri1 id_40,
    input wire id_41,
    input uwire id_42,
    output tri0 id_43,
    output supply1 id_44,
    input wor id_45,
    output wor id_46,
    input tri0 id_47
);
  always @(posedge $display) if (id_38) assign id_31 = 1;
  module_0();
endmodule
