=====
SETUP
0.360
11.877
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s3
4.891
5.408
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s1
5.408
5.511
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s0
5.511
5.614
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s24
6.763
7.134
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s22
7.134
7.237
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s21
7.237
7.340
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_W2R_s58
7.779
8.150
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s73
8.839
9.292
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s70
9.948
10.465
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s68
10.878
11.331
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_WRITE_s4
11.877
=====
SETUP
0.360
11.877
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s3
4.891
5.408
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s1
5.408
5.511
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s0
5.511
5.614
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s24
6.763
7.134
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s22
7.134
7.237
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s21
7.237
7.340
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_W2R_s58
7.779
8.150
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s73
8.839
9.292
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s70
9.948
10.465
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s68
10.878
11.331
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/idle2_s0
11.877
=====
SETUP
1.172
11.064
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s3
4.891
5.408
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s1
5.408
5.511
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s0
5.511
5.614
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s24
6.763
7.134
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s22
7.134
7.237
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s21
7.237
7.340
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_W2R_s58
7.779
8.150
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s72
8.915
9.464
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s70
9.466
9.928
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s68
9.929
10.446
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_READ_s6
11.064
=====
SETUP
1.172
11.064
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s3
4.891
5.408
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s1
5.408
5.511
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_168_G[0]_s0
5.511
5.614
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s24
6.763
7.134
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s22
7.134
7.237
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n949_s21
7.237
7.340
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_W2R_s58
7.779
8.150
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s72
8.915
9.464
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s70
9.466
9.928
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s68
9.929
10.446
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/idle3_s0
11.064
=====
SETUP
1.246
10.990
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s4
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AW_s58
9.004
9.521
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2SRE_s54
10.420
10.990
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_WP2SRE_s14
10.990
=====
SETUP
1.285
10.951
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s3
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ZQ_s56
9.179
9.550
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ZQ_s55
10.402
10.951
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_ZQ_s14
10.951
=====
SETUP
1.318
10.883
12.201
clk_ibuf
0.000
2.088
u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
4.359
4.591
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
6.190
6.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
7.221
7.592
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s35
8.023
8.578
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
8.991
9.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
9.561
9.596
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
9.596
9.631
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
9.631
9.666
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
9.666
9.702
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
9.702
9.737
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_3_G[29]_s0
10.883
=====
SETUP
1.318
10.883
12.201
clk_ibuf
0.000
2.088
u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
4.359
4.591
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
6.190
6.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
7.221
7.592
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s35
8.023
8.578
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
8.991
9.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
9.561
9.596
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
9.596
9.631
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
9.631
9.666
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
9.666
9.702
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
9.702
9.737
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_2_G[29]_s0
10.883
=====
SETUP
1.318
10.883
12.201
clk_ibuf
0.000
2.088
u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
4.359
4.591
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
6.190
6.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
7.221
7.592
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s35
8.023
8.578
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
8.991
9.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
9.561
9.596
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
9.596
9.631
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
9.631
9.666
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
9.666
9.702
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
9.702
9.737
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_0_G[29]_s0
10.883
=====
SETUP
1.332
10.869
12.201
clk_ibuf
0.000
2.088
u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
4.359
4.591
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
6.190
6.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
7.221
7.592
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s35
8.023
8.578
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
8.991
9.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
9.561
9.596
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
9.596
9.631
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
9.631
9.666
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
9.666
9.702
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
9.702
9.737
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_4_G[29]_s0
10.869
=====
SETUP
1.332
10.869
12.201
clk_ibuf
0.000
2.088
u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
4.359
4.591
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
6.190
6.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
7.221
7.592
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s35
8.023
8.578
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
8.991
9.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
9.561
9.596
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
9.596
9.631
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
9.631
9.666
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
9.666
9.702
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
9.702
9.737
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_1_G[29]_s0
10.869
=====
SETUP
1.340
10.861
12.201
clk_ibuf
0.000
2.088
u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
4.359
4.591
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
6.190
6.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
7.221
7.592
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s35
8.023
8.578
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
8.991
9.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
9.561
9.596
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
9.596
9.631
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
9.631
9.666
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
9.666
9.702
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
9.702
9.737
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_5_G[29]_s0
10.861
=====
SETUP
1.462
10.739
12.201
clk_ibuf
0.000
2.088
u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
4.359
4.591
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
6.190
6.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
7.221
7.592
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s35
8.023
8.578
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
8.991
9.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
9.561
9.596
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
9.596
9.631
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
9.631
9.666
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
9.666
9.702
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
9.702
9.737
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_7_G[29]_s0
10.739
=====
SETUP
1.462
10.739
12.201
clk_ibuf
0.000
2.088
u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
4.359
4.591
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
6.190
6.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
7.221
7.592
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s35
8.023
8.578
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
8.991
9.561
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
9.561
9.596
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
9.596
9.631
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
9.631
9.666
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
9.666
9.702
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
9.702
9.737
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_6_G[29]_s0
10.739
=====
SETUP
1.681
10.555
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s4
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2AW_s59
9.004
9.521
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2AW_s56
10.093
10.555
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_RP2AW_s10
10.555
=====
SETUP
1.715
10.521
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s3
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ZQ_s56
9.179
9.550
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT2RD_s55
9.972
10.521
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_ACT2RD_s6
10.521
=====
SETUP
1.723
10.513
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s4
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2AW_s59
9.004
9.521
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2SRE_s54
9.943
10.513
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_RP2SRE_s14
10.513
=====
SETUP
1.755
10.482
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s4
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2AW_s59
9.004
9.521
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2REF_s54
9.933
10.482
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_RP2REF_s14
10.482
=====
SETUP
1.787
10.449
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s3
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ZQ_s56
9.179
9.550
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_R2W_s54
9.987
10.449
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_R2W_s6
10.449
=====
SETUP
1.787
10.449
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s3
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ZQ_s56
9.179
9.550
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_W2R_s54
9.987
10.449
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_W2R_s8
10.449
=====
SETUP
1.881
10.355
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s3
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ZQ_s56
9.179
9.550
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT2WR_s55
9.806
10.355
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_ACT2WR_s10
10.355
=====
SETUP
1.952
10.284
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s4
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AW_s58
9.004
9.553
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2REF_s54
9.735
10.284
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_WP2REF_s14
10.284
=====
SETUP
1.952
10.284
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s4
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AW_s58
9.004
9.553
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AR_s55
9.735
10.284
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_WP2AR_s8
10.284
=====
SETUP
1.952
10.284
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s4
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.206
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s74
8.611
8.982
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AW_s58
9.004
9.553
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AW_s56
9.735
10.284
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_WP2AW_s12
10.284
=====
SETUP
1.970
10.267
12.236
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0
2.271
2.503
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s3
4.631
5.186
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s1
5.186
5.289
u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0
5.289
5.392
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s58
6.350
6.803
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s56
7.753
8.215
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s71
8.390
8.960
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s68
8.961
9.478
u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/idle1_s0
10.267
=====
HOLD
0.074
1.834
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_60_s0
1.511
1.712
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s
1.834
=====
HOLD
0.076
1.836
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_12_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s
1.836
=====
HOLD
0.198
1.958
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_29_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s
1.958
=====
HOLD
0.198
1.958
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_28_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s
1.958
=====
HOLD
0.213
1.974
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_34_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s
1.974
=====
HOLD
0.213
1.974
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_1_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s
1.974
=====
HOLD
0.213
1.974
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_32_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s
1.974
=====
HOLD
0.213
1.974
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_62_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s
1.974
=====
HOLD
0.213
1.974
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_14_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s
1.974
=====
HOLD
0.213
1.974
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_45_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s
1.974
=====
HOLD
0.225
1.986
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_66_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s
1.986
=====
HOLD
0.225
1.986
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_65_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s
1.986
=====
HOLD
0.225
1.986
1.760
u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_47_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s
1.986
=====
HOLD
0.311
1.834
1.523
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_3_s0
1.511
1.712
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
1.834
=====
HOLD
0.311
1.834
1.523
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_2_s0
1.511
1.712
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
1.834
=====
HOLD
0.311
1.834
1.523
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_1_s0
1.511
1.712
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
1.834
=====
HOLD
0.311
1.834
1.523
u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_40_s0
1.511
1.712
u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_10_s
1.834
=====
HOLD
0.313
1.836
1.523
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_4_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s
1.836
=====
HOLD
0.313
1.836
1.523
u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_127_s0
1.511
1.713
u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_31_s
1.836
=====
HOLD
0.314
1.838
1.523
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_13_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_d_0_s14
1.838
=====
HOLD
0.314
1.838
1.523
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_2_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_d_0_s8
1.838
=====
HOLD
0.317
1.839
1.522
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_adj_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i_3_s0
1.839
=====
HOLD
0.318
1.840
1.522
u_ddr3/gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_done_rr_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_1_s0
1.840
=====
HOLD
0.319
1.842
1.522
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_DONE_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_complete_s0
1.842
=====
HOLD
0.319
1.842
1.522
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_DONE_s0
1.511
1.713
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_complete_s0
1.842
