/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [31:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire [18:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [18:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_2z[0] ? celloutsig_0_3z[5] : celloutsig_0_3z[1]);
  assign celloutsig_0_14z = !(celloutsig_0_13z ? celloutsig_0_11z[2] : celloutsig_0_10z[11]);
  assign celloutsig_0_26z = !(celloutsig_0_21z[7] ? celloutsig_0_25z : celloutsig_0_17z);
  assign celloutsig_1_7z = ~(celloutsig_1_6z[14] | celloutsig_1_3z[15]);
  assign celloutsig_0_13z = ~(celloutsig_0_1z[10] | celloutsig_0_3z[8]);
  assign celloutsig_1_0z = in_data[174] | in_data[123];
  assign celloutsig_1_12z = { in_data[135:119], celloutsig_1_0z, celloutsig_1_7z } + { celloutsig_1_3z[19:4], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[18:12] & in_data[57:51];
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z } & in_data[67:36];
  assign celloutsig_0_11z = celloutsig_0_1z[3:1] & { celloutsig_0_3z[7], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[28:9] & { in_data[34:29], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[50:42] / { 1'h1, celloutsig_0_0z[2], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_2z[1:0], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_14z } / { 1'h1, celloutsig_0_0z[4:0] };
  assign celloutsig_0_6z = celloutsig_0_1z[10:8] == celloutsig_0_3z[7:5];
  assign celloutsig_1_8z = { celloutsig_1_6z[12:6], celloutsig_1_0z } === { celloutsig_1_6z[11], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_1z[6:2], celloutsig_1_1z } === { celloutsig_1_3z[19:13], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_1z[6:1] === { in_data[103:99], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_3z[19:14], celloutsig_1_8z, celloutsig_1_9z } === { celloutsig_1_6z[7:1], celloutsig_1_14z };
  assign celloutsig_0_18z = { in_data[25:18], celloutsig_0_15z, celloutsig_0_11z } === { celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_1z[11:7] >= { celloutsig_0_3z[6:3], celloutsig_0_14z };
  assign celloutsig_0_25z = { celloutsig_0_0z[3], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_14z } >= { celloutsig_0_10z[23:19], celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z } >= { celloutsig_1_1z[6:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_3z[14:2], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z } > celloutsig_1_6z[17:0];
  assign celloutsig_0_9z = { celloutsig_0_8z[0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z } > { celloutsig_0_3z[5:1], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_9z = { in_data[160:159], celloutsig_1_0z, celloutsig_1_8z } || celloutsig_1_3z[21:18];
  assign celloutsig_0_17z = in_data[85:81] || { celloutsig_0_3z[4:1], celloutsig_0_15z };
  assign celloutsig_0_23z = in_data[27:6] || { in_data[95:84], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_1_4z = { celloutsig_1_3z[24:10], celloutsig_1_1z } < { in_data[168:154], celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_2z[0] & ~(celloutsig_0_1z[6]);
  assign celloutsig_0_12z = celloutsig_0_6z & ~(celloutsig_0_9z);
  assign celloutsig_1_3z = { in_data[145:123], celloutsig_1_2z, celloutsig_1_0z } * { in_data[150:140], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_12z[11:10], celloutsig_1_2z } !== { celloutsig_1_1z[3:2], celloutsig_1_9z };
  assign celloutsig_0_16z = { celloutsig_0_0z[6:3], celloutsig_0_2z } !== celloutsig_0_3z[7:1];
  assign celloutsig_1_19z = | { celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_5z = { in_data[117:108], celloutsig_1_4z } <<< { in_data[119:112], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[183:172], celloutsig_1_5z } <<< { celloutsig_1_3z[21:0], celloutsig_1_4z };
  assign celloutsig_0_21z = { celloutsig_0_0z[5:0], celloutsig_0_8z, celloutsig_0_7z } ~^ { celloutsig_0_10z[12:1], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:1] ~^ celloutsig_0_0z[5:3];
  assign celloutsig_1_1z = { in_data[157:152], celloutsig_1_0z } ~^ in_data[133:127];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_2z[0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_8z = { celloutsig_0_0z[5:4], celloutsig_0_6z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
