{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738711307036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738711307037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  5 02:21:46 2025 " "Processing started: Wed Feb  5 02:21:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738711307037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1738711307037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Interface -c VGA_Interface " "Command: quartus_sta VGA_Interface -c VGA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738711307037 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1738711307176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1738711307451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1738711307451 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1738711307481 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1738711307481 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "116 " "The Timing Analyzer is analyzing 116 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1738711307923 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_Interface.SDC " "Reading SDC File: 'VGA_Interface.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1738711308117 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_183\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{comb_183\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1738711308146 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738711308146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1738711308147 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|clk_divider\[20\] " "Node: VGA_controller:VGA_CTRL\|clk_divider\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] VGA_controller:VGA_CTRL\|clk_divider\[20\] " "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] is being clocked by VGA_controller:VGA_CTRL\|clk_divider\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711308187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711308187 "|VGA_Interface|VGA_controller:VGA_CTRL|clk_divider[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[31\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[31\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711308187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711308187 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[3\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[3\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711308187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711308187 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[28\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[28\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711308187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711308187 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[31\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[31\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711308187 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711308187 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738711308209 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1738711308214 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1738711308229 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1738711308245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738711308252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.536 " "Worst-case setup slack is -19.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.536            -318.444 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -19.536            -318.444 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.420               0.000 MAX10_CLK2_50  " "   16.420               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738711308254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 MAX10_CLK2_50  " "    0.356               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.500               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738711308263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738711308267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738711308271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.671 " "Worst-case minimum pulse width slack is 9.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.671               0.000 MAX10_CLK2_50  " "    9.671               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.820               0.000 MAX10_CLK1_50  " "    9.820               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.676               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.676               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711308274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738711308274 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738711308325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738711308375 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738711312620 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|clk_divider\[20\] " "Node: VGA_controller:VGA_CTRL\|clk_divider\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] VGA_controller:VGA_CTRL\|clk_divider\[20\] " "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] is being clocked by VGA_controller:VGA_CTRL\|clk_divider\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711312987 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711312987 "|VGA_Interface|VGA_controller:VGA_CTRL|clk_divider[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[31\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[31\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711312987 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711312987 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[3\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[3\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711312987 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711312987 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[28\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[28\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711312987 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711312987 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[31\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[31\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711312987 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711312987 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738711312988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738711313010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.105 " "Worst-case setup slack is -16.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.105            -203.423 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -16.105            -203.423 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.867               0.000 MAX10_CLK2_50  " "   16.867               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738711313012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 MAX10_CLK2_50  " "    0.323               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.420               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738711313020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738711313024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738711313027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.681 " "Worst-case minimum pulse width slack is 9.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681               0.000 MAX10_CLK2_50  " "    9.681               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.830               0.000 MAX10_CLK1_50  " "    9.830               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.698               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738711313029 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738711313075 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|clk_divider\[20\] " "Node: VGA_controller:VGA_CTRL\|clk_divider\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] VGA_controller:VGA_CTRL\|clk_divider\[20\] " "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] is being clocked by VGA_controller:VGA_CTRL\|clk_divider\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711313529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711313529 "|VGA_Interface|VGA_controller:VGA_CTRL|clk_divider[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[31\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[31\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711313529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711313529 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[3\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[3\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711313529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711313529 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[28\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[28\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711313529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711313529 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[31\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[31\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738711313529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738711313529 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738711313531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.119 " "Worst-case setup slack is 4.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.119               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.119               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.242               0.000 MAX10_CLK2_50  " "   18.242               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738711313545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 MAX10_CLK2_50  " "    0.153               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.227               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738711313553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738711313557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738711313561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.261 " "Worst-case minimum pulse width slack is 9.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.261               0.000 MAX10_CLK2_50  " "    9.261               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 MAX10_CLK1_50  " "    9.530               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.712               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.712               0.000 comb_183\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738711313563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738711313563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738711314608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738711314659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5025 " "Peak virtual memory: 5025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738711314810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  5 02:21:54 2025 " "Processing ended: Wed Feb  5 02:21:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738711314810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738711314810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738711314810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1738711314810 ""}
