INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AutoRotate
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:46]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:47]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:49]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:50]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:51]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:52]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:53]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:54]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:55]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKFBIN, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:58]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:59]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:61]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:65]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartD.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalSynchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/anodes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sim_4/new/PartD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartD_tb
