#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 22 16:46:25 2021
# Process ID: 28752
# Current directory: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_16
# Command line: xsim -source {xsim.dir/tb_fsm_test/xsim_script.tcl}
# Log file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_16/xsim.log
# Journal file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_16/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/tb_fsm_test/xsim_script.tcl
run all
close_sim
