irun(64): 15.20-s030: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s030: Started on Apr 08, 2022 at 13:40:19 EDT
irun
	-gui
	-access +rwc
	+nctimescale+1ns/1ns
	-coverage all
	-covoverwrite
	-incdir /home/asicfab/a/socet52/AFTx06/RISCVBusiness/source_code/include/
	/home/asicfab/a/socet52/AFTx06/RISCVBusiness/source_code/packages/rv32i_types_pkg.sv
	l2_cache.sv
	../memory_arbiter.sv
	tb/tb_l2_cache.sv
	../l1/l1_cache.sv
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /package/eda/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm tb_l2_cache.test_number tb_l2_cache.test_case tb_l2_cache.sub_test_case tb_l2_cache.l2.nRST tb_l2_cache.l2.state tb_l2_cache.l2.next_state tb_l2_cache.l2.decoded_addr tb_l2_cache.l2.ridx tb_l2_cache.l2.lru[0] tb_l2_cache.l2.cache tb_l2_cache.l2.hit tb_l2_cache.l1.cache tb_l2_cache.l1.ridx tb_l2_cache.l1.next_state tb_l2_cache.l1.state tb_l2_cache.l1.hit tb_l2_cache.cache_gen_bus_if.addr tb_l2_cache.cache_gen_bus_if.busy tb_l2_cache.cache_gen_bus_if.byte_en tb_l2_cache.cache_gen_bus_if.rdata tb_l2_cache.cache_gen_bus_if.ren tb_l2_cache.cache_gen_bus_if.wdata tb_l2_cache.cache_gen_bus_if.wen tb_l2_cache.proc_gen_bus_if.addr tb_l2_cache.proc_gen_bus_if.busy tb_l2_cache.proc_gen_bus_if.byte_en tb_l2_cache.proc_gen_bus_if.rdata tb_l2_cache.proc_gen_bus_if.ren tb_l2_cache.proc_gen_bus_if.wdata tb_l2_cache.proc_gen_bus_if.wen tb_l2_cache.mem_gen_bus_if.addr tb_l2_cache.mem_gen_bus_if.busy tb_l2_cache.mem_gen_bus_if.byte_en tb_l2_cache.mem_gen_bus_if.rdata tb_l2_cache.mem_gen_bus_if.ren tb_l2_cache.mem_gen_bus_if.wdata tb_l2_cache.mem_gen_bus_if.wen
Created probe 1
ncsim> run
Simulation complete via $finish(1) at time 5990 NS + 0
./tb/tb_l2_cache.sv:534 		$finish;
ncsim> 