$date
	Thu Jul  4 01:53:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 32 ! mem_rd [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ mem_wd [31:0] $end
$var reg 1 % we $end
$scope module ram0 $end
$var wire 32 & addr1 [31:0] $end
$var wire 32 ' addr2 [31:0] $end
$var wire 1 # clk $end
$var wire 32 ( wd2 [31:0] $end
$var wire 1 % we2 $end
$var wire 32 ) rd2 [31:0] $end
$var wire 32 * rd1 [31:0] $end
$var parameter 32 + MEM_SIZE $end
$var parameter 32 , START_ADDR $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000000000000000000000000 ,
b100000000000000 +
$end
#0
$dumpvars
b0 -
bx *
bx )
b0 (
b0 '
bz &
0%
b0 $
0#
b0 "
bx !
$end
#10
b101000000000000000001101111 !
b101000000000000000001101111 )
b10000000000000000000000000000000 "
b10000000000000000000000000000000 '
#20
b10010001101000101011001111000 !
b10010001101000101011001111000 )
1#
b10010001101000101011001111000 $
b10010001101000101011001111000 (
1%
#30
b1 -
0#
#40
b10 -
1#
#50
b11 -
0#
#60
b100 -
1#
#70
b101 -
0#
#80
b110 -
1#
#90
b111 -
0#
#100
b1000 -
1#
#110
b1001 -
0#
#120
0%
b1010 -
0#
#130
