static struct umr_bitfield ixMC_IO_DEBUG_UP_0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_GCNT[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_FLAG[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_ST01[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_ST23[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_ST45[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BKPT[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_20[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_21[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_22[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_23[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_24[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_25[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_26[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_27[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_28[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_29[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_30[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_RXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_TXPHASE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_TXSLF_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_TXBST_PD_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_TXBST_PU_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_RX_EQ_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_31[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_RXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_TXPHASE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_TXSLF_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_TXBST_PD_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_TXBST_PU_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_RX_EQ_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_2[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_MISC[] = {
	 { "FLAG", 0, 7, &umr_bitfield_default },
	 { "NCNT_RD", 8, 11, &umr_bitfield_default },
	 { "NCNT_WR", 12, 15, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_32[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_33[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_34[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_35[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_36[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_37[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_38[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_39[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_40[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_41[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_42[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_43[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_44[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_45[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_46[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_47[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_3[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT0[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_48[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_49[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_50[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_51[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_52[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_53[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_54[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_55[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_56[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_57[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_58[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_59[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_60[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_61[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_62[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_63[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_4[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT1[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_64[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_65[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_66[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_67[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_68[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_69[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_70[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_71[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_72[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_73[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_74[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_75[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_76[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_77[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_78[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_79[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_5[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT2[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_80[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_CNTL[] = {
	 { "ENABLE_L2_CACHE", 0, 0, &umr_bitfield_default },
	 { "ENABLE_L2_FRAGMENT_PROCESSING", 1, 1, &umr_bitfield_default },
	 { "L2_CACHE_PTE_ENDIAN_SWAP_MODE", 2, 3, &umr_bitfield_default },
	 { "L2_CACHE_PDE_ENDIAN_SWAP_MODE", 4, 5, &umr_bitfield_default },
	 { "L2_PDE0_CACHE_TAG_GENERATION_MODE", 8, 8, &umr_bitfield_default },
	 { "ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE", 9, 9, &umr_bitfield_default },
	 { "ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE", 10, 10, &umr_bitfield_default },
	 { "ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY", 11, 11, &umr_bitfield_default },
	 { "L2_PDE0_CACHE_SPLIT_MODE", 12, 14, &umr_bitfield_default },
	 { "EFFECTIVE_L2_QUEUE_SIZE", 15, 17, &umr_bitfield_default },
	 { "PDE_FAULT_CLASSIFICATION", 18, 18, &umr_bitfield_default },
	 { "CONTEXT1_IDENTITY_ACCESS_MODE", 19, 20, &umr_bitfield_default },
	 { "IDENTITY_MODE_FRAGMENT_SIZE", 21, 25, &umr_bitfield_default },
	 { "L2_CACHE_4K_SWAP_TAG_INDEX_LSBS", 26, 27, &umr_bitfield_default },
	 { "L2_CACHE_BIGK_SWAP_TAG_INDEX_LSBS", 28, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_CNTL2[] = {
	 { "INVALIDATE_ALL_L1_TLBS", 0, 0, &umr_bitfield_default },
	 { "INVALIDATE_L2_CACHE", 1, 1, &umr_bitfield_default },
	 { "DISABLE_INVALIDATE_PER_DOMAIN", 21, 21, &umr_bitfield_default },
	 { "DISABLE_BIGK_CACHE_OPTIMIZATION", 22, 22, &umr_bitfield_default },
	 { "L2_CACHE_BIGK_VMID_MODE", 23, 25, &umr_bitfield_default },
	 { "INVALIDATE_CACHE_MODE", 26, 27, &umr_bitfield_default },
	 { "PDE_CACHE_EFFECTIVE_SIZE", 28, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_CNTL3[] = {
	 { "BANK_SELECT", 0, 5, &umr_bitfield_default },
	 { "L2_CACHE_UPDATE_MODE", 6, 7, &umr_bitfield_default },
	 { "L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE", 8, 12, &umr_bitfield_default },
	 { "L2_CACHE_BIGK_FRAGMENT_SIZE", 15, 19, &umr_bitfield_default },
	 { "L2_CACHE_BIGK_ASSOCIATIVITY", 20, 20, &umr_bitfield_default },
	 { "L2_CACHE_4K_EFFECTIVE_SIZE", 21, 23, &umr_bitfield_default },
	 { "L2_CACHE_BIGK_EFFECTIVE_SIZE", 24, 27, &umr_bitfield_default },
	 { "L2_CACHE_4K_FORCE_MISS", 28, 28, &umr_bitfield_default },
	 { "L2_CACHE_BIGK_FORCE_MISS", 29, 29, &umr_bitfield_default },
	 { "PDE_CACHE_FORCE_MISS", 30, 30, &umr_bitfield_default },
	 { "L2_CACHE_4K_ASSOCIATIVITY", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_STATUS[] = {
	 { "L2_BUSY", 0, 0, &umr_bitfield_default },
	 { "CONTEXT_DOMAIN_BUSY", 1, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT0_CNTL[] = {
	 { "ENABLE_CONTEXT", 0, 0, &umr_bitfield_default },
	 { "PAGE_TABLE_DEPTH", 1, 2, &umr_bitfield_default },
	 { "RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT", 3, 3, &umr_bitfield_default },
	 { "RANGE_PROTECTION_FAULT_ENABLE_DEFAULT", 4, 4, &umr_bitfield_default },
	 { "DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT", 6, 6, &umr_bitfield_default },
	 { "DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT", 7, 7, &umr_bitfield_default },
	 { "PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT", 9, 9, &umr_bitfield_default },
	 { "PDE0_PROTECTION_FAULT_ENABLE_DEFAULT", 10, 10, &umr_bitfield_default },
	 { "PDE0_PROTECTION_FAULT_ENABLE_SAVE", 11, 11, &umr_bitfield_default },
	 { "VALID_PROTECTION_FAULT_ENABLE_INTERRUPT", 12, 12, &umr_bitfield_default },
	 { "VALID_PROTECTION_FAULT_ENABLE_DEFAULT", 13, 13, &umr_bitfield_default },
	 { "VALID_PROTECTION_FAULT_ENABLE_SAVE", 14, 14, &umr_bitfield_default },
	 { "READ_PROTECTION_FAULT_ENABLE_INTERRUPT", 15, 15, &umr_bitfield_default },
	 { "READ_PROTECTION_FAULT_ENABLE_DEFAULT", 16, 16, &umr_bitfield_default },
	 { "READ_PROTECTION_FAULT_ENABLE_SAVE", 17, 17, &umr_bitfield_default },
	 { "WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT", 18, 18, &umr_bitfield_default },
	 { "WRITE_PROTECTION_FAULT_ENABLE_DEFAULT", 19, 19, &umr_bitfield_default },
	 { "WRITE_PROTECTION_FAULT_ENABLE_SAVE", 20, 20, &umr_bitfield_default },
	 { "EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT", 21, 21, &umr_bitfield_default },
	 { "EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT", 22, 22, &umr_bitfield_default },
	 { "EXECUTE_PROTECTION_FAULT_ENABLE_SAVE", 23, 23, &umr_bitfield_default },
	 { "PAGE_TABLE_BLOCK_SIZE", 24, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT1_CNTL[] = {
	 { "ENABLE_CONTEXT", 0, 0, &umr_bitfield_default },
	 { "PAGE_TABLE_DEPTH", 1, 2, &umr_bitfield_default },
	 { "RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT", 3, 3, &umr_bitfield_default },
	 { "RANGE_PROTECTION_FAULT_ENABLE_DEFAULT", 4, 4, &umr_bitfield_default },
	 { "DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT", 6, 6, &umr_bitfield_default },
	 { "DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT", 7, 7, &umr_bitfield_default },
	 { "PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT", 9, 9, &umr_bitfield_default },
	 { "PDE0_PROTECTION_FAULT_ENABLE_DEFAULT", 10, 10, &umr_bitfield_default },
	 { "PDE0_PROTECTION_FAULT_ENABLE_SAVE", 11, 11, &umr_bitfield_default },
	 { "VALID_PROTECTION_FAULT_ENABLE_INTERRUPT", 12, 12, &umr_bitfield_default },
	 { "VALID_PROTECTION_FAULT_ENABLE_DEFAULT", 13, 13, &umr_bitfield_default },
	 { "VALID_PROTECTION_FAULT_ENABLE_SAVE", 14, 14, &umr_bitfield_default },
	 { "READ_PROTECTION_FAULT_ENABLE_INTERRUPT", 15, 15, &umr_bitfield_default },
	 { "READ_PROTECTION_FAULT_ENABLE_DEFAULT", 16, 16, &umr_bitfield_default },
	 { "READ_PROTECTION_FAULT_ENABLE_SAVE", 17, 17, &umr_bitfield_default },
	 { "WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT", 18, 18, &umr_bitfield_default },
	 { "WRITE_PROTECTION_FAULT_ENABLE_DEFAULT", 19, 19, &umr_bitfield_default },
	 { "WRITE_PROTECTION_FAULT_ENABLE_SAVE", 20, 20, &umr_bitfield_default },
	 { "EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT", 21, 21, &umr_bitfield_default },
	 { "EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT", 22, 22, &umr_bitfield_default },
	 { "EXECUTE_PROTECTION_FAULT_ENABLE_SAVE", 23, 23, &umr_bitfield_default },
	 { "PAGE_TABLE_BLOCK_SIZE", 24, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_DUMMY_PAGE_FAULT_CNTL[] = {
	 { "DUMMY_PAGE_FAULT_ENABLE", 0, 0, &umr_bitfield_default },
	 { "DUMMY_PAGE_ADDRESS_LOGICAL", 1, 1, &umr_bitfield_default },
	 { "DUMMY_PAGE_COMPARE_MASK", 2, 3, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_DUMMY_PAGE_FAULT_ADDR[] = {
	 { "DUMMY_PAGE_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT0_CNTL2[] = {
	 { "CLEAR_PROTECTION_FAULT_STATUS_ADDR", 0, 0, &umr_bitfield_default },
	 { "ENABLE_CLEAR_PROTECTION_FAULT_STATUS_ADDR_WHEN_INVALIDATE_CONTEXT", 1, 1, &umr_bitfield_default },
	 { "ENABLE_INTERRUPT_PROCESSING_FOR_SUBSEQUENT_FAULTS_PER_CONTEXT", 2, 2, &umr_bitfield_default },
	 { "ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES", 3, 3, &umr_bitfield_default },
	 { "WAIT_FOR_IDLE_WHEN_INVALIDATE", 4, 4, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT1_CNTL2[] = {
	 { "CLEAR_PROTECTION_FAULT_STATUS_ADDR", 0, 0, &umr_bitfield_default },
	 { "ENABLE_CLEAR_PROTECTION_FAULT_STATUS_ADDR_WHEN_INVALIDATE_CONTEXT", 1, 1, &umr_bitfield_default },
	 { "ENABLE_INTERRUPT_PROCESSING_FOR_SUBSEQUENT_FAULTS_PER_CONTEXT", 2, 2, &umr_bitfield_default },
	 { "ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES", 3, 3, &umr_bitfield_default },
	 { "WAIT_FOR_IDLE_WHEN_INVALIDATE", 4, 4, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_81[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_INVALIDATE_REQUEST[] = {
	 { "INVALIDATE_DOMAIN_0", 0, 0, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_1", 1, 1, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_2", 2, 2, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_3", 3, 3, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_4", 4, 4, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_5", 5, 5, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_6", 6, 6, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_7", 7, 7, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_8", 8, 8, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_9", 9, 9, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_10", 10, 10, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_11", 11, 11, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_12", 12, 12, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_13", 13, 13, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_14", 14, 14, &umr_bitfield_default },
	 { "INVALIDATE_DOMAIN_15", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_INVALIDATE_RESPONSE[] = {
	 { "DOMAIN_INVALIDATED_0", 0, 0, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_1", 1, 1, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_2", 2, 2, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_3", 3, 3, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_4", 4, 4, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_5", 5, 5, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_6", 6, 6, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_7", 7, 7, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_8", 8, 8, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_9", 9, 9, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_10", 10, 10, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_11", 11, 11, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_12", 12, 12, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_13", 13, 13, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_14", 14, 14, &umr_bitfield_default },
	 { "DOMAIN_INVALIDATED_15", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_82[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_PRT_APERTURE0_LOW_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_PRT_APERTURE1_LOW_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_PRT_APERTURE2_LOW_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_PRT_APERTURE3_LOW_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_83[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_PRT_APERTURE0_HIGH_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_PRT_APERTURE1_HIGH_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_PRT_APERTURE2_HIGH_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_PRT_APERTURE3_HIGH_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_PRT_CNTL[] = {
	 { "CB_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS", 0, 0, &umr_bitfield_default },
	 { "TC_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS", 1, 1, &umr_bitfield_default },
	 { "L2_CACHE_STORE_INVALID_ENTRIES", 2, 2, &umr_bitfield_default },
	 { "L1_TLB_STORE_INVALID_ENTRIES", 3, 3, &umr_bitfield_default },
	 { "CB_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS", 4, 4, &umr_bitfield_default },
	 { "TC_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS", 5, 5, &umr_bitfield_default },
	 { "MASK_PDE0_FAULT", 6, 6, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXTS_DISABLE[] = {
	 { "DISABLE_CONTEXT_0", 0, 0, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_1", 1, 1, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_2", 2, 2, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_3", 3, 3, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_4", 4, 4, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_5", 5, 5, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_6", 6, 6, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_7", 7, 7, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_8", 8, 8, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_9", 9, 9, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_10", 10, 10, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_11", 11, 11, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_12", 12, 12, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_13", 13, 13, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_14", 14, 14, &umr_bitfield_default },
	 { "DISABLE_CONTEXT_15", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT0_PROTECTION_FAULT_STATUS[] = {
	 { "PROTECTIONS", 0, 7, &umr_bitfield_default },
	 { "MEMORY_CLIENT_ID", 12, 20, &umr_bitfield_default },
	 { "MEMORY_CLIENT_RW", 24, 24, &umr_bitfield_default },
	 { "VMID", 25, 28, &umr_bitfield_default },
	 { "ATOMIC", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT1_PROTECTION_FAULT_STATUS[] = {
	 { "PROTECTIONS", 0, 7, &umr_bitfield_default },
	 { "MEMORY_CLIENT_ID", 12, 20, &umr_bitfield_default },
	 { "MEMORY_CLIENT_RW", 24, 24, &umr_bitfield_default },
	 { "VMID", 25, 28, &umr_bitfield_default },
	 { "ATOMIC", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT[] = {
	 { "NAME", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT[] = {
	 { "NAME", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT0_PROTECTION_FAULT_ADDR[] = {
	 { "LOGICAL_PAGE_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT1_PROTECTION_FAULT_ADDR[] = {
	 { "LOGICAL_PAGE_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_84[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR[] = {
	 { "PHYSICAL_PAGE_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR[] = {
	 { "PHYSICAL_PAGE_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_FAULT_CLIENT_ID[] = {
	 { "MEMORY_CLIENT", 0, 8, &umr_bitfield_default },
	 { "MEMORY_CLIENT_MASK", 9, 17, &umr_bitfield_default },
	 { "MEMORY_CLIENT_ID_MSB", 18, 18, &umr_bitfield_default },
	 { "MEMORY_CLIENT_ID_MASK_MSB", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_85[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT0_PAGE_TABLE_START_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT1_PAGE_TABLE_START_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT0_PAGE_TABLE_END_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_86[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_CONTEXT1_PAGE_TABLE_END_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_DEBUG[] = {
	 { "FLAGS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_87[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_CG[] = {
	 { "OFFDLY", 6, 11, &umr_bitfield_default },
	 { "ENABLE", 18, 18, &umr_bitfield_default },
	 { "MEM_LS_ENABLE", 19, 19, &umr_bitfield_default },
	 { "OVERRIDE", 20, 20, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_BANK_SELECT_MASKA[] = {
	 { "BANK_SELECT_MASK", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_BANK_SELECT_MASKB[] = {
	 { "BANK_SELECT_MASK", 0, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET[] = {
	 { "PHYSICAL_PAGE_OFFSET", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_CNTL4[] = {
	 { "L2_CACHE_4K_PARTITION_COUNT", 0, 5, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT0_PDE_REQUEST_PHYSICAL", 6, 6, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT0_PDE_REQUEST_SHARED", 7, 7, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT0_PDE_REQUEST_SNOOP", 8, 8, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT0_PTE_REQUEST_PHYSICAL", 9, 9, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT0_PTE_REQUEST_SHARED", 10, 10, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT0_PTE_REQUEST_SNOOP", 11, 11, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT1_PDE_REQUEST_PHYSICAL", 12, 12, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT1_PDE_REQUEST_SHARED", 13, 13, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT1_PDE_REQUEST_SNOOP", 14, 14, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT1_PTE_REQUEST_PHYSICAL", 15, 15, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT1_PTE_REQUEST_SHARED", 16, 16, &umr_bitfield_default },
	 { "VMC_TAP_CONTEXT1_PTE_REQUEST_SNOOP", 17, 17, &umr_bitfield_default },
	 { "L2_CACHE_4K_LRU_ADDR_MATCHING", 18, 18, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_BANK_SELECT_RESERVED_CID[] = {
	 { "RESERVED_READ_CLIENT_ID", 0, 8, &umr_bitfield_default },
	 { "RESERVED_WRITE_CLIENT_ID", 10, 18, &umr_bitfield_default },
	 { "ENABLE", 20, 20, &umr_bitfield_default },
	 { "RESERVED_CACHE_INVALIDATION_MODE", 24, 24, &umr_bitfield_default },
	 { "RESERVED_CACHE_PRIVATE_INVALIDATION", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmVM_L2_BANK_SELECT_RESERVED_CID2[] = {
	 { "RESERVED_READ_CLIENT_ID", 0, 8, &umr_bitfield_default },
	 { "RESERVED_WRITE_CLIENT_ID", 10, 18, &umr_bitfield_default },
	 { "ENABLE", 20, 20, &umr_bitfield_default },
	 { "RESERVED_CACHE_INVALIDATION_MODE", 24, 24, &umr_bitfield_default },
	 { "RESERVED_CACHE_PRIVATE_INVALIDATION", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_88[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_89[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_90[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_91[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_92[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_93[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_94[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUFMGR_SW_CONTROL[] = {
	 { "MCIF_WB_BUFMGR_ENABLE", 0, 0, &umr_bitfield_default },
	 { "MCIF_WB_BUF_DUALSIZE_REQ", 1, 1, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_SW_INT_EN", 4, 4, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_SW_INT_ACK", 5, 5, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_SW_SLICE_INT_EN", 6, 6, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_SW_LOCK", 8, 11, &umr_bitfield_default },
	 { "MCIF_WB_P_VMID", 16, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUFMGR_CUR_LINE_R[] = {
	 { "MCIF_WB_BUFMGR_CUR_LINE_R", 0, 12, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUFMGR_STATUS[] = {
	 { "MCIF_WB_BUFMGR_VCE_INT_STATUS", 0, 0, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_SW_INT_STATUS", 1, 1, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_CUR_BUF", 4, 6, &umr_bitfield_default },
	 { "MCIF_WB_BUF_DUALSIZE_STATUS", 7, 7, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_BUFTAG", 8, 11, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_CUR_LINE_L", 12, 24, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_NEXT_BUF", 28, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_PITCH[] = {
	 { "MCIF_WB_BUF_LUMA_PITCH", 8, 15, &umr_bitfield_default },
	 { "MCIF_WB_BUF_CHROMA_PITCH", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_1_STATUS[] = {
	 { "MCIF_WB_BUF_1_ACTIVE", 0, 0, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_SW_LOCKED", 1, 1, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_VCE_LOCKED", 2, 2, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_OVERFLOW", 3, 3, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_DISABLE", 4, 4, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_MODE", 5, 7, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_BUFTAG", 8, 11, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_NXT_BUF", 12, 14, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_FIELD", 15, 15, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_CUR_LINE_L", 16, 28, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_LONG_LINE_ERROR", 29, 29, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_SHORT_LINE_ERROR", 30, 30, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_FRAME_LENGTH_ERROR", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_1_STATUS2[] = {
	 { "MCIF_WB_BUF_1_CUR_LINE_R", 0, 12, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_NEW_CONTENT", 13, 13, &umr_bitfield_default },
	 { "MCIF_WB_BUF_1_COLOR_DEPTH", 14, 14, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_2_STATUS[] = {
	 { "MCIF_WB_BUF_2_ACTIVE", 0, 0, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_SW_LOCKED", 1, 1, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_VCE_LOCKED", 2, 2, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_OVERFLOW", 3, 3, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_DISABLE", 4, 4, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_MODE", 5, 7, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_BUFTAG", 8, 11, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_NXT_BUF", 12, 14, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_FIELD", 15, 15, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_CUR_LINE_L", 16, 28, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_LONG_LINE_ERROR", 29, 29, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_SHORT_LINE_ERROR", 30, 30, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_FRAME_LENGTH_ERROR", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_2_STATUS2[] = {
	 { "MCIF_WB_BUF_2_CUR_LINE_R", 0, 12, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_NEW_CONTENT", 13, 13, &umr_bitfield_default },
	 { "MCIF_WB_BUF_2_COLOR_DEPTH", 14, 14, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_3_STATUS[] = {
	 { "MCIF_WB_BUF_3_ACTIVE", 0, 0, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_SW_LOCKED", 1, 1, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_VCE_LOCKED", 2, 2, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_OVERFLOW", 3, 3, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_DISABLE", 4, 4, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_MODE", 5, 7, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_BUFTAG", 8, 11, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_NXT_BUF", 12, 14, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_FIELD", 15, 15, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_CUR_LINE_L", 16, 28, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_LONG_LINE_ERROR", 29, 29, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_SHORT_LINE_ERROR", 30, 30, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_FRAME_LENGTH_ERROR", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_3_STATUS2[] = {
	 { "MCIF_WB_BUF_3_CUR_LINE_R", 0, 12, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_NEW_CONTENT", 13, 13, &umr_bitfield_default },
	 { "MCIF_WB_BUF_3_COLOR_DEPTH", 14, 14, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_4_STATUS[] = {
	 { "MCIF_WB_BUF_4_ACTIVE", 0, 0, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_SW_LOCKED", 1, 1, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_VCE_LOCKED", 2, 2, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_OVERFLOW", 3, 3, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_DISABLE", 4, 4, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_MODE", 5, 7, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_BUFTAG", 8, 11, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_NXT_BUF", 12, 14, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_FIELD", 15, 15, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_CUR_LINE_L", 16, 28, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_LONG_LINE_ERROR", 29, 29, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_SHORT_LINE_ERROR", 30, 30, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_FRAME_LENGTH_ERROR", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_4_STATUS2[] = {
	 { "MCIF_WB_BUF_4_CUR_LINE_R", 0, 12, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_NEW_CONTENT", 13, 13, &umr_bitfield_default },
	 { "MCIF_WB_BUF_4_COLOR_DEPTH", 14, 14, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_ARBITRATION_CONTROL[] = {
	 { "MCIF_WB_CLIENT_ARBITRATION_SLICE", 0, 1, &umr_bitfield_default },
	 { "MCIF_WB_TIME_PER_PIXEL", 26, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_URGENCY_WATERMARK[] = {
	 { "MCIF_WB_CLIENT0_URGENCY_WATERMARK", 0, 15, &umr_bitfield_default },
	 { "MCIF_WB_CLIENT1_URGENCY_WATERMARK", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_TEST_DEBUG_INDEX[] = {
	 { "MCIF_WB_TEST_DEBUG_INDEX", 0, 7, &umr_bitfield_default },
	 { "MCIF_WB_TEST_DEBUG_WRITE_EN", 8, 8, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_TEST_DEBUG_DATA[] = {
	 { "MCIF_WB_TEST_DEBUG_DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_1_ADDR_Y[] = {
	 { "MCIF_WB_BUF_1_ADDR_Y", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_1_ADDR_Y_OFFSET[] = {
	 { "MCIF_WB_BUF_1_ADDR_Y_OFFSET", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_1_ADDR_C[] = {
	 { "MCIF_WB_BUF_1_ADDR_C", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_1_ADDR_C_OFFSET[] = {
	 { "MCIF_WB_BUF_1_ADDR_C_OFFSET", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_2_ADDR_Y[] = {
	 { "MCIF_WB_BUF_2_ADDR_Y", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_2_ADDR_Y_OFFSET[] = {
	 { "MCIF_WB_BUF_2_ADDR_Y_OFFSET", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_2_ADDR_C[] = {
	 { "MCIF_WB_BUF_2_ADDR_C", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_2_ADDR_C_OFFSET[] = {
	 { "MCIF_WB_BUF_2_ADDR_C_OFFSET", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_3_ADDR_Y[] = {
	 { "MCIF_WB_BUF_3_ADDR_Y", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_3_ADDR_Y_OFFSET[] = {
	 { "MCIF_WB_BUF_3_ADDR_Y_OFFSET", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_3_ADDR_C[] = {
	 { "MCIF_WB_BUF_3_ADDR_C", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_3_ADDR_C_OFFSET[] = {
	 { "MCIF_WB_BUF_3_ADDR_C_OFFSET", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_4_ADDR_Y[] = {
	 { "MCIF_WB_BUF_4_ADDR_Y", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_4_ADDR_Y_OFFSET[] = {
	 { "MCIF_WB_BUF_4_ADDR_Y_OFFSET", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_4_ADDR_C[] = {
	 { "MCIF_WB_BUF_4_ADDR_C", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUF_4_ADDR_C_OFFSET[] = {
	 { "MCIF_WB_BUF_4_ADDR_C_OFFSET", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_BUFMGR_VCE_CONTROL[] = {
	 { "MCIF_WB_BUFMGR_VCE_LOCK_IGNORE", 0, 0, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_VCE_INT_EN", 4, 4, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_VCE_INT_ACK", 5, 5, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_VCE_SLICE_INT_EN", 6, 6, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_VCE_LOCK", 8, 11, &umr_bitfield_default },
	 { "MCIF_WB_BUFMGR_SLICE_SIZE", 16, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMCIF_WB_HVVMID_CONTROL[] = {
	 { "MCIF_WB_DEFAULT_VMID", 8, 11, &umr_bitfield_default },
	 { "MCIF_WB_ALLOWED_VMID_MASK", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_95[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_6[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT3[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_96[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_97[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_98[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_99[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_100[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_101[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_102[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_103[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_104[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_105[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_106[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_107[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_108[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_109[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_110[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_111[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_7[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT4[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_112[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_113[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_114[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_115[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_116[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_117[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_118[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_119[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_120[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_121[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_122[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_PERFCOUNTER_LO[] = {
	 { "COUNTER_LO", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_PERFCOUNTER_LO[] = {
	 { "COUNTER_LO", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_PERFCOUNTER_LO[] = {
	 { "COUNTER_LO", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCBVM_PERFCOUNTER_LO[] = {
	 { "COUNTER_LO", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCDVM_PERFCOUNTER_LO[] = {
	 { "COUNTER_LO", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_L2_PERFCOUNTER_LO[] = {
	 { "COUNTER_LO", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_PERFCOUNTER_LO[] = {
	 { "COUNTER_LO", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_PERFCOUNTER_LO[] = {
	 { "COUNTER_LO", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_PERFCOUNTER_HI[] = {
	 { "COUNTER_HI", 0, 15, &umr_bitfield_default },
	 { "COMPARE_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_PERFCOUNTER_HI[] = {
	 { "COUNTER_HI", 0, 15, &umr_bitfield_default },
	 { "COMPARE_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCBVM_PERFCOUNTER_HI[] = {
	 { "COUNTER_HI", 0, 15, &umr_bitfield_default },
	 { "COMPARE_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCDVM_PERFCOUNTER_HI[] = {
	 { "COUNTER_HI", 0, 15, &umr_bitfield_default },
	 { "COMPARE_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_PERFCOUNTER_HI[] = {
	 { "COUNTER_HI", 0, 15, &umr_bitfield_default },
	 { "COMPARE_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_L2_PERFCOUNTER_HI[] = {
	 { "COUNTER_HI", 0, 15, &umr_bitfield_default },
	 { "COMPARE_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_PERFCOUNTER_HI[] = {
	 { "COUNTER_HI", 0, 15, &umr_bitfield_default },
	 { "COMPARE_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_PERFCOUNTER_HI[] = {
	 { "COUNTER_HI", 0, 15, &umr_bitfield_default },
	 { "COMPARE_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_123[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_PERFCOUNTER0_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_PERFCOUNTER1_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_PERFCOUNTER2_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_PERFCOUNTER3_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_PERFCOUNTER0_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_PERFCOUNTER1_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_PERFCOUNTER2_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_PERFCOUNTER3_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_PERFCOUNTER0_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_PERFCOUNTER1_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_PERFCOUNTER2_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_PERFCOUNTER3_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_PERFCOUNTER0_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_PERFCOUNTER1_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_PERFCOUNTER2_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_PERFCOUNTER3_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_124[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCBVM_PERFCOUNTER0_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCBVM_PERFCOUNTER1_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCBVM_PERFCOUNTER2_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCBVM_PERFCOUNTER3_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCDVM_PERFCOUNTER0_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCDVM_PERFCOUNTER1_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCDVM_PERFCOUNTER2_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCDVM_PERFCOUNTER3_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_PERFCOUNTER0_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_PERFCOUNTER1_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_PERFCOUNTER2_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_PERFCOUNTER3_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_L2_PERFCOUNTER0_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_L2_PERFCOUNTER1_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_PERFCOUNTER_RSLT_CNTL[] = {
	 { "PERF_COUNTER_SELECT", 0, 3, &umr_bitfield_default },
	 { "START_TRIGGER", 8, 15, &umr_bitfield_default },
	 { "STOP_TRIGGER", 16, 23, &umr_bitfield_default },
	 { "ENABLE_ANY", 24, 24, &umr_bitfield_default },
	 { "CLEAR_ALL", 25, 25, &umr_bitfield_default },
	 { "STOP_ALL_ON_SATURATE", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_PERFCOUNTER_RSLT_CNTL[] = {
	 { "PERF_COUNTER_SELECT", 0, 3, &umr_bitfield_default },
	 { "START_TRIGGER", 8, 15, &umr_bitfield_default },
	 { "STOP_TRIGGER", 16, 23, &umr_bitfield_default },
	 { "ENABLE_ANY", 24, 24, &umr_bitfield_default },
	 { "CLEAR_ALL", 25, 25, &umr_bitfield_default },
	 { "STOP_ALL_ON_SATURATE", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_125[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_PERFCOUNTER_RSLT_CNTL[] = {
	 { "PERF_COUNTER_SELECT", 0, 3, &umr_bitfield_default },
	 { "START_TRIGGER", 8, 15, &umr_bitfield_default },
	 { "STOP_TRIGGER", 16, 23, &umr_bitfield_default },
	 { "ENABLE_ANY", 24, 24, &umr_bitfield_default },
	 { "CLEAR_ALL", 25, 25, &umr_bitfield_default },
	 { "STOP_ALL_ON_SATURATE", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCBVM_PERFCOUNTER_RSLT_CNTL[] = {
	 { "PERF_COUNTER_SELECT", 0, 3, &umr_bitfield_default },
	 { "START_TRIGGER", 8, 15, &umr_bitfield_default },
	 { "STOP_TRIGGER", 16, 23, &umr_bitfield_default },
	 { "ENABLE_ANY", 24, 24, &umr_bitfield_default },
	 { "CLEAR_ALL", 25, 25, &umr_bitfield_default },
	 { "STOP_ALL_ON_SATURATE", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MCDVM_PERFCOUNTER_RSLT_CNTL[] = {
	 { "PERF_COUNTER_SELECT", 0, 3, &umr_bitfield_default },
	 { "START_TRIGGER", 8, 15, &umr_bitfield_default },
	 { "STOP_TRIGGER", 16, 23, &umr_bitfield_default },
	 { "ENABLE_ANY", 24, 24, &umr_bitfield_default },
	 { "CLEAR_ALL", 25, 25, &umr_bitfield_default },
	 { "STOP_ALL_ON_SATURATE", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL[] = {
	 { "PERF_COUNTER_SELECT", 0, 3, &umr_bitfield_default },
	 { "START_TRIGGER", 8, 15, &umr_bitfield_default },
	 { "STOP_TRIGGER", 16, 23, &umr_bitfield_default },
	 { "ENABLE_ANY", 24, 24, &umr_bitfield_default },
	 { "CLEAR_ALL", 25, 25, &umr_bitfield_default },
	 { "STOP_ALL_ON_SATURATE", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_PERFCOUNTER_RSLT_CNTL[] = {
	 { "PERF_COUNTER_SELECT", 0, 3, &umr_bitfield_default },
	 { "START_TRIGGER", 8, 15, &umr_bitfield_default },
	 { "STOP_TRIGGER", 16, 23, &umr_bitfield_default },
	 { "ENABLE_ANY", 24, 24, &umr_bitfield_default },
	 { "CLEAR_ALL", 25, 25, &umr_bitfield_default },
	 { "STOP_ALL_ON_SATURATE", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_PERFCOUNTER_RSLT_CNTL[] = {
	 { "PERF_COUNTER_SELECT", 0, 3, &umr_bitfield_default },
	 { "START_TRIGGER", 8, 15, &umr_bitfield_default },
	 { "STOP_TRIGGER", 16, 23, &umr_bitfield_default },
	 { "ENABLE_ANY", 24, 24, &umr_bitfield_default },
	 { "CLEAR_ALL", 25, 25, &umr_bitfield_default },
	 { "STOP_ALL_ON_SATURATE", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmCHUB_ATC_PERFCOUNTER_LO[] = {
	 { "COUNTER_LO", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmCHUB_ATC_PERFCOUNTER_HI[] = {
	 { "COUNTER_HI", 0, 15, &umr_bitfield_default },
	 { "COMPARE_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmCHUB_ATC_PERFCOUNTER0_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmCHUB_ATC_PERFCOUNTER1_CFG[] = {
	 { "PERF_SEL", 0, 7, &umr_bitfield_default },
	 { "PERF_SEL_END", 8, 15, &umr_bitfield_default },
	 { "PERF_MODE", 24, 27, &umr_bitfield_default },
	 { "ENABLE", 28, 28, &umr_bitfield_default },
	 { "CLEAR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmCHUB_ATC_PERFCOUNTER_RSLT_CNTL[] = {
	 { "PERF_COUNTER_SELECT", 0, 3, &umr_bitfield_default },
	 { "START_TRIGGER", 8, 15, &umr_bitfield_default },
	 { "STOP_TRIGGER", 16, 23, &umr_bitfield_default },
	 { "ENABLE_ANY", 24, 24, &umr_bitfield_default },
	 { "CLEAR_ALL", 25, 25, &umr_bitfield_default },
	 { "STOP_ALL_ON_SATURATE", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_126[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_127[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_8[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT5[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_128[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CONFIG[] = {
	 { "MCDW_WR_ENABLE", 0, 0, &umr_bitfield_default },
	 { "MCDX_WR_ENABLE", 1, 1, &umr_bitfield_default },
	 { "MCDY_WR_ENABLE", 2, 2, &umr_bitfield_default },
	 { "MCDZ_WR_ENABLE", 3, 3, &umr_bitfield_default },
	 { "MCDS_WR_ENABLE", 4, 4, &umr_bitfield_default },
	 { "MCDT_WR_ENABLE", 5, 5, &umr_bitfield_default },
	 { "MCDU_WR_ENABLE", 6, 6, &umr_bitfield_default },
	 { "MCDV_WR_ENABLE", 7, 7, &umr_bitfield_default },
	 { "MC_RD_ENABLE", 8, 10, &umr_bitfield_default },
	 { "MCC_INDEX_MODE_ENABLE", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SHARED_CHMAP[] = {
	 { "CHAN0", 0, 3, &umr_bitfield_default },
	 { "CHAN1", 4, 7, &umr_bitfield_default },
	 { "CHAN2", 8, 11, &umr_bitfield_default },
	 { "NOOFCHAN", 12, 15, &umr_bitfield_default },
	 { "CHAN3", 16, 19, &umr_bitfield_default },
	 { "CHAN4", 20, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SHARED_CHREMAP[] = {
	 { "CHAN0", 0, 3, &umr_bitfield_default },
	 { "CHAN1", 4, 7, &umr_bitfield_default },
	 { "CHAN2", 8, 11, &umr_bitfield_default },
	 { "CHAN3", 12, 15, &umr_bitfield_default },
	 { "CHAN4", 16, 19, &umr_bitfield_default },
	 { "CHAN5", 20, 23, &umr_bitfield_default },
	 { "CHAN6", 24, 27, &umr_bitfield_default },
	 { "CHAN7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RD_GRP_GFX[] = {
	 { "CP", 0, 3, &umr_bitfield_default },
	 { "SH", 4, 7, &umr_bitfield_default },
	 { "TLS", 8, 11, &umr_bitfield_default },
	 { "ACPG", 12, 15, &umr_bitfield_default },
	 { "ACPO", 16, 19, &umr_bitfield_default },
	 { "XDMAM", 20, 23, &umr_bitfield_default },
	 { "ISP", 24, 27, &umr_bitfield_default },
	 { "VP8", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_WR_GRP_GFX[] = {
	 { "VIN0", 0, 3, &umr_bitfield_default },
	 { "SH", 4, 7, &umr_bitfield_default },
	 { "ACPG", 8, 11, &umr_bitfield_default },
	 { "ACPO", 12, 15, &umr_bitfield_default },
	 { "ISP", 16, 19, &umr_bitfield_default },
	 { "VP8", 20, 23, &umr_bitfield_default },
	 { "XDMA", 24, 27, &umr_bitfield_default },
	 { "XDMAM", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RD_GRP_SYS[] = {
	 { "RLC", 0, 3, &umr_bitfield_default },
	 { "VMC", 4, 7, &umr_bitfield_default },
	 { "SDMA1", 8, 11, &umr_bitfield_default },
	 { "DMIF", 12, 15, &umr_bitfield_default },
	 { "MCIF", 16, 19, &umr_bitfield_default },
	 { "SMU", 20, 23, &umr_bitfield_default },
	 { "VCE0", 24, 27, &umr_bitfield_default },
	 { "VCE1", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_WR_GRP_SYS[] = {
	 { "IH", 0, 3, &umr_bitfield_default },
	 { "MCIF", 4, 7, &umr_bitfield_default },
	 { "RLC", 8, 11, &umr_bitfield_default },
	 { "SAMMSP", 12, 15, &umr_bitfield_default },
	 { "SMU", 16, 19, &umr_bitfield_default },
	 { "SDMA1", 20, 23, &umr_bitfield_default },
	 { "VCE0", 24, 27, &umr_bitfield_default },
	 { "VCE1", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RD_GRP_OTH[] = {
	 { "UVD_EXT0", 0, 3, &umr_bitfield_default },
	 { "SDMA0", 4, 7, &umr_bitfield_default },
	 { "HDP", 8, 11, &umr_bitfield_default },
	 { "SEM", 12, 15, &umr_bitfield_default },
	 { "UMC", 16, 19, &umr_bitfield_default },
	 { "UVD", 20, 23, &umr_bitfield_default },
	 { "UVD_EXT1", 24, 27, &umr_bitfield_default },
	 { "SAMMSP", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_WR_GRP_OTH[] = {
	 { "UVD_EXT0", 0, 3, &umr_bitfield_default },
	 { "SDMA0", 4, 7, &umr_bitfield_default },
	 { "HDP", 8, 11, &umr_bitfield_default },
	 { "SEM", 12, 15, &umr_bitfield_default },
	 { "UMC", 16, 19, &umr_bitfield_default },
	 { "UVD", 20, 23, &umr_bitfield_default },
	 { "XDP", 24, 27, &umr_bitfield_default },
	 { "UVD_EXT1", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_LOCATION[] = {
	 { "FB_BASE", 0, 15, &umr_bitfield_default },
	 { "FB_TOP", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_AGP_TOP[] = {
	 { "AGP_TOP", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_AGP_BOT[] = {
	 { "AGP_BOT", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_AGP_BASE[] = {
	 { "AGP_BASE", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_SYSTEM_APERTURE_LOW_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR[] = {
	 { "LOGICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR[] = {
	 { "PHYSICAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_129[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_DC_WRITE_CNTL[] = {
	 { "DC_WRITE_HIT_REGION_0_MODE", 0, 1, &umr_bitfield_default },
	 { "DC_WRITE_HIT_REGION_1_MODE", 2, 3, &umr_bitfield_default },
	 { "DC_WRITE_HIT_REGION_2_MODE", 4, 5, &umr_bitfield_default },
	 { "DC_WRITE_HIT_REGION_3_MODE", 6, 7, &umr_bitfield_default },
	 { "DC_MEMORY_WRITE_LOCAL", 8, 8, &umr_bitfield_default },
	 { "DC_MEMORY_WRITE_SYSTEM", 9, 9, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR[] = {
	 { "PHYSICAL_ADDRESS", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR[] = {
	 { "PHYSICAL_ADDRESS", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR[] = {
	 { "PHYSICAL_ADDRESS", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR[] = {
	 { "PHYSICAL_ADDRESS", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR[] = {
	 { "PHYSICAL_ADDRESS", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR[] = {
	 { "PHYSICAL_ADDRESS", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR[] = {
	 { "PHYSICAL_ADDRESS", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR[] = {
	 { "PHYSICAL_ADDRESS", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MX_L1_TLB_CNTL[] = {
	 { "ENABLE_L1_TLB", 0, 0, &umr_bitfield_default },
	 { "ENABLE_L1_FRAGMENT_PROCESSING", 1, 1, &umr_bitfield_default },
	 { "SYSTEM_ACCESS_MODE", 3, 4, &umr_bitfield_default },
	 { "SYSTEM_APERTURE_UNMAPPED_ACCESS", 5, 5, &umr_bitfield_default },
	 { "ENABLE_ADVANCED_DRIVER_MODEL", 6, 6, &umr_bitfield_default },
	 { "ECO_BITS", 7, 10, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_OFFSET[] = {
	 { "FB_OFFSET", 0, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_STEERING[] = {
	 { "DEFAULT_STEERING", 0, 1, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SHARED_CHREMAP2[] = {
	 { "CHAN8", 0, 3, &umr_bitfield_default },
	 { "CHAN9", 4, 7, &umr_bitfield_default },
	 { "CHAN10", 8, 11, &umr_bitfield_default },
	 { "CHAN11", 12, 15, &umr_bitfield_default },
	 { "CHAN12", 16, 19, &umr_bitfield_default },
	 { "CHAN13", 20, 23, &umr_bitfield_default },
	 { "CHAN14", 24, 27, &umr_bitfield_default },
	 { "CHAN15", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SHARED_VF_ENABLE[] = {
	 { "VF_ENABLE", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SHARED_VIRT_RESET_REQ[] = {
	 { "VF", 0, 15, &umr_bitfield_default },
	 { "PF", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SHARED_ACTIVE_FCN_ID[] = {
	 { "VFID", 0, 3, &umr_bitfield_default },
	 { "VF", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_130[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CONFIG_MCD[] = {
	 { "MCD0_WR_ENABLE", 0, 0, &umr_bitfield_default },
	 { "MCD1_WR_ENABLE", 1, 1, &umr_bitfield_default },
	 { "MCD2_WR_ENABLE", 2, 2, &umr_bitfield_default },
	 { "MCD3_WR_ENABLE", 3, 3, &umr_bitfield_default },
	 { "MCD4_WR_ENABLE", 4, 4, &umr_bitfield_default },
	 { "MCD5_WR_ENABLE", 5, 5, &umr_bitfield_default },
	 { "MCD6_WR_ENABLE", 6, 6, &umr_bitfield_default },
	 { "MCD7_WR_ENABLE", 7, 7, &umr_bitfield_default },
	 { "MC_RD_ENABLE", 8, 10, &umr_bitfield_default },
	 { "MC_RD_ENABLE_SUB", 11, 11, &umr_bitfield_default },
	 { "ARB0_WR_ENABLE", 12, 12, &umr_bitfield_default },
	 { "ARB1_WR_ENABLE", 13, 13, &umr_bitfield_default },
	 { "MCD_INDEX_MODE_ENABLE", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CG_CONFIG_MCD[] = {
	 { "MCD0_WR_ENABLE", 0, 0, &umr_bitfield_default },
	 { "MCD1_WR_ENABLE", 1, 1, &umr_bitfield_default },
	 { "MCD2_WR_ENABLE", 2, 2, &umr_bitfield_default },
	 { "MCD3_WR_ENABLE", 3, 3, &umr_bitfield_default },
	 { "MCD4_WR_ENABLE", 4, 4, &umr_bitfield_default },
	 { "MCD5_WR_ENABLE", 5, 5, &umr_bitfield_default },
	 { "MCD6_WR_ENABLE", 6, 6, &umr_bitfield_default },
	 { "MCD7_WR_ENABLE", 7, 7, &umr_bitfield_default },
	 { "MC_RD_ENABLE", 8, 10, &umr_bitfield_default },
	 { "MC_RD_ENABLE_SUB", 11, 11, &umr_bitfield_default },
	 { "INDEX", 13, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_MEM_POWER_LS[] = {
	 { "LS_SETUP", 0, 5, &umr_bitfield_default },
	 { "LS_HOLD", 6, 11, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SHARED_BLACKOUT_CNTL[] = {
	 { "BLACKOUT_MODE", 0, 2, &umr_bitfield_default },
	 { "BLACKOUT_SEQ_FREE", 3, 3, &umr_bitfield_default },
	 { "BLACKOUT_MCD_NUM", 4, 11, &umr_bitfield_default },
	 { "FREE_TIE_HIGH", 12, 12, &umr_bitfield_default },
	 { "SRBM_DUMMY_READ_RETURN", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_MISC_POWER[] = {
	 { "SRBM_GATE_OVERRIDE", 2, 2, &umr_bitfield_default },
	 { "PM_BLACKOUT_CNTL", 3, 4, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_MISC_HUB_CG[] = {
	 { "ONDLY", 0, 5, &umr_bitfield_default },
	 { "OFFDLY", 6, 11, &umr_bitfield_default },
	 { "RDYDLY", 12, 17, &umr_bitfield_default },
	 { "ENABLE", 18, 18, &umr_bitfield_default },
	 { "MEM_LS_ENABLE", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_MISC_VM_CG[] = {
	 { "ONDLY", 0, 5, &umr_bitfield_default },
	 { "OFFDLY", 6, 11, &umr_bitfield_default },
	 { "RDYDLY", 12, 17, &umr_bitfield_default },
	 { "ENABLE", 18, 18, &umr_bitfield_default },
	 { "MEM_LS_ENABLE", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_131[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_MISC_SIP_CG[] = {
	 { "ONDLY", 0, 5, &umr_bitfield_default },
	 { "OFFDLY", 6, 11, &umr_bitfield_default },
	 { "RDYDLY", 12, 17, &umr_bitfield_default },
	 { "ENABLE", 18, 18, &umr_bitfield_default },
	 { "MEM_LS_ENABLE", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_MISC_STATUS[] = {
	 { "OUTSTANDING_READ", 0, 0, &umr_bitfield_default },
	 { "OUTSTANDING_WRITE", 1, 1, &umr_bitfield_default },
	 { "OUTSTANDING_ATOMIC", 2, 2, &umr_bitfield_default },
	 { "OUTSTANDING_HUB_RDREQ", 3, 3, &umr_bitfield_default },
	 { "OUTSTANDING_HUB_RDRET", 4, 4, &umr_bitfield_default },
	 { "OUTSTANDING_HUB_WRREQ", 5, 5, &umr_bitfield_default },
	 { "OUTSTANDING_HUB_WRRET", 6, 6, &umr_bitfield_default },
	 { "OUTSTANDING_HUB_ATOMIC_REQ", 7, 7, &umr_bitfield_default },
	 { "OUTSTANDING_HUB_ATOMIC_RET", 8, 8, &umr_bitfield_default },
	 { "OUTSTANDING_RPB_READ", 9, 9, &umr_bitfield_default },
	 { "OUTSTANDING_RPB_WRITE", 10, 10, &umr_bitfield_default },
	 { "OUTSTANDING_RPB_ATOMIC", 11, 11, &umr_bitfield_default },
	 { "OUTSTANDING_MCD_READ", 12, 12, &umr_bitfield_default },
	 { "OUTSTANDING_MCD_WRITE", 13, 13, &umr_bitfield_default },
	 { "OUTSTANDING_MCD_ATOMIC", 14, 14, &umr_bitfield_default },
	 { "RPB_BUSY", 15, 15, &umr_bitfield_default },
	 { "WRITE_DEADLOCK_WARNING", 16, 16, &umr_bitfield_default },
	 { "READ_DEADLOCK_WARNING", 17, 17, &umr_bitfield_default },
	 { "ATOMIC_DEADLOCK_WARNING", 18, 18, &umr_bitfield_default },
	 { "GFX_BUSY", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_MISC_OVERRIDE[] = {
	 { "IDLE", 0, 1, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_MISC_FRAMING[] = {
	 { "BITS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CNTL[] = {
	 { "JUMPAHEAD_GBL0", 1, 1, &umr_bitfield_default },
	 { "JUMPAHEAD_GBL1", 2, 2, &umr_bitfield_default },
	 { "JUMPAHEAD_INTERNAL", 3, 3, &umr_bitfield_default },
	 { "OVERRIDE_STALL_ENABLE", 4, 4, &umr_bitfield_default },
	 { "DEBUG_REG", 5, 12, &umr_bitfield_default },
	 { "DISABLE_SELF_INIT_GBL0", 13, 13, &umr_bitfield_default },
	 { "DISABLE_SELF_INIT_GBL1", 14, 14, &umr_bitfield_default },
	 { "DISABLE_SELF_INIT_INTERNAL", 15, 15, &umr_bitfield_default },
	 { "FAIR_CH_SW", 16, 16, &umr_bitfield_default },
	 { "LCLWRREQ_BYPASS", 17, 17, &umr_bitfield_default },
	 { "DISP_WAIT_EOP", 18, 18, &umr_bitfield_default },
	 { "MCD_WAIT_EOP", 19, 19, &umr_bitfield_default },
	 { "SIP_WAIT_EOP", 20, 20, &umr_bitfield_default },
	 { "UVD_VCE_WRITE_PRI_EN", 21, 21, &umr_bitfield_default },
	 { "WRITE_PRI_EN", 22, 22, &umr_bitfield_default },
	 { "IH_PHYSADDR_ENABLE", 23, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_ERR[] = {
	 { "MGPU1_TARG_SYS", 0, 0, &umr_bitfield_default },
	 { "MGPU2_TARG_SYS", 1, 1, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_BP[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "RDRET", 1, 17, &umr_bitfield_default },
	 { "WRREQ", 18, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_STATUS[] = {
	 { "SIP_AVAIL", 0, 0, &umr_bitfield_default },
	 { "MCDW_RD_AVAIL", 1, 1, &umr_bitfield_default },
	 { "MCDX_RD_AVAIL", 2, 2, &umr_bitfield_default },
	 { "MCDY_RD_AVAIL", 3, 3, &umr_bitfield_default },
	 { "MCDZ_RD_AVAIL", 4, 4, &umr_bitfield_default },
	 { "MCDS_RD_AVAIL", 5, 5, &umr_bitfield_default },
	 { "MCDT_RD_AVAIL", 6, 6, &umr_bitfield_default },
	 { "MCDU_RD_AVAIL", 7, 7, &umr_bitfield_default },
	 { "MCDV_RD_AVAIL", 8, 8, &umr_bitfield_default },
	 { "MCDW_WR_AVAIL", 9, 9, &umr_bitfield_default },
	 { "MCDX_WR_AVAIL", 10, 10, &umr_bitfield_default },
	 { "MCDY_WR_AVAIL", 11, 11, &umr_bitfield_default },
	 { "MCDZ_WR_AVAIL", 12, 12, &umr_bitfield_default },
	 { "MCDS_WR_AVAIL", 13, 13, &umr_bitfield_default },
	 { "MCDT_WR_AVAIL", 14, 14, &umr_bitfield_default },
	 { "MCDU_WR_AVAIL", 15, 15, &umr_bitfield_default },
	 { "MCDV_WR_AVAIL", 16, 16, &umr_bitfield_default },
	 { "GBL0_VM_FULL", 17, 17, &umr_bitfield_default },
	 { "GBL0_STOR_FULL", 18, 18, &umr_bitfield_default },
	 { "GBL0_BYPASS_STOR_FULL", 19, 19, &umr_bitfield_default },
	 { "GBL1_VM_FULL", 20, 20, &umr_bitfield_default },
	 { "GBL1_STOR_FULL", 21, 21, &umr_bitfield_default },
	 { "GBL1_BYPASS_STOR_FULL", 22, 22, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_STATUS[] = {
	 { "SIP_AVAIL", 0, 0, &umr_bitfield_default },
	 { "MCDW_RD_AVAIL", 1, 1, &umr_bitfield_default },
	 { "MCDX_RD_AVAIL", 2, 2, &umr_bitfield_default },
	 { "MCDY_RD_AVAIL", 3, 3, &umr_bitfield_default },
	 { "MCDZ_RD_AVAIL", 4, 4, &umr_bitfield_default },
	 { "MCDS_RD_AVAIL", 5, 5, &umr_bitfield_default },
	 { "MCDT_RD_AVAIL", 6, 6, &umr_bitfield_default },
	 { "MCDU_RD_AVAIL", 7, 7, &umr_bitfield_default },
	 { "MCDV_RD_AVAIL", 8, 8, &umr_bitfield_default },
	 { "GBL0_VM_FULL", 9, 9, &umr_bitfield_default },
	 { "GBL0_STOR_FULL", 10, 10, &umr_bitfield_default },
	 { "GBL0_BYPASS_STOR_FULL", 11, 11, &umr_bitfield_default },
	 { "GBL1_VM_FULL", 12, 12, &umr_bitfield_default },
	 { "GBL1_STOR_FULL", 13, 13, &umr_bitfield_default },
	 { "GBL1_BYPASS_STOR_FULL", 14, 14, &umr_bitfield_default },
	 { "PWRXPRESS_ERR", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WRRET_STATUS[] = {
	 { "MCDW_AVAIL", 0, 0, &umr_bitfield_default },
	 { "MCDX_AVAIL", 1, 1, &umr_bitfield_default },
	 { "MCDY_AVAIL", 2, 2, &umr_bitfield_default },
	 { "MCDZ_AVAIL", 3, 3, &umr_bitfield_default },
	 { "MCDS_AVAIL", 4, 4, &umr_bitfield_default },
	 { "MCDT_AVAIL", 5, 5, &umr_bitfield_default },
	 { "MCDU_AVAIL", 6, 6, &umr_bitfield_default },
	 { "MCDV_AVAIL", 7, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_CNTL[] = {
	 { "REMOTE_BLACKOUT", 0, 0, &umr_bitfield_default },
	 { "JUMPAHEAD_GBL0", 2, 2, &umr_bitfield_default },
	 { "JUMPAHEAD_GBL1", 3, 3, &umr_bitfield_default },
	 { "OVERRIDE_STALL_ENABLE", 4, 4, &umr_bitfield_default },
	 { "MCDW_STALL_MODE", 5, 5, &umr_bitfield_default },
	 { "MCDX_STALL_MODE", 6, 6, &umr_bitfield_default },
	 { "MCDY_STALL_MODE", 7, 7, &umr_bitfield_default },
	 { "MCDZ_STALL_MODE", 8, 8, &umr_bitfield_default },
	 { "MCDS_STALL_MODE", 9, 9, &umr_bitfield_default },
	 { "MCDT_STALL_MODE", 10, 10, &umr_bitfield_default },
	 { "MCDU_STALL_MODE", 11, 11, &umr_bitfield_default },
	 { "MCDV_STALL_MODE", 12, 12, &umr_bitfield_default },
	 { "BREAK_HDP_DEADLOCK", 13, 13, &umr_bitfield_default },
	 { "DEBUG_REG", 14, 20, &umr_bitfield_default },
	 { "DISABLE_SELF_INIT_GBL0", 21, 21, &umr_bitfield_default },
	 { "DISABLE_SELF_INIT_GBL1", 22, 22, &umr_bitfield_default },
	 { "PWRXPRESS_MODE", 23, 23, &umr_bitfield_default },
	 { "ACPG_HP_TO_MCD_OVERRIDE", 24, 24, &umr_bitfield_default },
	 { "GBL0_PRI_ENABLE", 25, 25, &umr_bitfield_default },
	 { "UVD_TRANSCODE_ENABLE", 26, 26, &umr_bitfield_default },
	 { "DMIF_URG_THRESHOLD", 27, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WRRET_CNTL[] = {
	 { "JUMPAHEAD", 0, 0, &umr_bitfield_default },
	 { "BP", 1, 20, &umr_bitfield_default },
	 { "BP_ENABLE", 21, 21, &umr_bitfield_default },
	 { "DEBUG_REG", 22, 29, &umr_bitfield_default },
	 { "DISABLE_SELF_INIT", 30, 30, &umr_bitfield_default },
	 { "FAIR_CH_SW", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_WTM_CNTL[] = {
	 { "GROUP0_DECREMENT", 0, 2, &umr_bitfield_default },
	 { "GROUP1_DECREMENT", 3, 5, &umr_bitfield_default },
	 { "GROUP2_DECREMENT", 6, 8, &umr_bitfield_default },
	 { "GROUP3_DECREMENT", 9, 11, &umr_bitfield_default },
	 { "GROUP4_DECREMENT", 12, 14, &umr_bitfield_default },
	 { "GROUP5_DECREMENT", 15, 17, &umr_bitfield_default },
	 { "GROUP6_DECREMENT", 18, 20, &umr_bitfield_default },
	 { "GROUP7_DECREMENT", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_WTM_CNTL[] = {
	 { "GROUP0_DECREMENT", 0, 2, &umr_bitfield_default },
	 { "GROUP1_DECREMENT", 3, 5, &umr_bitfield_default },
	 { "GROUP2_DECREMENT", 6, 8, &umr_bitfield_default },
	 { "GROUP3_DECREMENT", 9, 11, &umr_bitfield_default },
	 { "GROUP4_DECREMENT", 12, 14, &umr_bitfield_default },
	 { "GROUP5_DECREMENT", 15, 17, &umr_bitfield_default },
	 { "GROUP6_DECREMENT", 18, 20, &umr_bitfield_default },
	 { "GROUP7_DECREMENT", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS[] = {
	 { "VM0", 0, 7, &umr_bitfield_default },
	 { "VM1", 8, 15, &umr_bitfield_default },
	 { "STOR0", 16, 23, &umr_bitfield_default },
	 { "STOR1", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_132[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS2[] = {
	 { "STOR0_PRI", 0, 7, &umr_bitfield_default },
	 { "STOR1_PRI", 8, 15, &umr_bitfield_default },
	 { "VM2", 16, 23, &umr_bitfield_default },
	 { "VM3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_GBL0[] = {
	 { "MAXBURST", 0, 3, &umr_bitfield_default },
	 { "LAZY_TIMER", 4, 7, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 8, 15, &umr_bitfield_default },
	 { "STALL_MODE", 16, 16, &umr_bitfield_default },
	 { "STALL_THRESHOLD_PRI", 17, 24, &umr_bitfield_default },
	 { "STALL_THRESHOLD_URG", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_GBL1[] = {
	 { "MAXBURST", 0, 3, &umr_bitfield_default },
	 { "LAZY_TIMER", 4, 7, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 8, 15, &umr_bitfield_default },
	 { "STALL_MODE", 16, 16, &umr_bitfield_default },
	 { "STALL_THRESHOLD_PRI", 17, 24, &umr_bitfield_default },
	 { "STALL_THRESHOLD_URG", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS3[] = {
	 { "STOR0_URG", 0, 7, &umr_bitfield_default },
	 { "STOR1_URG", 8, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_CREDITS[] = {
	 { "VM0", 0, 7, &umr_bitfield_default },
	 { "VM1", 8, 15, &umr_bitfield_default },
	 { "STOR0", 16, 23, &umr_bitfield_default },
	 { "STOR1", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_CREDITS2[] = {
	 { "STOR0_PRI", 0, 7, &umr_bitfield_default },
	 { "STOR1_PRI", 8, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_SHARED_DAGB_DLY[] = {
	 { "DLY", 0, 5, &umr_bitfield_default },
	 { "CLI", 16, 21, &umr_bitfield_default },
	 { "POS", 24, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_MISC_IDLE_STATUS[] = {
	 { "OUTSTANDING_GFX_READ", 0, 0, &umr_bitfield_default },
	 { "OUTSTANDING_GFX_WRITE", 1, 1, &umr_bitfield_default },
	 { "OUTSTANDING_RLC_READ", 2, 2, &umr_bitfield_default },
	 { "OUTSTANDING_RLC_WRITE", 3, 3, &umr_bitfield_default },
	 { "OUTSTANDING_SDMA0_READ", 4, 4, &umr_bitfield_default },
	 { "OUTSTANDING_SDMA0_WRITE", 5, 5, &umr_bitfield_default },
	 { "OUTSTANDING_SDMA1_READ", 6, 6, &umr_bitfield_default },
	 { "OUTSTANDING_SDMA1_WRITE", 7, 7, &umr_bitfield_default },
	 { "OUTSTANDING_DISP_READ", 8, 8, &umr_bitfield_default },
	 { "OUTSTANDING_DISP_WRITE", 9, 9, &umr_bitfield_default },
	 { "OUTSTANDING_UVD_READ", 10, 10, &umr_bitfield_default },
	 { "OUTSTANDING_UVD_WRITE", 11, 11, &umr_bitfield_default },
	 { "OUTSTANDING_SMU_READ", 12, 12, &umr_bitfield_default },
	 { "OUTSTANDING_SMU_WRITE", 13, 13, &umr_bitfield_default },
	 { "OUTSTANDING_HDP_READ", 14, 14, &umr_bitfield_default },
	 { "OUTSTANDING_HDP_WRITE", 15, 15, &umr_bitfield_default },
	 { "OUTSTANDING_OTH_READ", 16, 16, &umr_bitfield_default },
	 { "OUTSTANDING_OTH_WRITE", 17, 17, &umr_bitfield_default },
	 { "OUTSTANDING_VMC_READ", 18, 18, &umr_bitfield_default },
	 { "OUTSTANDING_VMC_WRITE", 19, 19, &umr_bitfield_default },
	 { "OUTSTANDING_VCE_READ", 20, 20, &umr_bitfield_default },
	 { "OUTSTANDING_VCE_WRITE", 21, 21, &umr_bitfield_default },
	 { "OUTSTANDING_ACP_READ", 22, 22, &umr_bitfield_default },
	 { "OUTSTANDING_ACP_WRITE", 23, 23, &umr_bitfield_default },
	 { "OUTSTANDING_SAMMSP_READ", 24, 24, &umr_bitfield_default },
	 { "OUTSTANDING_SAMMSP_WRITE", 25, 25, &umr_bitfield_default },
	 { "OUTSTANDING_XDMA_READ", 26, 26, &umr_bitfield_default },
	 { "OUTSTANDING_XDMA_WRITE", 27, 27, &umr_bitfield_default },
	 { "OUTSTANDING_ISP_READ", 28, 28, &umr_bitfield_default },
	 { "OUTSTANDING_ISP_WRITE", 29, 29, &umr_bitfield_default },
	 { "OUTSTANDING_VP8_READ", 30, 30, &umr_bitfield_default },
	 { "OUTSTANDING_VP8_WRITE", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_DMIF_LIMIT[] = {
	 { "ENABLE", 0, 1, &umr_bitfield_default },
	 { "LIMIT_COUNT", 2, 6, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_ACPG_LIMIT[] = {
	 { "ENABLE", 0, 1, &umr_bitfield_default },
	 { "LIMIT_COUNT", 2, 6, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_BYPASS_GBL0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "CID1", 1, 8, &umr_bitfield_default },
	 { "CID2", 9, 16, &umr_bitfield_default },
	 { "HDP_PRIORITY_TIME", 17, 23, &umr_bitfield_default },
	 { "OTH_PRIORITY_TIME", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_BYPASS_GBL1[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "CID1", 1, 8, &umr_bitfield_default },
	 { "CID2", 9, 16, &umr_bitfield_default },
	 { "HDP_PRIORITY_TIME", 17, 23, &umr_bitfield_default },
	 { "OTH_PRIORITY_TIME", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_BYPASS_GBL0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "CID1", 1, 8, &umr_bitfield_default },
	 { "CID2", 9, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_SH2[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_SH3[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_MISC_ATOMIC_IDLE_STATUS[] = {
	 { "OUTSTANDING_GFX_ATOMIC", 0, 0, &umr_bitfield_default },
	 { "OUTSTANDING_RLC_ATOMIC", 1, 1, &umr_bitfield_default },
	 { "OUTSTANDING_SDMA0_ATOMIC", 2, 2, &umr_bitfield_default },
	 { "OUTSTANDING_SDMA1_ATOMIC", 3, 3, &umr_bitfield_default },
	 { "OUTSTANDING_DISP_ATOMIC", 4, 4, &umr_bitfield_default },
	 { "OUTSTANDING_UVD_ATOMIC", 5, 5, &umr_bitfield_default },
	 { "OUTSTANDING_SMU_ATOMIC", 6, 6, &umr_bitfield_default },
	 { "OUTSTANDING_HDP_ATOMIC", 7, 7, &umr_bitfield_default },
	 { "OUTSTANDING_OTH_ATOMIC", 8, 8, &umr_bitfield_default },
	 { "OUTSTANDING_VMC_ATOMIC", 9, 9, &umr_bitfield_default },
	 { "OUTSTANDING_VCE_ATOMIC", 10, 10, &umr_bitfield_default },
	 { "OUTSTANDING_ACP_ATOMIC", 11, 11, &umr_bitfield_default },
	 { "OUTSTANDING_SAMMSP_ATOMIC", 12, 12, &umr_bitfield_default },
	 { "OUTSTANDING_XDMA_ATOMIC", 13, 13, &umr_bitfield_default },
	 { "OUTSTANDING_ISP_ATOMIC", 14, 14, &umr_bitfield_default },
	 { "OUTSTANDING_VP8_ATOMIC", 15, 15, &umr_bitfield_default },
	 { "OUTSTANDING_VIN0_READ", 16, 16, &umr_bitfield_default },
	 { "OUTSTANDING_VIN0_WRITE", 17, 17, &umr_bitfield_default },
	 { "OUTSTANDING_VIN0_ATOMIC", 18, 18, &umr_bitfield_default },
	 { "OUTSTANDING_TLS_READ", 19, 19, &umr_bitfield_default },
	 { "OUTSTANDING_TLS_WRITE", 20, 20, &umr_bitfield_default },
	 { "OUTSTANDING_TLS_ATOMIC", 21, 21, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_133[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_VIN0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_MCDW[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "BUS", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "LAZY_TIMER", 7, 10, &umr_bitfield_default },
	 { "ASK_CREDITS", 11, 17, &umr_bitfield_default },
	 { "DISPLAY_CREDITS", 18, 24, &umr_bitfield_default },
	 { "MED_CREDITS", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_MCDX[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "BUS", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "LAZY_TIMER", 7, 10, &umr_bitfield_default },
	 { "ASK_CREDITS", 11, 17, &umr_bitfield_default },
	 { "DISPLAY_CREDITS", 18, 24, &umr_bitfield_default },
	 { "MED_CREDITS", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_MCDY[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "BUS", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "LAZY_TIMER", 7, 10, &umr_bitfield_default },
	 { "ASK_CREDITS", 11, 17, &umr_bitfield_default },
	 { "DISPLAY_CREDITS", 18, 24, &umr_bitfield_default },
	 { "MED_CREDITS", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_MCDZ[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "BUS", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "LAZY_TIMER", 7, 10, &umr_bitfield_default },
	 { "ASK_CREDITS", 11, 17, &umr_bitfield_default },
	 { "DISPLAY_CREDITS", 18, 24, &umr_bitfield_default },
	 { "MED_CREDITS", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_SIP[] = {
	 { "ASK_CREDITS", 0, 6, &umr_bitfield_default },
	 { "MED_CREDIT_SEL", 7, 7, &umr_bitfield_default },
	 { "DISPLAY_CREDITS", 8, 14, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_GBL0[] = {
	 { "STALL_THRESHOLD", 0, 7, &umr_bitfield_default },
	 { "STALL_THRESHOLD_PRI", 8, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_GBL1[] = {
	 { "STALL_THRESHOLD", 0, 7, &umr_bitfield_default },
	 { "STALL_THRESHOLD_PRI", 8, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_SMU[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_SDMA0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_HDP[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_SDMA1[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_RLC[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_SEM[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_VCE0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "VM_BYPASS", 16, 16, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_UMC[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "VM_BYPASS", 16, 16, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_134[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_UVD[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "VM_BYPASS", 16, 16, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_TLS[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_DMIF[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_MCIF[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_VMC[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_VCEU0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_MCDW[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "STALL_MODE", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "ASK_CREDITS", 7, 12, &umr_bitfield_default },
	 { "LAZY_TIMER", 13, 16, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 17, 23, &umr_bitfield_default },
	 { "ASK_CREDITS_W", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_MCDX[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "STALL_MODE", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "ASK_CREDITS", 7, 12, &umr_bitfield_default },
	 { "LAZY_TIMER", 13, 16, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 17, 23, &umr_bitfield_default },
	 { "ASK_CREDITS_W", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_MCDY[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "STALL_MODE", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "ASK_CREDITS", 7, 12, &umr_bitfield_default },
	 { "LAZY_TIMER", 13, 16, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 17, 23, &umr_bitfield_default },
	 { "ASK_CREDITS_W", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_MCDZ[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "STALL_MODE", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "ASK_CREDITS", 7, 12, &umr_bitfield_default },
	 { "LAZY_TIMER", 13, 16, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 17, 23, &umr_bitfield_default },
	 { "ASK_CREDITS_W", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_SIP[] = {
	 { "STALL_MODE", 0, 1, &umr_bitfield_default },
	 { "ASK_CREDITS", 2, 8, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_SDMA1[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_SH0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_MCIF[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_VCE0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "VM_BYPASS", 16, 16, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 18, 18, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_XDP[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_135[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_IH[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_RLC[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_SEM[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_SMU[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_SH1[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_UMC[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_UVD[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "VM_BYPASS", 16, 16, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 18, 18, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_HDP[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_SDMA0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WRRET_MCDW[] = {
	 { "STALL_MODE", 0, 0, &umr_bitfield_default },
	 { "CREDIT_COUNT", 1, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WRRET_MCDX[] = {
	 { "STALL_MODE", 0, 0, &umr_bitfield_default },
	 { "CREDIT_COUNT", 1, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WRRET_MCDY[] = {
	 { "STALL_MODE", 0, 0, &umr_bitfield_default },
	 { "CREDIT_COUNT", 1, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WRRET_MCDZ[] = {
	 { "STALL_MODE", 0, 0, &umr_bitfield_default },
	 { "CREDIT_COUNT", 1, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_VCEU0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_XDMAM[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_XDMA[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_136[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_XDMAM[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_ACPG[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 17, 17, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 19, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_ACPO[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 17, 17, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 19, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_SAMMSP[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_VP8[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_VP8U[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_ACPG[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 19, 19, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 20, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_ACPO[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 19, 19, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 20, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_SAMMSP[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_VP8[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_VP8U[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_137[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLB0_DEBUG[] = {
	 { "INVALIDATE_L1_TLB", 0, 0, &umr_bitfield_default },
	 { "SEND_FREE_AT_RTN", 8, 8, &umr_bitfield_default },
	 { "EFFECTIVE_L1_TLB_SIZE", 9, 11, &umr_bitfield_default },
	 { "EFFECTIVE_L1_QUEUE_SIZE", 12, 14, &umr_bitfield_default },
	 { "L1_TLB_DEBUG", 15, 18, &umr_bitfield_default },
	 { "L1_TLB_FORCE_MISS", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLB1_DEBUG[] = {
	 { "INVALIDATE_L1_TLB", 0, 0, &umr_bitfield_default },
	 { "SEND_FREE_AT_RTN", 8, 8, &umr_bitfield_default },
	 { "EFFECTIVE_L1_TLB_SIZE", 9, 11, &umr_bitfield_default },
	 { "EFFECTIVE_L1_QUEUE_SIZE", 12, 14, &umr_bitfield_default },
	 { "L1_TLB_DEBUG", 15, 18, &umr_bitfield_default },
	 { "L1_TLB_FORCE_MISS", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLB2_DEBUG[] = {
	 { "INVALIDATE_L1_TLB", 0, 0, &umr_bitfield_default },
	 { "SEND_FREE_AT_RTN", 8, 8, &umr_bitfield_default },
	 { "EFFECTIVE_L1_TLB_SIZE", 9, 11, &umr_bitfield_default },
	 { "EFFECTIVE_L1_QUEUE_SIZE", 12, 14, &umr_bitfield_default },
	 { "L1_TLB_DEBUG", 15, 18, &umr_bitfield_default },
	 { "L1_TLB_FORCE_MISS", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLB0_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLB1_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLB2_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_138[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L2ARBITER_L2_CREDITS[] = {
	 { "L2_IF_CREDITS", 0, 5, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLB3_DEBUG[] = {
	 { "INVALIDATE_L1_TLB", 0, 0, &umr_bitfield_default },
	 { "SEND_FREE_AT_RTN", 8, 8, &umr_bitfield_default },
	 { "EFFECTIVE_L1_TLB_SIZE", 9, 11, &umr_bitfield_default },
	 { "EFFECTIVE_L1_QUEUE_SIZE", 12, 14, &umr_bitfield_default },
	 { "L1_TLB_DEBUG", 15, 18, &umr_bitfield_default },
	 { "L1_TLB_FORCE_MISS", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLB3_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_139[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_140[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_SRC_APRTR0[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_SRC_APRTR1[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_SRC_APRTR2[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_141[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_SRC_APRTR3[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_SRC_APRTR4[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_SRC_APRTR5[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_SRC_APRTR6[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_SRC_APRTR7[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_SRC_APRTR8[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_SRC_APRTR9[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_RTR_SRC_APRTR0[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_RTR_SRC_APRTR1[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_RTR_SRC_APRTR2[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_RTR_SRC_APRTR3[] = {
	 { "BASE_ADDR", 0, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_DEST_MAP0[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_DEST_MAP1[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_DEST_MAP2[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_DEST_MAP3[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_DEST_MAP4[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_142[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_DEST_MAP5[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_DEST_MAP6[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_DEST_MAP7[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_DEST_MAP8[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_RTR_DEST_MAP9[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_RTR_DEST_MAP0[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_RTR_DEST_MAP1[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_RTR_DEST_MAP2[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_RTR_DEST_MAP3[] = {
	 { "NMR", 0, 0, &umr_bitfield_default },
	 { "DEST_OFFSET", 1, 19, &umr_bitfield_default },
	 { "DEST_SEL", 20, 23, &umr_bitfield_default },
	 { "DEST_SEL_RPB", 24, 24, &umr_bitfield_default },
	 { "SIDE_OK", 25, 25, &umr_bitfield_default },
	 { "APRTR_SIZE", 26, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG0[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG1[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG2[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG3[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG4[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG5[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG6[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_143[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG7[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG8[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG9[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG10[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG11[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG12[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG13[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG14[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG15[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG16[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG17[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG18[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG19[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_EXTRA[] = {
	 { "CMP0", 0, 7, &umr_bitfield_default },
	 { "MSK0", 8, 15, &umr_bitfield_default },
	 { "VLD0", 16, 16, &umr_bitfield_default },
	 { "CMP1", 17, 24, &umr_bitfield_default },
	 { "VLD1", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_LB_ADDR[] = {
	 { "CMP0", 0, 9, &umr_bitfield_default },
	 { "MASK0", 10, 19, &umr_bitfield_default },
	 { "CMP1", 20, 25, &umr_bitfield_default },
	 { "MASK1", 26, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_UNC_THRESH_HST[] = {
	 { "CHANGE_PREF", 0, 5, &umr_bitfield_default },
	 { "STRONG_PREF", 6, 11, &umr_bitfield_default },
	 { "USE_UNFULL", 12, 17, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_9[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT6[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_144[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_UNC_THRESH_SID[] = {
	 { "CHANGE_PREF", 0, 5, &umr_bitfield_default },
	 { "STRONG_PREF", 6, 11, &umr_bitfield_default },
	 { "USE_UNFULL", 12, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_WCB_STS[] = {
	 { "PBUF_VLD", 0, 15, &umr_bitfield_default },
	 { "WCB_HST_DATA_BUF_CNT", 16, 22, &umr_bitfield_default },
	 { "WCB_SID_DATA_BUF_CNT", 23, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_WCB_CFG[] = {
	 { "TIMEOUT", 0, 15, &umr_bitfield_default },
	 { "HST_MAX", 16, 17, &umr_bitfield_default },
	 { "SID_MAX", 18, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR_CFG[] = {
	 { "ADDR_SIZE", 0, 3, &umr_bitfield_default },
	 { "SEND_BAR", 4, 5, &umr_bitfield_default },
	 { "SNOOP", 6, 6, &umr_bitfield_default },
	 { "SEND_DIS", 7, 7, &umr_bitfield_default },
	 { "COMPRESS_DIS", 8, 8, &umr_bitfield_default },
	 { "UPDATE_DIS", 9, 9, &umr_bitfield_default },
	 { "REGBAR_FROM_SYSBAR", 10, 10, &umr_bitfield_default },
	 { "RD_EN", 11, 11, &umr_bitfield_default },
	 { "ATC_TRANSLATED", 12, 12, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR0[] = {
	 { "HOST_FLUSH", 0, 3, &umr_bitfield_default },
	 { "REG_SYS_BAR", 4, 7, &umr_bitfield_default },
	 { "MEM_SYS_BAR", 8, 11, &umr_bitfield_default },
	 { "VALID", 12, 12, &umr_bitfield_default },
	 { "SEND_DIS", 13, 13, &umr_bitfield_default },
	 { "COMPRESS_DIS", 14, 14, &umr_bitfield_default },
	 { "RESERVED", 15, 15, &umr_bitfield_default },
	 { "ADDRESS", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR1[] = {
	 { "HOST_FLUSH", 0, 3, &umr_bitfield_default },
	 { "REG_SYS_BAR", 4, 7, &umr_bitfield_default },
	 { "MEM_SYS_BAR", 8, 11, &umr_bitfield_default },
	 { "VALID", 12, 12, &umr_bitfield_default },
	 { "SEND_DIS", 13, 13, &umr_bitfield_default },
	 { "COMPRESS_DIS", 14, 14, &umr_bitfield_default },
	 { "RESERVED", 15, 15, &umr_bitfield_default },
	 { "ADDRESS", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR2[] = {
	 { "HOST_FLUSH", 0, 3, &umr_bitfield_default },
	 { "REG_SYS_BAR", 4, 7, &umr_bitfield_default },
	 { "MEM_SYS_BAR", 8, 11, &umr_bitfield_default },
	 { "VALID", 12, 12, &umr_bitfield_default },
	 { "SEND_DIS", 13, 13, &umr_bitfield_default },
	 { "COMPRESS_DIS", 14, 14, &umr_bitfield_default },
	 { "RESERVED", 15, 15, &umr_bitfield_default },
	 { "ADDRESS", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR3[] = {
	 { "HOST_FLUSH", 0, 3, &umr_bitfield_default },
	 { "REG_SYS_BAR", 4, 7, &umr_bitfield_default },
	 { "MEM_SYS_BAR", 8, 11, &umr_bitfield_default },
	 { "VALID", 12, 12, &umr_bitfield_default },
	 { "SEND_DIS", 13, 13, &umr_bitfield_default },
	 { "COMPRESS_DIS", 14, 14, &umr_bitfield_default },
	 { "RESERVED", 15, 15, &umr_bitfield_default },
	 { "ADDRESS", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR4[] = {
	 { "HOST_FLUSH", 0, 3, &umr_bitfield_default },
	 { "REG_SYS_BAR", 4, 7, &umr_bitfield_default },
	 { "MEM_SYS_BAR", 8, 11, &umr_bitfield_default },
	 { "VALID", 12, 12, &umr_bitfield_default },
	 { "SEND_DIS", 13, 13, &umr_bitfield_default },
	 { "COMPRESS_DIS", 14, 14, &umr_bitfield_default },
	 { "RESERVED", 15, 15, &umr_bitfield_default },
	 { "ADDRESS", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR5[] = {
	 { "HOST_FLUSH", 0, 3, &umr_bitfield_default },
	 { "REG_SYS_BAR", 4, 7, &umr_bitfield_default },
	 { "MEM_SYS_BAR", 8, 11, &umr_bitfield_default },
	 { "VALID", 12, 12, &umr_bitfield_default },
	 { "SEND_DIS", 13, 13, &umr_bitfield_default },
	 { "COMPRESS_DIS", 14, 14, &umr_bitfield_default },
	 { "RESERVED", 15, 15, &umr_bitfield_default },
	 { "ADDRESS", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR6[] = {
	 { "HOST_FLUSH", 0, 3, &umr_bitfield_default },
	 { "REG_SYS_BAR", 4, 7, &umr_bitfield_default },
	 { "MEM_SYS_BAR", 8, 11, &umr_bitfield_default },
	 { "VALID", 12, 12, &umr_bitfield_default },
	 { "SEND_DIS", 13, 13, &umr_bitfield_default },
	 { "COMPRESS_DIS", 14, 14, &umr_bitfield_default },
	 { "RESERVED", 15, 15, &umr_bitfield_default },
	 { "ADDRESS", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR7[] = {
	 { "HOST_FLUSH", 0, 3, &umr_bitfield_default },
	 { "REG_SYS_BAR", 4, 7, &umr_bitfield_default },
	 { "MEM_SYS_BAR", 8, 11, &umr_bitfield_default },
	 { "VALID", 12, 12, &umr_bitfield_default },
	 { "SEND_DIS", 13, 13, &umr_bitfield_default },
	 { "COMPRESS_DIS", 14, 14, &umr_bitfield_default },
	 { "RESERVED", 15, 15, &umr_bitfield_default },
	 { "ADDRESS", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR_SETUP[] = {
	 { "SEL", 0, 7, &umr_bitfield_default },
	 { "REG_SYS_BAR", 8, 11, &umr_bitfield_default },
	 { "VALID", 12, 12, &umr_bitfield_default },
	 { "SEND_DIS", 13, 13, &umr_bitfield_default },
	 { "COMPRESS_DIS", 14, 14, &umr_bitfield_default },
	 { "RESERVED", 15, 15, &umr_bitfield_default },
	 { "ADDRESS", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR_DEBUG[] = {
	 { "SEL", 0, 7, &umr_bitfield_default },
	 { "HOST_FLUSH", 8, 11, &umr_bitfield_default },
	 { "MEM_SYS_BAR", 12, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR_DELTA_ABOVE[] = {
	 { "EN", 0, 7, &umr_bitfield_default },
	 { "DELTA", 8, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_P2P_BAR_DELTA_BELOW[] = {
	 { "EN", 0, 7, &umr_bitfield_default },
	 { "DELTA", 8, 27, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_145[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PEER_SYS_BAR0[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PEER_SYS_BAR1[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PEER_SYS_BAR2[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PEER_SYS_BAR3[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PEER_SYS_BAR4[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PEER_SYS_BAR5[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PEER_SYS_BAR6[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PEER_SYS_BAR7[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PEER_SYS_BAR8[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PEER_SYS_BAR9[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_PEER_SYS_BAR0[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_PEER_SYS_BAR1[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_PEER_SYS_BAR2[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_XDMA_PEER_SYS_BAR3[] = {
	 { "VALID", 0, 0, &umr_bitfield_default },
	 { "SIDE_OK", 1, 1, &umr_bitfield_default },
	 { "ADDR", 2, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLK_GAT[] = {
	 { "ONDLY", 0, 5, &umr_bitfield_default },
	 { "OFFDLY", 6, 11, &umr_bitfield_default },
	 { "RDYDLY", 12, 17, &umr_bitfield_default },
	 { "ENABLE", 18, 18, &umr_bitfield_default },
	 { "MEM_LS_ENABLE", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_INTF_CFG[] = {
	 { "RPB_WRREQ_CRD", 0, 7, &umr_bitfield_default },
	 { "MC_WRRET_ASK", 8, 15, &umr_bitfield_default },
	 { "XSP_REQ_CRD", 16, 22, &umr_bitfield_default },
	 { "BIF_REG_SNOOP_SEL", 23, 23, &umr_bitfield_default },
	 { "BIF_REG_SNOOP_VAL", 24, 24, &umr_bitfield_default },
	 { "BIF_MEM_SNOOP_SEL", 25, 25, &umr_bitfield_default },
	 { "BIF_MEM_SNOOP_VAL", 26, 26, &umr_bitfield_default },
	 { "XSP_SNOOP_SEL", 27, 28, &umr_bitfield_default },
	 { "XSP_SNOOP_VAL", 29, 29, &umr_bitfield_default },
	 { "XSP_ORDERING_SEL", 30, 30, &umr_bitfield_default },
	 { "XSP_ORDERING_VAL", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_146[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_INTF_STS[] = {
	 { "RPB_WRREQ_CRD", 0, 7, &umr_bitfield_default },
	 { "XSP_REQ_CRD", 8, 14, &umr_bitfield_default },
	 { "HOP_DATA_BUF_FULL", 15, 15, &umr_bitfield_default },
	 { "HOP_ATTR_BUF_FULL", 16, 16, &umr_bitfield_default },
	 { "CNS_BUF_FULL", 17, 17, &umr_bitfield_default },
	 { "CNS_BUF_BUSY", 18, 18, &umr_bitfield_default },
	 { "RPB_RDREQ_CRD", 19, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PIPE_STS[] = {
	 { "WCB_ANY_PBUF", 0, 0, &umr_bitfield_default },
	 { "WCB_HST_DATA_BUF_CNT", 1, 7, &umr_bitfield_default },
	 { "WCB_SID_DATA_BUF_CNT", 8, 14, &umr_bitfield_default },
	 { "WCB_HST_RD_PTR_BUF_FULL", 15, 15, &umr_bitfield_default },
	 { "WCB_SID_RD_PTR_BUF_FULL", 16, 16, &umr_bitfield_default },
	 { "WCB_HST_REQ_FIFO_FULL", 17, 17, &umr_bitfield_default },
	 { "WCB_SID_REQ_FIFO_FULL", 18, 18, &umr_bitfield_default },
	 { "WCB_HST_REQ_OBUF_FULL", 19, 19, &umr_bitfield_default },
	 { "WCB_SID_REQ_OBUF_FULL", 20, 20, &umr_bitfield_default },
	 { "WCB_HST_DATA_OBUF_FULL", 21, 21, &umr_bitfield_default },
	 { "WCB_SID_DATA_OBUF_FULL", 22, 22, &umr_bitfield_default },
	 { "RET_BUF_FULL", 23, 23, &umr_bitfield_default },
	 { "XPB_CLK_BUSY_BITS", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_SUB_CTRL[] = {
	 { "WRREQ_BYPASS_XPB", 0, 0, &umr_bitfield_default },
	 { "STALL_CNS_RTR_REQ", 1, 1, &umr_bitfield_default },
	 { "STALL_RTR_RPB_WRREQ", 2, 2, &umr_bitfield_default },
	 { "STALL_RTR_MAP_REQ", 3, 3, &umr_bitfield_default },
	 { "STALL_MAP_WCB_REQ", 4, 4, &umr_bitfield_default },
	 { "STALL_WCB_SID_REQ", 5, 5, &umr_bitfield_default },
	 { "STALL_MC_XSP_REQ_SEND", 6, 6, &umr_bitfield_default },
	 { "STALL_WCB_HST_REQ", 7, 7, &umr_bitfield_default },
	 { "STALL_HST_HOP_REQ", 8, 8, &umr_bitfield_default },
	 { "STALL_XPB_RPB_REQ_ATTR", 9, 9, &umr_bitfield_default },
	 { "RESET_CNS", 10, 10, &umr_bitfield_default },
	 { "RESET_RTR", 11, 11, &umr_bitfield_default },
	 { "RESET_RET", 12, 12, &umr_bitfield_default },
	 { "RESET_MAP", 13, 13, &umr_bitfield_default },
	 { "RESET_WCB", 14, 14, &umr_bitfield_default },
	 { "RESET_HST", 15, 15, &umr_bitfield_default },
	 { "RESET_HOP", 16, 16, &umr_bitfield_default },
	 { "RESET_SID", 17, 17, &umr_bitfield_default },
	 { "RESET_SRB", 18, 18, &umr_bitfield_default },
	 { "RESET_CGR", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB[] = {
	 { "ALTER_FLUSH_NUM", 0, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_PERF_KNOBS[] = {
	 { "CNS_FIFO_DEPTH", 0, 5, &umr_bitfield_default },
	 { "WCB_HST_FIFO_DEPTH", 6, 11, &umr_bitfield_default },
	 { "WCB_SID_FIFO_DEPTH", 12, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_STICKY[] = {
	 { "BITS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_STICKY_W1C[] = {
	 { "BITS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_MISC_CFG[] = {
	 { "FIELDNAME0", 0, 7, &umr_bitfield_default },
	 { "FIELDNAME1", 8, 15, &umr_bitfield_default },
	 { "FIELDNAME2", 16, 23, &umr_bitfield_default },
	 { "FIELDNAME3", 24, 30, &umr_bitfield_default },
	 { "TRIGGERNAME", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG20[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG21[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG22[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG23[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG24[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG25[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG26[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG27[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_147[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG28[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG29[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG30[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG31[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_INTF_CFG2[] = {
	 { "RPB_RDREQ_CRD", 0, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_EXTRA_RD[] = {
	 { "CMP0", 0, 7, &umr_bitfield_default },
	 { "MSK0", 8, 15, &umr_bitfield_default },
	 { "VLD0", 16, 16, &umr_bitfield_default },
	 { "CMP1", 17, 24, &umr_bitfield_default },
	 { "VLD1", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG32[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG33[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG34[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG35[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XPB_CLG_CFG36[] = {
	 { "WCB_NUM", 0, 3, &umr_bitfield_default },
	 { "LB_TYPE", 4, 6, &umr_bitfield_default },
	 { "P2P_BAR", 7, 9, &umr_bitfield_default },
	 { "HOST_FLUSH", 10, 13, &umr_bitfield_default },
	 { "SIDE_FLUSH", 14, 17, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_148[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_CONF[] = {
	 { "XPB_PCIE_ORDER", 15, 15, &umr_bitfield_default },
	 { "RPB_RD_PCIE_ORDER", 16, 16, &umr_bitfield_default },
	 { "RPB_WR_PCIE_ORDER", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_IF_CONF[] = {
	 { "RPB_BIF_CREDITS", 0, 7, &umr_bitfield_default },
	 { "OUTSTANDING_WRRET_ASK", 8, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_DBG1[] = {
	 { "RPB_BIF_OUTSTANDING_RD", 0, 7, &umr_bitfield_default },
	 { "RPB_BIF_OUTSTANDING_RD_32B", 8, 19, &umr_bitfield_default },
	 { "DEBUG_BITS", 20, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_149[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_EFF_CNTL[] = {
	 { "WR_LAZY_TIMER", 0, 7, &umr_bitfield_default },
	 { "RD_LAZY_TIMER", 8, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_ARB_CNTL[] = {
	 { "WR_SWITCH_NUM", 0, 7, &umr_bitfield_default },
	 { "RD_SWITCH_NUM", 8, 15, &umr_bitfield_default },
	 { "ATC_SWITCH_NUM", 16, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_BIF_CNTL[] = {
	 { "ARB_SWITCH_NUM", 0, 7, &umr_bitfield_default },
	 { "XPB_SWITCH_NUM", 8, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_WR_SWITCH_CNTL[] = {
	 { "QUEUE0_SWITCH_NUM", 0, 7, &umr_bitfield_default },
	 { "QUEUE1_SWITCH_NUM", 8, 15, &umr_bitfield_default },
	 { "QUEUE2_SWITCH_NUM", 16, 23, &umr_bitfield_default },
	 { "QUEUE3_SWITCH_NUM", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_WR_COMBINE_CNTL[] = {
	 { "WC_ENABLE", 0, 0, &umr_bitfield_default },
	 { "WC_MAX_PACKET_SIZE", 1, 2, &umr_bitfield_default },
	 { "WC_FLUSH_TIMER", 3, 6, &umr_bitfield_default },
	 { "WC_ALIGN", 7, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_RD_SWITCH_CNTL[] = {
	 { "QUEUE0_SWITCH_NUM", 0, 7, &umr_bitfield_default },
	 { "QUEUE1_SWITCH_NUM", 8, 15, &umr_bitfield_default },
	 { "QUEUE2_SWITCH_NUM", 16, 23, &umr_bitfield_default },
	 { "QUEUE3_SWITCH_NUM", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_CID_QUEUE_WR[] = {
	 { "CLIENT_ID", 0, 7, &umr_bitfield_default },
	 { "UPDATE_MODE", 8, 8, &umr_bitfield_default },
	 { "WRITE_QUEUE", 9, 10, &umr_bitfield_default },
	 { "READ_QUEUE", 11, 12, &umr_bitfield_default },
	 { "UPDATE", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_CID_QUEUE_RD[] = {
	 { "CLIENT_ID", 0, 7, &umr_bitfield_default },
	 { "WRITE_QUEUE", 8, 9, &umr_bitfield_default },
	 { "READ_QUEUE", 10, 11, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_PERF_COUNTER_CNTL[] = {
	 { "PERF_COUNTER_SELECT", 0, 1, &umr_bitfield_default },
	 { "CLEAR_SELECTED_PERF_COUNTER", 2, 2, &umr_bitfield_default },
	 { "CLEAR_ALL_PERF_COUNTERS", 3, 3, &umr_bitfield_default },
	 { "STOP_ON_COUNTER_SATURATION", 4, 4, &umr_bitfield_default },
	 { "ENABLE_PERF_COUNTERS", 5, 8, &umr_bitfield_default },
	 { "PERF_COUNTER_ASSIGN_0", 9, 13, &umr_bitfield_default },
	 { "PERF_COUNTER_ASSIGN_1", 14, 18, &umr_bitfield_default },
	 { "PERF_COUNTER_ASSIGN_2", 19, 23, &umr_bitfield_default },
	 { "PERF_COUNTER_ASSIGN_3", 24, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_PERF_COUNTER_STATUS[] = {
	 { "PERFORMANCE_COUNTER_VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_CID_QUEUE_EX[] = {
	 { "START", 0, 0, &umr_bitfield_default },
	 { "OFFSET", 1, 5, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_CID_QUEUE_EX_DATA[] = {
	 { "WRITE_ENTRIES", 0, 15, &umr_bitfield_default },
	 { "READ_ENTRIES", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_TCI_CNTL[] = {
	 { "TCI_ENABLE", 0, 0, &umr_bitfield_default },
	 { "TCI_POLICY", 1, 2, &umr_bitfield_default },
	 { "TCI_VOL", 3, 3, &umr_bitfield_default },
	 { "TCI_VMID", 4, 7, &umr_bitfield_default },
	 { "TCI_REQ_CREDITS", 8, 15, &umr_bitfield_default },
	 { "TCI_MAX_WRITES", 16, 23, &umr_bitfield_default },
	 { "TCI_MAX_READS", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RPB_TCI_CNTL2[] = {
	 { "TCI_POLICY", 0, 0, &umr_bitfield_default },
	 { "TCI_MTYPE", 1, 2, &umr_bitfield_default },
	 { "TCI_SNOOP", 3, 3, &umr_bitfield_default },
	 { "TCI_PHYSICAL", 4, 4, &umr_bitfield_default },
	 { "TCI_PERF_CNTR_EN", 5, 5, &umr_bitfield_default },
	 { "TCI_EXE", 6, 6, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_150[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_XTRA_ENABLE[] = {
	 { "CB1_RD", 0, 0, &umr_bitfield_default },
	 { "CB1_WR", 1, 1, &umr_bitfield_default },
	 { "DB1_RD", 2, 2, &umr_bitfield_default },
	 { "DB1_WR", 3, 3, &umr_bitfield_default },
	 { "TC2_RD", 4, 4, &umr_bitfield_default },
	 { "ARB_DBG", 8, 11, &umr_bitfield_default },
	 { "TC2_WR", 12, 12, &umr_bitfield_default },
	 { "CB0_CONNECT_CNTL", 13, 14, &umr_bitfield_default },
	 { "DB0_CONNECT_CNTL", 15, 16, &umr_bitfield_default },
	 { "CB1_CONNECT_CNTL", 17, 18, &umr_bitfield_default },
	 { "DB1_CONNECT_CNTL", 19, 20, &umr_bitfield_default },
	 { "TC0_CONNECT_CNTL", 21, 22, &umr_bitfield_default },
	 { "TC1_CONNECT_CNTL", 23, 24, &umr_bitfield_default },
	 { "CB0_CID_CNTL_ENABLE", 25, 25, &umr_bitfield_default },
	 { "DB0_CID_CNTL_ENABLE", 26, 26, &umr_bitfield_default },
	 { "CB1_CID_CNTL_ENABLE", 27, 27, &umr_bitfield_default },
	 { "DB1_CID_CNTL_ENABLE", 28, 28, &umr_bitfield_default },
	 { "TC2_REPAIR_ENABLE", 29, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmCC_MC_MAX_CHANNEL[] = {
	 { "NOOFCHAN", 1, 4, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CG_CONFIG[] = {
	 { "MCDW_WR_ENABLE", 0, 0, &umr_bitfield_default },
	 { "MCDX_WR_ENABLE", 1, 1, &umr_bitfield_default },
	 { "MCDY_WR_ENABLE", 2, 2, &umr_bitfield_default },
	 { "MCDZ_WR_ENABLE", 3, 3, &umr_bitfield_default },
	 { "MC_RD_ENABLE", 4, 5, &umr_bitfield_default },
	 { "INDEX", 6, 21, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_151[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_CNTL[] = {
	 { "IGNOREPM", 2, 2, &umr_bitfield_default },
	 { "EXEMPTPM", 3, 3, &umr_bitfield_default },
	 { "GFX_IDLE_OVERRIDE", 4, 5, &umr_bitfield_default },
	 { "MCD_SRBM_MASK_ENABLE", 6, 6, &umr_bitfield_default },
	 { "CNTR_CHMAP_MODE", 7, 8, &umr_bitfield_default },
	 { "REMOTE_RB_CONNECT_ENABLE", 9, 9, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_CREDITS_VM[] = {
	 { "READ_ALL", 0, 5, &umr_bitfield_default },
	 { "WRITE_ALL", 6, 11, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_CREDITS_ARB_RD[] = {
	 { "READ_LCL", 0, 7, &umr_bitfield_default },
	 { "READ_HUB", 8, 15, &umr_bitfield_default },
	 { "READ_PRI", 16, 23, &umr_bitfield_default },
	 { "LCL_PRI", 24, 24, &umr_bitfield_default },
	 { "HUB_PRI", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_CREDITS_ARB_WR[] = {
	 { "WRITE_LCL", 0, 7, &umr_bitfield_default },
	 { "WRITE_HUB", 8, 15, &umr_bitfield_default },
	 { "WRITE_PRI", 16, 23, &umr_bitfield_default },
	 { "HUB_PRI", 24, 24, &umr_bitfield_default },
	 { "LCL_PRI", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_DAGB_CNTL[] = {
	 { "JUMP_AHEAD", 0, 0, &umr_bitfield_default },
	 { "CENTER_RD_MAX_BURST", 1, 4, &umr_bitfield_default },
	 { "DISABLE_SELF_INIT", 5, 5, &umr_bitfield_default },
	 { "CENTER_WR_MAX_BURST", 6, 9, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_INT_CREDITS[] = {
	 { "REMRDRET", 0, 5, &umr_bitfield_default },
	 { "CNTR_RD_HUB_LP", 12, 17, &umr_bitfield_default },
	 { "CNTR_RD_HUB_HP", 18, 23, &umr_bitfield_default },
	 { "CNTR_RD_LCL", 24, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_RET_MODE[] = {
	 { "INORDER_RD", 0, 0, &umr_bitfield_default },
	 { "INORDER_WR", 1, 1, &umr_bitfield_default },
	 { "REMPRI_RD", 2, 2, &umr_bitfield_default },
	 { "REMPRI_WR", 3, 3, &umr_bitfield_default },
	 { "LCLPRI_RD", 4, 4, &umr_bitfield_default },
	 { "LCLPRI_WR", 5, 5, &umr_bitfield_default },
	 { "RDRET_STALL_EN", 6, 6, &umr_bitfield_default },
	 { "RDRET_STALL_THRESHOLD", 7, 14, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_DAGB_DLY[] = {
	 { "DLY", 0, 4, &umr_bitfield_default },
	 { "CLI", 16, 21, &umr_bitfield_default },
	 { "POS", 24, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RD_GRP_EXT[] = {
	 { "DBSTEN0", 0, 3, &umr_bitfield_default },
	 { "TC0", 4, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_WR_GRP_EXT[] = {
	 { "DBSTEN0", 0, 3, &umr_bitfield_default },
	 { "TC0", 4, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_REMREQ[] = {
	 { "READ_CREDITS", 0, 6, &umr_bitfield_default },
	 { "WRITE_CREDITS", 7, 13, &umr_bitfield_default },
	 { "CREDITS_ENABLE", 14, 14, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_WR_TC0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAX_BURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_WR_TC1[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAX_BURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_INT_CREDITS_WR[] = {
	 { "CNTR_WR_HUB", 0, 5, &umr_bitfield_default },
	 { "CNTR_WR_LCL", 6, 11, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_CREDITS_ARB_RD2[] = {
	 { "READ_MED", 0, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_WTM_RD_CNTL[] = {
	 { "GROUP0_DECREMENT", 0, 2, &umr_bitfield_default },
	 { "GROUP1_DECREMENT", 3, 5, &umr_bitfield_default },
	 { "GROUP2_DECREMENT", 6, 8, &umr_bitfield_default },
	 { "GROUP3_DECREMENT", 9, 11, &umr_bitfield_default },
	 { "GROUP4_DECREMENT", 12, 14, &umr_bitfield_default },
	 { "GROUP5_DECREMENT", 15, 17, &umr_bitfield_default },
	 { "GROUP6_DECREMENT", 18, 20, &umr_bitfield_default },
	 { "GROUP7_DECREMENT", 21, 23, &umr_bitfield_default },
	 { "DISABLE_REMOTE", 24, 24, &umr_bitfield_default },
	 { "DISABLE_LOCAL", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_152[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_WTM_WR_CNTL[] = {
	 { "GROUP0_DECREMENT", 0, 2, &umr_bitfield_default },
	 { "GROUP1_DECREMENT", 3, 5, &umr_bitfield_default },
	 { "GROUP2_DECREMENT", 6, 8, &umr_bitfield_default },
	 { "GROUP3_DECREMENT", 9, 11, &umr_bitfield_default },
	 { "GROUP4_DECREMENT", 12, 14, &umr_bitfield_default },
	 { "GROUP5_DECREMENT", 15, 17, &umr_bitfield_default },
	 { "GROUP6_DECREMENT", 18, 20, &umr_bitfield_default },
	 { "GROUP7_DECREMENT", 21, 23, &umr_bitfield_default },
	 { "DISABLE_REMOTE", 24, 24, &umr_bitfield_default },
	 { "DISABLE_LOCAL", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RD_CB[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAX_BURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RD_DB[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAX_BURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RD_TC0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAX_BURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RD_TC1[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAX_BURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RD_HUB[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAX_BURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_WR_CB[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAX_BURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_WR_DB[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAX_BURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_WR_HUB[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAX_BURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_CREDITS_XBAR[] = {
	 { "READ_LCL", 0, 7, &umr_bitfield_default },
	 { "WRITE_LCL", 8, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_RD_GRP_LCL[] = {
	 { "CB0", 12, 15, &umr_bitfield_default },
	 { "CBCMASK0", 16, 19, &umr_bitfield_default },
	 { "CBFMASK0", 20, 23, &umr_bitfield_default },
	 { "DB0", 24, 27, &umr_bitfield_default },
	 { "DBHTILE0", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_WR_GRP_LCL[] = {
	 { "CB0", 0, 3, &umr_bitfield_default },
	 { "CBCMASK0", 4, 7, &umr_bitfield_default },
	 { "CBFMASK0", 8, 11, &umr_bitfield_default },
	 { "DB0", 12, 15, &umr_bitfield_default },
	 { "DBHTILE0", 16, 19, &umr_bitfield_default },
	 { "SX0", 20, 23, &umr_bitfield_default },
	 { "CBIMMED0", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_PERF_MON_CNTL2[] = {
	 { "CID", 0, 7, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_153[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_PERF_MON_RSLT2[] = {
	 { "CB_RD_BUSY", 1, 1, &umr_bitfield_default },
	 { "DB_RD_BUSY", 2, 2, &umr_bitfield_default },
	 { "TC0_RD_BUSY", 3, 3, &umr_bitfield_default },
	 { "VC0_RD_BUSY", 4, 4, &umr_bitfield_default },
	 { "TC1_RD_BUSY", 5, 5, &umr_bitfield_default },
	 { "VC1_RD_BUSY", 6, 6, &umr_bitfield_default },
	 { "CB_WR_BUSY", 7, 7, &umr_bitfield_default },
	 { "DB_WR_BUSY", 8, 8, &umr_bitfield_default },
	 { "SX_WR_BUSY", 9, 9, &umr_bitfield_default },
	 { "TC2_RD_BUSY", 10, 10, &umr_bitfield_default },
	 { "TC0_WR_BUSY", 11, 11, &umr_bitfield_default },
	 { "TC1_WR_BUSY", 12, 12, &umr_bitfield_default },
	 { "TC2_WR_BUSY", 13, 13, &umr_bitfield_default },
	 { "TC0_ATOM_BUSY", 14, 14, &umr_bitfield_default },
	 { "TC1_ATOM_BUSY", 15, 15, &umr_bitfield_default },
	 { "TC2_ATOM_BUSY", 16, 16, &umr_bitfield_default },
	 { "CB_ATOM_BUSY", 17, 17, &umr_bitfield_default },
	 { "DB_ATOM_BUSY", 18, 18, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_MISC_RD_CG[] = {
	 { "ONDLY", 0, 5, &umr_bitfield_default },
	 { "OFFDLY", 6, 11, &umr_bitfield_default },
	 { "RDYDLY", 12, 17, &umr_bitfield_default },
	 { "ENABLE", 18, 18, &umr_bitfield_default },
	 { "MEM_LS_ENABLE", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_MISC_WR_CG[] = {
	 { "ONDLY", 0, 5, &umr_bitfield_default },
	 { "OFFDLY", 6, 11, &umr_bitfield_default },
	 { "RDYDLY", 12, 17, &umr_bitfield_default },
	 { "ENABLE", 18, 18, &umr_bitfield_default },
	 { "MEM_LS_ENABLE", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CITF_MISC_VM_CG[] = {
	 { "ONDLY", 0, 5, &umr_bitfield_default },
	 { "OFFDLY", 6, 11, &umr_bitfield_default },
	 { "RDYDLY", 12, 17, &umr_bitfield_default },
	 { "ENABLE", 18, 18, &umr_bitfield_default },
	 { "MEM_LS_ENABLE", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MD_L1_TLB0_DEBUG[] = {
	 { "INVALIDATE_L1_TLB", 0, 0, &umr_bitfield_default },
	 { "SEND_FREE_AT_RTN", 8, 8, &umr_bitfield_default },
	 { "EFFECTIVE_L1_TLB_SIZE", 9, 11, &umr_bitfield_default },
	 { "EFFECTIVE_L1_QUEUE_SIZE", 12, 14, &umr_bitfield_default },
	 { "L1_TLB_DEBUG", 15, 18, &umr_bitfield_default },
	 { "L1_TLB_FORCE_MISS", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MD_L1_TLB1_DEBUG[] = {
	 { "INVALIDATE_L1_TLB", 0, 0, &umr_bitfield_default },
	 { "SEND_FREE_AT_RTN", 8, 8, &umr_bitfield_default },
	 { "EFFECTIVE_L1_TLB_SIZE", 9, 11, &umr_bitfield_default },
	 { "EFFECTIVE_L1_QUEUE_SIZE", 12, 14, &umr_bitfield_default },
	 { "L1_TLB_DEBUG", 15, 18, &umr_bitfield_default },
	 { "L1_TLB_FORCE_MISS", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MD_L1_TLB2_DEBUG[] = {
	 { "INVALIDATE_L1_TLB", 0, 0, &umr_bitfield_default },
	 { "SEND_FREE_AT_RTN", 8, 8, &umr_bitfield_default },
	 { "EFFECTIVE_L1_TLB_SIZE", 9, 11, &umr_bitfield_default },
	 { "EFFECTIVE_L1_QUEUE_SIZE", 12, 14, &umr_bitfield_default },
	 { "L1_TLB_DEBUG", 15, 18, &umr_bitfield_default },
	 { "L1_TLB_FORCE_MISS", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MD_L1_TLB0_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MD_L1_TLB1_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MD_L1_TLB2_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_154[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MD_L2ARBITER_L2_CREDITS[] = {
	 { "L2_IF_CREDITS", 0, 5, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MD_L1_TLB3_DEBUG[] = {
	 { "INVALIDATE_L1_TLB", 0, 0, &umr_bitfield_default },
	 { "SEND_FREE_AT_RTN", 8, 8, &umr_bitfield_default },
	 { "EFFECTIVE_L1_TLB_SIZE", 9, 11, &umr_bitfield_default },
	 { "EFFECTIVE_L1_QUEUE_SIZE", 12, 14, &umr_bitfield_default },
	 { "L1_TLB_DEBUG", 15, 18, &umr_bitfield_default },
	 { "L1_TLB_FORCE_MISS", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MD_L1_TLB3_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_155[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_ATOMIC[] = {
	 { "TC_GRP", 0, 2, &umr_bitfield_default },
	 { "TC_GRP_EN", 3, 3, &umr_bitfield_default },
	 { "SDMA_GRP", 4, 6, &umr_bitfield_default },
	 { "SDMA_GRP_EN", 7, 7, &umr_bitfield_default },
	 { "OUTSTANDING", 8, 15, &umr_bitfield_default },
	 { "ATOMIC_RTN_GRP", 16, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_AGE_CNTL[] = {
	 { "RESET_RD_GROUP0", 0, 0, &umr_bitfield_default },
	 { "RESET_RD_GROUP1", 1, 1, &umr_bitfield_default },
	 { "RESET_RD_GROUP2", 2, 2, &umr_bitfield_default },
	 { "RESET_RD_GROUP3", 3, 3, &umr_bitfield_default },
	 { "RESET_RD_GROUP4", 4, 4, &umr_bitfield_default },
	 { "RESET_RD_GROUP5", 5, 5, &umr_bitfield_default },
	 { "RESET_RD_GROUP6", 6, 6, &umr_bitfield_default },
	 { "RESET_RD_GROUP7", 7, 7, &umr_bitfield_default },
	 { "RESET_WR_GROUP0", 8, 8, &umr_bitfield_default },
	 { "RESET_WR_GROUP1", 9, 9, &umr_bitfield_default },
	 { "RESET_WR_GROUP2", 10, 10, &umr_bitfield_default },
	 { "RESET_WR_GROUP3", 11, 11, &umr_bitfield_default },
	 { "RESET_WR_GROUP4", 12, 12, &umr_bitfield_default },
	 { "RESET_WR_GROUP5", 13, 13, &umr_bitfield_default },
	 { "RESET_WR_GROUP6", 14, 14, &umr_bitfield_default },
	 { "RESET_WR_GROUP7", 15, 15, &umr_bitfield_default },
	 { "AGE_LOW_RATE_RD", 16, 18, &umr_bitfield_default },
	 { "AGE_LOW_RATE_WR", 19, 21, &umr_bitfield_default },
	 { "TIMER_STALL_RD", 22, 22, &umr_bitfield_default },
	 { "TIMER_STALL_WR", 23, 23, &umr_bitfield_default },
	 { "EXTEND_WEIGHT_RD", 24, 24, &umr_bitfield_default },
	 { "EXTEND_WEIGHT_WR", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_156[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RET_CREDITS2[] = {
	 { "ACP_WR", 0, 7, &umr_bitfield_default },
	 { "NECKDOWN_CNTR_EN_RD", 8, 8, &umr_bitfield_default },
	 { "NECKDOWN_CNTR_EN_WR", 9, 9, &umr_bitfield_default },
	 { "ACP_RDRET_URG", 10, 10, &umr_bitfield_default },
	 { "HDP_RDRET_URG", 11, 11, &umr_bitfield_default },
	 { "NECKDOWN_CNTR_MONITOR_RD", 12, 12, &umr_bitfield_default },
	 { "NECKDOWN_CNTR_MONITOR_WR", 13, 13, &umr_bitfield_default },
	 { "DISABLE_DISP_RDY_RD", 14, 14, &umr_bitfield_default },
	 { "DISABLE_ACP_RDY_WR", 15, 15, &umr_bitfield_default },
	 { "RDRET_CREDIT_MED", 16, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_FED_CNTL[] = {
	 { "MODE", 0, 1, &umr_bitfield_default },
	 { "WR_ERR", 2, 3, &umr_bitfield_default },
	 { "KEEP_POISON_IN_PAGE", 4, 4, &umr_bitfield_default },
	 { "RDRET_PARITY_NACK", 5, 5, &umr_bitfield_default },
	 { "USE_LEGACY_NACK", 6, 6, &umr_bitfield_default },
	 { "DEBUG_RSV", 7, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GECC2_STATUS[] = {
	 { "CORR_STS0", 0, 0, &umr_bitfield_default },
	 { "UNCORR_STS0", 1, 1, &umr_bitfield_default },
	 { "FED_STS0", 2, 2, &umr_bitfield_default },
	 { "RSVD0", 3, 3, &umr_bitfield_default },
	 { "CORR_STS1", 4, 4, &umr_bitfield_default },
	 { "UNCORR_STS1", 5, 5, &umr_bitfield_default },
	 { "FED_STS1", 6, 6, &umr_bitfield_default },
	 { "RSVD1", 7, 7, &umr_bitfield_default },
	 { "CORR_CLEAR0", 8, 8, &umr_bitfield_default },
	 { "UNCORR_CLEAR0", 9, 9, &umr_bitfield_default },
	 { "FED_CLEAR0", 10, 10, &umr_bitfield_default },
	 { "RSVD2", 11, 11, &umr_bitfield_default },
	 { "CORR_CLEAR1", 12, 12, &umr_bitfield_default },
	 { "UNCORR_CLEAR1", 13, 13, &umr_bitfield_default },
	 { "FED_CLEAR1", 14, 14, &umr_bitfield_default },
	 { "RSVD3", 15, 15, &umr_bitfield_default },
	 { "RMWRD_CORR_STS0", 16, 16, &umr_bitfield_default },
	 { "RMWRD_UNCORR_STS0", 17, 17, &umr_bitfield_default },
	 { "RSVD4", 18, 19, &umr_bitfield_default },
	 { "RMWRD_CORR_STS1", 20, 20, &umr_bitfield_default },
	 { "RMWRD_UNCORR_STS1", 21, 21, &umr_bitfield_default },
	 { "RSVD5", 22, 23, &umr_bitfield_default },
	 { "RMWRD_CORR_CLEAR0", 24, 24, &umr_bitfield_default },
	 { "RMWRD_UNCORR_CLEAR0", 25, 25, &umr_bitfield_default },
	 { "RSVD6", 26, 27, &umr_bitfield_default },
	 { "RMWRD_CORR_CLEAR1", 28, 28, &umr_bitfield_default },
	 { "RMWRD_UNCORR_CLEAR1", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GECC2_MISC[] = {
	 { "STREAK_BREAK", 0, 3, &umr_bitfield_default },
	 { "COL10_HACK", 4, 4, &umr_bitfield_default },
	 { "CWRD_IN_REPLAY", 5, 5, &umr_bitfield_default },
	 { "NO_EOB_ALL_WR_IN_REPLAY", 6, 6, &umr_bitfield_default },
	 { "RMW_LM_WR_STALL", 7, 7, &umr_bitfield_default },
	 { "RMW_STALL_RELEASE", 8, 8, &umr_bitfield_default },
	 { "WR_EDC_MASK_REPLAY", 9, 9, &umr_bitfield_default },
	 { "CWRD_REPLAY_AGAIN", 10, 10, &umr_bitfield_default },
	 { "WRRDWR_REPLAY_AGAIN", 11, 11, &umr_bitfield_default },
	 { "ALLOW_RMW_ERR_AFTER_REPLAY", 12, 12, &umr_bitfield_default },
	 { "DEBUG_RSV", 13, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GECC2_DEBUG[] = {
	 { "NUM_ERR_BITS", 0, 1, &umr_bitfield_default },
	 { "DIRECTION", 2, 2, &umr_bitfield_default },
	 { "DATA_FIELD", 3, 4, &umr_bitfield_default },
	 { "SW_INJECTION", 5, 5, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GECC2_DEBUG2[] = {
	 { "PERIOD", 0, 7, &umr_bitfield_default },
	 { "ERR0_START", 8, 15, &umr_bitfield_default },
	 { "ERR1_START", 16, 23, &umr_bitfield_default },
	 { "ERR2_START", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_PERF_CID[] = {
	 { "CH0", 0, 7, &umr_bitfield_default },
	 { "CH1", 8, 15, &umr_bitfield_default },
	 { "CH0_EN", 16, 16, &umr_bitfield_default },
	 { "CH1_EN", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_SNOOP[] = {
	 { "TC_GRP_RD", 0, 2, &umr_bitfield_default },
	 { "TC_GRP_RD_EN", 3, 3, &umr_bitfield_default },
	 { "TC_GRP_WR", 4, 6, &umr_bitfield_default },
	 { "TC_GRP_WR_EN", 7, 7, &umr_bitfield_default },
	 { "SDMA_GRP_RD", 8, 10, &umr_bitfield_default },
	 { "SDMA_GRP_RD_EN", 11, 11, &umr_bitfield_default },
	 { "SDMA_GRP_WR", 12, 14, &umr_bitfield_default },
	 { "SDMA_GRP_WR_EN", 15, 15, &umr_bitfield_default },
	 { "OUTSTANDING_RD", 16, 23, &umr_bitfield_default },
	 { "OUTSTANDING_WR", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GRUB[] = {
	 { "GRUB_WATERMARK", 0, 7, &umr_bitfield_default },
	 { "GRUB_WATERMARK_PRI", 8, 15, &umr_bitfield_default },
	 { "GRUB_WATERMARK_MED", 16, 23, &umr_bitfield_default },
	 { "REG_WR_EN", 24, 25, &umr_bitfield_default },
	 { "REG_RD_SEL", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GECC2[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "ECC_MODE", 1, 2, &umr_bitfield_default },
	 { "PAGE_BIT0", 3, 4, &umr_bitfield_default },
	 { "EXOR_BANK_SEL", 5, 6, &umr_bitfield_default },
	 { "NO_GECC_CLI", 7, 10, &umr_bitfield_default },
	 { "READ_ERR", 11, 13, &umr_bitfield_default },
	 { "CLOSE_BANK_RMW", 14, 14, &umr_bitfield_default },
	 { "COLFIFO_WATER", 15, 20, &umr_bitfield_default },
	 { "WRADDR_CONV", 21, 21, &umr_bitfield_default },
	 { "RMWRD_UNCOR_POISON", 22, 22, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GECC2_CLI[] = {
	 { "NO_GECC_CLI0", 0, 7, &umr_bitfield_default },
	 { "NO_GECC_CLI1", 8, 15, &umr_bitfield_default },
	 { "NO_GECC_CLI2", 16, 23, &umr_bitfield_default },
	 { "NO_GECC_CLI3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_ADDR_SWIZ0[] = {
	 { "A8", 0, 3, &umr_bitfield_default },
	 { "A9", 4, 7, &umr_bitfield_default },
	 { "A10", 8, 11, &umr_bitfield_default },
	 { "A11", 12, 15, &umr_bitfield_default },
	 { "A12", 16, 19, &umr_bitfield_default },
	 { "A13", 20, 23, &umr_bitfield_default },
	 { "A14", 24, 27, &umr_bitfield_default },
	 { "A15", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_ADDR_SWIZ1[] = {
	 { "A16", 0, 3, &umr_bitfield_default },
	 { "A17", 4, 7, &umr_bitfield_default },
	 { "A18", 8, 11, &umr_bitfield_default },
	 { "A19", 12, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_MISC3[] = {
	 { "NO_GECC_EXT_EOB", 0, 0, &umr_bitfield_default },
	 { "CHAN4_EN", 1, 1, &umr_bitfield_default },
	 { "CHAN4_ARB_SEL", 2, 2, &umr_bitfield_default },
	 { "UVD_URG_MODE", 3, 3, &umr_bitfield_default },
	 { "UVD_DMIF_HARSH_WT_EN", 4, 4, &umr_bitfield_default },
	 { "TBD_FIELD", 5, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GRUB_PROMOTE[] = {
	 { "URGENT_RD", 0, 7, &umr_bitfield_default },
	 { "URGENT_WR", 8, 15, &umr_bitfield_default },
	 { "PROMOTE_RD", 16, 23, &umr_bitfield_default },
	 { "PROMOTE_WR", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RTT_DATA[] = {
	 { "PATTERN", 0, 7, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_157[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RTT_CNTL0[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "START_IDLE", 1, 1, &umr_bitfield_default },
	 { "START_R2W", 2, 3, &umr_bitfield_default },
	 { "FLUSH_ON_ENTER", 4, 4, &umr_bitfield_default },
	 { "HARSH_START", 5, 5, &umr_bitfield_default },
	 { "TPS_HARSH_PRIORITY", 6, 6, &umr_bitfield_default },
	 { "TWRT_HARSH_PRIORITY", 7, 7, &umr_bitfield_default },
	 { "BREAK_ON_HARSH", 8, 8, &umr_bitfield_default },
	 { "BREAK_ON_URGENTRD", 9, 9, &umr_bitfield_default },
	 { "BREAK_ON_URGENTWR", 10, 10, &umr_bitfield_default },
	 { "TRAIN_PERIOD", 11, 13, &umr_bitfield_default },
	 { "START_R2W_RFSH", 14, 14, &umr_bitfield_default },
	 { "DEBUG_RSV_0", 15, 15, &umr_bitfield_default },
	 { "DEBUG_RSV_1", 16, 16, &umr_bitfield_default },
	 { "DEBUG_RSV_2", 17, 17, &umr_bitfield_default },
	 { "DEBUG_RSV_3", 18, 18, &umr_bitfield_default },
	 { "DEBUG_RSV_4", 19, 19, &umr_bitfield_default },
	 { "DEBUG_RSV_5", 20, 20, &umr_bitfield_default },
	 { "DEBUG_RSV_6", 21, 21, &umr_bitfield_default },
	 { "DEBUG_RSV_7", 22, 22, &umr_bitfield_default },
	 { "DEBUG_RSV_8", 23, 23, &umr_bitfield_default },
	 { "DATA_CNTL", 24, 24, &umr_bitfield_default },
	 { "NEIGHBOR_BIT", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RTT_CNTL1[] = {
	 { "WINDOW_SIZE", 0, 4, &umr_bitfield_default },
	 { "WINDOW_UPDATE", 5, 5, &umr_bitfield_default },
	 { "WINDOW_INC_THRESHOLD", 6, 12, &umr_bitfield_default },
	 { "WINDOW_DEC_THRESHOLD", 13, 19, &umr_bitfield_default },
	 { "WINDOW_SIZE_MAX", 20, 24, &umr_bitfield_default },
	 { "WINDOW_SIZE_MIN", 25, 29, &umr_bitfield_default },
	 { "WINDOW_UPDATE_COUNT", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RTT_CNTL2[] = {
	 { "SAMPLE_CNT", 0, 5, &umr_bitfield_default },
	 { "PHASE_ADJUST_THRESHOLD", 6, 11, &umr_bitfield_default },
	 { "PHASE_ADJUST_SIZE", 12, 12, &umr_bitfield_default },
	 { "FILTER_CNTL", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RTT_DEBUG[] = {
	 { "DEBUG_BYTE_CH0", 0, 1, &umr_bitfield_default },
	 { "DEBUG_BYTE_CH1", 2, 3, &umr_bitfield_default },
	 { "SHIFTED_PHASE_CH0", 4, 11, &umr_bitfield_default },
	 { "WINDOW_SIZE_CH0", 12, 16, &umr_bitfield_default },
	 { "SHIFTED_PHASE_CH1", 17, 24, &umr_bitfield_default },
	 { "WINDOW_SIZE_CH1", 25, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_CAC_CNTL[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "READ_WEIGHT", 1, 6, &umr_bitfield_default },
	 { "WRITE_WEIGHT", 7, 12, &umr_bitfield_default },
	 { "ALLOW_OVERFLOW", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_MISC2[] = {
	 { "TCCDL4_BANKBIT3_XOR_ENABLE", 5, 5, &umr_bitfield_default },
	 { "TCCDL4_BANKBIT3_XOR_COLBIT4", 6, 6, &umr_bitfield_default },
	 { "TCCDL4_BANKBIT3_XOR_COLBIT5", 7, 7, &umr_bitfield_default },
	 { "TCCDL4_BANKBIT3_XOR_COLBIT6", 8, 8, &umr_bitfield_default },
	 { "TCCDL4_BANKBIT3_XOR_COLBIT7", 9, 9, &umr_bitfield_default },
	 { "TCCDL4_BANKBIT3_XOR_COLBIT8", 10, 10, &umr_bitfield_default },
	 { "POP_IDLE_REPLAY", 11, 11, &umr_bitfield_default },
	 { "RDRET_NO_REORDERING", 12, 12, &umr_bitfield_default },
	 { "RDRET_NO_BP", 13, 13, &umr_bitfield_default },
	 { "RDRET_SEQ_SKID", 14, 17, &umr_bitfield_default },
	 { "GECC", 18, 18, &umr_bitfield_default },
	 { "GECC_RST", 19, 19, &umr_bitfield_default },
	 { "GECC_STATUS", 20, 20, &umr_bitfield_default },
	 { "TAGFIFO_THRESHOLD", 21, 24, &umr_bitfield_default },
	 { "WCDR_REPLAY_MASKCNT", 25, 27, &umr_bitfield_default },
	 { "REPLAY_DEBUG", 28, 28, &umr_bitfield_default },
	 { "ARB_DEBUG29", 29, 29, &umr_bitfield_default },
	 { "SEQ_RDY_POP_IDLE", 30, 30, &umr_bitfield_default },
	 { "TCCDL4_REPLAY_EOB", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_MISC[] = {
	 { "STICKY_RFSH", 0, 0, &umr_bitfield_default },
	 { "IDLE_RFSH", 1, 1, &umr_bitfield_default },
	 { "STUTTER_RFSH", 2, 2, &umr_bitfield_default },
	 { "CHAN_COUPLE", 3, 10, &umr_bitfield_default },
	 { "HARSHNESS", 11, 18, &umr_bitfield_default },
	 { "SMART_RDWR_SW", 19, 19, &umr_bitfield_default },
	 { "CALI_ENABLE", 20, 20, &umr_bitfield_default },
	 { "CALI_RATES", 21, 22, &umr_bitfield_default },
	 { "DISPURGVLD_NOWRT", 23, 23, &umr_bitfield_default },
	 { "DISPURG_NOSW2WR", 24, 24, &umr_bitfield_default },
	 { "DISPURG_STALL", 25, 25, &umr_bitfield_default },
	 { "DISPURG_THROTTLE", 26, 29, &umr_bitfield_default },
	 { "EXTEND_WEIGHT", 30, 30, &umr_bitfield_default },
	 { "ACPURG_STALL", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_BANKMAP[] = {
	 { "BANK0", 0, 3, &umr_bitfield_default },
	 { "BANK1", 4, 7, &umr_bitfield_default },
	 { "BANK2", 8, 11, &umr_bitfield_default },
	 { "BANK3", 12, 15, &umr_bitfield_default },
	 { "RANK", 16, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RAMCFG[] = {
	 { "NOOFBANK", 0, 1, &umr_bitfield_default },
	 { "NOOFRANKS", 2, 2, &umr_bitfield_default },
	 { "NOOFROWS", 3, 5, &umr_bitfield_default },
	 { "NOOFCOLS", 6, 7, &umr_bitfield_default },
	 { "CHANSIZE", 8, 8, &umr_bitfield_default },
	 { "RSV_1", 9, 9, &umr_bitfield_default },
	 { "RSV_2", 10, 10, &umr_bitfield_default },
	 { "RSV_3", 11, 11, &umr_bitfield_default },
	 { "NOOFGROUPS", 12, 12, &umr_bitfield_default },
	 { "RSV_4", 13, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_POP[] = {
	 { "ENABLE_ARB", 0, 0, &umr_bitfield_default },
	 { "SPEC_OPEN", 1, 1, &umr_bitfield_default },
	 { "POP_DEPTH", 2, 5, &umr_bitfield_default },
	 { "WRDATAINDEX_DEPTH", 6, 11, &umr_bitfield_default },
	 { "SKID_DEPTH", 12, 14, &umr_bitfield_default },
	 { "WAIT_AFTER_RFSH", 15, 16, &umr_bitfield_default },
	 { "QUICK_STOP", 17, 17, &umr_bitfield_default },
	 { "ENABLE_TWO_PAGE", 18, 18, &umr_bitfield_default },
	 { "ALLOW_EOB_BY_WRRET_STALL", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_MINCLKS[] = {
	 { "READ_CLKS", 0, 7, &umr_bitfield_default },
	 { "WRITE_CLKS", 8, 15, &umr_bitfield_default },
	 { "ARB_RW_SWITCH", 16, 16, &umr_bitfield_default },
	 { "RW_SWITCH_HARSH", 17, 18, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_SQM_CNTL[] = {
	 { "MIN_PENAL", 0, 7, &umr_bitfield_default },
	 { "DYN_SQM_ENABLE", 8, 8, &umr_bitfield_default },
	 { "SQM_RDY16", 9, 9, &umr_bitfield_default },
	 { "SQM_RESERVE", 10, 15, &umr_bitfield_default },
	 { "RATIO", 16, 23, &umr_bitfield_default },
	 { "RATIO_DEBUG", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_ADDR_HASH[] = {
	 { "BANK_XOR_ENABLE", 0, 3, &umr_bitfield_default },
	 { "COL_XOR", 4, 11, &umr_bitfield_default },
	 { "ROW_XOR", 12, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_DRAM_TIMING[] = {
	 { "ACTRD", 0, 7, &umr_bitfield_default },
	 { "ACTWR", 8, 15, &umr_bitfield_default },
	 { "RASMACTRD", 16, 23, &umr_bitfield_default },
	 { "RASMACTWR", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_DRAM_TIMING2[] = {
	 { "RAS2RAS", 0, 7, &umr_bitfield_default },
	 { "RP", 8, 15, &umr_bitfield_default },
	 { "WRPLUSRP", 16, 23, &umr_bitfield_default },
	 { "BUS_TURN", 24, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_WTM_CNTL_RD[] = {
	 { "WTMODE", 0, 1, &umr_bitfield_default },
	 { "HARSH_PRI", 2, 2, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP0", 3, 3, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP1", 4, 4, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP2", 5, 5, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP3", 6, 6, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP4", 7, 7, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP5", 8, 8, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP6", 9, 9, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP7", 10, 10, &umr_bitfield_default },
	 { "ACP_HARSH_PRI", 11, 11, &umr_bitfield_default },
	 { "ACP_OVER_DISP", 12, 12, &umr_bitfield_default },
	 { "FORCE_ACP_URG", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_158[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_WTM_CNTL_WR[] = {
	 { "WTMODE", 0, 1, &umr_bitfield_default },
	 { "HARSH_PRI", 2, 2, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP0", 3, 3, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP1", 4, 4, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP2", 5, 5, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP3", 6, 6, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP4", 7, 7, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP5", 8, 8, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP6", 9, 9, &umr_bitfield_default },
	 { "ALLOW_STUTTER_GRP7", 10, 10, &umr_bitfield_default },
	 { "ACP_HARSH_PRI", 11, 11, &umr_bitfield_default },
	 { "ACP_OVER_DISP", 12, 12, &umr_bitfield_default },
	 { "FORCE_ACP_URG", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_WTM_GRPWT_RD[] = {
	 { "GRP0", 0, 1, &umr_bitfield_default },
	 { "GRP1", 2, 3, &umr_bitfield_default },
	 { "GRP2", 4, 5, &umr_bitfield_default },
	 { "GRP3", 6, 7, &umr_bitfield_default },
	 { "GRP4", 8, 9, &umr_bitfield_default },
	 { "GRP5", 10, 11, &umr_bitfield_default },
	 { "GRP6", 12, 13, &umr_bitfield_default },
	 { "GRP7", 14, 15, &umr_bitfield_default },
	 { "GRP_EXT", 16, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_WTM_GRPWT_WR[] = {
	 { "GRP0", 0, 1, &umr_bitfield_default },
	 { "GRP1", 2, 3, &umr_bitfield_default },
	 { "GRP2", 4, 5, &umr_bitfield_default },
	 { "GRP3", 6, 7, &umr_bitfield_default },
	 { "GRP4", 8, 9, &umr_bitfield_default },
	 { "GRP5", 10, 11, &umr_bitfield_default },
	 { "GRP6", 12, 13, &umr_bitfield_default },
	 { "GRP7", 14, 15, &umr_bitfield_default },
	 { "GRP_EXT", 16, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_TM_CNTL_RD[] = {
	 { "GROUPBY_RANK", 0, 0, &umr_bitfield_default },
	 { "BANK_SELECT", 1, 2, &umr_bitfield_default },
	 { "MATCH_RANK", 3, 3, &umr_bitfield_default },
	 { "MATCH_BANK", 4, 4, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_TM_CNTL_WR[] = {
	 { "GROUPBY_RANK", 0, 0, &umr_bitfield_default },
	 { "BANK_SELECT", 1, 2, &umr_bitfield_default },
	 { "MATCH_RANK", 3, 3, &umr_bitfield_default },
	 { "MATCH_BANK", 4, 4, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_LAZY0_RD[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_LAZY0_WR[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_LAZY1_RD[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_LAZY1_WR[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_AGE_RD[] = {
	 { "RATE_GROUP0", 0, 1, &umr_bitfield_default },
	 { "RATE_GROUP1", 2, 3, &umr_bitfield_default },
	 { "RATE_GROUP2", 4, 5, &umr_bitfield_default },
	 { "RATE_GROUP3", 6, 7, &umr_bitfield_default },
	 { "RATE_GROUP4", 8, 9, &umr_bitfield_default },
	 { "RATE_GROUP5", 10, 11, &umr_bitfield_default },
	 { "RATE_GROUP6", 12, 13, &umr_bitfield_default },
	 { "RATE_GROUP7", 14, 15, &umr_bitfield_default },
	 { "ENABLE_GROUP0", 16, 16, &umr_bitfield_default },
	 { "ENABLE_GROUP1", 17, 17, &umr_bitfield_default },
	 { "ENABLE_GROUP2", 18, 18, &umr_bitfield_default },
	 { "ENABLE_GROUP3", 19, 19, &umr_bitfield_default },
	 { "ENABLE_GROUP4", 20, 20, &umr_bitfield_default },
	 { "ENABLE_GROUP5", 21, 21, &umr_bitfield_default },
	 { "ENABLE_GROUP6", 22, 22, &umr_bitfield_default },
	 { "ENABLE_GROUP7", 23, 23, &umr_bitfield_default },
	 { "DIVIDE_GROUP0", 24, 24, &umr_bitfield_default },
	 { "DIVIDE_GROUP1", 25, 25, &umr_bitfield_default },
	 { "DIVIDE_GROUP2", 26, 26, &umr_bitfield_default },
	 { "DIVIDE_GROUP3", 27, 27, &umr_bitfield_default },
	 { "DIVIDE_GROUP4", 28, 28, &umr_bitfield_default },
	 { "DIVIDE_GROUP5", 29, 29, &umr_bitfield_default },
	 { "DIVIDE_GROUP6", 30, 30, &umr_bitfield_default },
	 { "DIVIDE_GROUP7", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_AGE_WR[] = {
	 { "RATE_GROUP0", 0, 1, &umr_bitfield_default },
	 { "RATE_GROUP1", 2, 3, &umr_bitfield_default },
	 { "RATE_GROUP2", 4, 5, &umr_bitfield_default },
	 { "RATE_GROUP3", 6, 7, &umr_bitfield_default },
	 { "RATE_GROUP4", 8, 9, &umr_bitfield_default },
	 { "RATE_GROUP5", 10, 11, &umr_bitfield_default },
	 { "RATE_GROUP6", 12, 13, &umr_bitfield_default },
	 { "RATE_GROUP7", 14, 15, &umr_bitfield_default },
	 { "ENABLE_GROUP0", 16, 16, &umr_bitfield_default },
	 { "ENABLE_GROUP1", 17, 17, &umr_bitfield_default },
	 { "ENABLE_GROUP2", 18, 18, &umr_bitfield_default },
	 { "ENABLE_GROUP3", 19, 19, &umr_bitfield_default },
	 { "ENABLE_GROUP4", 20, 20, &umr_bitfield_default },
	 { "ENABLE_GROUP5", 21, 21, &umr_bitfield_default },
	 { "ENABLE_GROUP6", 22, 22, &umr_bitfield_default },
	 { "ENABLE_GROUP7", 23, 23, &umr_bitfield_default },
	 { "DIVIDE_GROUP0", 24, 24, &umr_bitfield_default },
	 { "DIVIDE_GROUP1", 25, 25, &umr_bitfield_default },
	 { "DIVIDE_GROUP2", 26, 26, &umr_bitfield_default },
	 { "DIVIDE_GROUP3", 27, 27, &umr_bitfield_default },
	 { "DIVIDE_GROUP4", 28, 28, &umr_bitfield_default },
	 { "DIVIDE_GROUP5", 29, 29, &umr_bitfield_default },
	 { "DIVIDE_GROUP6", 30, 30, &umr_bitfield_default },
	 { "DIVIDE_GROUP7", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RFSH_CNTL[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "URG0", 1, 5, &umr_bitfield_default },
	 { "URG1", 6, 10, &umr_bitfield_default },
	 { "ACCUM", 11, 11, &umr_bitfield_default },
	 { "SINGLE_BANK", 12, 12, &umr_bitfield_default },
	 { "PUSH_SINGLE_BANK_REFRESH", 13, 13, &umr_bitfield_default },
	 { "PENDING_RATE_SEL", 14, 16, &umr_bitfield_default },
	 { "REFSB_PER_PAGE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RFSH_RATE[] = {
	 { "POWERMODE0", 0, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_PM_CNTL[] = {
	 { "OVERRIDE_CGSTATE", 0, 1, &umr_bitfield_default },
	 { "OVRR_CGRFSH", 2, 2, &umr_bitfield_default },
	 { "OVRR_CGSQM", 3, 3, &umr_bitfield_default },
	 { "SRFSH_ON_D1", 4, 4, &umr_bitfield_default },
	 { "BLKOUT_ON_D1", 5, 5, &umr_bitfield_default },
	 { "IDLE_ON_D1", 6, 6, &umr_bitfield_default },
	 { "OVRR_PM", 7, 7, &umr_bitfield_default },
	 { "OVRR_PM_STATE", 8, 9, &umr_bitfield_default },
	 { "OVRR_RD", 10, 10, &umr_bitfield_default },
	 { "OVRR_RD_STATE", 11, 11, &umr_bitfield_default },
	 { "OVRR_WR", 12, 12, &umr_bitfield_default },
	 { "OVRR_WR_STATE", 13, 13, &umr_bitfield_default },
	 { "OVRR_RFSH", 14, 14, &umr_bitfield_default },
	 { "OVRR_RFSH_STATE", 15, 15, &umr_bitfield_default },
	 { "OVRR_RD0_BUSY", 16, 16, &umr_bitfield_default },
	 { "OVRR_RD1_BUSY", 17, 17, &umr_bitfield_default },
	 { "IDLE_ON_D2", 18, 18, &umr_bitfield_default },
	 { "IDLE_ON_D3", 19, 19, &umr_bitfield_default },
	 { "IDLE_CNT", 20, 23, &umr_bitfield_default },
	 { "OVRR_WR0_BUSY", 24, 24, &umr_bitfield_default },
	 { "OVRR_WR1_BUSY", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GDEC_RD_CNTL[] = {
	 { "PAGEBIT0", 0, 3, &umr_bitfield_default },
	 { "PAGEBIT1", 4, 7, &umr_bitfield_default },
	 { "USE_RANK", 8, 8, &umr_bitfield_default },
	 { "USE_RSNO", 9, 9, &umr_bitfield_default },
	 { "REM_DEFAULT_GRP", 10, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GDEC_WR_CNTL[] = {
	 { "PAGEBIT0", 0, 3, &umr_bitfield_default },
	 { "PAGEBIT1", 4, 7, &umr_bitfield_default },
	 { "USE_RANK", 8, 8, &umr_bitfield_default },
	 { "USE_RSNO", 9, 9, &umr_bitfield_default },
	 { "REM_DEFAULT_GRP", 10, 13, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_159[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_LM_RD[] = {
	 { "STREAK_LIMIT", 0, 7, &umr_bitfield_default },
	 { "STREAK_LIMIT_UBER", 8, 15, &umr_bitfield_default },
	 { "STREAK_BREAK", 16, 16, &umr_bitfield_default },
	 { "STREAK_UBER", 17, 17, &umr_bitfield_default },
	 { "ENABLE_TWO_LIST", 18, 18, &umr_bitfield_default },
	 { "POPIDLE_RST_TWOLIST", 19, 19, &umr_bitfield_default },
	 { "SKID1_RST_TWOLIST", 20, 20, &umr_bitfield_default },
	 { "BANKGROUP_CONFIG", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_LM_WR[] = {
	 { "STREAK_LIMIT", 0, 7, &umr_bitfield_default },
	 { "STREAK_LIMIT_UBER", 8, 15, &umr_bitfield_default },
	 { "STREAK_BREAK", 16, 16, &umr_bitfield_default },
	 { "STREAK_UBER", 17, 17, &umr_bitfield_default },
	 { "ENABLE_TWO_LIST", 18, 18, &umr_bitfield_default },
	 { "POPIDLE_RST_TWOLIST", 19, 19, &umr_bitfield_default },
	 { "SKID1_RST_TWOLIST", 20, 20, &umr_bitfield_default },
	 { "BANKGROUP_CONFIG", 21, 23, &umr_bitfield_default },
	 { "MASKWR_LM_EOB", 24, 24, &umr_bitfield_default },
	 { "ATOMIC_LM_EOB", 25, 25, &umr_bitfield_default },
	 { "ATOMIC_RTN_LM_EOB", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_REMREQ[] = {
	 { "RD_WATER", 0, 7, &umr_bitfield_default },
	 { "WR_WATER", 8, 15, &umr_bitfield_default },
	 { "WR_MAXBURST_SIZE", 16, 19, &umr_bitfield_default },
	 { "WR_LAZY_TIMER", 20, 23, &umr_bitfield_default },
	 { "ENABLE_REMOTE_NACK_REQ", 24, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_REPLAY[] = {
	 { "ENABLE_RD", 0, 0, &umr_bitfield_default },
	 { "ENABLE_WR", 1, 1, &umr_bitfield_default },
	 { "WRACK_MODE", 2, 2, &umr_bitfield_default },
	 { "WAW_ENABLE", 3, 3, &umr_bitfield_default },
	 { "RAW_ENABLE", 4, 4, &umr_bitfield_default },
	 { "IGNORE_WR_CDC", 5, 5, &umr_bitfield_default },
	 { "BREAK_ON_STALL", 6, 6, &umr_bitfield_default },
	 { "BOS_ENABLE_WAIT_CYC", 7, 7, &umr_bitfield_default },
	 { "BOS_WAIT_CYC", 8, 14, &umr_bitfield_default },
	 { "NO_PCH_AT_REPLAY_START", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RET_CREDITS_RD[] = {
	 { "LCL", 0, 7, &umr_bitfield_default },
	 { "HUB", 8, 15, &umr_bitfield_default },
	 { "DISP", 16, 23, &umr_bitfield_default },
	 { "RETURN_CREDIT", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_RET_CREDITS_WR[] = {
	 { "LCL", 0, 7, &umr_bitfield_default },
	 { "HUB", 8, 15, &umr_bitfield_default },
	 { "RETURN_CREDIT", 16, 23, &umr_bitfield_default },
	 { "WRRET_SEQ_SKID", 24, 27, &umr_bitfield_default },
	 { "WRRET_BP", 28, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_MAX_LAT_CID[] = {
	 { "CID_CH0", 0, 7, &umr_bitfield_default },
	 { "CID_CH1", 8, 15, &umr_bitfield_default },
	 { "WRITE_CH0", 16, 16, &umr_bitfield_default },
	 { "WRITE_CH1", 17, 17, &umr_bitfield_default },
	 { "REALTIME_CH0", 18, 18, &umr_bitfield_default },
	 { "REALTIME_CH1", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_MAX_LAT_RSLT0[] = {
	 { "MAX_LATENCY", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_MAX_LAT_RSLT1[] = {
	 { "MAX_LATENCY", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GRUB_REALTIME_RD[] = {
	 { "CB0", 0, 0, &umr_bitfield_default },
	 { "CBCMASK0", 1, 1, &umr_bitfield_default },
	 { "CBFMASK0", 2, 2, &umr_bitfield_default },
	 { "DB0", 3, 3, &umr_bitfield_default },
	 { "DBHTILE0", 4, 4, &umr_bitfield_default },
	 { "DBSTEN0", 5, 5, &umr_bitfield_default },
	 { "TC0", 6, 6, &umr_bitfield_default },
	 { "IA", 7, 7, &umr_bitfield_default },
	 { "ACPG", 8, 8, &umr_bitfield_default },
	 { "ACPO", 9, 9, &umr_bitfield_default },
	 { "DMIF", 10, 10, &umr_bitfield_default },
	 { "DMIF_EXT0", 11, 11, &umr_bitfield_default },
	 { "DMIF_EXT1", 12, 12, &umr_bitfield_default },
	 { "DMIF_TW", 13, 13, &umr_bitfield_default },
	 { "MCIF", 14, 14, &umr_bitfield_default },
	 { "RLC", 15, 15, &umr_bitfield_default },
	 { "VMC", 16, 16, &umr_bitfield_default },
	 { "SDMA1", 17, 17, &umr_bitfield_default },
	 { "SMU", 18, 18, &umr_bitfield_default },
	 { "VCE0", 19, 19, &umr_bitfield_default },
	 { "VCE1", 20, 20, &umr_bitfield_default },
	 { "XDMAM", 21, 21, &umr_bitfield_default },
	 { "SDMA0", 22, 22, &umr_bitfield_default },
	 { "HDP", 23, 23, &umr_bitfield_default },
	 { "UMC", 24, 24, &umr_bitfield_default },
	 { "UVD", 25, 25, &umr_bitfield_default },
	 { "UVD_EXT0", 26, 26, &umr_bitfield_default },
	 { "UVD_EXT1", 27, 27, &umr_bitfield_default },
	 { "SEM", 28, 28, &umr_bitfield_default },
	 { "SAMMSP", 29, 29, &umr_bitfield_default },
	 { "VP8", 30, 30, &umr_bitfield_default },
	 { "ISP", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_CG[] = {
	 { "CG_ARB_REQ", 0, 7, &umr_bitfield_default },
	 { "CG_ARB_RESP", 8, 15, &umr_bitfield_default },
	 { "RSV_0", 16, 23, &umr_bitfield_default },
	 { "RSV_1", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GRUB_REALTIME_WR[] = {
	 { "CB0", 0, 0, &umr_bitfield_default },
	 { "CBCMASK0", 1, 1, &umr_bitfield_default },
	 { "CBFMASK0", 2, 2, &umr_bitfield_default },
	 { "CBIMMED0", 3, 3, &umr_bitfield_default },
	 { "DB0", 4, 4, &umr_bitfield_default },
	 { "DBHTILE0", 5, 5, &umr_bitfield_default },
	 { "DBSTEN0", 6, 6, &umr_bitfield_default },
	 { "TC0", 7, 7, &umr_bitfield_default },
	 { "SH", 8, 8, &umr_bitfield_default },
	 { "ACPG", 9, 9, &umr_bitfield_default },
	 { "ACPO", 10, 10, &umr_bitfield_default },
	 { "MCIF", 11, 11, &umr_bitfield_default },
	 { "RLC", 12, 12, &umr_bitfield_default },
	 { "SDMA1", 13, 13, &umr_bitfield_default },
	 { "SMU", 14, 14, &umr_bitfield_default },
	 { "VCE0", 15, 15, &umr_bitfield_default },
	 { "VCE1", 16, 16, &umr_bitfield_default },
	 { "SAMMSP", 17, 17, &umr_bitfield_default },
	 { "XDMA", 18, 18, &umr_bitfield_default },
	 { "XDMAM", 19, 19, &umr_bitfield_default },
	 { "SDMA0", 20, 20, &umr_bitfield_default },
	 { "HDP", 21, 21, &umr_bitfield_default },
	 { "UMC", 22, 22, &umr_bitfield_default },
	 { "UVD", 23, 23, &umr_bitfield_default },
	 { "UVD_EXT0", 24, 24, &umr_bitfield_default },
	 { "UVD_EXT1", 25, 25, &umr_bitfield_default },
	 { "XDP", 26, 26, &umr_bitfield_default },
	 { "SEM", 27, 27, &umr_bitfield_default },
	 { "IH", 28, 28, &umr_bitfield_default },
	 { "VP8", 29, 29, &umr_bitfield_default },
	 { "ISP", 30, 30, &umr_bitfield_default },
	 { "VIN0", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_DRAM_TIMING_1[] = {
	 { "ACTRD", 0, 7, &umr_bitfield_default },
	 { "ACTWR", 8, 15, &umr_bitfield_default },
	 { "RASMACTRD", 16, 23, &umr_bitfield_default },
	 { "RASMACTWR", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_BUSY_STATUS[] = {
	 { "LM_RD0", 0, 0, &umr_bitfield_default },
	 { "LM_RD1", 1, 1, &umr_bitfield_default },
	 { "LM_WR0", 2, 2, &umr_bitfield_default },
	 { "LM_WR1", 3, 3, &umr_bitfield_default },
	 { "HM_RD0", 4, 4, &umr_bitfield_default },
	 { "HM_RD1", 5, 5, &umr_bitfield_default },
	 { "HM_WR0", 6, 6, &umr_bitfield_default },
	 { "HM_WR1", 7, 7, &umr_bitfield_default },
	 { "WDE_RD0", 8, 8, &umr_bitfield_default },
	 { "WDE_RD1", 9, 9, &umr_bitfield_default },
	 { "WDE_WR0", 10, 10, &umr_bitfield_default },
	 { "WDE_WR1", 11, 11, &umr_bitfield_default },
	 { "POP0", 12, 12, &umr_bitfield_default },
	 { "POP1", 13, 13, &umr_bitfield_default },
	 { "TAGFIFO0", 14, 14, &umr_bitfield_default },
	 { "TAGFIFO1", 15, 15, &umr_bitfield_default },
	 { "REPLAY0", 16, 16, &umr_bitfield_default },
	 { "REPLAY1", 17, 17, &umr_bitfield_default },
	 { "RDRET0", 18, 18, &umr_bitfield_default },
	 { "RDRET1", 19, 19, &umr_bitfield_default },
	 { "GECC2_RD0", 20, 20, &umr_bitfield_default },
	 { "GECC2_RD1", 21, 21, &umr_bitfield_default },
	 { "GECC2_WR0", 22, 22, &umr_bitfield_default },
	 { "GECC2_WR1", 23, 23, &umr_bitfield_default },
	 { "WRRET0", 24, 24, &umr_bitfield_default },
	 { "WRRET1", 25, 25, &umr_bitfield_default },
	 { "RTT0", 26, 26, &umr_bitfield_default },
	 { "RTT1", 27, 27, &umr_bitfield_default },
	 { "REM_RD0", 28, 28, &umr_bitfield_default },
	 { "REM_RD1", 29, 29, &umr_bitfield_default },
	 { "REM_WR0", 30, 30, &umr_bitfield_default },
	 { "REM_WR1", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_DRAM_TIMING2_1[] = {
	 { "RAS2RAS", 0, 7, &umr_bitfield_default },
	 { "RP", 8, 15, &umr_bitfield_default },
	 { "WRPLUSRP", 16, 23, &umr_bitfield_default },
	 { "BUS_TURN", 24, 28, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_10[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT7[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GRUB2[] = {
	 { "REALTIME_GRP_RD", 0, 7, &umr_bitfield_default },
	 { "REALTIME_GRP_WR", 8, 15, &umr_bitfield_default },
	 { "DISP_RD_STALL_EN", 16, 16, &umr_bitfield_default },
	 { "ACP_RD_STALL_EN", 17, 17, &umr_bitfield_default },
	 { "UVD_RD_STALL_EN", 18, 18, &umr_bitfield_default },
	 { "VCE0_RD_STALL_EN", 19, 19, &umr_bitfield_default },
	 { "VCE1_RD_STALL_EN", 20, 20, &umr_bitfield_default },
	 { "REALTIME_RD_WTS", 21, 21, &umr_bitfield_default },
	 { "REALTIME_WR_WTS", 22, 22, &umr_bitfield_default },
	 { "URGENT_BY_DISP_STALL", 23, 23, &umr_bitfield_default },
	 { "PROMOTE_BY_DMIF_URG", 24, 24, &umr_bitfield_default },
	 { "PRIORITY_URGENT_OUTSTANDING_ONLY_RD", 25, 25, &umr_bitfield_default },
	 { "PRIORITY_PROMOTE_OUTSTANDING_ONLY_RD", 26, 26, &umr_bitfield_default },
	 { "PRIORITY_URGENT_OUTSTANDING_ONLY_WR", 27, 27, &umr_bitfield_default },
	 { "PRIORITY_PROMOTE_OUTSTANDING_ONLY_WR", 28, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_BURST_TIME[] = {
	 { "STATE0", 0, 4, &umr_bitfield_default },
	 { "STATE1", 5, 9, &umr_bitfield_default },
	 { "TRRDS0", 10, 14, &umr_bitfield_default },
	 { "TRRDS1", 15, 19, &umr_bitfield_default },
	 { "TRRDL0", 20, 24, &umr_bitfield_default },
	 { "TRRDL1", 25, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_CNTL[] = {
	 { "RESET", 0, 0, &umr_bitfield_default },
	 { "RUN", 1, 1, &umr_bitfield_default },
	 { "PTR_RST_D0", 2, 2, &umr_bitfield_default },
	 { "PTR_RST_D1", 3, 3, &umr_bitfield_default },
	 { "MOP_MODE", 4, 4, &umr_bitfield_default },
	 { "ADR_MODE", 5, 5, &umr_bitfield_default },
	 { "DAT_MODE", 6, 6, &umr_bitfield_default },
	 { "LOOP", 10, 11, &umr_bitfield_default },
	 { "ENABLE_D0", 12, 12, &umr_bitfield_default },
	 { "ENABLE_D1", 13, 13, &umr_bitfield_default },
	 { "LOAD_RTDATA_CH", 14, 14, &umr_bitfield_default },
	 { "LOOP_CNT", 16, 27, &umr_bitfield_default },
	 { "DONE", 30, 30, &umr_bitfield_default },
	 { "LOAD_RTDATA", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_AUTO_CNTL[] = {
	 { "MOP", 0, 1, &umr_bitfield_default },
	 { "ADR_GEN", 4, 7, &umr_bitfield_default },
	 { "LFSR_KEY", 8, 23, &umr_bitfield_default },
	 { "LFSR_RESET", 24, 24, &umr_bitfield_default },
	 { "ADR_RESET", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_DIR_CNTL[] = {
	 { "MOP", 0, 2, &umr_bitfield_default },
	 { "EOB", 3, 3, &umr_bitfield_default },
	 { "MOP_LOAD", 4, 4, &umr_bitfield_default },
	 { "DATA_LOAD", 5, 5, &umr_bitfield_default },
	 { "CMD_RTR_D0", 6, 6, &umr_bitfield_default },
	 { "DAT_RTR_D0", 7, 7, &umr_bitfield_default },
	 { "CMD_RTR_D1", 8, 8, &umr_bitfield_default },
	 { "DAT_RTR_D1", 9, 9, &umr_bitfield_default },
	 { "MOP3", 10, 10, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_SADDR[] = {
	 { "COL", 0, 9, &umr_bitfield_default },
	 { "ROW", 10, 23, &umr_bitfield_default },
	 { "BANK", 24, 27, &umr_bitfield_default },
	 { "RANK", 28, 28, &umr_bitfield_default },
	 { "COLH", 29, 29, &umr_bitfield_default },
	 { "ROWH", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_EADDR[] = {
	 { "COL", 0, 9, &umr_bitfield_default },
	 { "ROW", 10, 23, &umr_bitfield_default },
	 { "BANK", 24, 27, &umr_bitfield_default },
	 { "RANK", 28, 28, &umr_bitfield_default },
	 { "COLH", 29, 29, &umr_bitfield_default },
	 { "ROWH", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_DATA_WORD0[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_DATA_WORD1[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_DATA_WORD2[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_DATA_WORD3[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_DATA_WORD4[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_DATA_WORD5[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_DATA_WORD6[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_DATA_WORD7[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_DATA_MASK[] = {
	 { "MASK", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_MISMATCH_ADDR[] = {
	 { "COL", 0, 9, &umr_bitfield_default },
	 { "ROW", 10, 23, &umr_bitfield_default },
	 { "BANK", 24, 27, &umr_bitfield_default },
	 { "RANK", 28, 28, &umr_bitfield_default },
	 { "COLH", 29, 29, &umr_bitfield_default },
	 { "ROWH", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_RDATA_WORD0[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_RDATA_WORD1[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_RDATA_WORD2[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_RDATA_WORD3[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_RDATA_WORD4[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_RDATA_WORD5[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_RDATA_WORD6[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_RDATA_WORD7[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_RDATA_MASK[] = {
	 { "MASK", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_RDATA_EDC[] = {
	 { "EDC", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RESERVE_0_S[] = {
	 { "SCLK_FIELD", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RESERVE_1_S[] = {
	 { "SCLK_FIELD", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_STATUS_S[] = {
	 { "SEQ0_ARB_DATA_FIFO_FULL", 0, 0, &umr_bitfield_default },
	 { "SEQ1_ARB_DATA_FIFO_FULL", 1, 1, &umr_bitfield_default },
	 { "SEQ0_ARB_CMD_FIFO_FULL", 4, 4, &umr_bitfield_default },
	 { "SEQ1_ARB_CMD_FIFO_FULL", 5, 5, &umr_bitfield_default },
	 { "SEQ0_RS_DATA_FIFO_EMPTY", 8, 8, &umr_bitfield_default },
	 { "SEQ1_RS_DATA_FIFO_EMPTY", 9, 9, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_CG_DATAPORT[] = {
	 { "DATA_FIELD", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MPLL_OVERRIDE[] = {
	 { "AD_PLL_RESET_OVERRIDE", 0, 0, &umr_bitfield_default },
	 { "DQ_0_0_PLL_RESET_OVERRIDE", 1, 1, &umr_bitfield_default },
	 { "DQ_0_1_PLL_RESET_OVERRIDE", 2, 2, &umr_bitfield_default },
	 { "DQ_1_0_PLL_RESET_OVERRIDE", 3, 3, &umr_bitfield_default },
	 { "DQ_1_1_PLL_RESET_OVERRIDE", 4, 4, &umr_bitfield_default },
	 { "ATGM_CLK_SEL_OVERRIDE", 5, 5, &umr_bitfield_default },
	 { "TEST_BYPASS_CLK_EN_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "TEST_BYPASS_CLK_SEL_OVERRIDE", 7, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_CNTL[] = {
	 { "MEM_ADDR_MAP_COLS", 0, 1, &umr_bitfield_default },
	 { "MEM_ADDR_MAP_BANK", 2, 3, &umr_bitfield_default },
	 { "SAFE_MODE", 4, 5, &umr_bitfield_default },
	 { "DAT_INV", 6, 6, &umr_bitfield_default },
	 { "MSK_DF1", 7, 7, &umr_bitfield_default },
	 { "CHANNEL_DISABLE", 8, 9, &umr_bitfield_default },
	 { "MSKOFF_DAT_TL", 14, 14, &umr_bitfield_default },
	 { "MSKOFF_DAT_TH", 15, 15, &umr_bitfield_default },
	 { "RET_HOLD_EOP", 16, 16, &umr_bitfield_default },
	 { "BANKGROUP_SIZE", 17, 17, &umr_bitfield_default },
	 { "BANKGROUP_ENB", 18, 18, &umr_bitfield_default },
	 { "RTR_OVERRIDE", 19, 19, &umr_bitfield_default },
	 { "ARB_REQCMD_WMK", 20, 23, &umr_bitfield_default },
	 { "ARB_REQDAT_WMK", 24, 27, &umr_bitfield_default },
	 { "ARB_RTDAT_WMK", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_DRAM[] = {
	 { "ADR_2CK", 0, 0, &umr_bitfield_default },
	 { "ADR_MUX", 1, 1, &umr_bitfield_default },
	 { "ADR_DF1", 2, 2, &umr_bitfield_default },
	 { "AP8", 3, 3, &umr_bitfield_default },
	 { "DAT_DF1", 4, 4, &umr_bitfield_default },
	 { "DQS_DF1", 5, 5, &umr_bitfield_default },
	 { "DQM_DF1", 6, 6, &umr_bitfield_default },
	 { "DQM_ACT", 7, 7, &umr_bitfield_default },
	 { "STB_CNT", 8, 11, &umr_bitfield_default },
	 { "CKE_DYN", 12, 12, &umr_bitfield_default },
	 { "CKE_ACT", 13, 13, &umr_bitfield_default },
	 { "BO4", 14, 14, &umr_bitfield_default },
	 { "DLL_CLR", 15, 15, &umr_bitfield_default },
	 { "DLL_CNT", 16, 23, &umr_bitfield_default },
	 { "DAT_INV", 24, 24, &umr_bitfield_default },
	 { "INV_ACM", 25, 25, &umr_bitfield_default },
	 { "ODT_ENB", 26, 26, &umr_bitfield_default },
	 { "ODT_ACT", 27, 27, &umr_bitfield_default },
	 { "RST_CTL", 28, 28, &umr_bitfield_default },
	 { "TRI_MIO_DYN", 29, 29, &umr_bitfield_default },
	 { "TRI_CKE", 30, 30, &umr_bitfield_default },
	 { "RDSTRB_RSYC_DIS", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_DRAM_2[] = {
	 { "ADR_DDR", 0, 0, &umr_bitfield_default },
	 { "ADR_DBI", 1, 1, &umr_bitfield_default },
	 { "ADR_DBI_ACM", 2, 2, &umr_bitfield_default },
	 { "CMD_QDR", 3, 3, &umr_bitfield_default },
	 { "DAT_QDR", 4, 4, &umr_bitfield_default },
	 { "WDAT_EDC", 5, 5, &umr_bitfield_default },
	 { "RDAT_EDC", 6, 6, &umr_bitfield_default },
	 { "DQM_EST", 7, 7, &umr_bitfield_default },
	 { "RD_DQS", 8, 8, &umr_bitfield_default },
	 { "WR_DQS", 9, 9, &umr_bitfield_default },
	 { "PLL_EST", 10, 10, &umr_bitfield_default },
	 { "PLL_CLR", 11, 11, &umr_bitfield_default },
	 { "DLL_EST", 12, 12, &umr_bitfield_default },
	 { "BNK_MRS", 13, 13, &umr_bitfield_default },
	 { "DBI_OVR", 14, 14, &umr_bitfield_default },
	 { "TRI_CLK", 15, 15, &umr_bitfield_default },
	 { "PLL_CNT", 16, 23, &umr_bitfield_default },
	 { "PCH_BNK", 24, 24, &umr_bitfield_default },
	 { "ADBI_DF1", 25, 25, &umr_bitfield_default },
	 { "ADBI_ACT", 26, 26, &umr_bitfield_default },
	 { "DBI_DF1", 27, 27, &umr_bitfield_default },
	 { "DBI_ACT", 28, 28, &umr_bitfield_default },
	 { "DBI_EDC_DF1", 29, 29, &umr_bitfield_default },
	 { "TESTCHIP_EN", 30, 30, &umr_bitfield_default },
	 { "CS_BY16", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RAS_TIMING[] = {
	 { "TRCDW", 0, 4, &umr_bitfield_default },
	 { "TRCDWA", 5, 9, &umr_bitfield_default },
	 { "TRCDR", 10, 14, &umr_bitfield_default },
	 { "TRCDRA", 15, 19, &umr_bitfield_default },
	 { "TRRD", 20, 23, &umr_bitfield_default },
	 { "TRC", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_CAS_TIMING[] = {
	 { "TNOPW", 0, 1, &umr_bitfield_default },
	 { "TNOPR", 2, 3, &umr_bitfield_default },
	 { "TR2W", 4, 8, &umr_bitfield_default },
	 { "TCCDL", 9, 11, &umr_bitfield_default },
	 { "TR2R", 12, 15, &umr_bitfield_default },
	 { "TW2R", 16, 20, &umr_bitfield_default },
	 { "TCL", 24, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC_TIMING[] = {
	 { "TRP_WRA", 0, 5, &umr_bitfield_default },
	 { "TRP_RDA", 8, 13, &umr_bitfield_default },
	 { "TRP", 15, 19, &umr_bitfield_default },
	 { "TRFC", 20, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC_TIMING2[] = {
	 { "PA2RDATA", 0, 2, &umr_bitfield_default },
	 { "PA2WDATA", 4, 6, &umr_bitfield_default },
	 { "FAW", 8, 12, &umr_bitfield_default },
	 { "TREDC", 13, 15, &umr_bitfield_default },
	 { "TWEDC", 16, 20, &umr_bitfield_default },
	 { "T32AW", 21, 24, &umr_bitfield_default },
	 { "TWDATATR", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_TIMING[] = {
	 { "TCKSRE", 0, 2, &umr_bitfield_default },
	 { "TCKSRX", 4, 6, &umr_bitfield_default },
	 { "TCKE_PULSE", 8, 11, &umr_bitfield_default },
	 { "TCKE", 12, 17, &umr_bitfield_default },
	 { "SEQ_IDLE", 18, 20, &umr_bitfield_default },
	 { "TCKE_PULSE_MSB", 23, 23, &umr_bitfield_default },
	 { "SEQ_IDLE_SS", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RD_CTL_D0[] = {
	 { "RCV_DLY", 0, 2, &umr_bitfield_default },
	 { "RCV_EXT", 3, 7, &umr_bitfield_default },
	 { "RST_SEL", 8, 9, &umr_bitfield_default },
	 { "RXDPWRON_DLY", 10, 11, &umr_bitfield_default },
	 { "RST_HLD", 12, 15, &umr_bitfield_default },
	 { "STR_PRE", 16, 16, &umr_bitfield_default },
	 { "STR_PST", 17, 17, &umr_bitfield_default },
	 { "RBS_DLY", 20, 24, &umr_bitfield_default },
	 { "RBS_WEDC_DLY", 25, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RD_CTL_D1[] = {
	 { "RCV_DLY", 0, 2, &umr_bitfield_default },
	 { "RCV_EXT", 3, 7, &umr_bitfield_default },
	 { "RST_SEL", 8, 9, &umr_bitfield_default },
	 { "RXDPWRON_DLY", 10, 11, &umr_bitfield_default },
	 { "RST_HLD", 12, 15, &umr_bitfield_default },
	 { "STR_PRE", 16, 16, &umr_bitfield_default },
	 { "STR_PST", 17, 17, &umr_bitfield_default },
	 { "RBS_DLY", 20, 24, &umr_bitfield_default },
	 { "RBS_WEDC_DLY", 25, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_WR_CTL_D0[] = {
	 { "DAT_DLY", 0, 3, &umr_bitfield_default },
	 { "DQS_DLY", 4, 7, &umr_bitfield_default },
	 { "DQS_XTR", 8, 8, &umr_bitfield_default },
	 { "DAT_2Y_DLY", 9, 9, &umr_bitfield_default },
	 { "ADR_2Y_DLY", 10, 10, &umr_bitfield_default },
	 { "CMD_2Y_DLY", 11, 11, &umr_bitfield_default },
	 { "OEN_DLY", 12, 15, &umr_bitfield_default },
	 { "OEN_EXT", 16, 19, &umr_bitfield_default },
	 { "OEN_SEL", 20, 21, &umr_bitfield_default },
	 { "ODT_DLY", 24, 27, &umr_bitfield_default },
	 { "ODT_EXT", 28, 28, &umr_bitfield_default },
	 { "ADR_DLY", 29, 29, &umr_bitfield_default },
	 { "CMD_DLY", 30, 30, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_WR_CTL_D1[] = {
	 { "DAT_DLY", 0, 3, &umr_bitfield_default },
	 { "DQS_DLY", 4, 7, &umr_bitfield_default },
	 { "DQS_XTR", 8, 8, &umr_bitfield_default },
	 { "DAT_2Y_DLY", 9, 9, &umr_bitfield_default },
	 { "ADR_2Y_DLY", 10, 10, &umr_bitfield_default },
	 { "CMD_2Y_DLY", 11, 11, &umr_bitfield_default },
	 { "OEN_DLY", 12, 15, &umr_bitfield_default },
	 { "OEN_EXT", 16, 19, &umr_bitfield_default },
	 { "OEN_SEL", 20, 21, &umr_bitfield_default },
	 { "ODT_DLY", 24, 27, &umr_bitfield_default },
	 { "ODT_EXT", 28, 28, &umr_bitfield_default },
	 { "ADR_DLY", 29, 29, &umr_bitfield_default },
	 { "CMD_DLY", 30, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_CMD[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "CHAN0", 24, 24, &umr_bitfield_default },
	 { "CHAN1", 25, 25, &umr_bitfield_default },
	 { "ADR_MSB1", 28, 28, &umr_bitfield_default },
	 { "ADR_MSB0", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SUP_CNTL[] = {
	 { "RUN", 0, 0, &umr_bitfield_default },
	 { "SINGLE_STEP", 1, 1, &umr_bitfield_default },
	 { "SW_WAKE", 2, 2, &umr_bitfield_default },
	 { "RESET_PC", 3, 3, &umr_bitfield_default },
	 { "PGM_WRITE", 4, 4, &umr_bitfield_default },
	 { "PGM_READ", 5, 5, &umr_bitfield_default },
	 { "FAST_WRITE", 6, 6, &umr_bitfield_default },
	 { "BKPT_CLEAR", 7, 7, &umr_bitfield_default },
	 { "PGM_CHKSUM", 23, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SUP_PGM[] = {
	 { "CNTL", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_PMG_AUTO_CMD[] = {
	 { "ADR", 0, 16, &umr_bitfield_default },
	 { "ADR_MSB1", 28, 28, &umr_bitfield_default },
	 { "ADR_MSB0", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_PMG_AUTO_CFG[] = {
	 { "SYC_CLK", 0, 0, &umr_bitfield_default },
	 { "RST_MRS", 1, 1, &umr_bitfield_default },
	 { "TRI_MIO", 2, 2, &umr_bitfield_default },
	 { "XSR_TMR", 4, 7, &umr_bitfield_default },
	 { "SS_ALWAYS_SLF", 8, 8, &umr_bitfield_default },
	 { "SS_S_SLF", 9, 9, &umr_bitfield_default },
	 { "SCDS_MODE", 10, 10, &umr_bitfield_default },
	 { "EXIT_ALLOW_STOP", 11, 11, &umr_bitfield_default },
	 { "RFS_SRX", 12, 12, &umr_bitfield_default },
	 { "PREA_SRX", 13, 13, &umr_bitfield_default },
	 { "STUTTER_EN", 14, 14, &umr_bitfield_default },
	 { "SELFREFR_COMMIT_0", 15, 15, &umr_bitfield_default },
	 { "MRS_WAIT_CNT", 16, 19, &umr_bitfield_default },
	 { "WRITE_DURING_DLOCK", 20, 20, &umr_bitfield_default },
	 { "YCLK_ON", 21, 21, &umr_bitfield_default },
	 { "RXPDNB", 22, 22, &umr_bitfield_default },
	 { "SELFREFR_COMMIT_1", 23, 23, &umr_bitfield_default },
	 { "DLL_CNT", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IMP_CNTL[] = {
	 { "MEM_IO_UPDATE_RATE", 0, 4, &umr_bitfield_default },
	 { "CAL_VREF_SEL", 5, 5, &umr_bitfield_default },
	 { "CAL_VREFMODE", 6, 6, &umr_bitfield_default },
	 { "TIMEOUT_ERR", 8, 8, &umr_bitfield_default },
	 { "CLEAR_TIMEOUT_ERR", 9, 9, &umr_bitfield_default },
	 { "MEM_IO_SAMPLE_CNT", 13, 15, &umr_bitfield_default },
	 { "CAL_VREF", 16, 22, &umr_bitfield_default },
	 { "CAL_WHEN_IDLE", 29, 29, &umr_bitfield_default },
	 { "CAL_WHEN_REFRESH", 30, 30, &umr_bitfield_default },
	 { "CAL_PWRON", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IMP_DEBUG[] = {
	 { "TSTARTUP_CNTR", 0, 7, &umr_bitfield_default },
	 { "TIMEOUT_CNTR", 8, 15, &umr_bitfield_default },
	 { "PMVCAL_RESERVED", 16, 27, &umr_bitfield_default },
	 { "DEBUG_CAL_EN", 28, 28, &umr_bitfield_default },
	 { "DEBUG_CAL_START", 29, 29, &umr_bitfield_default },
	 { "DEBUG_CAL_INTR", 30, 30, &umr_bitfield_default },
	 { "DEBUG_CAL_DONE", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IMP_STATUS[] = {
	 { "PSTR_CAL", 0, 7, &umr_bitfield_default },
	 { "PSTR_ACCUM_VAL", 8, 15, &umr_bitfield_default },
	 { "NSTR_CAL", 16, 23, &umr_bitfield_default },
	 { "NSTR_ACCUM_VAL", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_WCDR_CTRL[] = {
	 { "WCDR_PRE", 0, 7, &umr_bitfield_default },
	 { "WCDR_TIM", 8, 11, &umr_bitfield_default },
	 { "WR_EN", 12, 12, &umr_bitfield_default },
	 { "RD_EN", 13, 13, &umr_bitfield_default },
	 { "AREF_EN", 14, 14, &umr_bitfield_default },
	 { "TRAIN_EN", 15, 15, &umr_bitfield_default },
	 { "TWCDRL", 16, 19, &umr_bitfield_default },
	 { "PRBS_EN", 20, 20, &umr_bitfield_default },
	 { "PRBS_RST", 21, 21, &umr_bitfield_default },
	 { "PREAMBLE", 24, 27, &umr_bitfield_default },
	 { "PRE_MASK", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TRAIN_WAKEUP_CNTL[] = {
	 { "BOOT_UP_ADDR_TRAIN", 0, 0, &umr_bitfield_default },
	 { "BOOT_UP_WCK_TRAIN", 1, 1, &umr_bitfield_default },
	 { "BOOT_UP_READ_TRAIN", 2, 2, &umr_bitfield_default },
	 { "BOOT_UP_WRITE_TRAIN", 3, 3, &umr_bitfield_default },
	 { "SELF_REFRESH_ADDR_TRAIN", 4, 4, &umr_bitfield_default },
	 { "SELF_REFRESH_WCK_TRAIN", 5, 5, &umr_bitfield_default },
	 { "SELF_REFRESH_READ_TRAIN", 6, 6, &umr_bitfield_default },
	 { "SELF_REFRESH_WRITE_TRAIN", 7, 7, &umr_bitfield_default },
	 { "AUTO_REFRESH_ADDR_TRAIN", 8, 8, &umr_bitfield_default },
	 { "AUTO_REFRESH_WCK_TRAIN", 9, 9, &umr_bitfield_default },
	 { "AUTO_REFRESH_READ_TRAIN", 10, 10, &umr_bitfield_default },
	 { "AUTO_REFRESH_WRITE_TRAIN", 11, 11, &umr_bitfield_default },
	 { "WRITE_ECC_ADDR_TRAIN", 12, 12, &umr_bitfield_default },
	 { "WRITE_ECC_WCK_TRAIN", 13, 13, &umr_bitfield_default },
	 { "WRITE_ECC_READ_TRAIN", 14, 14, &umr_bitfield_default },
	 { "WRITE_ECC_WRITE_TRAIN", 15, 15, &umr_bitfield_default },
	 { "READ_ECC_ADDR_TRAIN", 16, 16, &umr_bitfield_default },
	 { "READ_ECC_WCK_TRAIN", 17, 17, &umr_bitfield_default },
	 { "READ_ECC_READ_TRAIN", 18, 18, &umr_bitfield_default },
	 { "READ_ECC_WRITE_TRAIN", 19, 19, &umr_bitfield_default },
	 { "AUTO_REFRESH_WAKEUP_EARLY", 20, 20, &umr_bitfield_default },
	 { "STOP_WCK_D0", 21, 21, &umr_bitfield_default },
	 { "STOP_WCK_D1", 22, 22, &umr_bitfield_default },
	 { "BLOCK_ARB_RD_D0", 24, 24, &umr_bitfield_default },
	 { "BLOCK_ARB_WR_D0", 25, 25, &umr_bitfield_default },
	 { "BLOCK_ARB_RD_D1", 26, 26, &umr_bitfield_default },
	 { "BLOCK_ARB_WR_D1", 27, 27, &umr_bitfield_default },
	 { "SW_WAKEUP", 28, 28, &umr_bitfield_default },
	 { "DISP_ASTOP_WAKEUP", 29, 29, &umr_bitfield_default },
	 { "TRAIN_DONE_D0", 30, 30, &umr_bitfield_default },
	 { "TRAIN_DONE_D1", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TRAIN_EDC_THRESHOLD[] = {
	 { "WRITE_EDC_THRESHOLD", 0, 15, &umr_bitfield_default },
	 { "READ_EDC_THRESHOLD", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TRAIN_WAKEUP_EDGE[] = {
	 { "D0_ARF_WAKEUP", 0, 0, &umr_bitfield_default },
	 { "D1_ARF_WAKEUP", 1, 1, &umr_bitfield_default },
	 { "D0_REDC_WAKEUP", 2, 2, &umr_bitfield_default },
	 { "D1_REDC_WAKEUP", 3, 3, &umr_bitfield_default },
	 { "D0_WEDC_WAKEUP", 4, 4, &umr_bitfield_default },
	 { "D1_WEDC_WAKEUP", 5, 5, &umr_bitfield_default },
	 { "MCLK_FREQ_CHANGE_WAKEUP", 6, 6, &umr_bitfield_default },
	 { "SCLK_SRBM_READY_WAKEUP", 7, 7, &umr_bitfield_default },
	 { "D0_CMD_FIFO_READY_WAKEUP", 8, 8, &umr_bitfield_default },
	 { "D1_CMD_FIFO_READY_WAKEUP", 9, 9, &umr_bitfield_default },
	 { "D0_DATA_FIFO_READY_WAKEUP", 10, 10, &umr_bitfield_default },
	 { "D1_DATA_FIFO_READY_WAKEUP", 11, 11, &umr_bitfield_default },
	 { "SOFTWARE_WAKEUP_WAKEUP", 12, 12, &umr_bitfield_default },
	 { "RESERVE0_WAKEUP", 13, 13, &umr_bitfield_default },
	 { "TSM_DONE_WAKEUP", 14, 14, &umr_bitfield_default },
	 { "TIMER_DONE_WAKEUP", 15, 15, &umr_bitfield_default },
	 { "TCG_DONE_WAKEUP", 17, 17, &umr_bitfield_default },
	 { "ALLOWSTOP0_WAKEUP", 18, 18, &umr_bitfield_default },
	 { "ALLOWSTOP1_WAKEUP", 19, 19, &umr_bitfield_default },
	 { "DPM_WAKEUP", 20, 20, &umr_bitfield_default },
	 { "ALLOWSTOPB0_WAKEUP", 21, 21, &umr_bitfield_default },
	 { "ALLOWSTOPB1_WAKEUP", 22, 22, &umr_bitfield_default },
	 { "DPM_LPT_WAKEUP", 23, 23, &umr_bitfield_default },
	 { "D0_IDLEH_WAKEUP", 24, 24, &umr_bitfield_default },
	 { "D1_IDLEH_WAKEUP", 25, 25, &umr_bitfield_default },
	 { "PHY_PG_WAKEUP", 26, 26, &umr_bitfield_default },
	 { "SREG_WAKEUP", 27, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TRAIN_WAKEUP_MASK[] = {
	 { "D0_ARF_WAKEUP", 0, 0, &umr_bitfield_default },
	 { "D1_ARF_WAKEUP", 1, 1, &umr_bitfield_default },
	 { "D0_REDC_WAKEUP", 2, 2, &umr_bitfield_default },
	 { "D1_REDC_WAKEUP", 3, 3, &umr_bitfield_default },
	 { "D0_WEDC_WAKEUP", 4, 4, &umr_bitfield_default },
	 { "D1_WEDC_WAKEUP", 5, 5, &umr_bitfield_default },
	 { "MCLK_FREQ_CHANGE_WAKEUP", 6, 6, &umr_bitfield_default },
	 { "SCLK_SRBM_READY_WAKEUP", 7, 7, &umr_bitfield_default },
	 { "D0_CMD_FIFO_READY_WAKEUP", 8, 8, &umr_bitfield_default },
	 { "D1_CMD_FIFO_READY_WAKEUP", 9, 9, &umr_bitfield_default },
	 { "D0_DATA_FIFO_READY_WAKEUP", 10, 10, &umr_bitfield_default },
	 { "D1_DATA_FIFO_READY_WAKEUP", 11, 11, &umr_bitfield_default },
	 { "SOFTWARE_WAKEUP_WAKEUP", 12, 12, &umr_bitfield_default },
	 { "RESERVE0_WAKEUP", 13, 13, &umr_bitfield_default },
	 { "TSM_DONE_WAKEUP", 14, 14, &umr_bitfield_default },
	 { "TIMER_DONE_WAKEUP", 15, 15, &umr_bitfield_default },
	 { "TCG_DONE_WAKEUP", 17, 17, &umr_bitfield_default },
	 { "ALLOWSTOP0_WAKEUP", 18, 18, &umr_bitfield_default },
	 { "ALLOWSTOP1_WAKEUP", 19, 19, &umr_bitfield_default },
	 { "DPM_WAKEUP", 20, 20, &umr_bitfield_default },
	 { "ALLOWSTOPB0_WAKEUP", 21, 21, &umr_bitfield_default },
	 { "ALLOWSTOPB1_WAKEUP", 22, 22, &umr_bitfield_default },
	 { "DPM_LPT_WAKEUP", 23, 23, &umr_bitfield_default },
	 { "D0_IDLEH_WAKEUP", 24, 24, &umr_bitfield_default },
	 { "D1_IDLEH_WAKEUP", 25, 25, &umr_bitfield_default },
	 { "PHY_PG_WAKEUP", 26, 26, &umr_bitfield_default },
	 { "SREG_WAKEUP", 27, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TRAIN_CAPTURE[] = {
	 { "D0_ARF_WAKEUP", 0, 0, &umr_bitfield_default },
	 { "D1_ARF_WAKEUP", 1, 1, &umr_bitfield_default },
	 { "D0_REDC_WAKEUP", 2, 2, &umr_bitfield_default },
	 { "D1_REDC_WAKEUP", 3, 3, &umr_bitfield_default },
	 { "D0_WEDC_WAKEUP", 4, 4, &umr_bitfield_default },
	 { "D1_WEDC_WAKEUP", 5, 5, &umr_bitfield_default },
	 { "MCLK_FREQ_CHANGE_WAKEUP", 6, 6, &umr_bitfield_default },
	 { "SCLK_SRBM_READY_WAKEUP", 7, 7, &umr_bitfield_default },
	 { "D0_CMD_FIFO_READY_WAKEUP", 8, 8, &umr_bitfield_default },
	 { "D1_CMD_FIFO_READY_WAKEUP", 9, 9, &umr_bitfield_default },
	 { "D0_DATA_FIFO_READY_WAKEUP", 10, 10, &umr_bitfield_default },
	 { "D1_DATA_FIFO_READY_WAKEUP", 11, 11, &umr_bitfield_default },
	 { "SOFTWARE_WAKEUP_WAKEUP", 12, 12, &umr_bitfield_default },
	 { "RESERVE0_WAKEUP", 13, 13, &umr_bitfield_default },
	 { "TSM_DONE_WAKEUP", 14, 14, &umr_bitfield_default },
	 { "TIMER_DONE_WAKEUP", 15, 15, &umr_bitfield_default },
	 { "TCG_DONE_WAKEUP", 17, 17, &umr_bitfield_default },
	 { "ALLOWSTOP0_WAKEUP", 18, 18, &umr_bitfield_default },
	 { "ALLOWSTOP1_WAKEUP", 19, 19, &umr_bitfield_default },
	 { "DPM_WAKEUP", 20, 20, &umr_bitfield_default },
	 { "ALLOWSTOPB0_WAKEUP", 21, 21, &umr_bitfield_default },
	 { "ALLOWSTOPB1_WAKEUP", 22, 22, &umr_bitfield_default },
	 { "DPM_LPT_WAKEUP", 23, 23, &umr_bitfield_default },
	 { "D0_IDLEH_WAKEUP", 24, 24, &umr_bitfield_default },
	 { "D1_IDLEH_WAKEUP", 25, 25, &umr_bitfield_default },
	 { "PHY_PG_WAKEUP", 26, 26, &umr_bitfield_default },
	 { "SREG_WAKEUP", 27, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TRAIN_WAKEUP_CLEAR[] = {
	 { "D0_ARF_WAKEUP", 0, 0, &umr_bitfield_default },
	 { "D1_ARF_WAKEUP", 1, 1, &umr_bitfield_default },
	 { "D0_REDC_WAKEUP", 2, 2, &umr_bitfield_default },
	 { "D1_REDC_WAKEUP", 3, 3, &umr_bitfield_default },
	 { "D0_WEDC_WAKEUP", 4, 4, &umr_bitfield_default },
	 { "D1_WEDC_WAKEUP", 5, 5, &umr_bitfield_default },
	 { "MCLK_FREQ_CHANGE_WAKEUP", 6, 6, &umr_bitfield_default },
	 { "SCLK_SRBM_READY_WAKEUP", 7, 7, &umr_bitfield_default },
	 { "D0_CMD_FIFO_READY_WAKEUP", 8, 8, &umr_bitfield_default },
	 { "D1_CMD_FIFO_READY_WAKEUP", 9, 9, &umr_bitfield_default },
	 { "D0_DATA_FIFO_READY_WAKEUP", 10, 10, &umr_bitfield_default },
	 { "D1_DATA_FIFO_READY_WAKEUP", 11, 11, &umr_bitfield_default },
	 { "SOFTWARE_WAKEUP_WAKEUP", 12, 12, &umr_bitfield_default },
	 { "RESERVE0_WAKEUP", 13, 13, &umr_bitfield_default },
	 { "TSM_DONE_WAKEUP", 14, 14, &umr_bitfield_default },
	 { "TIMER_DONE_WAKEUP", 15, 15, &umr_bitfield_default },
	 { "CLEARALL", 16, 16, &umr_bitfield_default },
	 { "TCG_DONE_WAKEUP", 17, 17, &umr_bitfield_default },
	 { "ALLOWSTOP0_WAKEUP", 18, 18, &umr_bitfield_default },
	 { "ALLOWSTOP1_WAKEUP", 19, 19, &umr_bitfield_default },
	 { "DPM_WAKEUP", 20, 20, &umr_bitfield_default },
	 { "ALLOWSTOPB0_WAKEUP", 21, 21, &umr_bitfield_default },
	 { "ALLOWSTOPB1_WAKEUP", 22, 22, &umr_bitfield_default },
	 { "DPM_LPT_WAKEUP", 23, 23, &umr_bitfield_default },
	 { "D0_IDLEH_WAKEUP", 24, 24, &umr_bitfield_default },
	 { "D1_IDLEH_WAKEUP", 25, 25, &umr_bitfield_default },
	 { "PHY_PG_WAKEUP", 26, 26, &umr_bitfield_default },
	 { "SREG_WAKEUP", 27, 27, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TRAIN_TIMING[] = {
	 { "TWT2RT", 0, 4, &umr_bitfield_default },
	 { "TARF2T", 5, 9, &umr_bitfield_default },
	 { "TT2ROW", 10, 14, &umr_bitfield_default },
	 { "TLD2LD", 15, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_TRAIN_EDCCDR_R_D0[] = {
	 { "EDC0", 0, 7, &umr_bitfield_default },
	 { "EDC1", 8, 15, &umr_bitfield_default },
	 { "EDC2", 16, 23, &umr_bitfield_default },
	 { "EDC3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_TRAIN_EDCCDR_R_D1[] = {
	 { "EDC0", 0, 7, &umr_bitfield_default },
	 { "EDC1", 8, 15, &umr_bitfield_default },
	 { "EDC2", 16, 23, &umr_bitfield_default },
	 { "EDC3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_TRAIN_PRBSERR_0_D0[] = {
	 { "DQ_STATUS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_TRAIN_PRBSERR_1_D0[] = {
	 { "DBI_STATUS", 0, 3, &umr_bitfield_default },
	 { "EDC_STATUS", 4, 7, &umr_bitfield_default },
	 { "WCK_STATUS", 8, 11, &umr_bitfield_default },
	 { "WCDR_STATUS", 12, 15, &umr_bitfield_default },
	 { "PMA_PRBSCLR", 28, 28, &umr_bitfield_default },
	 { "PMD0_PRBSCLR", 29, 29, &umr_bitfield_default },
	 { "PMD1_PRBSCLR", 30, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_TRAIN_EDC_STATUS_D0[] = {
	 { "WEDC_CNT", 0, 15, &umr_bitfield_default },
	 { "REDC_CNT", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_TRAIN_PRBSERR_0_D1[] = {
	 { "DQ_STATUS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_TRAIN_PRBSERR_1_D1[] = {
	 { "DBI_STATUS", 0, 3, &umr_bitfield_default },
	 { "EDC_STATUS", 4, 7, &umr_bitfield_default },
	 { "WCK_STATUS", 8, 11, &umr_bitfield_default },
	 { "WCDR_STATUS", 12, 15, &umr_bitfield_default },
	 { "PMA_PRBSCLR", 28, 28, &umr_bitfield_default },
	 { "PMD0_PRBSCLR", 29, 29, &umr_bitfield_default },
	 { "PMD1_PRBSCLR", 30, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_TRAIN_EDC_STATUS_D1[] = {
	 { "WEDC_CNT", 0, 15, &umr_bitfield_default },
	 { "REDC_CNT", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_TXCNTL_DPHY0_D0[] = {
	 { "BIASSEL", 0, 1, &umr_bitfield_default },
	 { "DRVDUTY", 2, 3, &umr_bitfield_default },
	 { "LOWCMEN", 4, 4, &umr_bitfield_default },
	 { "QDR", 5, 5, &umr_bitfield_default },
	 { "EMPH", 6, 6, &umr_bitfield_default },
	 { "TXPD", 7, 7, &umr_bitfield_default },
	 { "PTERM", 8, 11, &umr_bitfield_default },
	 { "NTERM", 12, 15, &umr_bitfield_default },
	 { "PDRV", 16, 19, &umr_bitfield_default },
	 { "NDRV", 20, 23, &umr_bitfield_default },
	 { "TSTEN", 24, 24, &umr_bitfield_default },
	 { "EDCTX_CLKGATE_EN", 25, 25, &umr_bitfield_default },
	 { "TXBYPASS", 26, 26, &umr_bitfield_default },
	 { "PLL_LOOPBCK", 27, 27, &umr_bitfield_default },
	 { "TXBYPASS_DATA", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_TXCNTL_DPHY1_D0[] = {
	 { "BIASSEL", 0, 1, &umr_bitfield_default },
	 { "DRVDUTY", 2, 3, &umr_bitfield_default },
	 { "LOWCMEN", 4, 4, &umr_bitfield_default },
	 { "QDR", 5, 5, &umr_bitfield_default },
	 { "EMPH", 6, 6, &umr_bitfield_default },
	 { "TXPD", 7, 7, &umr_bitfield_default },
	 { "PTERM", 8, 11, &umr_bitfield_default },
	 { "NTERM", 12, 15, &umr_bitfield_default },
	 { "PDRV", 16, 19, &umr_bitfield_default },
	 { "NDRV", 20, 23, &umr_bitfield_default },
	 { "TSTEN", 24, 24, &umr_bitfield_default },
	 { "EDCTX_CLKGATE_EN", 25, 25, &umr_bitfield_default },
	 { "TXBYPASS", 26, 26, &umr_bitfield_default },
	 { "PLL_LOOPBCK", 27, 27, &umr_bitfield_default },
	 { "TXBYPASS_DATA", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_TXCNTL_APHY_D0[] = {
	 { "BIASSEL", 0, 1, &umr_bitfield_default },
	 { "DRVDUTY", 2, 3, &umr_bitfield_default },
	 { "LOWCMEN", 4, 4, &umr_bitfield_default },
	 { "QDR", 5, 5, &umr_bitfield_default },
	 { "EMPH", 6, 6, &umr_bitfield_default },
	 { "TXPD", 7, 7, &umr_bitfield_default },
	 { "PTERM", 8, 11, &umr_bitfield_default },
	 { "TXBPASS_SEL", 12, 12, &umr_bitfield_default },
	 { "PMA_LOOPBACK", 13, 15, &umr_bitfield_default },
	 { "PDRV", 16, 19, &umr_bitfield_default },
	 { "NDRV", 20, 22, &umr_bitfield_default },
	 { "YCLKON", 23, 23, &umr_bitfield_default },
	 { "TSTEN", 24, 24, &umr_bitfield_default },
	 { "TXRESET", 25, 25, &umr_bitfield_default },
	 { "TXBYPASS", 26, 26, &umr_bitfield_default },
	 { "TXBYPASS_DATA", 27, 29, &umr_bitfield_default },
	 { "CKE_BIT", 30, 30, &umr_bitfield_default },
	 { "CKE_SEL", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_RXCNTL_DPHY0_D0[] = {
	 { "RXBIASSEL", 0, 1, &umr_bitfield_default },
	 { "RCVSEL", 2, 2, &umr_bitfield_default },
	 { "VREFPDNB", 3, 3, &umr_bitfield_default },
	 { "RXDPWRON_DLY", 4, 5, &umr_bitfield_default },
	 { "RXPDNB", 6, 6, &umr_bitfield_default },
	 { "RXLP", 7, 7, &umr_bitfield_default },
	 { "VREFCAL", 8, 11, &umr_bitfield_default },
	 { "VREFCAL_STR", 12, 15, &umr_bitfield_default },
	 { "VREFSEL", 16, 16, &umr_bitfield_default },
	 { "RX_PEAKSEL", 18, 19, &umr_bitfield_default },
	 { "DLL_ADJ_B0", 20, 22, &umr_bitfield_default },
	 { "DLL_ADJ_B1", 24, 26, &umr_bitfield_default },
	 { "DLL_ADJ_M", 28, 28, &umr_bitfield_default },
	 { "REFCLK_PWRON", 29, 29, &umr_bitfield_default },
	 { "DLL_BW_CTRL", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_RXCNTL_DPHY1_D0[] = {
	 { "RXBIASSEL", 0, 1, &umr_bitfield_default },
	 { "RCVSEL", 2, 2, &umr_bitfield_default },
	 { "VREFPDNB", 3, 3, &umr_bitfield_default },
	 { "RXDPWRON_DLY", 4, 5, &umr_bitfield_default },
	 { "RXPDNB", 6, 6, &umr_bitfield_default },
	 { "RXLP", 7, 7, &umr_bitfield_default },
	 { "VREFCAL", 8, 11, &umr_bitfield_default },
	 { "VREFCAL_STR", 12, 15, &umr_bitfield_default },
	 { "VREFSEL", 16, 16, &umr_bitfield_default },
	 { "RX_PEAKSEL", 18, 19, &umr_bitfield_default },
	 { "DLL_ADJ_B0", 20, 22, &umr_bitfield_default },
	 { "DLL_ADJ_B1", 24, 26, &umr_bitfield_default },
	 { "DLL_ADJ_M", 28, 28, &umr_bitfield_default },
	 { "REFCLK_PWRON", 29, 29, &umr_bitfield_default },
	 { "DLL_BW_CTRL", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_DPHY_STR_CNTL_D0[] = {
	 { "PSTR_OFF_D", 0, 5, &umr_bitfield_default },
	 { "NSTR_OFF_D", 6, 11, &umr_bitfield_default },
	 { "PSTR_OFF_S", 12, 17, &umr_bitfield_default },
	 { "NSTR_OFF_S", 18, 23, &umr_bitfield_default },
	 { "USE_D_CAL", 24, 24, &umr_bitfield_default },
	 { "USE_S_CAL", 25, 25, &umr_bitfield_default },
	 { "CAL_SEL", 26, 27, &umr_bitfield_default },
	 { "LOAD_D_STR", 28, 28, &umr_bitfield_default },
	 { "LOAD_S_STR", 29, 29, &umr_bitfield_default },
	 { "AUTO_LD_STR", 30, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_TXCNTL_DPHY0_D1[] = {
	 { "BIASSEL", 0, 1, &umr_bitfield_default },
	 { "DRVDUTY", 2, 3, &umr_bitfield_default },
	 { "LOWCMEN", 4, 4, &umr_bitfield_default },
	 { "QDR", 5, 5, &umr_bitfield_default },
	 { "EMPH", 6, 6, &umr_bitfield_default },
	 { "TXPD", 7, 7, &umr_bitfield_default },
	 { "PTERM", 8, 11, &umr_bitfield_default },
	 { "NTERM", 12, 15, &umr_bitfield_default },
	 { "PDRV", 16, 19, &umr_bitfield_default },
	 { "NDRV", 20, 23, &umr_bitfield_default },
	 { "TSTEN", 24, 24, &umr_bitfield_default },
	 { "EDCTX_CLKGATE_EN", 25, 25, &umr_bitfield_default },
	 { "TXBYPASS", 26, 26, &umr_bitfield_default },
	 { "PLL_LOOPBCK", 27, 27, &umr_bitfield_default },
	 { "TXBYPASS_DATA", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_TXCNTL_DPHY1_D1[] = {
	 { "BIASSEL", 0, 1, &umr_bitfield_default },
	 { "DRVDUTY", 2, 3, &umr_bitfield_default },
	 { "LOWCMEN", 4, 4, &umr_bitfield_default },
	 { "QDR", 5, 5, &umr_bitfield_default },
	 { "EMPH", 6, 6, &umr_bitfield_default },
	 { "TXPD", 7, 7, &umr_bitfield_default },
	 { "PTERM", 8, 11, &umr_bitfield_default },
	 { "NTERM", 12, 15, &umr_bitfield_default },
	 { "PDRV", 16, 19, &umr_bitfield_default },
	 { "NDRV", 20, 23, &umr_bitfield_default },
	 { "TSTEN", 24, 24, &umr_bitfield_default },
	 { "EDCTX_CLKGATE_EN", 25, 25, &umr_bitfield_default },
	 { "TXBYPASS", 26, 26, &umr_bitfield_default },
	 { "PLL_LOOPBCK", 27, 27, &umr_bitfield_default },
	 { "TXBYPASS_DATA", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_TXCNTL_APHY_D1[] = {
	 { "BIASSEL", 0, 1, &umr_bitfield_default },
	 { "DRVDUTY", 2, 3, &umr_bitfield_default },
	 { "LOWCMEN", 4, 4, &umr_bitfield_default },
	 { "QDR", 5, 5, &umr_bitfield_default },
	 { "EMPH", 6, 6, &umr_bitfield_default },
	 { "TXPD", 7, 7, &umr_bitfield_default },
	 { "PTERM", 8, 11, &umr_bitfield_default },
	 { "TXBPASS_SEL", 12, 12, &umr_bitfield_default },
	 { "PMA_LOOPBACK", 13, 15, &umr_bitfield_default },
	 { "PDRV", 16, 19, &umr_bitfield_default },
	 { "NDRV", 20, 22, &umr_bitfield_default },
	 { "YCLKON", 23, 23, &umr_bitfield_default },
	 { "TSTEN", 24, 24, &umr_bitfield_default },
	 { "TXRESET", 25, 25, &umr_bitfield_default },
	 { "TXBYPASS", 26, 26, &umr_bitfield_default },
	 { "TXBYPASS_DATA", 27, 29, &umr_bitfield_default },
	 { "CKE_BIT", 30, 30, &umr_bitfield_default },
	 { "CKE_SEL", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_RXCNTL_DPHY0_D1[] = {
	 { "RXBIASSEL", 0, 1, &umr_bitfield_default },
	 { "RCVSEL", 2, 2, &umr_bitfield_default },
	 { "VREFPDNB", 3, 3, &umr_bitfield_default },
	 { "RXDPWRON_DLY", 4, 5, &umr_bitfield_default },
	 { "RXPDNB", 6, 6, &umr_bitfield_default },
	 { "RXLP", 7, 7, &umr_bitfield_default },
	 { "VREFCAL", 8, 11, &umr_bitfield_default },
	 { "VREFCAL_STR", 12, 15, &umr_bitfield_default },
	 { "VREFSEL", 16, 16, &umr_bitfield_default },
	 { "RX_PEAKSEL", 18, 19, &umr_bitfield_default },
	 { "DLL_ADJ_B0", 20, 22, &umr_bitfield_default },
	 { "DLL_ADJ_B1", 24, 26, &umr_bitfield_default },
	 { "DLL_ADJ_M", 28, 28, &umr_bitfield_default },
	 { "REFCLK_PWRON", 29, 29, &umr_bitfield_default },
	 { "DLL_BW_CTRL", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_RXCNTL_DPHY1_D1[] = {
	 { "RXBIASSEL", 0, 1, &umr_bitfield_default },
	 { "RCVSEL", 2, 2, &umr_bitfield_default },
	 { "VREFPDNB", 3, 3, &umr_bitfield_default },
	 { "RXDPWRON_DLY", 4, 5, &umr_bitfield_default },
	 { "RXPDNB", 6, 6, &umr_bitfield_default },
	 { "RXLP", 7, 7, &umr_bitfield_default },
	 { "VREFCAL", 8, 11, &umr_bitfield_default },
	 { "VREFCAL_STR", 12, 15, &umr_bitfield_default },
	 { "VREFSEL", 16, 16, &umr_bitfield_default },
	 { "RX_PEAKSEL", 18, 19, &umr_bitfield_default },
	 { "DLL_ADJ_B0", 20, 22, &umr_bitfield_default },
	 { "DLL_ADJ_B1", 24, 26, &umr_bitfield_default },
	 { "DLL_ADJ_M", 28, 28, &umr_bitfield_default },
	 { "REFCLK_PWRON", 29, 29, &umr_bitfield_default },
	 { "DLL_BW_CTRL", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_DPHY_STR_CNTL_D1[] = {
	 { "PSTR_OFF_D", 0, 5, &umr_bitfield_default },
	 { "NSTR_OFF_D", 6, 11, &umr_bitfield_default },
	 { "PSTR_OFF_S", 12, 17, &umr_bitfield_default },
	 { "NSTR_OFF_S", 18, 23, &umr_bitfield_default },
	 { "USE_D_CAL", 24, 24, &umr_bitfield_default },
	 { "USE_S_CAL", 25, 25, &umr_bitfield_default },
	 { "CAL_SEL", 26, 27, &umr_bitfield_default },
	 { "LOAD_D_STR", 28, 28, &umr_bitfield_default },
	 { "LOAD_S_STR", 29, 29, &umr_bitfield_default },
	 { "AUTO_LD_STR", 30, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_CDRCNTL_D0[] = {
	 { "RXPHASE_B01", 0, 3, &umr_bitfield_default },
	 { "RXPHASE_B23", 4, 7, &umr_bitfield_default },
	 { "RXCDREN_B01", 8, 8, &umr_bitfield_default },
	 { "RXCDREN_B23", 9, 9, &umr_bitfield_default },
	 { "RXCDRBYPASS_B01", 10, 10, &umr_bitfield_default },
	 { "RXCDRBYPASS_B23", 11, 11, &umr_bitfield_default },
	 { "RXPHASE1_B01", 12, 15, &umr_bitfield_default },
	 { "RXPHASE1_B23", 16, 19, &umr_bitfield_default },
	 { "DQTXCDREN_B0", 20, 20, &umr_bitfield_default },
	 { "DQTXCDREN_B1", 21, 21, &umr_bitfield_default },
	 { "DQRXCDREN_B0", 22, 22, &umr_bitfield_default },
	 { "DQRXCDREN_B1", 23, 23, &umr_bitfield_default },
	 { "WCDRRXCDREN_B0", 24, 24, &umr_bitfield_default },
	 { "WCDRRXCDREN_B1", 25, 25, &umr_bitfield_default },
	 { "WCDREDC_B0", 26, 26, &umr_bitfield_default },
	 { "WCDREDC_B1", 27, 27, &umr_bitfield_default },
	 { "DQRXSEL_B0", 28, 28, &umr_bitfield_default },
	 { "DQRXSEL_B1", 29, 29, &umr_bitfield_default },
	 { "DQTXSEL_B0", 30, 30, &umr_bitfield_default },
	 { "DQTXSEL_B1", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_CDRCNTL_D1[] = {
	 { "RXPHASE_B01", 0, 3, &umr_bitfield_default },
	 { "RXPHASE_B23", 4, 7, &umr_bitfield_default },
	 { "RXCDREN_B01", 8, 8, &umr_bitfield_default },
	 { "RXCDREN_B23", 9, 9, &umr_bitfield_default },
	 { "RXCDRBYPASS_B01", 10, 10, &umr_bitfield_default },
	 { "RXCDRBYPASS_B23", 11, 11, &umr_bitfield_default },
	 { "RXPHASE1_B01", 12, 15, &umr_bitfield_default },
	 { "RXPHASE1_B23", 16, 19, &umr_bitfield_default },
	 { "DQTXCDREN_B0", 20, 20, &umr_bitfield_default },
	 { "DQTXCDREN_B1", 21, 21, &umr_bitfield_default },
	 { "DQRXCDREN_B0", 22, 22, &umr_bitfield_default },
	 { "DQRXCDREN_B1", 23, 23, &umr_bitfield_default },
	 { "WCDRRXCDREN_B0", 24, 24, &umr_bitfield_default },
	 { "WCDRRXCDREN_B1", 25, 25, &umr_bitfield_default },
	 { "WCDREDC_B0", 26, 26, &umr_bitfield_default },
	 { "WCDREDC_B1", 27, 27, &umr_bitfield_default },
	 { "DQRXSEL_B0", 28, 28, &umr_bitfield_default },
	 { "DQRXSEL_B1", 29, 29, &umr_bitfield_default },
	 { "DQTXSEL_B0", 30, 30, &umr_bitfield_default },
	 { "DQTXSEL_B1", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_FIFO_CTL[] = {
	 { "W_LD_INIT_D0", 0, 1, &umr_bitfield_default },
	 { "W_SYC_SEL", 2, 3, &umr_bitfield_default },
	 { "R_LD_INIT", 4, 5, &umr_bitfield_default },
	 { "R_SYC_SEL", 6, 7, &umr_bitfield_default },
	 { "CG_DIS_D0", 8, 8, &umr_bitfield_default },
	 { "CG_DIS_D1", 9, 9, &umr_bitfield_default },
	 { "W_LD_INIT_D1", 10, 11, &umr_bitfield_default },
	 { "SYC_DLY", 12, 14, &umr_bitfield_default },
	 { "W_ASYC_EXT", 16, 17, &umr_bitfield_default },
	 { "W_DSYC_EXT", 18, 19, &umr_bitfield_default },
	 { "R_DQS_LD_INIT", 20, 23, &umr_bitfield_default },
	 { "R_DQS_STEP", 24, 27, &umr_bitfield_default },
	 { "R_DQS_FRC", 28, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_BYTE0_D0[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_BYTE1_D0[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_BYTE2_D0[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_BYTE3_D0[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_DBI_D0[] = {
	 { "DBI0", 0, 3, &umr_bitfield_default },
	 { "DBI1", 4, 7, &umr_bitfield_default },
	 { "DBI2", 8, 11, &umr_bitfield_default },
	 { "DBI3", 12, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_EDC_D0[] = {
	 { "EDC0", 0, 3, &umr_bitfield_default },
	 { "EDC1", 4, 7, &umr_bitfield_default },
	 { "EDC2", 8, 11, &umr_bitfield_default },
	 { "EDC3", 12, 15, &umr_bitfield_default },
	 { "WCDR0", 16, 19, &umr_bitfield_default },
	 { "WCDR1", 20, 23, &umr_bitfield_default },
	 { "WCDR2", 24, 27, &umr_bitfield_default },
	 { "WCDR3", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_FCK_D0[] = {
	 { "FCK0", 0, 3, &umr_bitfield_default },
	 { "FCK1", 4, 7, &umr_bitfield_default },
	 { "FCK2", 8, 11, &umr_bitfield_default },
	 { "FCK3", 12, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC8[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_BYTE0_D1[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_BYTE1_D1[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_BYTE2_D1[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_BYTE3_D1[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_DBI_D1[] = {
	 { "DBI0", 0, 3, &umr_bitfield_default },
	 { "DBI1", 4, 7, &umr_bitfield_default },
	 { "DBI2", 8, 11, &umr_bitfield_default },
	 { "DBI3", 12, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_EDC_D1[] = {
	 { "EDC0", 0, 3, &umr_bitfield_default },
	 { "EDC1", 4, 7, &umr_bitfield_default },
	 { "EDC2", 8, 11, &umr_bitfield_default },
	 { "EDC3", 12, 15, &umr_bitfield_default },
	 { "WCDR0", 16, 19, &umr_bitfield_default },
	 { "WCDR1", 20, 23, &umr_bitfield_default },
	 { "WCDR2", 24, 27, &umr_bitfield_default },
	 { "WCDR3", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TXFRAMING_FCK_D1[] = {
	 { "FCK0", 0, 3, &umr_bitfield_default },
	 { "FCK1", 4, 7, &umr_bitfield_default },
	 { "FCK2", 8, 11, &umr_bitfield_default },
	 { "FCK3", 12, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_BYTE0_D0[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_BYTE1_D0[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_BYTE2_D0[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_BYTE3_D0[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_DBI_D0[] = {
	 { "DBI0", 0, 3, &umr_bitfield_default },
	 { "DBI1", 4, 7, &umr_bitfield_default },
	 { "DBI2", 8, 11, &umr_bitfield_default },
	 { "DBI3", 12, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_EDC_D0[] = {
	 { "EDC0", 0, 3, &umr_bitfield_default },
	 { "EDC1", 4, 7, &umr_bitfield_default },
	 { "EDC2", 8, 11, &umr_bitfield_default },
	 { "EDC3", 12, 15, &umr_bitfield_default },
	 { "WCDR0", 16, 19, &umr_bitfield_default },
	 { "WCDR1", 20, 23, &umr_bitfield_default },
	 { "WCDR2", 24, 27, &umr_bitfield_default },
	 { "WCDR3", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_BYTE0_D1[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_BYTE1_D1[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_BYTE2_D1[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_BYTE3_D1[] = {
	 { "DQ0", 0, 3, &umr_bitfield_default },
	 { "DQ1", 4, 7, &umr_bitfield_default },
	 { "DQ2", 8, 11, &umr_bitfield_default },
	 { "DQ3", 12, 15, &umr_bitfield_default },
	 { "DQ4", 16, 19, &umr_bitfield_default },
	 { "DQ5", 20, 23, &umr_bitfield_default },
	 { "DQ6", 24, 27, &umr_bitfield_default },
	 { "DQ7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_DBI_D1[] = {
	 { "DBI0", 0, 3, &umr_bitfield_default },
	 { "DBI1", 4, 7, &umr_bitfield_default },
	 { "DBI2", 8, 11, &umr_bitfield_default },
	 { "DBI3", 12, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RXFRAMING_EDC_D1[] = {
	 { "EDC0", 0, 3, &umr_bitfield_default },
	 { "EDC1", 4, 7, &umr_bitfield_default },
	 { "EDC2", 8, 11, &umr_bitfield_default },
	 { "EDC3", 12, 15, &umr_bitfield_default },
	 { "WCDR0", 16, 19, &umr_bitfield_default },
	 { "WCDR1", 20, 23, &umr_bitfield_default },
	 { "WCDR2", 24, 27, &umr_bitfield_default },
	 { "WCDR3", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_PAD_CNTL[] = {
	 { "MEM_IO_IMP_MIN", 0, 7, &umr_bitfield_default },
	 { "MEM_IO_IMP_MAX", 8, 15, &umr_bitfield_default },
	 { "TXPHASE_GRAY", 16, 16, &umr_bitfield_default },
	 { "RXPHASE_GRAY", 17, 17, &umr_bitfield_default },
	 { "OVL_YCLKON_D0", 18, 18, &umr_bitfield_default },
	 { "OVL_YCLKON_D1", 19, 19, &umr_bitfield_default },
	 { "ATBSEL", 20, 23, &umr_bitfield_default },
	 { "ATBEN", 24, 29, &umr_bitfield_default },
	 { "ATBSEL_D1", 30, 30, &umr_bitfield_default },
	 { "ATBSEL_D0", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_PAD_CNTL_D0[] = {
	 { "DELAY_CLK_SYNC", 2, 2, &umr_bitfield_default },
	 { "DELAY_CMD_SYNC", 3, 3, &umr_bitfield_default },
	 { "DELAY_ADR_SYNC", 4, 4, &umr_bitfield_default },
	 { "MEM_FALL_OUT_CLK", 7, 7, &umr_bitfield_default },
	 { "MEM_FALL_OUT_CMD", 8, 8, &umr_bitfield_default },
	 { "MEM_FALL_OUT_ADR", 9, 9, &umr_bitfield_default },
	 { "FORCE_EN_RD_STR", 10, 10, &umr_bitfield_default },
	 { "EN_RD_STR_DLY", 11, 11, &umr_bitfield_default },
	 { "DISABLE_CMD", 12, 12, &umr_bitfield_default },
	 { "DISABLE_ADR", 13, 13, &umr_bitfield_default },
	 { "VREFI_EN", 14, 14, &umr_bitfield_default },
	 { "VREFI_SEL", 15, 19, &umr_bitfield_default },
	 { "CK_AUTO_EN", 20, 20, &umr_bitfield_default },
	 { "CK_DELAY_SEL", 21, 21, &umr_bitfield_default },
	 { "CK_DELAY_N", 22, 23, &umr_bitfield_default },
	 { "CK_DELAY_P", 24, 25, &umr_bitfield_default },
	 { "TXPWROFF_CKE", 27, 27, &umr_bitfield_default },
	 { "UNI_STR", 28, 28, &umr_bitfield_default },
	 { "DIFF_STR", 29, 29, &umr_bitfield_default },
	 { "GDDR_PWRON", 30, 30, &umr_bitfield_default },
	 { "TXPWROFF_CLK", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_PAD_CNTL_D1[] = {
	 { "DELAY_DATA_SYNC", 0, 0, &umr_bitfield_default },
	 { "DELAY_STR_SYNC", 1, 1, &umr_bitfield_default },
	 { "DELAY_CLK_SYNC", 2, 2, &umr_bitfield_default },
	 { "DELAY_CMD_SYNC", 3, 3, &umr_bitfield_default },
	 { "DELAY_ADR_SYNC", 4, 4, &umr_bitfield_default },
	 { "MEM_FALL_OUT_DATA", 5, 5, &umr_bitfield_default },
	 { "MEM_FALL_OUT_STR", 6, 6, &umr_bitfield_default },
	 { "MEM_FALL_OUT_CLK", 7, 7, &umr_bitfield_default },
	 { "MEM_FALL_OUT_CMD", 8, 8, &umr_bitfield_default },
	 { "MEM_FALL_OUT_ADR", 9, 9, &umr_bitfield_default },
	 { "FORCE_EN_RD_STR", 10, 10, &umr_bitfield_default },
	 { "EN_RD_STR_DLY", 11, 11, &umr_bitfield_default },
	 { "DISABLE_CMD", 12, 12, &umr_bitfield_default },
	 { "DISABLE_ADR", 13, 13, &umr_bitfield_default },
	 { "VREFI_EN", 14, 14, &umr_bitfield_default },
	 { "VREFI_SEL", 15, 19, &umr_bitfield_default },
	 { "CK_AUTO_EN", 20, 20, &umr_bitfield_default },
	 { "CK_DELAY_SEL", 21, 21, &umr_bitfield_default },
	 { "CK_DELAY_N", 22, 23, &umr_bitfield_default },
	 { "CK_DELAY_P", 24, 25, &umr_bitfield_default },
	 { "TXPWROFF_CKE", 27, 27, &umr_bitfield_default },
	 { "UNI_STR", 28, 28, &umr_bitfield_default },
	 { "DIFF_STR", 29, 29, &umr_bitfield_default },
	 { "GDDR_PWRON", 30, 30, &umr_bitfield_default },
	 { "TXPWROFF_CLK", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_NPL_STATUS[] = {
	 { "D0_PDELAY", 0, 1, &umr_bitfield_default },
	 { "D0_NDELAY", 2, 3, &umr_bitfield_default },
	 { "D0_PEARLY", 4, 4, &umr_bitfield_default },
	 { "D0_NEARLY", 5, 5, &umr_bitfield_default },
	 { "D1_PDELAY", 6, 7, &umr_bitfield_default },
	 { "D1_NDELAY", 8, 9, &umr_bitfield_default },
	 { "D1_PEARLY", 10, 10, &umr_bitfield_default },
	 { "D1_NEARLY", 11, 11, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_CNTL[] = {
	 { "MONITOR_PERIOD", 0, 29, &umr_bitfield_default },
	 { "CNTL", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_SEQ_CTL[] = {
	 { "SEL_A", 0, 3, &umr_bitfield_default },
	 { "SEL_B", 4, 7, &umr_bitfield_default },
	 { "SEL_CH0_C", 8, 11, &umr_bitfield_default },
	 { "SEL_CH0_D", 12, 15, &umr_bitfield_default },
	 { "SEL_CH1_A", 16, 19, &umr_bitfield_default },
	 { "SEL_CH1_B", 20, 23, &umr_bitfield_default },
	 { "SEL_CH1_C", 24, 27, &umr_bitfield_default },
	 { "SEL_CH1_D", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_SEQ_CNT_A_I0[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_SEQ_CNT_A_I1[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_SEQ_CNT_B_I0[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_SEQ_CNT_B_I1[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_STATUS_M[] = {
	 { "PWRUP_COMPL_D0", 0, 0, &umr_bitfield_default },
	 { "PWRUP_COMPL_D1", 1, 1, &umr_bitfield_default },
	 { "CMD_RDY_D0", 2, 2, &umr_bitfield_default },
	 { "CMD_RDY_D1", 3, 3, &umr_bitfield_default },
	 { "SLF_D0", 4, 4, &umr_bitfield_default },
	 { "SLF_D1", 5, 5, &umr_bitfield_default },
	 { "SS_SLF_D0", 6, 6, &umr_bitfield_default },
	 { "SS_SLF_D1", 7, 7, &umr_bitfield_default },
	 { "SEQ0_ARB_CMD_FIFO_EMPTY", 8, 8, &umr_bitfield_default },
	 { "SEQ1_ARB_CMD_FIFO_EMPTY", 9, 9, &umr_bitfield_default },
	 { "SEQ0_RS_DATA_FIFO_FULL", 12, 12, &umr_bitfield_default },
	 { "SEQ1_RS_DATA_FIFO_FULL", 13, 13, &umr_bitfield_default },
	 { "SEQ0_BUSY", 14, 14, &umr_bitfield_default },
	 { "SEQ1_BUSY", 15, 15, &umr_bitfield_default },
	 { "PMG_PWRSTATE", 16, 16, &umr_bitfield_default },
	 { "PMG_FSMSTATE", 20, 24, &umr_bitfield_default },
	 { "SEQ0_BUSY_HYS", 25, 25, &umr_bitfield_default },
	 { "SEQ1_BUSY_HYS", 26, 26, &umr_bitfield_default },
	 { "SEQ0_ALLOWSTOP", 27, 27, &umr_bitfield_default },
	 { "SEQ1_ALLOWSTOP", 28, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_VENDOR_ID_I0[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_VENDOR_ID_I1[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC0[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC1[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RESERVE_M[] = {
	 { "MCLK_FIELD", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_PMG_CMD_EMRS[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 18, &umr_bitfield_default },
	 { "BNK_MSB", 19, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "ADR_MSB1", 28, 28, &umr_bitfield_default },
	 { "ADR_MSB0", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_PMG_CFG[] = {
	 { "SYC_CLK", 0, 0, &umr_bitfield_default },
	 { "RST_MRS", 1, 1, &umr_bitfield_default },
	 { "RST_EMRS", 2, 2, &umr_bitfield_default },
	 { "TRI_MIO", 3, 3, &umr_bitfield_default },
	 { "XSR_TMR", 4, 7, &umr_bitfield_default },
	 { "RST_MRS1", 8, 8, &umr_bitfield_default },
	 { "RST_MRS2", 9, 9, &umr_bitfield_default },
	 { "DPM_WAKE", 10, 10, &umr_bitfield_default },
	 { "RFS_SRX", 12, 12, &umr_bitfield_default },
	 { "PREA_SRX", 13, 13, &umr_bitfield_default },
	 { "MRS_WAIT_CNT", 16, 19, &umr_bitfield_default },
	 { "WRITE_DURING_DLOCK", 20, 20, &umr_bitfield_default },
	 { "YCLK_ON", 21, 21, &umr_bitfield_default },
	 { "EARLY_ACK_ACPI", 22, 22, &umr_bitfield_default },
	 { "RXPDNB", 25, 25, &umr_bitfield_default },
	 { "ZQCL_SEND", 26, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SUP_GP2_STAT[] = {
	 { "STATUS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SUP_GP3_STAT[] = {
	 { "STATUS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SUP_IR_STAT[] = {
	 { "STATUS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SUP_DEC_STAT[] = {
	 { "STATUS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SUP_PGM_STAT[] = {
	 { "STATUS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SUP_R_PGM[] = {
	 { "PGM", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC3[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC4[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_CMP_CNTL[] = {
	 { "CMP_MASK_BYTE", 0, 3, &umr_bitfield_default },
	 { "CMP_MASK_BIT", 4, 11, &umr_bitfield_default },
	 { "LOAD_RTEDC", 12, 12, &umr_bitfield_default },
	 { "DATA_STORE_SEL", 13, 13, &umr_bitfield_default },
	 { "EDC_STORE_SEL", 14, 14, &umr_bitfield_default },
	 { "ENABLE_CMD_FIFO", 15, 15, &umr_bitfield_default },
	 { "CMP", 16, 17, &umr_bitfield_default },
	 { "DAT_MODE", 18, 18, &umr_bitfield_default },
	 { "EDC_STORE_MODE", 19, 19, &umr_bitfield_default },
	 { "DATA_STORE_MODE", 20, 21, &umr_bitfield_default },
	 { "MISMATCH_CNT", 22, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_CMD_CNTL[] = {
	 { "RESET", 0, 0, &umr_bitfield_default },
	 { "CMD_ISSUE_MODE", 1, 1, &umr_bitfield_default },
	 { "CMD_ISSUE_LOOP", 2, 2, &umr_bitfield_default },
	 { "LOOP_END_CONDITION", 3, 3, &umr_bitfield_default },
	 { "LOOP_CNT_MAX", 4, 15, &umr_bitfield_default },
	 { "CMD_ISSUE_MODE_U", 16, 16, &umr_bitfield_default },
	 { "CMD_ISSUE_RUN", 17, 17, &umr_bitfield_default },
	 { "LOOP_CNT_RD", 18, 27, &umr_bitfield_default },
	 { "ENABLE_D0", 28, 28, &umr_bitfield_default },
	 { "ENABLE_D1", 29, 29, &umr_bitfield_default },
	 { "STATUS_CH", 30, 30, &umr_bitfield_default },
	 { "DONE", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SUP_GP0_STAT[] = {
	 { "STATUS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SUP_GP1_STAT[] = {
	 { "STATUS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_DEBUG_INDEX[] = {
	 { "IO_DEBUG_INDEX", 0, 8, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_DEBUG_DATA[] = {
	 { "IO_DEBUG_DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_BYTE_REMAP_D0[] = {
	 { "BYTE0", 0, 1, &umr_bitfield_default },
	 { "BYTE1", 2, 3, &umr_bitfield_default },
	 { "BYTE2", 4, 5, &umr_bitfield_default },
	 { "BYTE3", 6, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_BYTE_REMAP_D1[] = {
	 { "BYTE0", 0, 1, &umr_bitfield_default },
	 { "BYTE1", 2, 3, &umr_bitfield_default },
	 { "BYTE2", 4, 5, &umr_bitfield_default },
	 { "BYTE3", 6, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC5[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC6[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_APHY_STR_CNTL_D0[] = {
	 { "PSTR_OFF_A", 0, 5, &umr_bitfield_default },
	 { "NSTR_OFF_A", 6, 11, &umr_bitfield_default },
	 { "PSTR_OFF_D_RD", 12, 17, &umr_bitfield_default },
	 { "USE_A_CAL", 24, 24, &umr_bitfield_default },
	 { "USE_D_RD_CAL", 25, 25, &umr_bitfield_default },
	 { "CAL_SEL", 26, 27, &umr_bitfield_default },
	 { "LOAD_A_STR", 28, 28, &umr_bitfield_default },
	 { "LOAD_D_RD_STR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_APHY_STR_CNTL_D1[] = {
	 { "PSTR_OFF_A", 0, 5, &umr_bitfield_default },
	 { "NSTR_OFF_A", 6, 11, &umr_bitfield_default },
	 { "PSTR_OFF_D_RD", 12, 17, &umr_bitfield_default },
	 { "USE_A_CAL", 24, 24, &umr_bitfield_default },
	 { "USE_D_RD_CAL", 25, 25, &umr_bitfield_default },
	 { "CAL_SEL", 26, 27, &umr_bitfield_default },
	 { "LOAD_A_STR", 28, 28, &umr_bitfield_default },
	 { "LOAD_D_RD_STR", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC7[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_CG[] = {
	 { "CG_SEQ_REQ", 0, 7, &umr_bitfield_default },
	 { "CG_SEQ_RESP", 8, 15, &umr_bitfield_default },
	 { "SEQ_CG_REQ", 16, 23, &umr_bitfield_default },
	 { "SEQ_CG_RESP", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RAS_TIMING_LP[] = {
	 { "TRCDW", 0, 4, &umr_bitfield_default },
	 { "TRCDWA", 5, 9, &umr_bitfield_default },
	 { "TRCDR", 10, 14, &umr_bitfield_default },
	 { "TRCDRA", 15, 19, &umr_bitfield_default },
	 { "TRRD", 20, 23, &umr_bitfield_default },
	 { "TRC", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_CAS_TIMING_LP[] = {
	 { "TNOPW", 0, 1, &umr_bitfield_default },
	 { "TNOPR", 2, 3, &umr_bitfield_default },
	 { "TR2W", 4, 8, &umr_bitfield_default },
	 { "TCCDL", 9, 11, &umr_bitfield_default },
	 { "TR2R", 12, 15, &umr_bitfield_default },
	 { "TW2R", 16, 20, &umr_bitfield_default },
	 { "TCL", 24, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC_TIMING_LP[] = {
	 { "TRP_WRA", 0, 5, &umr_bitfield_default },
	 { "TRP_RDA", 8, 13, &umr_bitfield_default },
	 { "TRP", 15, 19, &umr_bitfield_default },
	 { "TRFC", 20, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC_TIMING2_LP[] = {
	 { "PA2RDATA", 0, 2, &umr_bitfield_default },
	 { "PA2WDATA", 4, 6, &umr_bitfield_default },
	 { "FAW", 8, 12, &umr_bitfield_default },
	 { "TREDC", 13, 15, &umr_bitfield_default },
	 { "TWEDC", 16, 20, &umr_bitfield_default },
	 { "TADR", 21, 23, &umr_bitfield_default },
	 { "TFCKTR", 24, 27, &umr_bitfield_default },
	 { "TWDATATR", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_WR_CTL_D0_LP[] = {
	 { "DAT_DLY", 0, 3, &umr_bitfield_default },
	 { "DQS_DLY", 4, 7, &umr_bitfield_default },
	 { "DQS_XTR", 8, 8, &umr_bitfield_default },
	 { "DAT_2Y_DLY", 9, 9, &umr_bitfield_default },
	 { "ADR_2Y_DLY", 10, 10, &umr_bitfield_default },
	 { "CMD_2Y_DLY", 11, 11, &umr_bitfield_default },
	 { "OEN_DLY", 12, 15, &umr_bitfield_default },
	 { "OEN_EXT", 16, 19, &umr_bitfield_default },
	 { "OEN_SEL", 20, 21, &umr_bitfield_default },
	 { "ODT_DLY", 24, 27, &umr_bitfield_default },
	 { "ODT_EXT", 28, 28, &umr_bitfield_default },
	 { "ADR_DLY", 29, 29, &umr_bitfield_default },
	 { "CMD_DLY", 30, 30, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_WR_CTL_D1_LP[] = {
	 { "DAT_DLY", 0, 3, &umr_bitfield_default },
	 { "DQS_DLY", 4, 7, &umr_bitfield_default },
	 { "DQS_XTR", 8, 8, &umr_bitfield_default },
	 { "DAT_2Y_DLY", 9, 9, &umr_bitfield_default },
	 { "ADR_2Y_DLY", 10, 10, &umr_bitfield_default },
	 { "CMD_2Y_DLY", 11, 11, &umr_bitfield_default },
	 { "OEN_DLY", 12, 15, &umr_bitfield_default },
	 { "OEN_EXT", 16, 19, &umr_bitfield_default },
	 { "OEN_SEL", 20, 21, &umr_bitfield_default },
	 { "ODT_DLY", 24, 27, &umr_bitfield_default },
	 { "ODT_EXT", 28, 28, &umr_bitfield_default },
	 { "ADR_DLY", 29, 29, &umr_bitfield_default },
	 { "CMD_DLY", 30, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_CMD_EMRS_LP[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 18, &umr_bitfield_default },
	 { "BNK_MSB", 19, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "ADR_MSB1", 28, 28, &umr_bitfield_default },
	 { "ADR_MSB0", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_CMD_MRS_LP[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 18, &umr_bitfield_default },
	 { "BNK_MSB", 19, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "ADR_MSB1", 28, 28, &umr_bitfield_default },
	 { "ADR_MSB0", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_BIT_REMAP_B0_D0[] = {
	 { "BIT0", 0, 2, &umr_bitfield_default },
	 { "BIT1", 3, 5, &umr_bitfield_default },
	 { "BIT2", 6, 8, &umr_bitfield_default },
	 { "BIT3", 9, 11, &umr_bitfield_default },
	 { "BIT4", 12, 14, &umr_bitfield_default },
	 { "BIT5", 15, 17, &umr_bitfield_default },
	 { "BIT6", 18, 20, &umr_bitfield_default },
	 { "BIT7", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_BIT_REMAP_B1_D0[] = {
	 { "BIT0", 0, 2, &umr_bitfield_default },
	 { "BIT1", 3, 5, &umr_bitfield_default },
	 { "BIT2", 6, 8, &umr_bitfield_default },
	 { "BIT3", 9, 11, &umr_bitfield_default },
	 { "BIT4", 12, 14, &umr_bitfield_default },
	 { "BIT5", 15, 17, &umr_bitfield_default },
	 { "BIT6", 18, 20, &umr_bitfield_default },
	 { "BIT7", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_BIT_REMAP_B2_D0[] = {
	 { "BIT0", 0, 2, &umr_bitfield_default },
	 { "BIT1", 3, 5, &umr_bitfield_default },
	 { "BIT2", 6, 8, &umr_bitfield_default },
	 { "BIT3", 9, 11, &umr_bitfield_default },
	 { "BIT4", 12, 14, &umr_bitfield_default },
	 { "BIT5", 15, 17, &umr_bitfield_default },
	 { "BIT6", 18, 20, &umr_bitfield_default },
	 { "BIT7", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_BIT_REMAP_B3_D0[] = {
	 { "BIT0", 0, 2, &umr_bitfield_default },
	 { "BIT1", 3, 5, &umr_bitfield_default },
	 { "BIT2", 6, 8, &umr_bitfield_default },
	 { "BIT3", 9, 11, &umr_bitfield_default },
	 { "BIT4", 12, 14, &umr_bitfield_default },
	 { "BIT5", 15, 17, &umr_bitfield_default },
	 { "BIT6", 18, 20, &umr_bitfield_default },
	 { "BIT7", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_BIT_REMAP_B0_D1[] = {
	 { "BIT0", 0, 2, &umr_bitfield_default },
	 { "BIT1", 3, 5, &umr_bitfield_default },
	 { "BIT2", 6, 8, &umr_bitfield_default },
	 { "BIT3", 9, 11, &umr_bitfield_default },
	 { "BIT4", 12, 14, &umr_bitfield_default },
	 { "BIT5", 15, 17, &umr_bitfield_default },
	 { "BIT6", 18, 20, &umr_bitfield_default },
	 { "BIT7", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_BIT_REMAP_B1_D1[] = {
	 { "BIT0", 0, 2, &umr_bitfield_default },
	 { "BIT1", 3, 5, &umr_bitfield_default },
	 { "BIT2", 6, 8, &umr_bitfield_default },
	 { "BIT3", 9, 11, &umr_bitfield_default },
	 { "BIT4", 12, 14, &umr_bitfield_default },
	 { "BIT5", 15, 17, &umr_bitfield_default },
	 { "BIT6", 18, 20, &umr_bitfield_default },
	 { "BIT7", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_BIT_REMAP_B2_D1[] = {
	 { "BIT0", 0, 2, &umr_bitfield_default },
	 { "BIT1", 3, 5, &umr_bitfield_default },
	 { "BIT2", 6, 8, &umr_bitfield_default },
	 { "BIT3", 9, 11, &umr_bitfield_default },
	 { "BIT4", 12, 14, &umr_bitfield_default },
	 { "BIT5", 15, 17, &umr_bitfield_default },
	 { "BIT6", 18, 20, &umr_bitfield_default },
	 { "BIT7", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_BIT_REMAP_B3_D1[] = {
	 { "BIT0", 0, 2, &umr_bitfield_default },
	 { "BIT1", 3, 5, &umr_bitfield_default },
	 { "BIT2", 6, 8, &umr_bitfield_default },
	 { "BIT3", 9, 11, &umr_bitfield_default },
	 { "BIT4", 12, 14, &umr_bitfield_default },
	 { "BIT5", 15, 17, &umr_bitfield_default },
	 { "BIT6", 18, 20, &umr_bitfield_default },
	 { "BIT7", 21, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_PMG_CMD_MRS[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 18, &umr_bitfield_default },
	 { "BNK_MSB", 19, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "ADR_MSB1", 28, 28, &umr_bitfield_default },
	 { "ADR_MSB0", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RWORD0[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RWORD1[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RWORD2[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RWORD3[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RWORD4[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RWORD5[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RWORD6[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RWORD7[] = {
	 { "RDATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RDBI[] = {
	 { "MASK", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_REDC[] = {
	 { "EDC", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_BIST_CMP_CNTL_2[] = {
	 { "DATA_STORE_CNT", 0, 4, &umr_bitfield_default },
	 { "DATA_STORE_CNT_RST", 8, 8, &umr_bitfield_default },
	 { "EDC_STORE_CNT", 12, 16, &umr_bitfield_default },
	 { "EDC_STORE_CNT_RST", 20, 20, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RESERVE_D0[] = {
	 { "DPHY0_RSV", 0, 11, &umr_bitfield_default },
	 { "DPHY1_RSV", 12, 23, &umr_bitfield_default },
	 { "APHY_RSV", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_IO_RESERVE_D1[] = {
	 { "DPHY0_RSV", 0, 11, &umr_bitfield_default },
	 { "DPHY1_RSV", 12, 23, &umr_bitfield_default },
	 { "APHY_RSV", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_PG_HWCNTL[] = {
	 { "PWRGATE_EN", 0, 0, &umr_bitfield_default },
	 { "STAGGER_EN", 1, 1, &umr_bitfield_default },
	 { "TPGCG", 2, 5, &umr_bitfield_default },
	 { "D_DLY", 6, 7, &umr_bitfield_default },
	 { "AC_DLY", 8, 9, &umr_bitfield_default },
	 { "G_DLY", 10, 13, &umr_bitfield_default },
	 { "TXAO", 16, 16, &umr_bitfield_default },
	 { "RXAO", 17, 17, &umr_bitfield_default },
	 { "ACAO", 18, 18, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_PG_SWCNTL_0[] = {
	 { "PMD0_DQ_TX_ENB", 0, 0, &umr_bitfield_default },
	 { "PMD0_DBI_TX_ENB", 1, 1, &umr_bitfield_default },
	 { "PMD0_EDC_TX_ENB", 2, 2, &umr_bitfield_default },
	 { "PMD0_WCLKX_TX_ENB", 3, 3, &umr_bitfield_default },
	 { "PMD0_DQ_RX_ENB", 4, 4, &umr_bitfield_default },
	 { "PMD0_DBI_RX_ENB", 5, 5, &umr_bitfield_default },
	 { "PMD0_EDC_RX_ENB", 6, 6, &umr_bitfield_default },
	 { "PMD0_WCLKX_RX_ENB", 7, 7, &umr_bitfield_default },
	 { "PMD1_DQ_TX_ENB", 8, 8, &umr_bitfield_default },
	 { "PMD1_DBI_TX_ENB", 9, 9, &umr_bitfield_default },
	 { "PMD1_EDC_TX_ENB", 10, 10, &umr_bitfield_default },
	 { "PMD1_WCLKX_TX_ENB", 11, 11, &umr_bitfield_default },
	 { "PMD1_DQ_RX_ENB", 12, 12, &umr_bitfield_default },
	 { "PMD1_DBI_RX_ENB", 13, 13, &umr_bitfield_default },
	 { "PMD1_EDC_RX_ENB", 14, 14, &umr_bitfield_default },
	 { "PMD1_WCLKX_RX_ENB", 15, 15, &umr_bitfield_default },
	 { "PMA0_AC_ENB", 16, 16, &umr_bitfield_default },
	 { "GMCON_SR_COMMIT", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_PG_SWCNTL_1[] = {
	 { "PMD2_DQ_TX_ENB", 0, 0, &umr_bitfield_default },
	 { "PMD2_DBI_TX_ENB", 1, 1, &umr_bitfield_default },
	 { "PMD2_EDC_TX_ENB", 2, 2, &umr_bitfield_default },
	 { "PMD2_WCLKX_TX_ENB", 3, 3, &umr_bitfield_default },
	 { "PMD2_DQ_RX_ENB", 4, 4, &umr_bitfield_default },
	 { "PMD2_DBI_RX_ENB", 5, 5, &umr_bitfield_default },
	 { "PMD2_EDC_RX_ENB", 6, 6, &umr_bitfield_default },
	 { "PMD2_WCLKX_RX_ENB", 7, 7, &umr_bitfield_default },
	 { "PMD3_DQ_TX_ENB", 8, 8, &umr_bitfield_default },
	 { "PMD3_DBI_TX_ENB", 9, 9, &umr_bitfield_default },
	 { "PMD3_EDC_TX_ENB", 10, 10, &umr_bitfield_default },
	 { "PMD3_WCLKX_TX_ENB", 11, 11, &umr_bitfield_default },
	 { "PMD3_DQ_RX_ENB", 12, 12, &umr_bitfield_default },
	 { "PMD3_DBI_RX_ENB", 13, 13, &umr_bitfield_default },
	 { "PMD3_EDC_RX_ENB", 14, 14, &umr_bitfield_default },
	 { "PMD3_WCLKX_RX_ENB", 15, 15, &umr_bitfield_default },
	 { "PMA1_AC_ENB", 16, 16, &umr_bitfield_default },
	 { "GMCON_SR_COMMIT", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IMP_DQ_STATUS[] = {
	 { "CH0_DQ_PSTR", 0, 7, &umr_bitfield_default },
	 { "CH0_DQ_NSTR", 8, 15, &umr_bitfield_default },
	 { "CH1_DQ_PSTR", 16, 23, &umr_bitfield_default },
	 { "CH1_DQ_NSTR", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TCG_CNTL[] = {
	 { "RESET", 0, 0, &umr_bitfield_default },
	 { "ENABLE_D0", 1, 1, &umr_bitfield_default },
	 { "ENABLE_D1", 2, 2, &umr_bitfield_default },
	 { "START", 3, 3, &umr_bitfield_default },
	 { "NFIFO", 4, 6, &umr_bitfield_default },
	 { "INFINITE_CMD", 7, 7, &umr_bitfield_default },
	 { "MOP", 8, 11, &umr_bitfield_default },
	 { "DATA_CNT", 12, 15, &umr_bitfield_default },
	 { "LOAD_FIFO", 16, 16, &umr_bitfield_default },
	 { "SHORT_LDFF", 17, 17, &umr_bitfield_default },
	 { "FRAME_TRAIN", 18, 18, &umr_bitfield_default },
	 { "BURST_NUM", 19, 21, &umr_bitfield_default },
	 { "ISSUE_AREF", 22, 22, &umr_bitfield_default },
	 { "TXDBI_CNTL", 23, 23, &umr_bitfield_default },
	 { "VPTR_MASK", 24, 24, &umr_bitfield_default },
	 { "AREF_LAST", 25, 25, &umr_bitfield_default },
	 { "AREF_BOTH", 26, 26, &umr_bitfield_default },
	 { "LD_RTDATA_OVR", 28, 28, &umr_bitfield_default },
	 { "LD_RTDATA_CH", 29, 29, &umr_bitfield_default },
	 { "DONE", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_CTRL[] = {
	 { "START", 0, 0, &umr_bitfield_default },
	 { "CAPTURE_START", 1, 1, &umr_bitfield_default },
	 { "DONE", 2, 2, &umr_bitfield_default },
	 { "ERR", 3, 3, &umr_bitfield_default },
	 { "STEP", 4, 4, &umr_bitfield_default },
	 { "DIRECTION", 5, 5, &umr_bitfield_default },
	 { "INVERT", 6, 6, &umr_bitfield_default },
	 { "MASK_BITS", 7, 7, &umr_bitfield_default },
	 { "UPDATE_LOOP", 8, 9, &umr_bitfield_default },
	 { "ROT_INV", 10, 10, &umr_bitfield_default },
	 { "DUAL_CH_EN", 11, 11, &umr_bitfield_default },
	 { "DONE0", 12, 12, &umr_bitfield_default },
	 { "DONE1", 13, 13, &umr_bitfield_default },
	 { "POINTER", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_GCNT[] = {
	 { "TRUE_ACT", 0, 3, &umr_bitfield_default },
	 { "FALSE_ACT", 4, 7, &umr_bitfield_default },
	 { "TESTS", 8, 15, &umr_bitfield_default },
	 { "COMP_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_OCNT[] = {
	 { "TRUE_ACT", 0, 3, &umr_bitfield_default },
	 { "FALSE_ACT", 4, 7, &umr_bitfield_default },
	 { "TESTS", 8, 15, &umr_bitfield_default },
	 { "CMP_VALUE", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_NCNT[] = {
	 { "TRUE_ACT", 0, 3, &umr_bitfield_default },
	 { "FALSE_ACT", 4, 7, &umr_bitfield_default },
	 { "TESTS", 8, 15, &umr_bitfield_default },
	 { "RANGE_LOW", 16, 19, &umr_bitfield_default },
	 { "RANGE_HIGH", 20, 23, &umr_bitfield_default },
	 { "NIBBLE_SKIP", 24, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_BCNT[] = {
	 { "TRUE_ACT", 0, 3, &umr_bitfield_default },
	 { "FALSE_ACT", 4, 7, &umr_bitfield_default },
	 { "BCNT_TESTS", 8, 15, &umr_bitfield_default },
	 { "COMP_VALUE", 16, 23, &umr_bitfield_default },
	 { "DONE_TESTS", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_FLAG[] = {
	 { "TRUE_ACT", 0, 3, &umr_bitfield_default },
	 { "FALSE_ACT", 4, 7, &umr_bitfield_default },
	 { "FLAG_TESTS", 8, 15, &umr_bitfield_default },
	 { "NBBL_MASK", 16, 19, &umr_bitfield_default },
	 { "ERROR_TESTS", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_UPDATE[] = {
	 { "TRUE_ACT", 0, 3, &umr_bitfield_default },
	 { "FALSE_ACT", 4, 7, &umr_bitfield_default },
	 { "UPDT_TESTS", 8, 15, &umr_bitfield_default },
	 { "AREF_COUNT", 16, 23, &umr_bitfield_default },
	 { "CAPTR_TESTS", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_EDC[] = {
	 { "EDC", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_DBI[] = {
	 { "DBI", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RD_CTL_D0_LP[] = {
	 { "RCV_DLY", 0, 2, &umr_bitfield_default },
	 { "RCV_EXT", 3, 7, &umr_bitfield_default },
	 { "RST_SEL", 8, 9, &umr_bitfield_default },
	 { "RXDPWRON_DLY", 10, 11, &umr_bitfield_default },
	 { "RST_HLD", 12, 15, &umr_bitfield_default },
	 { "STR_PRE", 16, 16, &umr_bitfield_default },
	 { "STR_PST", 17, 17, &umr_bitfield_default },
	 { "RBS_DLY", 20, 24, &umr_bitfield_default },
	 { "RBS_WEDC_DLY", 25, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_RD_CTL_D1_LP[] = {
	 { "RCV_DLY", 0, 2, &umr_bitfield_default },
	 { "RCV_EXT", 3, 7, &umr_bitfield_default },
	 { "RST_SEL", 8, 9, &umr_bitfield_default },
	 { "RXDPWRON_DLY", 10, 11, &umr_bitfield_default },
	 { "RST_HLD", 12, 15, &umr_bitfield_default },
	 { "STR_PRE", 16, 16, &umr_bitfield_default },
	 { "STR_PST", 17, 17, &umr_bitfield_default },
	 { "RBS_DLY", 20, 24, &umr_bitfield_default },
	 { "RBS_WEDC_DLY", 25, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TIMER_WR[] = {
	 { "COUNTER", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TIMER_RD[] = {
	 { "COUNTER", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_DRAM_ERROR_INSERTION[] = {
	 { "TX", 0, 15, &umr_bitfield_default },
	 { "RX", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_PHY_TIMING_D0[] = {
	 { "RXC0_DLY", 0, 3, &umr_bitfield_default },
	 { "RXC0_EXT", 4, 7, &umr_bitfield_default },
	 { "RXC1_DLY", 8, 11, &umr_bitfield_default },
	 { "RXC1_EXT", 12, 15, &umr_bitfield_default },
	 { "TXC0_DLY", 16, 18, &umr_bitfield_default },
	 { "TXC0_EXT", 20, 23, &umr_bitfield_default },
	 { "TXC1_DLY", 24, 26, &umr_bitfield_default },
	 { "TXC1_EXT", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_PHY_TIMING_D1[] = {
	 { "RXC0_DLY", 0, 3, &umr_bitfield_default },
	 { "RXC0_EXT", 4, 7, &umr_bitfield_default },
	 { "RXC1_DLY", 8, 11, &umr_bitfield_default },
	 { "RXC1_EXT", 12, 15, &umr_bitfield_default },
	 { "TXC0_DLY", 16, 18, &umr_bitfield_default },
	 { "TXC0_EXT", 20, 23, &umr_bitfield_default },
	 { "TXC1_DLY", 24, 26, &umr_bitfield_default },
	 { "TXC1_EXT", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_PHY_TIMING_2[] = {
	 { "IND_LD_CNT", 0, 6, &umr_bitfield_default },
	 { "RXC0_INV", 8, 8, &umr_bitfield_default },
	 { "RXC1_INV", 9, 9, &umr_bitfield_default },
	 { "TXC0_INV", 10, 10, &umr_bitfield_default },
	 { "TXC1_INV", 11, 11, &umr_bitfield_default },
	 { "RXC0_FRC", 12, 12, &umr_bitfield_default },
	 { "RXC1_FRC", 13, 13, &umr_bitfield_default },
	 { "TXC0_FRC", 14, 14, &umr_bitfield_default },
	 { "TXC1_FRC", 15, 15, &umr_bitfield_default },
	 { "TX_CDREN_D0", 16, 16, &umr_bitfield_default },
	 { "TX_CDREN_D1", 17, 17, &umr_bitfield_default },
	 { "ADR_CLKEN_D0", 18, 18, &umr_bitfield_default },
	 { "ADR_CLKEN_D1", 19, 19, &umr_bitfield_default },
	 { "WR_DLY", 20, 23, &umr_bitfield_default },
	 { "RXDPWRONC0_FRC", 24, 24, &umr_bitfield_default },
	 { "RXDPWRONC1_FRC", 25, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_DEBUG_INDEX[] = {
	 { "TSM_DEBUG_INDEX", 0, 4, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_DEBUG_DATA[] = {
	 { "TSM_DEBUG_DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_PMG_CMD_MRS1[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 18, &umr_bitfield_default },
	 { "BNK_MSB", 19, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "ADR_MSB1", 28, 28, &umr_bitfield_default },
	 { "ADR_MSB0", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_CMD_MRS1_LP[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 18, &umr_bitfield_default },
	 { "BNK_MSB", 19, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "ADR_MSB1", 28, 28, &umr_bitfield_default },
	 { "ADR_MSB0", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_TIMING_LP[] = {
	 { "TCKSRE", 0, 2, &umr_bitfield_default },
	 { "TCKSRX", 4, 6, &umr_bitfield_default },
	 { "TCKE_PULSE", 8, 11, &umr_bitfield_default },
	 { "TCKE", 12, 17, &umr_bitfield_default },
	 { "SEQ_IDLE", 18, 20, &umr_bitfield_default },
	 { "TCKE_PULSE_MSB", 23, 23, &umr_bitfield_default },
	 { "SEQ_IDLE_SS", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_CNTL_2[] = {
	 { "DRST_PDRV", 0, 3, &umr_bitfield_default },
	 { "DRST_PU", 4, 4, &umr_bitfield_default },
	 { "DRST_PD", 5, 5, &umr_bitfield_default },
	 { "ARB_RTDAT_WMK_MSB", 8, 9, &umr_bitfield_default },
	 { "DRST_NSTR", 10, 15, &umr_bitfield_default },
	 { "DRST_PSTR", 16, 21, &umr_bitfield_default },
	 { "PLL_TX_PWRON_D0", 22, 22, &umr_bitfield_default },
	 { "PLL_TX_PWRON_D1", 23, 23, &umr_bitfield_default },
	 { "PLL_RX_PWRON_D0", 24, 27, &umr_bitfield_default },
	 { "PLL_RX_PWRON_D1", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_WR_CTL_2[] = {
	 { "DAT_DLY_H_D0", 0, 0, &umr_bitfield_default },
	 { "DQS_DLY_H_D0", 1, 1, &umr_bitfield_default },
	 { "OEN_DLY_H_D0", 2, 2, &umr_bitfield_default },
	 { "DAT_DLY_H_D1", 3, 3, &umr_bitfield_default },
	 { "DQS_DLY_H_D1", 4, 4, &umr_bitfield_default },
	 { "OEN_DLY_H_D1", 5, 5, &umr_bitfield_default },
	 { "WCDR_EN", 6, 6, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_WR_CTL_2_LP[] = {
	 { "DAT_DLY_H_D0", 0, 0, &umr_bitfield_default },
	 { "DQS_DLY_H_D0", 1, 1, &umr_bitfield_default },
	 { "OEN_DLY_H_D0", 2, 2, &umr_bitfield_default },
	 { "DAT_DLY_H_D1", 3, 3, &umr_bitfield_default },
	 { "DQS_DLY_H_D1", 4, 4, &umr_bitfield_default },
	 { "OEN_DLY_H_D1", 5, 5, &umr_bitfield_default },
	 { "WCDR_EN", 6, 6, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_PMG_CMD_MRS2[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 18, &umr_bitfield_default },
	 { "BNK_MSB", 19, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "ADR_MSB1", 28, 28, &umr_bitfield_default },
	 { "ADR_MSB0", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_CMD_MRS2_LP[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 18, &umr_bitfield_default },
	 { "BNK_MSB", 19, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "ADR_MSB1", 28, 28, &umr_bitfield_default },
	 { "ADR_MSB0", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_SEQ_CNT_C_I0[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_SEQ_CNT_C_I1[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_SEQ_CNT_D_I0[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_SEQ_CNT_D_I1[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_CDRCNTL1_D0[] = {
	 { "DQ_RXPHASE_B0", 0, 7, &umr_bitfield_default },
	 { "DQ_RXPHASE_B1", 8, 15, &umr_bitfield_default },
	 { "WCDR_TXPHASE_B0", 16, 23, &umr_bitfield_default },
	 { "WCDR_TXPHASE_B1", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_CDRCNTL1_D1[] = {
	 { "DQ_RXPHASE_B0", 0, 7, &umr_bitfield_default },
	 { "DQ_RXPHASE_B1", 8, 15, &umr_bitfield_default },
	 { "WCDR_TXPHASE_B0", 16, 23, &umr_bitfield_default },
	 { "WCDR_TXPHASE_B1", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_RXCNTL1_DPHY0_D0[] = {
	 { "VREFCAL1_MSB", 0, 3, &umr_bitfield_default },
	 { "VREFCAL2_MSB", 4, 7, &umr_bitfield_default },
	 { "VREFCAL3", 8, 15, &umr_bitfield_default },
	 { "VREFSEL2", 16, 16, &umr_bitfield_default },
	 { "VREFSEL3", 17, 17, &umr_bitfield_default },
	 { "VREFPDNB_1", 18, 18, &umr_bitfield_default },
	 { "DLL_PWRGOOD_OVR", 19, 19, &umr_bitfield_default },
	 { "DLL_VCTRLADC_EN", 20, 20, &umr_bitfield_default },
	 { "DLL_MSTR_STBY", 21, 21, &umr_bitfield_default },
	 { "RXLEQ_EN", 22, 22, &umr_bitfield_default },
	 { "RXLEQ_NXT", 23, 23, &umr_bitfield_default },
	 { "PMD_LOOPBACK", 25, 27, &umr_bitfield_default },
	 { "DLL_RSV", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_RXCNTL1_DPHY1_D0[] = {
	 { "VREFCAL1_MSB", 0, 3, &umr_bitfield_default },
	 { "VREFCAL2_MSB", 4, 7, &umr_bitfield_default },
	 { "VREFCAL3", 8, 15, &umr_bitfield_default },
	 { "VREFSEL2", 16, 16, &umr_bitfield_default },
	 { "VREFSEL3", 17, 17, &umr_bitfield_default },
	 { "VREFPDNB_1", 18, 18, &umr_bitfield_default },
	 { "DLL_PWRGOOD_OVR", 19, 19, &umr_bitfield_default },
	 { "DLL_VCTRLADC_EN", 20, 20, &umr_bitfield_default },
	 { "DLL_MSTR_STBY", 21, 21, &umr_bitfield_default },
	 { "RXLEQ_EN", 22, 22, &umr_bitfield_default },
	 { "RXLEQ_NXT", 23, 23, &umr_bitfield_default },
	 { "PMD_LOOPBACK", 25, 27, &umr_bitfield_default },
	 { "DLL_RSV", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_RXCNTL1_DPHY0_D1[] = {
	 { "VREFCAL1_MSB", 0, 3, &umr_bitfield_default },
	 { "VREFCAL2_MSB", 4, 7, &umr_bitfield_default },
	 { "VREFCAL3", 8, 15, &umr_bitfield_default },
	 { "VREFSEL2", 16, 16, &umr_bitfield_default },
	 { "VREFSEL3", 17, 17, &umr_bitfield_default },
	 { "VREFPDNB_1", 18, 18, &umr_bitfield_default },
	 { "DLL_PWRGOOD_OVR", 19, 19, &umr_bitfield_default },
	 { "DLL_VCTRLADC_EN", 20, 20, &umr_bitfield_default },
	 { "DLL_MSTR_STBY", 21, 21, &umr_bitfield_default },
	 { "RXLEQ_EN", 22, 22, &umr_bitfield_default },
	 { "RXLEQ_NXT", 23, 23, &umr_bitfield_default },
	 { "PMD_LOOPBACK", 25, 27, &umr_bitfield_default },
	 { "DLL_RSV", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_RXCNTL1_DPHY1_D1[] = {
	 { "VREFCAL1_MSB", 0, 3, &umr_bitfield_default },
	 { "VREFCAL2_MSB", 4, 7, &umr_bitfield_default },
	 { "VREFCAL3", 8, 15, &umr_bitfield_default },
	 { "VREFSEL2", 16, 16, &umr_bitfield_default },
	 { "VREFSEL3", 17, 17, &umr_bitfield_default },
	 { "VREFPDNB_1", 18, 18, &umr_bitfield_default },
	 { "DLL_PWRGOOD_OVR", 19, 19, &umr_bitfield_default },
	 { "DLL_VCTRLADC_EN", 20, 20, &umr_bitfield_default },
	 { "DLL_MSTR_STBY", 21, 21, &umr_bitfield_default },
	 { "RXLEQ_EN", 22, 22, &umr_bitfield_default },
	 { "RXLEQ_NXT", 23, 23, &umr_bitfield_default },
	 { "PMD_LOOPBACK", 25, 27, &umr_bitfield_default },
	 { "DLL_RSV", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_WCDR[] = {
	 { "WCDR", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_CDRCNTL2_D0[] = {
	 { "CDR_FB_SEL0", 0, 0, &umr_bitfield_default },
	 { "CDR_FB_SEL1", 1, 1, &umr_bitfield_default },
	 { "EDC_RXEN_OVR0", 2, 2, &umr_bitfield_default },
	 { "EDC_RXEN_OVR1", 3, 3, &umr_bitfield_default },
	 { "TXCDRBYPASS0", 4, 4, &umr_bitfield_default },
	 { "TXCDRBYPASS1", 5, 5, &umr_bitfield_default },
	 { "WCK_RXEN_OVR0", 6, 6, &umr_bitfield_default },
	 { "WCK_RXEN_OVR1", 7, 7, &umr_bitfield_default },
	 { "WCDRTXPWRON", 8, 11, &umr_bitfield_default },
	 { "WCDRTXSEL", 12, 15, &umr_bitfield_default },
	 { "WCDRTRACK01", 16, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_IO_CDRCNTL2_D1[] = {
	 { "CDR_FB_SEL0", 0, 0, &umr_bitfield_default },
	 { "CDR_FB_SEL1", 1, 1, &umr_bitfield_default },
	 { "EDC_RXEN_OVR0", 2, 2, &umr_bitfield_default },
	 { "EDC_RXEN_OVR1", 3, 3, &umr_bitfield_default },
	 { "TXCDRBYPASS0", 4, 4, &umr_bitfield_default },
	 { "TXCDRBYPASS1", 5, 5, &umr_bitfield_default },
	 { "WCK_RXEN_OVR0", 6, 6, &umr_bitfield_default },
	 { "WCK_RXEN_OVR1", 7, 7, &umr_bitfield_default },
	 { "WCDRTXPWRON", 8, 11, &umr_bitfield_default },
	 { "WCDRTXSEL", 12, 15, &umr_bitfield_default },
	 { "WCDRTRACK01", 16, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TSM_MISC[] = {
	 { "WCDR_PTR", 0, 15, &umr_bitfield_default },
	 { "WCDR_MASK", 16, 19, &umr_bitfield_default },
	 { "CH1_OFFSET", 20, 25, &umr_bitfield_default },
	 { "CH1_WCDR_OFFSET", 26, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_MISC9[] = {
	 { "VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMCLK_PWRMGT_CNTL[] = {
	 { "DLL_SPEED", 0, 4, &umr_bitfield_default },
	 { "DLL_READY", 6, 6, &umr_bitfield_default },
	 { "MC_INT_CNTL", 7, 7, &umr_bitfield_default },
	 { "MRDCK0_PDNB", 8, 8, &umr_bitfield_default },
	 { "MRDCK1_PDNB", 9, 9, &umr_bitfield_default },
	 { "MRDCK0_RESET", 16, 16, &umr_bitfield_default },
	 { "MRDCK1_RESET", 17, 17, &umr_bitfield_default },
	 { "DLL_READY_READ", 24, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmDLL_CNTL[] = {
	 { "DLL_RESET_TIME", 0, 9, &umr_bitfield_default },
	 { "DLL_LOCK_TIME", 12, 21, &umr_bitfield_default },
	 { "MRDCK0_BYPASS", 24, 24, &umr_bitfield_default },
	 { "MRDCK1_BYPASS", 25, 25, &umr_bitfield_default },
	 { "PWR2_MODE", 26, 26, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_SEQ_UCODE_1[] = {
	 { "INSTR0", 0, 3, &umr_bitfield_default },
	 { "INSTR1", 4, 7, &umr_bitfield_default },
	 { "INSTR2", 8, 11, &umr_bitfield_default },
	 { "INSTR3", 12, 15, &umr_bitfield_default },
	 { "INSTR4", 16, 19, &umr_bitfield_default },
	 { "INSTR5", 20, 23, &umr_bitfield_default },
	 { "INSTR6", 24, 27, &umr_bitfield_default },
	 { "INSTR7", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_SEQ_UCODE_2[] = {
	 { "INSTR8", 0, 3, &umr_bitfield_default },
	 { "INSTR9", 4, 7, &umr_bitfield_default },
	 { "INSTR10", 8, 11, &umr_bitfield_default },
	 { "INSTR11", 12, 15, &umr_bitfield_default },
	 { "INSTR12", 16, 19, &umr_bitfield_default },
	 { "INSTR13", 20, 23, &umr_bitfield_default },
	 { "INSTR14", 24, 27, &umr_bitfield_default },
	 { "INSTR15", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_CNTL_MODE[] = {
	 { "INSTR_DELAY", 0, 7, &umr_bitfield_default },
	 { "MPLL_SW_DIR_CONTROL", 8, 8, &umr_bitfield_default },
	 { "GDDR_PWRON_OVR", 9, 9, &umr_bitfield_default },
	 { "MPLL_MCLK_SEL", 11, 11, &umr_bitfield_default },
	 { "SPARE_1", 12, 12, &umr_bitfield_default },
	 { "QDR", 13, 13, &umr_bitfield_default },
	 { "MPLL_CTLREQ", 14, 14, &umr_bitfield_default },
	 { "MPLL_CHG_STATUS", 16, 16, &umr_bitfield_default },
	 { "FORCE_TESTMODE", 17, 17, &umr_bitfield_default },
	 { "FAST_LOCK_EN", 20, 20, &umr_bitfield_default },
	 { "FAST_LOCK_CNTRL", 21, 22, &umr_bitfield_default },
	 { "SPARE_2", 23, 23, &umr_bitfield_default },
	 { "SS_SSEN", 24, 25, &umr_bitfield_default },
	 { "SS_DSMODE_EN", 26, 26, &umr_bitfield_default },
	 { "VTOI_BIAS_CNTRL", 27, 27, &umr_bitfield_default },
	 { "SPARE_3", 28, 30, &umr_bitfield_default },
	 { "GLOBAL_MPLL_RESET", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_FUNC_CNTL[] = {
	 { "SPARE_0", 5, 5, &umr_bitfield_default },
	 { "BG_100ADJ", 8, 11, &umr_bitfield_default },
	 { "BG_135ADJ", 16, 19, &umr_bitfield_default },
	 { "BWCTRL", 20, 27, &umr_bitfield_default },
	 { "REG_BIAS", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_FUNC_CNTL_1[] = {
	 { "VCO_MODE", 0, 1, &umr_bitfield_default },
	 { "SPARE_0", 2, 3, &umr_bitfield_default },
	 { "CLKFRAC", 4, 15, &umr_bitfield_default },
	 { "CLKF", 16, 27, &umr_bitfield_default },
	 { "SPARE_1", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_FUNC_CNTL_2[] = {
	 { "VCTRLADC_EN", 0, 0, &umr_bitfield_default },
	 { "TEST_VCTL_EN", 1, 1, &umr_bitfield_default },
	 { "RESET_EN", 2, 2, &umr_bitfield_default },
	 { "TEST_BYPCLK_EN", 3, 3, &umr_bitfield_default },
	 { "TEST_BYPCLK_SRC", 4, 4, &umr_bitfield_default },
	 { "TEST_FBDIV_FRAC_BYPASS", 5, 5, &umr_bitfield_default },
	 { "TEST_BYPMCLK", 6, 6, &umr_bitfield_default },
	 { "MPLL_UNLOCK_CLEAR", 7, 7, &umr_bitfield_default },
	 { "TEST_VCTL_CNTRL", 8, 8, &umr_bitfield_default },
	 { "TEST_FBDIV_SSC_BYPASS", 9, 9, &umr_bitfield_default },
	 { "RESET_TIMER", 10, 11, &umr_bitfield_default },
	 { "PFD_RESET_CNTRL", 12, 13, &umr_bitfield_default },
	 { "RISEFBVCO_EN", 14, 14, &umr_bitfield_default },
	 { "PWRGOOD_OVR", 15, 15, &umr_bitfield_default },
	 { "ISO_DIS_P", 16, 16, &umr_bitfield_default },
	 { "BACKUP_2", 17, 19, &umr_bitfield_default },
	 { "LF_CNTRL", 20, 26, &umr_bitfield_default },
	 { "BACKUP", 27, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_MISC_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_AD_FUNC_CNTL[] = {
	 { "YCLK_POST_DIV", 0, 2, &umr_bitfield_default },
	 { "SPARE", 3, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_DQ_FUNC_CNTL[] = {
	 { "YCLK_POST_DIV", 0, 2, &umr_bitfield_default },
	 { "SPARE_0", 3, 3, &umr_bitfield_default },
	 { "YCLK_SEL", 4, 4, &umr_bitfield_default },
	 { "SPARE", 5, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_TIME[] = {
	 { "MPLL_LOCK_TIME", 0, 15, &umr_bitfield_default },
	 { "MPLL_RESET_TIME", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_SS1[] = {
	 { "CLKV", 0, 25, &umr_bitfield_default },
	 { "SPARE", 26, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_SS2[] = {
	 { "CLKS", 0, 11, &umr_bitfield_default },
	 { "SPARE", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_CONTROL[] = {
	 { "GDDR_PWRON", 0, 0, &umr_bitfield_default },
	 { "REFCLK_PWRON", 1, 1, &umr_bitfield_default },
	 { "PLL_BUF_PWRON_TX", 2, 2, &umr_bitfield_default },
	 { "AD_BG_PWRON", 12, 12, &umr_bitfield_default },
	 { "AD_PLL_PWRON", 13, 13, &umr_bitfield_default },
	 { "AD_PLL_RESET", 14, 14, &umr_bitfield_default },
	 { "SPARE_AD_0", 15, 15, &umr_bitfield_default },
	 { "DQ_0_0_BG_PWRON", 16, 16, &umr_bitfield_default },
	 { "DQ_0_0_PLL_PWRON", 17, 17, &umr_bitfield_default },
	 { "DQ_0_0_PLL_RESET", 18, 18, &umr_bitfield_default },
	 { "SPARE_DQ_0_0", 19, 19, &umr_bitfield_default },
	 { "DQ_0_1_BG_PWRON", 20, 20, &umr_bitfield_default },
	 { "DQ_0_1_PLL_PWRON", 21, 21, &umr_bitfield_default },
	 { "DQ_0_1_PLL_RESET", 22, 22, &umr_bitfield_default },
	 { "SPARE_DQ_0_1", 23, 23, &umr_bitfield_default },
	 { "DQ_1_0_BG_PWRON", 24, 24, &umr_bitfield_default },
	 { "DQ_1_0_PLL_PWRON", 25, 25, &umr_bitfield_default },
	 { "DQ_1_0_PLL_RESET", 26, 26, &umr_bitfield_default },
	 { "SPARE_DQ_1_0", 27, 27, &umr_bitfield_default },
	 { "DQ_1_1_BG_PWRON", 28, 28, &umr_bitfield_default },
	 { "DQ_1_1_PLL_PWRON", 29, 29, &umr_bitfield_default },
	 { "DQ_1_1_PLL_RESET", 30, 30, &umr_bitfield_default },
	 { "SPARE_DQ_1_1", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_AD_STATUS[] = {
	 { "VCTRLADC", 0, 2, &umr_bitfield_default },
	 { "TEST_FBDIV_FRAC", 4, 6, &umr_bitfield_default },
	 { "TEST_FBDIV_INT", 7, 16, &umr_bitfield_default },
	 { "OINT_RESET", 17, 17, &umr_bitfield_default },
	 { "FREQ_LOCK", 18, 18, &umr_bitfield_default },
	 { "FREQ_UNLOCK_STICKY", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_DQ_0_0_STATUS[] = {
	 { "VCTRLADC", 0, 2, &umr_bitfield_default },
	 { "TEST_FBDIV_FRAC", 4, 6, &umr_bitfield_default },
	 { "TEST_FBDIV_INT", 7, 16, &umr_bitfield_default },
	 { "OINT_RESET", 17, 17, &umr_bitfield_default },
	 { "FREQ_LOCK", 18, 18, &umr_bitfield_default },
	 { "FREQ_UNLOCK_STICKY", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_DQ_0_1_STATUS[] = {
	 { "VCTRLADC", 0, 2, &umr_bitfield_default },
	 { "TEST_FBDIV_FRAC", 4, 6, &umr_bitfield_default },
	 { "TEST_FBDIV_INT", 7, 16, &umr_bitfield_default },
	 { "OINT_RESET", 17, 17, &umr_bitfield_default },
	 { "FREQ_LOCK", 18, 18, &umr_bitfield_default },
	 { "FREQ_UNLOCK_STICKY", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_DQ_1_0_STATUS[] = {
	 { "VCTRLADC", 0, 2, &umr_bitfield_default },
	 { "TEST_FBDIV_FRAC", 4, 6, &umr_bitfield_default },
	 { "TEST_FBDIV_INT", 7, 16, &umr_bitfield_default },
	 { "OINT_RESET", 17, 17, &umr_bitfield_default },
	 { "FREQ_LOCK", 18, 18, &umr_bitfield_default },
	 { "FREQ_UNLOCK_STICKY", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMPLL_DQ_1_1_STATUS[] = {
	 { "VCTRLADC", 0, 2, &umr_bitfield_default },
	 { "TEST_FBDIV_FRAC", 4, 6, &umr_bitfield_default },
	 { "TEST_FBDIV_INT", 7, 16, &umr_bitfield_default },
	 { "OINT_RESET", 17, 17, &umr_bitfield_default },
	 { "FREQ_LOCK", 18, 18, &umr_bitfield_default },
	 { "FREQ_UNLOCK_STICKY", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_TRAIN_PRBSERR_2_D0[] = {
	 { "CK_STATUS", 0, 0, &umr_bitfield_default },
	 { "CKB_STATUS", 1, 1, &umr_bitfield_default },
	 { "CS_STATUS", 4, 5, &umr_bitfield_default },
	 { "CKE_STATUS", 8, 8, &umr_bitfield_default },
	 { "RAS_STATUS", 9, 9, &umr_bitfield_default },
	 { "CAS_STATUS", 10, 10, &umr_bitfield_default },
	 { "WE_STATUS", 11, 11, &umr_bitfield_default },
	 { "ADDR_STATUS", 16, 25, &umr_bitfield_default },
	 { "ABI_STATUS", 28, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_TRAIN_PRBSERR_2_D1[] = {
	 { "CK_STATUS", 0, 0, &umr_bitfield_default },
	 { "CKB_STATUS", 1, 1, &umr_bitfield_default },
	 { "CS_STATUS", 4, 5, &umr_bitfield_default },
	 { "CKE_STATUS", 8, 8, &umr_bitfield_default },
	 { "RAS_STATUS", 9, 9, &umr_bitfield_default },
	 { "CAS_STATUS", 10, 10, &umr_bitfield_default },
	 { "WE_STATUS", 11, 11, &umr_bitfield_default },
	 { "ADDR_STATUS", 16, 25, &umr_bitfield_default },
	 { "ABI_STATUS", 28, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PERF_CNTL_1[] = {
	 { "PAUSE", 0, 0, &umr_bitfield_default },
	 { "SEL_A_MSB", 8, 8, &umr_bitfield_default },
	 { "SEL_B_MSB", 9, 9, &umr_bitfield_default },
	 { "SEL_CH0_C_MSB", 10, 10, &umr_bitfield_default },
	 { "SEL_CH0_D_MSB", 11, 11, &umr_bitfield_default },
	 { "SEL_CH1_A_MSB", 12, 12, &umr_bitfield_default },
	 { "SEL_CH1_B_MSB", 13, 13, &umr_bitfield_default },
	 { "SEL_CH1_C_MSB", 14, 14, &umr_bitfield_default },
	 { "SEL_CH1_D_MSB", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TRAIN_EDC_THRESHOLD2[] = {
	 { "THRESHOLD_PERIOD", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_TRAIN_EDC_THRESHOLD3[] = {
	 { "CH0_LINK_RETRAIN_STATUS", 0, 0, &umr_bitfield_default },
	 { "CH1_LINK_RETRAIN_STATUS", 1, 1, &umr_bitfield_default },
	 { "CLEAR_RETRAIN_STATUS", 2, 2, &umr_bitfield_default },
	 { "RETRAIN_VBI", 3, 3, &umr_bitfield_default },
	 { "RETRAIN_MONITOR", 4, 5, &umr_bitfield_default },
	 { "CH0_LINK_RETRAIN_IN_PROGRESS", 8, 8, &umr_bitfield_default },
	 { "CH1_LINK_RETRAIN_IN_PROGRESS", 9, 9, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_11[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT8[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_MISC_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_12[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT9[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_ADDR_DEC[] = {
	 { "NO_DIV_BY_3", 0, 0, &umr_bitfield_default },
	 { "GECC", 1, 1, &umr_bitfield_default },
	 { "RB_SPLIT", 2, 2, &umr_bitfield_default },
	 { "RB_SPLIT_COLHI", 3, 3, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_REMOTE[] = {
	 { "WRREQ_EN_GOQ", 0, 0, &umr_bitfield_default },
	 { "RDREQ_EN_GOQ", 1, 1, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_WRREQ_CREDIT[] = {
	 { "OUT0", 0, 7, &umr_bitfield_default },
	 { "OUT1", 8, 15, &umr_bitfield_default },
	 { "OUT2", 16, 23, &umr_bitfield_default },
	 { "OUT3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_RDREQ_CREDIT[] = {
	 { "OUT0", 0, 7, &umr_bitfield_default },
	 { "OUT1", 8, 15, &umr_bitfield_default },
	 { "OUT2", 16, 23, &umr_bitfield_default },
	 { "OUT3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_RDREQ_PRI_CREDIT[] = {
	 { "OUT0", 0, 7, &umr_bitfield_default },
	 { "OUT1", 8, 15, &umr_bitfield_default },
	 { "OUT2", 16, 23, &umr_bitfield_default },
	 { "OUT3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_WRRET_CREDIT1[] = {
	 { "OUT0", 0, 7, &umr_bitfield_default },
	 { "OUT1", 8, 15, &umr_bitfield_default },
	 { "OUT2", 16, 23, &umr_bitfield_default },
	 { "OUT3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_WRRET_CREDIT2[] = {
	 { "OUT4", 0, 7, &umr_bitfield_default },
	 { "OUT5", 8, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_RDRET_CREDIT1[] = {
	 { "OUT0", 0, 7, &umr_bitfield_default },
	 { "OUT1", 8, 15, &umr_bitfield_default },
	 { "OUT2", 16, 23, &umr_bitfield_default },
	 { "OUT3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_RDRET_CREDIT2[] = {
	 { "OUT4", 0, 7, &umr_bitfield_default },
	 { "OUT5", 8, 15, &umr_bitfield_default },
	 { "HUB_LP_RDRET_SKID", 16, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_RDRET_PRI_CREDIT1[] = {
	 { "OUT0", 0, 7, &umr_bitfield_default },
	 { "OUT1", 8, 15, &umr_bitfield_default },
	 { "OUT2", 16, 23, &umr_bitfield_default },
	 { "OUT3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_RDRET_PRI_CREDIT2[] = {
	 { "OUT4", 0, 7, &umr_bitfield_default },
	 { "OUT5", 8, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_CHTRIREMAP[] = {
	 { "CH0", 0, 1, &umr_bitfield_default },
	 { "CH1", 2, 3, &umr_bitfield_default },
	 { "CH2", 4, 5, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_TWOCHAN[] = {
	 { "DISABLE_ONEPORT", 0, 0, &umr_bitfield_default },
	 { "CH0", 1, 2, &umr_bitfield_default },
	 { "CH1", 3, 4, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_ARB[] = {
	 { "HUBRD_HIGHEST", 0, 0, &umr_bitfield_default },
	 { "DISABLE_HUB_STALL_HIGHEST", 1, 1, &umr_bitfield_default },
	 { "BREAK_BURST_CID_CHANGE", 2, 2, &umr_bitfield_default },
	 { "ACP_RDRET_URG", 3, 3, &umr_bitfield_default },
	 { "HDP_RDRET_URG", 4, 4, &umr_bitfield_default },
	 { "BREAK_BURST_BY_URG", 5, 5, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_ARB_MAX_BURST[] = {
	 { "RD_PORT0", 0, 3, &umr_bitfield_default },
	 { "RD_PORT1", 4, 7, &umr_bitfield_default },
	 { "RD_PORT2", 8, 11, &umr_bitfield_default },
	 { "RD_PORT3", 12, 15, &umr_bitfield_default },
	 { "WR_PORT0", 16, 19, &umr_bitfield_default },
	 { "WR_PORT1", 20, 23, &umr_bitfield_default },
	 { "WR_PORT2", 24, 27, &umr_bitfield_default },
	 { "WR_PORT3", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_FIFO_MON_CNTL0[] = {
	 { "START_THRESH", 0, 11, &umr_bitfield_default },
	 { "STOP_THRESH", 12, 23, &umr_bitfield_default },
	 { "START_MODE", 24, 25, &umr_bitfield_default },
	 { "STOP_MODE", 26, 27, &umr_bitfield_default },
	 { "ALLOW_WRAP", 28, 28, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_FIFO_MON_CNTL1[] = {
	 { "THRESH_CNTR_ID", 0, 7, &umr_bitfield_default },
	 { "START_TRIG_ID", 8, 15, &umr_bitfield_default },
	 { "STOP_TRIG_ID", 16, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_FIFO_MON_CNTL2[] = {
	 { "MON0_ID", 0, 7, &umr_bitfield_default },
	 { "MON1_ID", 8, 15, &umr_bitfield_default },
	 { "MON2_ID", 16, 23, &umr_bitfield_default },
	 { "MON3_ID", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_FIFO_MON_RSLT0[] = {
	 { "COUNT", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_FIFO_MON_RSLT1[] = {
	 { "COUNT", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_FIFO_MON_RSLT2[] = {
	 { "COUNT", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_FIFO_MON_RSLT3[] = {
	 { "COUNT", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_FIFO_MON_MAX_THSH[] = {
	 { "MON0", 0, 7, &umr_bitfield_default },
	 { "MON1", 8, 15, &umr_bitfield_default },
	 { "MON2", 16, 23, &umr_bitfield_default },
	 { "MON3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_SPARE0[] = {
	 { "BIT", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_XBAR_SPARE1[] = {
	 { "BIT", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VM_APERTURE0_LOW_ADDR[] = {
	 { "VIRTUAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VM_APERTURE1_LOW_ADDR[] = {
	 { "VIRTUAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VM_APERTURE0_HIGH_ADDR[] = {
	 { "VIRTUAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VM_APERTURE1_HIGH_ADDR[] = {
	 { "VIRTUAL_PAGE_NUMBER", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VM_APERTURE0_CNTL[] = {
	 { "ATS_ACCESS_MODE", 0, 1, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VM_APERTURE1_CNTL[] = {
	 { "ATS_ACCESS_MODE", 0, 1, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VM_APERTURE0_CNTL2[] = {
	 { "VMIDS_USING_RANGE", 0, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VM_APERTURE1_CNTL2[] = {
	 { "VMIDS_USING_RANGE", 0, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_CNTL[] = {
	 { "DISABLE_ATC", 0, 0, &umr_bitfield_default },
	 { "DISABLE_PRI", 1, 1, &umr_bitfield_default },
	 { "DISABLE_PASID", 2, 2, &umr_bitfield_default },
	 { "CREDITS_ATS_RPB", 8, 13, &umr_bitfield_default },
	 { "DEBUG_ECO", 16, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_DEBUG[] = {
	 { "INVALIDATE_ALL", 0, 0, &umr_bitfield_default },
	 { "IDENT_RETURN", 1, 1, &umr_bitfield_default },
	 { "ADDRESS_TRANSLATION_REQUEST_WRITE_PERMS", 2, 2, &umr_bitfield_default },
	 { "PAGE_REQUESTS_USE_RELAXED_ORDERING", 5, 5, &umr_bitfield_default },
	 { "PRIV_BIT", 6, 6, &umr_bitfield_default },
	 { "EXE_BIT", 7, 7, &umr_bitfield_default },
	 { "PAGE_REQUEST_PERMS", 8, 8, &umr_bitfield_default },
	 { "UNTRANSLATED_ONLY_REQUESTS_CARRY_SIZE", 9, 9, &umr_bitfield_default },
	 { "NUM_REQUESTS_AT_ERR", 10, 13, &umr_bitfield_default },
	 { "DISALLOW_ERR_TO_DONE", 14, 14, &umr_bitfield_default },
	 { "IGNORE_FED", 15, 15, &umr_bitfield_default },
	 { "INVALIDATION_REQUESTS_DISALLOWED_WHEN_ATC_IS_DISABLED", 16, 16, &umr_bitfield_default },
	 { "DEBUG_BUS_SELECT", 17, 17, &umr_bitfield_default },
	 { "DISABLE_INVALIDATE_PER_DOMAIN", 18, 18, &umr_bitfield_default },
	 { "DISABLE_VMID0_PASID_MAPPING", 19, 19, &umr_bitfield_default },
	 { "DISABLE_INVALIDATION_ON_WORLD_SWITCH", 20, 20, &umr_bitfield_default },
	 { "ENABLE_INVALIDATION_ON_VIRTUALIZATION_ENTRY_AND_EXIT", 21, 21, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_FAULT_DEBUG[] = {
	 { "CREDITS_ATS_IH", 0, 4, &umr_bitfield_default },
	 { "ALLOW_SUBSEQUENT_FAULT_STATUS_ADDR_UPDATES", 8, 8, &umr_bitfield_default },
	 { "CLEAR_FAULT_STATUS_ADDR", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
	 { "CRASHED", 1, 1, &umr_bitfield_default },
	 { "DEADLOCK_DETECTION", 2, 2, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_FAULT_CNTL[] = {
	 { "FAULT_REGISTER_LOG", 0, 8, &umr_bitfield_default },
	 { "FAULT_INTERRUPT_TABLE", 10, 18, &umr_bitfield_default },
	 { "FAULT_CRASH_TABLE", 20, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_FAULT_STATUS_INFO[] = {
	 { "FAULT_TYPE", 0, 8, &umr_bitfield_default },
	 { "VMID", 10, 14, &umr_bitfield_default },
	 { "EXTRA_INFO", 15, 15, &umr_bitfield_default },
	 { "EXTRA_INFO2", 16, 16, &umr_bitfield_default },
	 { "INVALIDATION", 17, 17, &umr_bitfield_default },
	 { "PAGE_REQUEST", 18, 18, &umr_bitfield_default },
	 { "STATUS", 19, 23, &umr_bitfield_default },
	 { "PAGE_ADDR_HIGH", 24, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_FAULT_STATUS_ADDR[] = {
	 { "PAGE_ADDR", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_DEFAULT_PAGE_LOW[] = {
	 { "DEFAULT_PAGE", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_DEFAULT_PAGE_CNTL[] = {
	 { "SEND_DEFAULT_PAGE", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_FAULT_STATUS_INFO2[] = {
	 { "VF", 0, 0, &umr_bitfield_default },
	 { "VFID", 1, 5, &umr_bitfield_default },
	 { "L1_ID", 9, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_MISC_CG[] = {
	 { "OFFDLY", 6, 11, &umr_bitfield_default },
	 { "ENABLE", 18, 18, &umr_bitfield_default },
	 { "MEM_LS_ENABLE", 19, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L2_CNTL[] = {
	 { "NUMBER_OF_TRANSLATION_READ_REQUESTS", 0, 1, &umr_bitfield_default },
	 { "NUMBER_OF_TRANSLATION_WRITE_REQUESTS", 4, 5, &umr_bitfield_default },
	 { "NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD", 8, 8, &umr_bitfield_default },
	 { "NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD", 9, 9, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L2_CNTL2[] = {
	 { "BANK_SELECT", 0, 5, &umr_bitfield_default },
	 { "L2_CACHE_UPDATE_MODE", 6, 7, &umr_bitfield_default },
	 { "ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE", 8, 8, &umr_bitfield_default },
	 { "L2_CACHE_SWAP_TAG_INDEX_LSBS", 9, 11, &umr_bitfield_default },
	 { "L2_CACHE_VMID_MODE", 12, 14, &umr_bitfield_default },
	 { "L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE", 15, 20, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L2_DEBUG[] = {
	 { "CREDITS_L2_ATS", 0, 5, &umr_bitfield_default },
	 { "L2_MEM_SELECT", 7, 7, &umr_bitfield_default },
	 { "CACHE_INDEX", 8, 19, &umr_bitfield_default },
	 { "CACHE_SELECT", 24, 24, &umr_bitfield_default },
	 { "CACHE_BANK_SELECT", 25, 25, &umr_bitfield_default },
	 { "CACHE_WAY_SELECT", 27, 27, &umr_bitfield_default },
	 { "CACHE_READ", 29, 29, &umr_bitfield_default },
	 { "CACHE_INJECT_SOFT_PARITY_ERROR", 30, 30, &umr_bitfield_default },
	 { "CACHE_INJECT_HARD_PARITY_ERROR", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L2_DEBUG2[] = {
	 { "EFFECTIVE_CACHE_SIZE", 0, 4, &umr_bitfield_default },
	 { "EFFECTIVE_WORK_QUEUE_SIZE", 5, 7, &umr_bitfield_default },
	 { "FORCE_CACHE_MISS", 8, 8, &umr_bitfield_default },
	 { "INVALIDATE_ALL", 9, 9, &umr_bitfield_default },
	 { "DISABLE_2M_CACHE", 10, 10, &umr_bitfield_default },
	 { "DISABLE_CACHING_SPECULATIVE_RETURNS", 11, 11, &umr_bitfield_default },
	 { "DISABLE_CACHING_FAULT_RETURNS", 14, 14, &umr_bitfield_default },
	 { "DEBUG_BUS_SELECT", 15, 16, &umr_bitfield_default },
	 { "DEBUG_ECO", 17, 18, &umr_bitfield_default },
	 { "EFFECTIVE_2M_CACHE_SIZE", 19, 22, &umr_bitfield_default },
	 { "CACHE_PARITY_ERROR_INTERRUPT_THRESHOLD", 23, 30, &umr_bitfield_default },
	 { "CLEAR_PARITY_ERROR_INFO", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L2_CACHE_DATA0[] = {
	 { "DATA_REGISTER_VALID", 0, 0, &umr_bitfield_default },
	 { "CACHE_ENTRY_VALID", 1, 1, &umr_bitfield_default },
	 { "CACHED_ATTRIBUTES", 2, 24, &umr_bitfield_default },
	 { "VIRTUAL_PAGE_ADDRESS_HIGH", 25, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L2_CACHE_DATA1[] = {
	 { "VIRTUAL_PAGE_ADDRESS_LOW", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L2_CACHE_DATA2[] = {
	 { "PHYSICAL_PAGE_ADDRESS_LOW", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L1_CNTL[] = {
	 { "DONT_NEED_ATS_BEHAVIOR", 0, 1, &umr_bitfield_default },
	 { "NEED_ATS_BEHAVIOR", 2, 2, &umr_bitfield_default },
	 { "NEED_ATS_SNOOP_DEFAULT", 4, 4, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L1_ADDRESS_OFFSET[] = {
	 { "LOGICAL_ADDRESS", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L1RD_DEBUG_TLB[] = {
	 { "DISABLE_FRAGMENTS", 0, 0, &umr_bitfield_default },
	 { "DISABLE_INVALIDATE_BY_ADDRESS_RANGE", 1, 1, &umr_bitfield_default },
	 { "EFFECTIVE_CAM_SIZE", 4, 7, &umr_bitfield_default },
	 { "EFFECTIVE_WORK_QUEUE_SIZE", 8, 10, &umr_bitfield_default },
	 { "CREDITS_L1_L2", 12, 17, &umr_bitfield_default },
	 { "CREDITS_L1_RPB", 20, 27, &umr_bitfield_default },
	 { "DEBUG_ECO", 28, 29, &umr_bitfield_default },
	 { "INVALIDATE_ALL", 30, 30, &umr_bitfield_default },
	 { "DISABLE_CACHING_FAULT_RETURNS", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L1WR_DEBUG_TLB[] = {
	 { "DISABLE_FRAGMENTS", 0, 0, &umr_bitfield_default },
	 { "DISABLE_INVALIDATE_BY_ADDRESS_RANGE", 1, 1, &umr_bitfield_default },
	 { "EFFECTIVE_CAM_SIZE", 4, 7, &umr_bitfield_default },
	 { "EFFECTIVE_WORK_QUEUE_SIZE", 8, 10, &umr_bitfield_default },
	 { "CREDITS_L1_L2", 12, 17, &umr_bitfield_default },
	 { "CREDITS_L1_RPB", 20, 27, &umr_bitfield_default },
	 { "DEBUG_ECO", 28, 29, &umr_bitfield_default },
	 { "INVALIDATE_ALL", 30, 30, &umr_bitfield_default },
	 { "DISABLE_CACHING_FAULT_RETURNS", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L1RD_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
	 { "DEADLOCK_DETECTION", 1, 1, &umr_bitfield_default },
	 { "BAD_NEED_ATS", 8, 8, &umr_bitfield_default },
	 { "CAM_PARITY_ERRORS", 12, 16, &umr_bitfield_default },
	 { "CAM_INDEX", 17, 21, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L1WR_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
	 { "DEADLOCK_DETECTION", 1, 1, &umr_bitfield_default },
	 { "BAD_NEED_ATS", 8, 8, &umr_bitfield_default },
	 { "CAM_PARITY_ERRORS", 12, 16, &umr_bitfield_default },
	 { "CAM_INDEX", 17, 21, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L1RD_DEBUG2_TLB[] = {
	 { "XNACK_RETRY_PERIOD", 0, 11, &umr_bitfield_default },
	 { "XNACK_RETRY_MODE", 14, 15, &umr_bitfield_default },
	 { "INJECT_SOFT_PARITY_ERROR", 16, 16, &umr_bitfield_default },
	 { "INJECT_HARD_PARITY_ERROR", 17, 17, &umr_bitfield_default },
	 { "CLEAR_CAM_PARITY_ERROR", 18, 18, &umr_bitfield_default },
	 { "CAM_INDEX", 19, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L1WR_DEBUG2_TLB[] = {
	 { "XNACK_RETRY_PERIOD", 0, 11, &umr_bitfield_default },
	 { "XNACK_RETRY_MODE", 14, 15, &umr_bitfield_default },
	 { "INJECT_SOFT_PARITY_ERROR", 16, 16, &umr_bitfield_default },
	 { "INJECT_HARD_PARITY_ERROR", 17, 17, &umr_bitfield_default },
	 { "CLEAR_CAM_PARITY_ERROR", 18, 18, &umr_bitfield_default },
	 { "CAM_INDEX", 19, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID_PASID_MAPPING_UPDATE_STATUS[] = {
	 { "VMID0_REMAPPING_FINISHED", 0, 0, &umr_bitfield_default },
	 { "VMID1_REMAPPING_FINISHED", 1, 1, &umr_bitfield_default },
	 { "VMID2_REMAPPING_FINISHED", 2, 2, &umr_bitfield_default },
	 { "VMID3_REMAPPING_FINISHED", 3, 3, &umr_bitfield_default },
	 { "VMID4_REMAPPING_FINISHED", 4, 4, &umr_bitfield_default },
	 { "VMID5_REMAPPING_FINISHED", 5, 5, &umr_bitfield_default },
	 { "VMID6_REMAPPING_FINISHED", 6, 6, &umr_bitfield_default },
	 { "VMID7_REMAPPING_FINISHED", 7, 7, &umr_bitfield_default },
	 { "VMID8_REMAPPING_FINISHED", 8, 8, &umr_bitfield_default },
	 { "VMID9_REMAPPING_FINISHED", 9, 9, &umr_bitfield_default },
	 { "VMID10_REMAPPING_FINISHED", 10, 10, &umr_bitfield_default },
	 { "VMID11_REMAPPING_FINISHED", 11, 11, &umr_bitfield_default },
	 { "VMID12_REMAPPING_FINISHED", 12, 12, &umr_bitfield_default },
	 { "VMID13_REMAPPING_FINISHED", 13, 13, &umr_bitfield_default },
	 { "VMID14_REMAPPING_FINISHED", 14, 14, &umr_bitfield_default },
	 { "VMID15_REMAPPING_FINISHED", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID0_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID1_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID2_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID3_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID4_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID5_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID6_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID7_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID8_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_CLKSEL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID9_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID10_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID11_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID12_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID13_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID14_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_VMID15_PASID_MAPPING[] = {
	 { "PASID", 0, 15, &umr_bitfield_default },
	 { "NO_INVALIDATION", 30, 30, &umr_bitfield_default },
	 { "VALID", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_13[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_TSM_DEBUG_BCNT10[] = {
	 { "BYTE0", 0, 7, &umr_bitfield_default },
	 { "BYTE1", 8, 15, &umr_bitfield_default },
	 { "BYTE2", 16, 23, &umr_bitfield_default },
	 { "BYTE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_VMID_STATUS[] = {
	 { "VMID0_OUTSTANDING", 0, 0, &umr_bitfield_default },
	 { "VMID1_OUTSTANDING", 1, 1, &umr_bitfield_default },
	 { "VMID2_OUTSTANDING", 2, 2, &umr_bitfield_default },
	 { "VMID3_OUTSTANDING", 3, 3, &umr_bitfield_default },
	 { "VMID4_OUTSTANDING", 4, 4, &umr_bitfield_default },
	 { "VMID5_OUTSTANDING", 5, 5, &umr_bitfield_default },
	 { "VMID6_OUTSTANDING", 6, 6, &umr_bitfield_default },
	 { "VMID7_OUTSTANDING", 7, 7, &umr_bitfield_default },
	 { "VMID8_OUTSTANDING", 8, 8, &umr_bitfield_default },
	 { "VMID9_OUTSTANDING", 9, 9, &umr_bitfield_default },
	 { "VMID10_OUTSTANDING", 10, 10, &umr_bitfield_default },
	 { "VMID11_OUTSTANDING", 11, 11, &umr_bitfield_default },
	 { "VMID12_OUTSTANDING", 12, 12, &umr_bitfield_default },
	 { "VMID13_OUTSTANDING", 13, 13, &umr_bitfield_default },
	 { "VMID14_OUTSTANDING", 14, 14, &umr_bitfield_default },
	 { "VMID15_OUTSTANDING", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_ATS_SMU_STATUS[] = {
	 { "VDDGFX_POWERED_DOWN", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L2_CNTL3[] = {
	 { "ENABLE_HW_L2_CACHE_ADDRESS_MODES_SWITCHING", 0, 6, &umr_bitfield_default },
	 { "ENABLE_FREE_COUNTER", 7, 7, &umr_bitfield_default },
	 { "L2_CACHE_EVICTION_THRESHOLD", 8, 12, &umr_bitfield_default },
	 { "DISABLE_CLEAR_CACHE_EVICTION_COUNTER_ON_INVALIDATION", 13, 13, &umr_bitfield_default },
	 { "L2_DELAY_SEND_INVALIDATION_REQUEST", 14, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L2_STATUS[] = {
	 { "BUSY", 0, 0, &umr_bitfield_default },
	 { "PARITY_ERROR_INFO", 1, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmATC_L2_STATUS2[] = {
	 { "CACHE_ADDRESS_MODE", 0, 2, &umr_bitfield_default },
	 { "PARITY_ERROR_INFO", 3, 10, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_RENG_RAM_INDEX[] = {
	 { "RENG_RAM_INDEX", 0, 9, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_RENG_RAM_DATA[] = {
	 { "RENG_RAM_DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_RENG_EXECUTE[] = {
	 { "RENG_EXECUTE_ON_PWR_UP", 0, 0, &umr_bitfield_default },
	 { "RENG_EXECUTE_NOW", 1, 1, &umr_bitfield_default },
	 { "RENG_EXECUTE_NOW_START_PTR", 2, 11, &umr_bitfield_default },
	 { "RENG_EXECUTE_DSP_END_PTR", 12, 21, &umr_bitfield_default },
	 { "RENG_EXECUTE_END_PTR", 22, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_MISC[] = {
	 { "RENG_EXECUTE_NOW_MODE", 10, 10, &umr_bitfield_default },
	 { "RENG_EXECUTE_ON_REG_UPDATE", 11, 11, &umr_bitfield_default },
	 { "RENG_SRBM_CREDITS_MCD", 12, 15, &umr_bitfield_default },
	 { "STCTRL_STUTTER_EN", 16, 16, &umr_bitfield_default },
	 { "STCTRL_GMC_IDLE_THRESHOLD", 17, 18, &umr_bitfield_default },
	 { "STCTRL_SRBM_IDLE_THRESHOLD", 19, 20, &umr_bitfield_default },
	 { "STCTRL_IGNORE_PRE_SR", 21, 21, &umr_bitfield_default },
	 { "STCTRL_IGNORE_ALLOW_STOP", 22, 22, &umr_bitfield_default },
	 { "STCTRL_IGNORE_SR_COMMIT", 23, 23, &umr_bitfield_default },
	 { "STCTRL_IGNORE_PROTECTION_FAULT", 24, 24, &umr_bitfield_default },
	 { "STCTRL_DISABLE_ALLOW_SR", 25, 25, &umr_bitfield_default },
	 { "STCTRL_DISABLE_GMC_OFFLINE", 26, 26, &umr_bitfield_default },
	 { "CRITICAL_REGS_LOCK", 27, 27, &umr_bitfield_default },
	 { "ALLOW_DEEP_SLEEP_MODE", 28, 30, &umr_bitfield_default },
	 { "STCTRL_FORCE_ALLOW_SR", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_MISC2[] = {
	 { "GMCON_MISC2_RESERVED0", 0, 5, &umr_bitfield_default },
	 { "STCTRL_NONDISP_IDLE_THRESHOLD", 6, 10, &umr_bitfield_default },
	 { "RENG_SR_HOLD_THRESHOLD", 11, 16, &umr_bitfield_default },
	 { "GMCON_MISC2_RESERVED1", 17, 28, &umr_bitfield_default },
	 { "STCTRL_IGNORE_ARB_BUSY", 29, 29, &umr_bitfield_default },
	 { "STCTRL_EXTEND_GMC_OFFLINE", 30, 30, &umr_bitfield_default },
	 { "STCTRL_TIMER_PULSE_OVERRIDE", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_STCTRL_REGISTER_SAVE_RANGE0[] = {
	 { "STCTRL_REGISTER_SAVE_BASE0", 0, 15, &umr_bitfield_default },
	 { "STCTRL_REGISTER_SAVE_LIMIT0", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_STCTRL_REGISTER_SAVE_RANGE1[] = {
	 { "STCTRL_REGISTER_SAVE_BASE1", 0, 15, &umr_bitfield_default },
	 { "STCTRL_REGISTER_SAVE_LIMIT1", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_STCTRL_REGISTER_SAVE_RANGE2[] = {
	 { "STCTRL_REGISTER_SAVE_BASE2", 0, 15, &umr_bitfield_default },
	 { "STCTRL_REGISTER_SAVE_LIMIT2", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0[] = {
	 { "STCTRL_REGISTER_SAVE_EXCL0", 0, 15, &umr_bitfield_default },
	 { "STCTRL_REGISTER_SAVE_EXCL1", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1[] = {
	 { "STCTRL_REGISTER_SAVE_EXCL2", 0, 15, &umr_bitfield_default },
	 { "STCTRL_REGISTER_SAVE_EXCL3", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_PERF_MON_CNTL0[] = {
	 { "START_THRESH", 0, 11, &umr_bitfield_default },
	 { "STOP_THRESH", 12, 23, &umr_bitfield_default },
	 { "START_MODE", 24, 25, &umr_bitfield_default },
	 { "STOP_MODE", 26, 27, &umr_bitfield_default },
	 { "ALLOW_WRAP", 28, 28, &umr_bitfield_default },
	 { "THRESH_CNTR_ID_EXT", 29, 29, &umr_bitfield_default },
	 { "START_TRIG_ID_EXT", 30, 30, &umr_bitfield_default },
	 { "STOP_TRIG_ID_EXT", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_PERF_MON_CNTL1[] = {
	 { "THRESH_CNTR_ID", 0, 5, &umr_bitfield_default },
	 { "START_TRIG_ID", 6, 11, &umr_bitfield_default },
	 { "STOP_TRIG_ID", 12, 17, &umr_bitfield_default },
	 { "MON0_ID", 18, 24, &umr_bitfield_default },
	 { "MON1_ID", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_PERF_MON_RSLT0[] = {
	 { "COUNT", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_PERF_MON_RSLT1[] = {
	 { "COUNT", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_PGFSM_CONFIG[] = {
	 { "FSM_ADDR", 0, 7, &umr_bitfield_default },
	 { "POWER_DOWN", 8, 8, &umr_bitfield_default },
	 { "POWER_UP", 9, 9, &umr_bitfield_default },
	 { "P1_SELECT", 10, 10, &umr_bitfield_default },
	 { "P2_SELECT", 11, 11, &umr_bitfield_default },
	 { "WRITE", 12, 12, &umr_bitfield_default },
	 { "READ", 13, 13, &umr_bitfield_default },
	 { "RSRVD", 14, 26, &umr_bitfield_default },
	 { "SRBM_OVERRIDE", 27, 27, &umr_bitfield_default },
	 { "REG_ADDR", 28, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_PGFSM_WRITE[] = {
	 { "WRITE_VALUE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_PGFSM_READ[] = {
	 { "READ_VALUE", 0, 23, &umr_bitfield_default },
	 { "PGFSM_SELECT", 24, 27, &umr_bitfield_default },
	 { "SERDES_MASTER_BUSY", 28, 28, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_MISC3[] = {
	 { "RENG_DISABLE_MCC", 0, 7, &umr_bitfield_default },
	 { "RENG_DISABLE_MCD", 8, 15, &umr_bitfield_default },
	 { "STCTRL_FORCE_PGFSM_CMD_DONE", 16, 27, &umr_bitfield_default },
	 { "STCTRL_IGNORE_ALLOW_STUTTER", 28, 28, &umr_bitfield_default },
	 { "RENG_MEM_LS_ENABLE", 29, 29, &umr_bitfield_default },
	 { "STCTRL_EXCLUDE_NONMEM_CLIENTS", 30, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_MASK[] = {
	 { "STCTRL_BUSY_MASK_ACP_RD", 0, 0, &umr_bitfield_default },
	 { "STCTRL_BUSY_MASK_ACP_WR", 1, 1, &umr_bitfield_default },
	 { "STCTRL_BUSY_MASK_VCE_RD", 2, 2, &umr_bitfield_default },
	 { "STCTRL_BUSY_MASK_VCE_WR", 3, 3, &umr_bitfield_default },
	 { "STCTRL_SR_HANDSHAKE_MASK", 4, 11, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_LPT_TARGET[] = {
	 { "STCTRL_LPT_TARGET", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmGMCON_DEBUG[] = {
	 { "GFX_STALL", 0, 0, &umr_bitfield_default },
	 { "GFX_CLEAR", 1, 1, &umr_bitfield_default },
	 { "GMCON_DEBUG_RESERVED0", 2, 2, &umr_bitfield_default },
	 { "SR_COMMIT_STATE", 3, 3, &umr_bitfield_default },
	 { "STCTRL_ST", 4, 7, &umr_bitfield_default },
	 { "MISC_FLAGS", 8, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_CNTL_3[] = {
	 { "PIPE_DELAY_OUT_D0", 0, 2, &umr_bitfield_default },
	 { "PIPE_DELAY_IN_D0", 3, 5, &umr_bitfield_default },
	 { "PIPE_DELAY_OUT_D1", 6, 8, &umr_bitfield_default },
	 { "PIPE_DELAY_IN_D1", 9, 11, &umr_bitfield_default },
	 { "REPCG_EN_D0", 12, 12, &umr_bitfield_default },
	 { "REPCG_EN_D1", 13, 13, &umr_bitfield_default },
	 { "REPCG_OFF_DLY", 16, 19, &umr_bitfield_default },
	 { "FCK_FRC", 20, 20, &umr_bitfield_default },
	 { "DBI_FRC", 21, 21, &umr_bitfield_default },
	 { "PRGRM_CDC", 22, 22, &umr_bitfield_default },
	 { "DQS_FRC", 23, 23, &umr_bitfield_default },
	 { "DQS_FRC_PAT", 24, 27, &umr_bitfield_default },
	 { "IDSC_EN", 30, 30, &umr_bitfield_default },
	 { "CAC_EN", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_G5PDX_CTRL[] = {
	 { "CH0_ENABLE", 0, 0, &umr_bitfield_default },
	 { "CH1_ENABLE", 1, 1, &umr_bitfield_default },
	 { "WCKOFF_EARLY", 2, 2, &umr_bitfield_default },
	 { "WCKOFF_LATE", 3, 3, &umr_bitfield_default },
	 { "TPD2MRS", 4, 9, &umr_bitfield_default },
	 { "TMRS2WCK", 12, 15, &umr_bitfield_default },
	 { "TWCK2MRS", 16, 19, &umr_bitfield_default },
	 { "TMRD", 20, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_G5PDX_CTRL_LP[] = {
	 { "CH0_ENABLE", 0, 0, &umr_bitfield_default },
	 { "CH1_ENABLE", 1, 1, &umr_bitfield_default },
	 { "WCKOFF_EARLY", 2, 2, &umr_bitfield_default },
	 { "WCKOFF_LATE", 3, 3, &umr_bitfield_default },
	 { "TPD2MRS", 4, 9, &umr_bitfield_default },
	 { "TMRS2WCK", 12, 15, &umr_bitfield_default },
	 { "TWCK2MRS", 16, 19, &umr_bitfield_default },
	 { "TMRD", 20, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_G5PDX_CMD0[] = {
	 { "CMD", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_G5PDX_CMD0_LP[] = {
	 { "CMD", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_G5PDX_CMD1[] = {
	 { "CMD", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_G5PDX_CMD1_LP[] = {
	 { "CMD", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SREG_READ[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_SREG_STATUS[] = {
	 { "AVAIL_RTN", 0, 3, &umr_bitfield_default },
	 { "PND_RD", 8, 11, &umr_bitfield_default },
	 { "PND_WR", 12, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PHYREG_BCAST[] = {
	 { "CH0_EN", 0, 0, &umr_bitfield_default },
	 { "CH1_EN", 1, 1, &umr_bitfield_default },
	 { "CKE_MASK", 7, 7, &umr_bitfield_default },
	 { "DQ_MASK", 8, 8, &umr_bitfield_default },
	 { "DBI_MASK", 9, 9, &umr_bitfield_default },
	 { "EDC_MASK", 10, 10, &umr_bitfield_default },
	 { "WCK_MASK", 11, 11, &umr_bitfield_default },
	 { "WCDR_MASK", 12, 12, &umr_bitfield_default },
	 { "CLK_MASK", 13, 13, &umr_bitfield_default },
	 { "CMD_MASK", 14, 14, &umr_bitfield_default },
	 { "ADR_MASK", 15, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_DVS_CTL[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "TDVS", 1, 5, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_DVS_CTL_LP[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "TDVS", 1, 5, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_DVS_CMD[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 18, &umr_bitfield_default },
	 { "BNK_MSB", 19, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "ADR_MSB1", 23, 23, &umr_bitfield_default },
	 { "ADR_MSB0", 24, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_PMG_DVS_CMD_LP[] = {
	 { "ADR", 0, 15, &umr_bitfield_default },
	 { "MOP", 16, 18, &umr_bitfield_default },
	 { "BNK_MSB", 19, 19, &umr_bitfield_default },
	 { "END", 20, 20, &umr_bitfield_default },
	 { "CSB", 21, 22, &umr_bitfield_default },
	 { "ADR_MSB1", 23, 23, &umr_bitfield_default },
	 { "ADR_MSB0", 24, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_DLL_STBY[] = {
	 { "EN", 0, 0, &umr_bitfield_default },
	 { "VCTRLADC_FRC", 1, 1, &umr_bitfield_default },
	 { "VCTRLADC_VAL", 2, 2, &umr_bitfield_default },
	 { "MSTRSTBY_FRC", 3, 3, &umr_bitfield_default },
	 { "MSTRSTBY_VAL", 4, 4, &umr_bitfield_default },
	 { "ENTR_DLY", 5, 7, &umr_bitfield_default },
	 { "STBY_DLY", 8, 11, &umr_bitfield_default },
	 { "TCKE_PULSE_EXTN", 12, 15, &umr_bitfield_default },
	 { "TCKE_EXTN", 16, 23, &umr_bitfield_default },
	 { "EXIT_DLY", 24, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_SEQ_DLL_STBY_LP[] = {
	 { "EN", 0, 0, &umr_bitfield_default },
	 { "VCTRLADC_FRC", 1, 1, &umr_bitfield_default },
	 { "VCTRLADC_VAL", 2, 2, &umr_bitfield_default },
	 { "MSTRSTBY_FRC", 3, 3, &umr_bitfield_default },
	 { "MSTRSTBY_VAL", 4, 4, &umr_bitfield_default },
	 { "ENTR_DLY", 5, 7, &umr_bitfield_default },
	 { "STBY_DLY", 8, 11, &umr_bitfield_default },
	 { "TCKE_PULSE_EXTN", 12, 15, &umr_bitfield_default },
	 { "TCKE_EXTN", 16, 23, &umr_bitfield_default },
	 { "EXIT_DLY", 24, 29, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_MISCCTRL0[] = {
	 { "UDD_ON_STATUS_BITS", 0, 0, &umr_bitfield_default },
	 { "LOAD_DATA_SEL", 1, 1, &umr_bitfield_default },
	 { "LOAD_UDD", 2, 2, &umr_bitfield_default },
	 { "ADR_STATUS_SEL", 3, 3, &umr_bitfield_default },
	 { "DATA_SEL", 4, 7, &umr_bitfield_default },
	 { "PRBS_CHK_LOAD_CNT", 8, 14, &umr_bitfield_default },
	 { "UDD", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_MISCCTRL1[] = {
	 { "PRBS_ERR_CNT_LIMIT", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_MISCCTRL2[] = {
	 { "PRBS_RUN_LENGTH", 0, 16, &umr_bitfield_default },
	 { "PRBS_FREERUN", 17, 17, &umr_bitfield_default },
	 { "PRBS15_MODE", 18, 18, &umr_bitfield_default },
	 { "PRBS23_MODE", 19, 19, &umr_bitfield_default },
	 { "STOP_ON_NEXT_ERR", 20, 20, &umr_bitfield_default },
	 { "STOP_CLK", 21, 21, &umr_bitfield_default },
	 { "SWEEP_DLY", 24, 25, &umr_bitfield_default },
	 { "GRAY_CODE_EN", 26, 26, &umr_bitfield_default },
	 { "SEL_PHY_PRBS_CHK", 28, 28, &umr_bitfield_default },
	 { "SEL_AC_PRBS_CHK", 29, 29, &umr_bitfield_default },
	 { "STATUS_SEL", 30, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_CONFIG0[] = {
	 { "CONF_EN_CH0", 0, 0, &umr_bitfield_default },
	 { "CONF_EN_CH1", 1, 1, &umr_bitfield_default },
	 { "CONF_AUTO_EN", 2, 2, &umr_bitfield_default },
	 { "MASK", 4, 7, &umr_bitfield_default },
	 { "PTR", 8, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_CONFIG1[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_SETUP[] = {
	 { "DLB_EN", 0, 0, &umr_bitfield_default },
	 { "DLB_FIFO_EN", 1, 1, &umr_bitfield_default },
	 { "DLB_STATUS_EN", 2, 2, &umr_bitfield_default },
	 { "DLB_CONFIG_EN", 3, 3, &umr_bitfield_default },
	 { "DLB_PRBS_EN", 4, 4, &umr_bitfield_default },
	 { "PRBS_GEN_RST", 5, 5, &umr_bitfield_default },
	 { "PRBS_CHK_RST", 6, 6, &umr_bitfield_default },
	 { "PRBS_PHY_RST", 7, 7, &umr_bitfield_default },
	 { "QDR_MODE", 8, 8, &umr_bitfield_default },
	 { "CHK_DATA_BITS", 16, 23, &umr_bitfield_default },
	 { "MEM_BIT_SEL", 24, 28, &umr_bitfield_default },
	 { "RXTXLP_EN", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_SETUPSWEEP[] = {
	 { "DLL_RST", 0, 0, &umr_bitfield_default },
	 { "CONFIG", 1, 1, &umr_bitfield_default },
	 { "MASTER", 2, 2, &umr_bitfield_default },
	 { "DLLDLY", 4, 7, &umr_bitfield_default },
	 { "DLLSTEPS", 8, 12, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_SETUPFIFO[] = {
	 { "WRITE_FIFO_RST", 0, 0, &umr_bitfield_default },
	 { "READ_FIFO_RST", 1, 1, &umr_bitfield_default },
	 { "BOTH_FIFO_RST", 2, 2, &umr_bitfield_default },
	 { "SYNC_RST", 3, 3, &umr_bitfield_default },
	 { "SYNC_RST_MASK", 4, 5, &umr_bitfield_default },
	 { "OUTPUT_EN_RST", 6, 6, &umr_bitfield_default },
	 { "SHIFT_WR_FIFO_PTR", 8, 9, &umr_bitfield_default },
	 { "DELAY_RD_FIFO_PTR", 10, 12, &umr_bitfield_default },
	 { "STROBE", 16, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_WRITE_MASK[] = {
	 { "BIT_MASK", 0, 21, &umr_bitfield_default },
	 { "CH_MASK", 24, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_STATUS[] = {
	 { "STICK_ERROR", 0, 3, &umr_bitfield_default },
	 { "LOCK", 4, 7, &umr_bitfield_default },
	 { "SWEEP_DONE", 8, 11, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_STATUS_MISC0[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_STATUS_MISC1[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_STATUS_MISC2[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_STATUS_MISC3[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_STATUS_MISC4[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_STATUS_MISC5[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_STATUS_MISC6[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_DLB_STATUS_MISC7[] = {
	 { "DATA", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CK_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRL_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_EN_RD[] = {
	 { "TX_PRI", 0, 7, &umr_bitfield_default },
	 { "BW_PRI", 8, 15, &umr_bitfield_default },
	 { "FIX_PRI", 16, 23, &umr_bitfield_default },
	 { "ST_PRI", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_EN_WR[] = {
	 { "TX_PRI", 0, 7, &umr_bitfield_default },
	 { "BW_PRI", 8, 15, &umr_bitfield_default },
	 { "FIX_PRI", 16, 23, &umr_bitfield_default },
	 { "ST_PRI", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_TX_HI0_RD[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_TX_HI0_WR[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_TX_HI1_RD[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_TX_HI1_WR[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_TX_LO0_RD[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_TX_LO0_WR[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_TX_LO1_RD[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_TX_LO1_WR[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_BWPERIOD0_RD[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_BWPERIOD0_WR[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_BWPERIOD1_RD[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_BWPERIOD1_WR[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_BWCNT0_RD[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_BWCNT0_WR[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ADDRH_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_BWCNT1_RD[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_BWCNT1_WR[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_SAT0_RD[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_SAT0_WR[] = {
	 { "GROUP0", 0, 7, &umr_bitfield_default },
	 { "GROUP1", 8, 15, &umr_bitfield_default },
	 { "GROUP2", 16, 23, &umr_bitfield_default },
	 { "GROUP3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_SAT1_RD[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_SAT1_WR[] = {
	 { "GROUP4", 0, 7, &umr_bitfield_default },
	 { "GROUP5", 8, 15, &umr_bitfield_default },
	 { "GROUP6", 16, 23, &umr_bitfield_default },
	 { "GROUP7", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_CTL_RD[] = {
	 { "FORCE_HIGHEST", 0, 7, &umr_bitfield_default },
	 { "HARSH_RR", 8, 8, &umr_bitfield_default },
	 { "BANK_AGE_ONLY", 9, 9, &umr_bitfield_default },
	 { "USE_LEGACY_HARSH", 10, 10, &umr_bitfield_default },
	 { "BWCNT_CATCHUP", 11, 11, &umr_bitfield_default },
	 { "ST_MODE", 12, 13, &umr_bitfield_default },
	 { "FORCE_STALL", 14, 21, &umr_bitfield_default },
	 { "PERF_MON_SEL", 22, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_HARSH_CTL_WR[] = {
	 { "FORCE_HIGHEST", 0, 7, &umr_bitfield_default },
	 { "HARSH_RR", 8, 8, &umr_bitfield_default },
	 { "BANK_AGE_ONLY", 9, 9, &umr_bitfield_default },
	 { "USE_LEGACY_HARSH", 10, 10, &umr_bitfield_default },
	 { "BWCNT_CATCHUP", 11, 11, &umr_bitfield_default },
	 { "ST_MODE", 12, 13, &umr_bitfield_default },
	 { "FORCE_STALL", 14, 21, &umr_bitfield_default },
	 { "PERF_MON_SEL", 22, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GRUB_PRIORITY1_RD[] = {
	 { "CB0", 0, 1, &umr_bitfield_default },
	 { "CBCMASK0", 2, 3, &umr_bitfield_default },
	 { "CBFMASK0", 4, 5, &umr_bitfield_default },
	 { "DB0", 6, 7, &umr_bitfield_default },
	 { "DBHTILE0", 8, 9, &umr_bitfield_default },
	 { "DBSTEN0", 10, 11, &umr_bitfield_default },
	 { "TC0", 12, 13, &umr_bitfield_default },
	 { "ACPG", 14, 15, &umr_bitfield_default },
	 { "ACPO", 16, 17, &umr_bitfield_default },
	 { "DMIF", 18, 19, &umr_bitfield_default },
	 { "DMIF_EXT0", 20, 21, &umr_bitfield_default },
	 { "DMIF_EXT1", 22, 23, &umr_bitfield_default },
	 { "DMIF_TW", 24, 25, &umr_bitfield_default },
	 { "MCIF", 26, 27, &umr_bitfield_default },
	 { "RLC", 28, 29, &umr_bitfield_default },
	 { "VMC", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GRUB_PRIORITY1_WR[] = {
	 { "CB0", 0, 1, &umr_bitfield_default },
	 { "CBCMASK0", 2, 3, &umr_bitfield_default },
	 { "CBFMASK0", 4, 5, &umr_bitfield_default },
	 { "CBIMMED0", 6, 7, &umr_bitfield_default },
	 { "DB0", 8, 9, &umr_bitfield_default },
	 { "DBHTILE0", 10, 11, &umr_bitfield_default },
	 { "DBSTEN0", 12, 13, &umr_bitfield_default },
	 { "TC0", 14, 15, &umr_bitfield_default },
	 { "SH", 16, 17, &umr_bitfield_default },
	 { "ACPG", 18, 19, &umr_bitfield_default },
	 { "ACPO", 20, 21, &umr_bitfield_default },
	 { "MCIF", 22, 23, &umr_bitfield_default },
	 { "RLC", 24, 25, &umr_bitfield_default },
	 { "SDMA1", 26, 27, &umr_bitfield_default },
	 { "SMU", 28, 29, &umr_bitfield_default },
	 { "VCE0", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GRUB_PRIORITY2_RD[] = {
	 { "SDMA1", 0, 1, &umr_bitfield_default },
	 { "SMU", 2, 3, &umr_bitfield_default },
	 { "VCE0", 4, 5, &umr_bitfield_default },
	 { "VCE1", 6, 7, &umr_bitfield_default },
	 { "XDMAM", 8, 9, &umr_bitfield_default },
	 { "SDMA0", 10, 11, &umr_bitfield_default },
	 { "HDP", 12, 13, &umr_bitfield_default },
	 { "UMC", 14, 15, &umr_bitfield_default },
	 { "UVD", 16, 17, &umr_bitfield_default },
	 { "UVD_EXT0", 18, 19, &umr_bitfield_default },
	 { "UVD_EXT1", 20, 21, &umr_bitfield_default },
	 { "SEM", 22, 23, &umr_bitfield_default },
	 { "SAMMSP", 24, 25, &umr_bitfield_default },
	 { "VP8", 26, 27, &umr_bitfield_default },
	 { "ISP", 28, 29, &umr_bitfield_default },
	 { "RSV2", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_ARB_GRUB_PRIORITY2_WR[] = {
	 { "VCE1", 0, 1, &umr_bitfield_default },
	 { "SAMMSP", 2, 3, &umr_bitfield_default },
	 { "XDMA", 4, 5, &umr_bitfield_default },
	 { "XDMAM", 6, 7, &umr_bitfield_default },
	 { "SDMA0", 8, 9, &umr_bitfield_default },
	 { "HDP", 10, 11, &umr_bitfield_default },
	 { "UMC", 12, 13, &umr_bitfield_default },
	 { "UVD", 14, 15, &umr_bitfield_default },
	 { "UVD_EXT0", 16, 17, &umr_bitfield_default },
	 { "UVD_EXT1", 18, 19, &umr_bitfield_default },
	 { "XDP", 20, 21, &umr_bitfield_default },
	 { "SEM", 22, 23, &umr_bitfield_default },
	 { "IH", 24, 25, &umr_bitfield_default },
	 { "VP8", 26, 27, &umr_bitfield_default },
	 { "ISP", 28, 29, &umr_bitfield_default },
	 { "VIN0", 30, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_ISP_SPM[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 17, 17, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 19, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_ISP_MPM[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 17, 17, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 19, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_ISP_CCPU[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 17, 17, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 19, 24, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_ISP_SPM[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 19, 19, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 20, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_ISP_MPS[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 19, 19, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 20, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_ISP_MPM[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 19, 19, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 20, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_ISP_CCPU[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
	 { "PRIORITY_DISABLE", 18, 18, &umr_bitfield_default },
	 { "STALL_FILTER_ENABLE", 19, 19, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 20, 25, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_MCDS[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "BUS", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "LAZY_TIMER", 7, 10, &umr_bitfield_default },
	 { "ASK_CREDITS", 11, 17, &umr_bitfield_default },
	 { "DISPLAY_CREDITS", 18, 24, &umr_bitfield_default },
	 { "MED_CREDITS", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_MCDT[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "BUS", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "LAZY_TIMER", 7, 10, &umr_bitfield_default },
	 { "ASK_CREDITS", 11, 17, &umr_bitfield_default },
	 { "DISPLAY_CREDITS", 18, 24, &umr_bitfield_default },
	 { "MED_CREDITS", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_MCDU[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "BUS", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "LAZY_TIMER", 7, 10, &umr_bitfield_default },
	 { "ASK_CREDITS", 11, 17, &umr_bitfield_default },
	 { "DISPLAY_CREDITS", 18, 24, &umr_bitfield_default },
	 { "MED_CREDITS", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_MCDV[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "BUS", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "LAZY_TIMER", 7, 10, &umr_bitfield_default },
	 { "ASK_CREDITS", 11, 17, &umr_bitfield_default },
	 { "DISPLAY_CREDITS", 18, 24, &umr_bitfield_default },
	 { "MED_CREDITS", 25, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_MCDS[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "STALL_MODE", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "ASK_CREDITS", 7, 12, &umr_bitfield_default },
	 { "LAZY_TIMER", 13, 16, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 17, 23, &umr_bitfield_default },
	 { "ASK_CREDITS_W", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_MCDT[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "STALL_MODE", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "ASK_CREDITS", 7, 12, &umr_bitfield_default },
	 { "LAZY_TIMER", 13, 16, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 17, 23, &umr_bitfield_default },
	 { "ASK_CREDITS_W", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_MCDU[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "STALL_MODE", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "ASK_CREDITS", 7, 12, &umr_bitfield_default },
	 { "LAZY_TIMER", 13, 16, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 17, 23, &umr_bitfield_default },
	 { "ASK_CREDITS_W", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_MCDV[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 1, 1, &umr_bitfield_default },
	 { "STALL_MODE", 2, 2, &umr_bitfield_default },
	 { "MAXBURST", 3, 6, &umr_bitfield_default },
	 { "ASK_CREDITS", 7, 12, &umr_bitfield_default },
	 { "LAZY_TIMER", 13, 16, &umr_bitfield_default },
	 { "STALL_THRESHOLD", 17, 23, &umr_bitfield_default },
	 { "ASK_CREDITS_W", 24, 30, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WRRET_MCDS[] = {
	 { "STALL_MODE", 0, 0, &umr_bitfield_default },
	 { "CREDIT_COUNT", 1, 7, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_CLKSEL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WRRET_MCDT[] = {
	 { "STALL_MODE", 0, 0, &umr_bitfield_default },
	 { "CREDIT_COUNT", 1, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WRRET_MCDU[] = {
	 { "STALL_MODE", 0, 0, &umr_bitfield_default },
	 { "CREDIT_COUNT", 1, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WRRET_MCDV[] = {
	 { "STALL_MODE", 0, 0, &umr_bitfield_default },
	 { "CREDIT_COUNT", 1, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS_MCDW[] = {
	 { "WR_PRI", 0, 6, &umr_bitfield_default },
	 { "WR_PRI_STALL_THRESHOLD", 7, 13, &umr_bitfield_default },
	 { "WR_URG", 14, 20, &umr_bitfield_default },
	 { "WR_URG_STALL_THRESHOLD", 21, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS_MCDX[] = {
	 { "WR_PRI", 0, 6, &umr_bitfield_default },
	 { "WR_PRI_STALL_THRESHOLD", 7, 13, &umr_bitfield_default },
	 { "WR_URG", 14, 20, &umr_bitfield_default },
	 { "WR_URG_STALL_THRESHOLD", 21, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS_MCDY[] = {
	 { "WR_PRI", 0, 6, &umr_bitfield_default },
	 { "WR_PRI_STALL_THRESHOLD", 7, 13, &umr_bitfield_default },
	 { "WR_URG", 14, 20, &umr_bitfield_default },
	 { "WR_URG_STALL_THRESHOLD", 21, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS_MCDZ[] = {
	 { "WR_PRI", 0, 6, &umr_bitfield_default },
	 { "WR_PRI_STALL_THRESHOLD", 7, 13, &umr_bitfield_default },
	 { "WR_URG", 14, 20, &umr_bitfield_default },
	 { "WR_URG_STALL_THRESHOLD", 21, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS_MCDS[] = {
	 { "WR_PRI", 0, 6, &umr_bitfield_default },
	 { "WR_PRI_STALL_THRESHOLD", 7, 13, &umr_bitfield_default },
	 { "WR_URG", 14, 20, &umr_bitfield_default },
	 { "WR_URG_STALL_THRESHOLD", 21, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS_MCDT[] = {
	 { "WR_PRI", 0, 6, &umr_bitfield_default },
	 { "WR_PRI_STALL_THRESHOLD", 7, 13, &umr_bitfield_default },
	 { "WR_URG", 14, 20, &umr_bitfield_default },
	 { "WR_URG_STALL_THRESHOLD", 21, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS_MCDU[] = {
	 { "WR_PRI", 0, 6, &umr_bitfield_default },
	 { "WR_PRI_STALL_THRESHOLD", 7, 13, &umr_bitfield_default },
	 { "WR_URG", 14, 20, &umr_bitfield_default },
	 { "WR_URG_STALL_THRESHOLD", 21, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_CREDITS_MCDV[] = {
	 { "WR_PRI", 0, 6, &umr_bitfield_default },
	 { "WR_PRI_STALL_THRESHOLD", 7, 13, &umr_bitfield_default },
	 { "WR_URG", 14, 20, &umr_bitfield_default },
	 { "WR_URG_STALL_THRESHOLD", 21, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_BP2[] = {
	 { "RDRET", 0, 15, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_VCE1[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "VM_BYPASS", 16, 16, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_RDREQ_VCEU1[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_VCE1[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "VM_BYPASS", 16, 16, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 18, 18, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_HUB_WDP_VCEU1[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "PRESCALE", 1, 2, &umr_bitfield_default },
	 { "BLACKOUT_EXEMPT", 3, 3, &umr_bitfield_default },
	 { "STALL_MODE", 4, 5, &umr_bitfield_default },
	 { "STALL_OVERRIDE", 6, 6, &umr_bitfield_default },
	 { "MAXBURST", 7, 10, &umr_bitfield_default },
	 { "LAZY_TIMER", 11, 14, &umr_bitfield_default },
	 { "STALL_OVERRIDE_WTM", 15, 15, &umr_bitfield_default },
	 { "BYPASS_AVAIL_OVERRIDE", 16, 16, &umr_bitfield_default },
	 { "URG_BYPASS_AVAIL_OVERRIDE", 17, 17, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_14[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_RX_EQ_PM_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_RX_DYN_PM_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_OFSCAL_D0[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_UP_15[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0L_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB0H_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1L_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB1H_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2L_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB2H_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3L_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DQB3H_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_DBI_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF0[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF1[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF2[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF3[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF4[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF5[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF6[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF7[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF8[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF9[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF10[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF11[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF12[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF13[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF14[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_FB_SIZE_OFFSET_VF15[] = {
	 { "VF_FB_SIZE", 0, 15, &umr_bitfield_default },
	 { "VF_FB_OFFSET", 16, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_NB_MMIOBASE[] = {
	 { "MMIOBASE", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_NB_MMIOLIMIT[] = {
	 { "MMIOLIMIT", 0, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_NB_PCI_CTRL[] = {
	 { "MMIOENABLE", 23, 23, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_NB_PCI_ARB[] = {
	 { "VGA_HOLE", 3, 3, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_NB_TOP_OF_DRAM_SLOT1[] = {
	 { "TOP_OF_DRAM", 23, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_NB_LOWER_TOP_OF_DRAM2[] = {
	 { "ENABLE", 0, 0, &umr_bitfield_default },
	 { "LOWER_TOM2", 23, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_NB_UPPER_TOP_OF_DRAM2[] = {
	 { "UPPER_TOM2", 0, 7, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_NB_TOP_OF_DRAM3[] = {
	 { "TOM3_LIMIT", 0, 29, &umr_bitfield_default },
	 { "TOM3_ENABLE", 31, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_BASE_LO_0[] = {
	 { "MARC_BASE_LO_0", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_BASE_HI_0[] = {
	 { "MARC_BASE_HI_0", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_RELOC_LO_0[] = {
	 { "MARC_ENABLE_0", 0, 0, &umr_bitfield_default },
	 { "MARC_READONLY_0", 1, 1, &umr_bitfield_default },
	 { "MARC_RELOC_LO_0", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_RELOC_HI_0[] = {
	 { "MARC_RELOC_HI_0", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_LEN_LO_0[] = {
	 { "MARC_LEN_LO_0", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_LEN_HI_0[] = {
	 { "MARC_LEN_HI_0", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_BASE_LO_1[] = {
	 { "MARC_BASE_LO_1", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_BASE_HI_1[] = {
	 { "MARC_BASE_HI_1", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_RELOC_LO_1[] = {
	 { "MARC_ENABLE_1", 0, 0, &umr_bitfield_default },
	 { "MARC_READONLY_1", 1, 1, &umr_bitfield_default },
	 { "MARC_RELOC_LO_1", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_RELOC_HI_1[] = {
	 { "MARC_RELOC_HI_1", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_LEN_LO_1[] = {
	 { "MARC_LEN_LO_1", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_LEN_HI_1[] = {
	 { "MARC_LEN_HI_1", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_BASE_LO_2[] = {
	 { "MARC_BASE_LO_2", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_BASE_HI_2[] = {
	 { "MARC_BASE_HI_2", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_RELOC_LO_2[] = {
	 { "MARC_ENABLE_2", 0, 0, &umr_bitfield_default },
	 { "MARC_READONLY_2", 1, 1, &umr_bitfield_default },
	 { "MARC_RELOC_LO_2", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_RELOC_HI_2[] = {
	 { "MARC_RELOC_HI_2", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_LEN_LO_2[] = {
	 { "MARC_LEN_LO_2", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_LEN_HI_2[] = {
	 { "MARC_LEN_HI_2", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_BASE_LO_3[] = {
	 { "MARC_BASE_LO_3", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_BASE_HI_3[] = {
	 { "MARC_BASE_HI_3", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_RELOC_LO_3[] = {
	 { "MARC_ENABLE_3", 0, 0, &umr_bitfield_default },
	 { "MARC_READONLY_3", 1, 1, &umr_bitfield_default },
	 { "MARC_RELOC_LO_3", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_RELOC_HI_3[] = {
	 { "MARC_RELOC_HI_3", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_LEN_LO_3[] = {
	 { "MARC_LEN_LO_3", 12, 31, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_LEN_HI_3[] = {
	 { "MARC_LEN_HI_3", 0, 19, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MARC_CNTL[] = {
	 { "ENABLE_ALL_CLIENTS", 0, 0, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_CNTL0[] = {
	 { "REQ_STREAM_ID", 0, 8, &umr_bitfield_default },
	 { "EN", 12, 12, &umr_bitfield_default },
	 { "PREFETCH_DONE", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_START_ADDR0[] = {
	 { "START_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_END_ADDR0[] = {
	 { "END_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_CNTL1[] = {
	 { "REQ_STREAM_ID", 0, 8, &umr_bitfield_default },
	 { "EN", 12, 12, &umr_bitfield_default },
	 { "PREFETCH_DONE", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_START_ADDR1[] = {
	 { "START_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_END_ADDR1[] = {
	 { "END_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_CNTL2[] = {
	 { "REQ_STREAM_ID", 0, 8, &umr_bitfield_default },
	 { "EN", 12, 12, &umr_bitfield_default },
	 { "PREFETCH_DONE", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_START_ADDR2[] = {
	 { "START_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_END_ADDR2[] = {
	 { "END_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_CNTL3[] = {
	 { "REQ_STREAM_ID", 0, 8, &umr_bitfield_default },
	 { "EN", 12, 12, &umr_bitfield_default },
	 { "PREFETCH_DONE", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_START_ADDR3[] = {
	 { "START_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_END_ADDR3[] = {
	 { "END_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_CNTL4[] = {
	 { "REQ_STREAM_ID", 0, 8, &umr_bitfield_default },
	 { "EN", 12, 12, &umr_bitfield_default },
	 { "PREFETCH_DONE", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_START_ADDR4[] = {
	 { "START_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_END_ADDR4[] = {
	 { "END_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_CNTL5[] = {
	 { "REQ_STREAM_ID", 0, 8, &umr_bitfield_default },
	 { "EN", 12, 12, &umr_bitfield_default },
	 { "PREFETCH_DONE", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_START_ADDR5[] = {
	 { "START_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_END_ADDR5[] = {
	 { "END_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_CNTL6[] = {
	 { "REQ_STREAM_ID", 0, 8, &umr_bitfield_default },
	 { "EN", 12, 12, &umr_bitfield_default },
	 { "PREFETCH_DONE", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_START_ADDR6[] = {
	 { "START_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_END_ADDR6[] = {
	 { "END_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_CNTL7[] = {
	 { "REQ_STREAM_ID", 0, 8, &umr_bitfield_default },
	 { "EN", 12, 12, &umr_bitfield_default },
	 { "PREFETCH_DONE", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_START_ADDR7[] = {
	 { "START_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_END_ADDR7[] = {
	 { "END_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_CNTL8[] = {
	 { "REQ_STREAM_ID", 0, 8, &umr_bitfield_default },
	 { "EN", 12, 12, &umr_bitfield_default },
	 { "PREFETCH_DONE", 13, 13, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_START_ADDR8[] = {
	 { "START_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_END_ADDR8[] = {
	 { "END_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS[] = {
	 { "PROTECTIONS", 0, 7, &umr_bitfield_default },
	 { "MEMORY_CLIENT_ID", 12, 20, &umr_bitfield_default },
	 { "MEMORY_CLIENT_RW", 24, 24, &umr_bitfield_default },
	 { "VMID", 25, 28, &umr_bitfield_default },
	 { "ATOMIC", 29, 29, &umr_bitfield_default },
};
static struct umr_bitfield mmMC_VM_MB_L1_TLS0_PROTECTION_FAULT_ADDR[] = {
	 { "LOGICAL_PAGE_ADDR", 0, 27, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_WCK_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_RX_EQ_PM_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_RX_DYN_PM_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_ACMD_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
static struct umr_bitfield ixMC_IO_DEBUG_CMD_OFSCAL_D1[] = {
	 { "VALUE0", 0, 7, &umr_bitfield_default },
	 { "VALUE1", 8, 15, &umr_bitfield_default },
	 { "VALUE2", 16, 23, &umr_bitfield_default },
	 { "VALUE3", 24, 31, &umr_bitfield_default },
};
