// Seed: 483112683
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    output wire id_2
);
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input tri id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    output wor id_7,
    input uwire id_8
);
  always begin : LABEL_0
    id_1 <= id_2 < -1;
  end
  module_0 modCall_1 (
      id_4,
      id_8,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1#(.id_6(1)),
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4
);
  assign id_6 = 1;
endmodule
