#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jun 12 11:09:51 2017
# Process ID: 12584
# Current directory: D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2
# Command line: vivado.exe -log vector_by_vector.vds -mode batch -messageDb vivado.pb -notrace -source vector_by_vector.tcl
# Log file: D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/vector_by_vector.vds
# Journal file: D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source vector_by_vector.tcl -notrace
Command: synth_design -top vector_by_vector -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_vect_multiplier.v:3]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 291.477 ; gain = 120.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vector_by_vector' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_vect_multiplier.v:6]
	Parameter numloop bound to: 3 - type: integer 
	Parameter loop_ctrl bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'my_mult' (1#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v:1]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v:1]
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v:1]
INFO: [Synth 8-256] done synthesizing module 'vector_by_vector' (3#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_vect_multiplier.v:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 311.199 ; gain = 140.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 311.199 ; gain = 140.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 311.199 ; gain = 140.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:48 ; elapsed = 00:02:48 . Memory (MB): peak = 489.953 ; gain = 318.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |vector_by_vector__GB0 |           1|     25373|
|2     |vector_by_vector__GB1 |           1|      9469|
|3     |vector_by_vector__GB2 |           1|     16607|
|4     |vector_by_vector__GB3 |           1|     16448|
|5     |vector_by_vector__GB4 |           1|     32896|
|6     |vector_by_vector__GB5 |           1|     16448|
|7     |vector_by_vector__GB6 |           1|     16448|
+------+----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
+---Registers : 
	               32 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vector_by_vector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 18    
Module my_mult__1 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module my_mult__2 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module my_mult__3 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module adder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module adder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module adder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module adder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module adder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module my_mult__4 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module my_mult__5 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module my_mult__6 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module my_mult__7 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module my_mult 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:50 ; elapsed = 00:02:49 . Memory (MB): peak = 496.906 ; gain = 325.898
