# VHDL-MIPS32-CPU
## Description

A basic pipelined MIPS 32bit CPU created in VHDL to reinfornce my knowledge of Computer Architecture, Digital System Design and VHDL.

![image](https://github.com/DylanChambo/VHDL-MIPS32-CPU/assets/40080579/d3ab0a1b-dbe1-4751-b3e3-81291fcbfc42)


## Instructions Implemented

### R-Type
- [x] add 
- [ ] addu 
- [x] sub
- [ ] subu
- [x] and
- [x] or
- [x] slt (Set Less Than)
- [ ] sltu
      
### I-Type
- [x] addi
- [ ] addiu
- [x] andi
- [x] ori
- [x] lw (Load Word)
- [x] sw (Save Word)
- [x] beq (Branch Equals)
- [x] slti 
- [ ] sltiu
