#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: C:\Microsemi\Libero_SoC_v11.7\Synplify
#OS: Windows 8 6.2
#Hostname: PC

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":40:7:40:13|Top entity is set to leon3mp.
@W: CD433 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\util\util.vhd":77:1:77:1|No design units in file
@W: CD433 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\sparc\sparc_disas.vhd":737:1:737:1|No design units in file
VHDL syntax check successful!
@N: CD233 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuconfig.vhd":40:17:40:18|Using sequential encoding for type mmu_idcache
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":40:7:40:13|Synthesizing work.leon3mp.rtl 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Signal memi.edac is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Signal memi.scb is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Signal memi.cb is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Signal memi.sd is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Signal memi.bwidth is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Signal memi.wrn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Signal memi.writen is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Signal memi.bexcn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Signal memi.brdyn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Signal memi.data is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.rs_edac_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.sdram_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.ce is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.svcdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.vcdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.scb is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.cb is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.sa is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.read is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.svbdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.vbdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.bdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.wrn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.writen is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.oen is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.romsn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.iosn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.mben is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.romn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.ramn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.ramoen is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.ramsn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.sddata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.data is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Signal memo.address is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":119:7:119:9|Signal wpo.wprothit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Signal sdi.datavalid is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Signal sdi.regrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Signal sdi.cb is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Signal sdi.data is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Signal sdi.wprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Signal sdo.dqm is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Signal sdo.casn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Signal sdo.rasn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Signal sdo.sdwen is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Signal sdo.sdcsn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Signal sdo.sdcke is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.regwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.regwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.read_pend is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.cbcal_inc is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.cbcal_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.cbdqm is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.dqs_gate is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.vcbdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.oct is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.conf is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.odt is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.cal_rst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.cal_pll is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.cal_inc is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.cal_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.moben is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.sdck is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.ba is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.ce is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.cb is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.data is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.address is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.vbdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.nbdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.qdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.bdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.dqm is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.casn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.rasn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.sdwen is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.xsdcsn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.sdcsn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Signal sdo2.sdcke is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.regwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.regwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.read_pend is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.cbcal_inc is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.cbcal_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.cbdqm is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.dqs_gate is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.vcbdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.oct is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.conf is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.odt is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.cal_rst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.cal_pll is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.cal_inc is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.cal_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.moben is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.sdck is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.ba is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.ce is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.cb is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.data is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.address is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.vbdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.nbdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.qdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.bdrive is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.dqm is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.casn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.rasn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.sdwen is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.xsdcsn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.sdcsn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Signal sdo3.sdcke is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_0.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_0.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_0.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_0.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_0.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_4.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_4.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_4.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_4.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_4.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_5.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_5.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_5.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_5.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_5.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_6.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_6.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_6.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_6.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_6.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_8.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_8.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_8.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_8.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_8.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_9.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_9.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_9.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_9.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_9.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_10.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_10.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_10.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_10.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_10.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_12.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_12.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_12.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_12.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_12.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_13.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_13.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_13.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_13.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_13.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_14.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_14.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_14.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_14.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_14.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_15.pindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_15.pconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_15.pconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_15.pirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":125:7:125:10|Signal apbo_15.prdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_15.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_14.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_13.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_12.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_11.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_10.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_9.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_8.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_5.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_4.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_3.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hsplit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hrdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hresp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":127:7:127:11|Signal ahbso_0.hready is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_15.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_14.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_13.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_12.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_11.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_10.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_9.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_8.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_7.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_6.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_5.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_4.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_3.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hindex is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hconfig_0 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hconfig_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hconfig_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hconfig_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hconfig_4 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hconfig_5 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hconfig_6 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hconfig_7 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hirq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hwdata is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hprot is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hburst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hsize is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hwrite is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.haddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.htrans is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hlock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":129:7:129:11|Signal ahbmo_2.hbusreq is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":131:19:131:24|Signal rstraw is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":131:27:131:32|Signal pciclk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":131:35:131:40|Signal sdclkl is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":132:7:132:9|Signal cgi.clksel is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":132:7:132:9|Signal cgi.pllctrl is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":132:7:132:9|Signal cgi.pllrst is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":132:7:132:9|Signal cgi.pllref is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":133:7:133:9|Signal cgo.pcilock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":133:7:133:9|Signal cgo.clklock is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":134:12:134:14|Signal u2i.extclk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":134:12:134:14|Signal u2i.ctsn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":134:12:134:14|Signal u2i.rxd is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":134:17:134:19|Signal dui.extclk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":134:17:134:19|Signal dui.ctsn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Signal u2o.rxen is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Signal u2o.flow is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Signal u2o.txen is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Signal u2o.scaler is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Signal u2o.txd is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Signal u2o.rtsn is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.edcldisable is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.edclsepahb is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.edcladdr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.phyrstaddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.mdint is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.mdio_i is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.rx_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.rx_crs is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.rx_col is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.rx_er is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.rx_dv is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.rxd is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.rx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.tx_dv is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.tx_clk_90 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.tx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.rmii_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Signal ethi.gtx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.edcldisable is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.edclsepahb is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.edcladdr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.phyrstaddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.mdint is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.mdio_i is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.rx_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.rx_crs is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.rx_col is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.rx_er is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.rx_dv is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.rxd is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.rx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.tx_dv is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.tx_clk_90 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.tx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.rmii_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Signal ethi1.gtx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.edcldisable is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.edclsepahb is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.edcladdr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.phyrstaddr is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.mdint is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.mdio_i is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.rx_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.rx_crs is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.rx_col is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.rx_er is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.rx_dv is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.rxd is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.rx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.tx_dv is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.tx_clk_90 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.tx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.rmii_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Signal ethi2.gtx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Signal etho.speed is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Signal etho.gbit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Signal etho.mdio_oe is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Signal etho.mdio_o is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Signal etho.mdc is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Signal etho.tx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Signal etho.tx_er is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Signal etho.tx_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Signal etho.txd is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Signal etho.reset is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Signal etho1.speed is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Signal etho1.gbit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Signal etho1.mdio_oe is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Signal etho1.mdio_o is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Signal etho1.mdc is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Signal etho1.tx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Signal etho1.tx_er is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Signal etho1.tx_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Signal etho1.txd is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Signal etho1.reset is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Signal etho2.speed is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Signal etho2.gbit is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Signal etho2.mdio_oe is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Signal etho2.mdio_o is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Signal etho2.mdc is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Signal etho2.tx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Signal etho2.tx_er is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Signal etho2.tx_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Signal etho2.txd is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Signal etho2.reset is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Signal gpti.latchd is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Signal gpti.latchv is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Signal gpti.wdogen is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Signal gpioi.sig_en is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Signal gpioi.sig_in is undriven 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 7 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 8 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 9 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 10 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 11 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 12 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 13 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 14 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 15 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 16 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 17 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 18 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 19 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 20 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 21 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 22 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 23 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 24 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 25 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 26 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 27 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 28 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 29 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 30 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 31 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:7:154:13|Signal can_lrx is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":154:16:154:22|Signal can_ltx is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":156:13:156:20|Signal letx_clk is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":159:16:159:20|Signal clk2x is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":159:23:159:30|Signal spw_clkl is undriven 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":39:7:39:12|Synthesizing gaisler.ahbram.rtl 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd":38:7:38:15|Synthesizing techmap.syncrambw.rtl 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd":55:19:55:24|Signal databp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd":55:27:55:34|Signal testdata is undriven 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":36:7:36:13|Synthesizing techmap.syncram.rtl 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":52:9:52:12|Signal rena is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":52:15:52:18|Signal wena is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":53:19:53:24|Signal databp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":53:27:53:34|Signal testdata is undriven 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":32:7:32:21|Synthesizing techmap.generic_syncram.behavioral 
Post processing for techmap.generic_syncram.behavioral
@N: CL134 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Found RAM memarr, depth=4096, width=8
Post processing for techmap.syncram.rtl
Post processing for techmap.syncrambw.rtl
Post processing for gaisler.ahbram.rtl
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":259:4:259:5|Pruning register r.pready_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":259:4:259:5|Pruning register r.pwrite_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":259:4:259:5|Pruning register r.prdata_3(0)  
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\iopad.vhd":33:7:33:11|Synthesizing techmap.iopad.rtl 
Post processing for techmap.iopad.rtl
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":41:7:41:12|Synthesizing gaisler.grgpio.rtl 
Post processing for gaisler.grgpio.rtl
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.pulse_3(6 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.inpen_3(6 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.iflag_3(6 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.irqmap_6_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.irqmap_5_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.irqmap_4_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.irqmap_3_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.irqmap_2_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.irqmap_1_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.irqmap_0_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.bypass_3(6 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.ilat_3(6 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.edge_3(6 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.level_3(6 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":445:4:445:5|Pruning register r.imask_3(6 downto 0)  
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":56:7:56:13|Synthesizing gaisler.gptimer.rtl 
Post processing for gaisler.gptimer.rtl
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r2.setdel_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r2.seten_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r2.extclk_3(2 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r2.extclken_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r2.latchdel_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r2.latchen_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r2.latchsel_3(31 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r2.elatchen_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r2.latchdis_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r2.setdis_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r.wdogwcr_3(15 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r.wdogwc_3(15 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Pruning register r.wdognmi_3  
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Register bit r.wdogdis is always 0, optimizing ...
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":40:7:40:11|Synthesizing gaisler.irqmp.rtl 
Post processing for gaisler.irqmp.rtl
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Pruning register r.imap_0_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Pruning register r.ibroadcast_3(15 downto 1)  
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":43:7:43:13|Synthesizing gaisler.apbuart.rtl 
@N: CD233 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":73:15:73:16|Using sequential encoding for type txfsmtype
@N: CD231 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":72:15:72:16|Using onehot encoding for type rxfsmtype (idle="10000")
Post processing for gaisler.apbuart.rtl
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Register bit r.rwaddr(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Register bit r.tcnt(1) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Register bit r.rcnt(1) is always 0, optimizing ...
@W: CL260 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Pruning register bit 1 of r.tcnt(1 downto 0)  
@W: CL260 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Pruning register bit 1 of r.rcnt(1 downto 0)  
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrl.vhd":35:7:35:13|Synthesizing grlib.apbctrl.struct 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":39:7:39:14|Synthesizing grlib.apbctrlx.rtl 
@W: CD434 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":137:29:137:30|Signal wp in the sensitivity list is not used in the process
@W: CD434 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":137:33:137:35|Signal wpv in the sensitivity list is not used in the process
Post processing for grlib.apbctrlx.rtl
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Pruning register r.p_0.hmaster_3(3 downto 0)  
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Register bit r.p_0.hresp(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Register bit r.p_0.hresp(1) is always 0, optimizing ...
Post processing for grlib.apbctrl.struct
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":26:7:26:12|Synthesizing work.ahbrom.rtl 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":52:7:52:10|Signal hsel is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":52:13:52:18|Signal hready is undriven 
Post processing for work.ahbrom.rtl
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\outpad.vhd":33:7:33:12|Synthesizing techmap.outpad.rtl 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\outpad.vhd":41:7:41:10|Signal padx is undriven 
Post processing for techmap.outpad.rtl
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\inpad.vhd":33:7:33:11|Synthesizing techmap.inpad.rtl 
Post processing for techmap.inpad.rtl
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\ahbuart.vhd":38:7:38:13|Synthesizing gaisler.ahbuart.struct 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":38:7:38:10|Synthesizing gaisler.dcom.struct 
@N: CD231 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":52:21:52:22|Using onehot encoding for type dcom_state_type (idle="100000")
@W: CD604 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":143:4:143:17|OTHERS clause is not synthesized 
Post processing for gaisler.dcom.struct
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":157:4:157:5|Pruning register r.hresp_3(1 downto 0)  
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":42:7:42:15|Synthesizing gaisler.dcom_uart.rtl 
@N: CD233 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":69:15:69:16|Using sequential encoding for type txfsmtype
@N: CD233 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":68:15:68:16|Using sequential encoding for type rxfsmtype
@W: CD604 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":291:4:291:17|OTHERS clause is not synthesized 
Post processing for gaisler.dcom_uart.rtl
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd":36:7:36:12|Synthesizing grlib.ahbmst.rtl 
Post processing for grlib.ahbmst.rtl
Post processing for gaisler.ahbuart.struct
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3.vhd":38:7:38:10|Synthesizing gaisler.dsu3.rtl 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":40:7:40:11|Synthesizing gaisler.dsu3x.rtl 
@W: CD434 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":310:88:310:95|Signal hrdata2x in the sensitivity list is not used in the process
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem.vhd":36:7:36:13|Synthesizing gaisler.tbufmem.rtl 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd":38:7:38:15|Synthesizing techmap.syncram64.rtl 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd":101:7:101:10|Signal dinp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd":101:13:101:17|Signal doutp is undriven 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":36:7:36:13|Synthesizing techmap.syncram.rtl 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":52:9:52:12|Signal rena is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":52:15:52:18|Signal wena is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":53:19:53:24|Signal databp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":53:27:53:34|Signal testdata is undriven 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":32:7:32:21|Synthesizing techmap.generic_syncram.behavioral 
Post processing for techmap.generic_syncram.behavioral
@N: CL134 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Found RAM memarr, depth=64, width=32
Post processing for techmap.syncram.rtl
Post processing for techmap.syncram64.rtl
Post processing for gaisler.tbufmem.rtl
Post processing for gaisler.dsu3x.rtl
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":304:13:304:16|rhin.irq is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1051:6:1051:7|Pruning register tr.bphit2_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1051:6:1051:7|Pruning register tr.hwdata_3(31 downto 0)  
@W: CL279 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Pruning register bits 1 to 0 of r.slv.haddr(24 downto 0)  
Post processing for gaisler.dsu3.rtl
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3s.vhd":36:7:36:12|Synthesizing gaisler.leon3s.rtl 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3x.vhd":43:7:43:12|Synthesizing gaisler.leon3x.rtl 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":38:7:38:14|Synthesizing gaisler.cachemem.rtl 
@W: CD434 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":214:20:214:22|Signal clk in the sensitivity list is not used in the process
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":158:9:158:17|Signal itdatainx is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":159:9:159:20|Signal itdatain_cmp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Signal itdataout_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Signal itdataout_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Signal itdataout_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":162:9:162:17|Signal iddatainx is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":163:9:163:20|Signal iddatain_cmp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Signal iddataout_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Signal iddataout_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Signal iddataout_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":179:9:179:17|Signal dtdatainx is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":180:9:180:20|Signal dtdatain_cmp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Signal dtdataout_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Signal dtdataout_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Signal dtdataout_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Signal dtdataout2_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Signal dtdataout2_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Signal dtdataout2_3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":186:9:186:18|Signal dtdataout3 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":188:9:188:17|Signal dddatainx is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":189:9:189:20|Signal dddatain_cmp is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Signal dddataout_1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Signal dddataout_2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Signal dddataout_3 is undriven 
Post processing for gaisler.cachemem.rtl
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 0 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 1 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 2 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 3 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 4 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 5 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 6 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 7 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 8 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 9 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 10 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 11 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 12 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 13 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 14 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 15 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 16 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 17 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 18 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 19 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 20 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 21 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 22 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 23 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 24 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 25 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 26 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 27 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 28 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 29 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 30 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 31 of signal dddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 0 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 1 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 2 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 3 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 4 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 5 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 6 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 7 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 8 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 9 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 10 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 11 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 12 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 13 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 14 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 15 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 16 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 17 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 18 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 19 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 20 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 21 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 22 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 23 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 24 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 25 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 26 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 27 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 28 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 29 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 30 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 31 of signal dddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 0 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 1 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 2 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 3 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 4 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 5 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 6 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 7 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 8 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 9 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 10 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 11 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 12 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 13 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 14 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 15 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 16 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 17 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 18 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 19 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 20 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 21 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 22 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 23 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 24 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 25 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 26 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 27 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 28 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 29 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 30 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":190:9:190:17|Bit 31 of signal dddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 0 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 1 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 2 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 3 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 4 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 5 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 6 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 7 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 8 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 9 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 10 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 11 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 12 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 13 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 14 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 15 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 16 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 17 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 18 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 19 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 20 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 21 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 22 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 23 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 24 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 25 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 26 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 27 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 28 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 29 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 30 of signal dtdataout2_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 0 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 1 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 2 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 3 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 4 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 5 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 6 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 7 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 8 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 9 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 10 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 11 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 12 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 13 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 14 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 15 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 16 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 17 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 18 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 19 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 20 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 21 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 22 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 23 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 24 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 25 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 26 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 27 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 28 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 29 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 30 of signal dtdataout2_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 0 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 1 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 2 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 3 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 4 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 5 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 6 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 7 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 8 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 9 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 10 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 11 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 12 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 13 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 14 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 15 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 16 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 17 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 18 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 19 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 20 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 21 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 22 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 23 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 24 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 25 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 26 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 27 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 28 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 29 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":185:9:185:18|Bit 30 of signal dtdataout2_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 0 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 1 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 2 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 3 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 4 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 5 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 6 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 7 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 8 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 9 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 10 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 11 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 12 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 13 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 14 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 15 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 16 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 17 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 18 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 19 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 20 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 21 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 22 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 23 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 24 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 25 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 26 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 27 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 28 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 29 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 30 of signal dtdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 0 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 1 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 2 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 3 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 4 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 5 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 6 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 7 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 8 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 9 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 10 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 11 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 12 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 13 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 14 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 15 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 16 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 17 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 18 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 19 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 20 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 21 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 22 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 23 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 24 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 25 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 26 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 27 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 28 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 29 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 30 of signal dtdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 0 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 1 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 2 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 3 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 4 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 5 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 6 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 7 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 8 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 9 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 10 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 11 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 12 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 13 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 14 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 15 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 16 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 17 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 18 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 19 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 20 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 21 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 22 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 23 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 24 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 25 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 26 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 27 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 28 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 29 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":184:9:184:17|Bit 30 of signal dtdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 0 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 1 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 2 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 3 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 4 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 5 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 6 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 7 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 8 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 9 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 10 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 11 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 12 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 13 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 14 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 15 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 16 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 17 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 18 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 19 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 20 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 21 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 22 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 23 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 24 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 25 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 26 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 27 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 28 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 29 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 30 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 31 of signal iddataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 0 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 1 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 2 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 3 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 4 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 5 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 6 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 7 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 8 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 9 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 10 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 11 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 12 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 13 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 14 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 15 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 16 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 17 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 18 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 19 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 20 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 21 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 22 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 23 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 24 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 25 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 26 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 27 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 28 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 29 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 30 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 31 of signal iddataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 0 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 1 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 2 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 3 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 4 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 5 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 6 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 7 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 8 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 9 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 10 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 11 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 12 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 13 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 14 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 15 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 16 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 17 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 18 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 19 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 20 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 21 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 22 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 23 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 24 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 25 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 26 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 27 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 28 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 29 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 30 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":164:9:164:17|Bit 31 of signal iddataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 0 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 1 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 2 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 3 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 4 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 5 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 6 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 7 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 8 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 9 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 10 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 11 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 12 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 13 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 14 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 15 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 16 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 17 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 18 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 19 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 20 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 21 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 22 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 23 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 24 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 25 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 26 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 27 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 28 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 29 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 30 of signal itdataout_1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 0 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 1 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 2 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 3 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 4 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 5 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 6 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 7 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 8 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 9 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 10 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 11 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 12 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 13 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 14 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 15 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 16 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 17 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 18 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 19 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 20 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 21 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 22 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 23 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 24 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 25 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 26 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 27 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 28 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 29 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 30 of signal itdataout_2 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 0 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 1 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 2 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 3 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 4 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 5 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 6 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 7 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 8 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 9 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 10 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 11 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 12 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 13 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 14 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 15 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 16 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 17 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 18 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 19 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 20 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 21 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 22 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 23 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 24 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 25 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 26 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 27 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 28 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 29 of signal itdataout_3 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":160:9:160:17|Bit 30 of signal itdataout_3 is floating -- simulation mismatch possible.
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd":34:7:34:19|Synthesizing gaisler.regfile_3p_l3.rtl 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd":59:7:59:9|Signal wd1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd":59:12:59:14|Signal wd2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd":60:7:60:8|Signal e1 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd":60:11:60:12|Signal e2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd":65:7:65:12|Signal write2 is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\regfile_3p_l3.vhd":65:15:65:22|Signal renable2 is undriven 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\regfile_3p.vhd":33:7:33:16|Synthesizing techmap.regfile_3p.rtl 
@W: CD326 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\regfile_3p.vhd":69:6:69:8|Port prdata2 of entity techmap.generic_regfile_3p is unconnected
@W: CD326 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\regfile_3p.vhd":69:6:69:8|Port prdata1 of entity techmap.generic_regfile_3p is unconnected
@W: CD326 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\regfile_3p.vhd":69:6:69:8|Port pre2 of entity techmap.generic_regfile_3p is unconnected
@W: CD326 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\regfile_3p.vhd":69:6:69:8|Port pre1 of entity techmap.generic_regfile_3p is unconnected
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":220:7:220:24|Synthesizing techmap.generic_regfile_3p.rtl 
Post processing for techmap.generic_regfile_3p.rtl
@N: CL134 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":245:9:245:14|Found RAM memarr, depth=136, width=32
@N: CL134 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":245:9:245:14|Found RAM memarr, depth=136, width=32
Post processing for techmap.regfile_3p.rtl
Post processing for gaisler.regfile_3p_l3.rtl
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\proc3.vhd":44:7:44:11|Synthesizing gaisler.proc3.rtl 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_cache.vhd":42:7:42:15|Synthesizing gaisler.mmu_cache.rtl 
@N: CD233 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuconfig.vhd":40:17:40:18|Using sequential encoding for type mmu_idcache
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":42:7:42:16|Synthesizing gaisler.mmu_acache.rtl 
@W: CD434 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":127:57:127:62|Signal hclken in the sensitivity list is not used in the process
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":123:9:123:10|Signal r2.hclken2 is undriven 
Post processing for gaisler.mmu_acache.rtl
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":123:9:123:10|r2.hclken2 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":45:7:45:16|Synthesizing gaisler.mmu_dcache.rtl 
@N: CD233 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuconfig.vhd":40:17:40:18|Using sequential encoding for type mmu_idcache
@N: CD231 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":147:18:147:19|Using onehot encoding for type dstatetype (idle="100000000")
@N: CD231 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":131:17:131:18|Using onehot encoding for type rdatatype (dtag="100000000")
@W: CD604 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1206:4:1206:17|OTHERS clause is not synthesized 
Post processing for gaisler.mmu_dcache.rtl
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Pruning register r.mmctrl1wr_3  
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.cctrl.dsnoop is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.e is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.nf is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.pso is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.tlbdis is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.reqst is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.cctrl.dcs(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.cctrl.dcs(1) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.cctrl.ics(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.cctrl.ics(1) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.bar(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.bar(1) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.pagesize(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.pagesize(1) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(1) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(2) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(3) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(4) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(5) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(6) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctx(7) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(1) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(2) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(3) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(4) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(5) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(6) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(7) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(8) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(9) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(10) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(11) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(12) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(13) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(14) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(15) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(16) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(17) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(18) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(19) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(20) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(21) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(22) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(23) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(24) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(25) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(26) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(27) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(28) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.mmctrl1.ctxp(29) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.flush is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.lock is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.lrr is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.dadj(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.dadj(1) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.sadj(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.sadj(1) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.tadj(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.tadj(1) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.flush_op is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.trans_op is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.dsuset(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.ilramen is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.ready is always 0, optimizing ...
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":44:7:44:16|Synthesizing gaisler.mmu_icache.rtl 
@N: CD233 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\srmmu\mmuconfig.vhd":40:17:40:18|Using sequential encoding for type mmu_idcache
@N: CD233 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":174:18:174:19|Using sequential encoding for type istatetype
@N: CD233 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":100:17:100:18|Using sequential encoding for type rdatatype
@W: CD604 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":538:4:538:17|OTHERS clause is not synthesized 
@N: CD364 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":713:4:713:9|Removed redundant assignment
Post processing for gaisler.mmu_icache.rtl
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.cache_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.pflushtyp_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.pflushaddr_3(31 downto 12)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.pflushr_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.pflush_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.diagset_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.setrepl_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.rndcnt_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.faddr_3(4 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.hit_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Pruning register r.valid_0_3(7 downto 0)  
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Register bit r.flush2 is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Register bit r.lock is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Register bit r.lrr is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Register bit r.trans_op is always 0, optimizing ...
Post processing for gaisler.mmu_cache.rtl
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":47:7:47:9|Synthesizing gaisler.iu3.rtl 
@N: CD233 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":312:23:312:24|Using sequential encoding for type exception_state
@W: CD603 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4439:19:4439:24|Variable bpmiss read before being assigned? This may cause a simulation mismatch 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3758:9:3758:17|Signal cpu_index is undriven 
@W: CD638 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":3759:9:3759:15|Signal disasen is undriven 
Post processing for gaisler.iu3.rtl
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.dbg.fsr is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.dbg.write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.dbg.enable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.lddata is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.x.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.x.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.x.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.x.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.m.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.m.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.m.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.m.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.e.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.e.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.e.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.e.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.a.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.a.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.a.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.a.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.d.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.d.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.d.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 5 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 6 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 7 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 8 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 9 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 10 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 11 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 12 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 13 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 14 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 15 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 16 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 17 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 18 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 19 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 20 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 21 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 22 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 23 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 24 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 25 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 26 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 27 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 28 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 29 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 30 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 31 of signal cpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 0 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 1 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 2 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 3 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|Bit 4 of signal cpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.exack is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":97:4:97:6|cpi.flush is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.dbg.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.dbg.addr is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.dbg.fsr is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.dbg.write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.dbg.enable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.lddata is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.x.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.x.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.x.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.x.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.x.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.x.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.m.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.m.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.m.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.m.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.m.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.m.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.e.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.e.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.e.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.e.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.e.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.e.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.a.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.a.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.a.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.a.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.a.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.a.pc is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.d.pv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.d.annul is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.d.trap is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.d.cnt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.d.inst is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 5 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 6 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 7 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 8 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 9 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 10 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 11 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 12 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 13 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 14 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 15 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 16 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 17 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 18 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 19 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 20 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 21 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 22 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 23 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 24 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 25 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 26 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 27 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 28 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 29 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 30 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 31 of signal fpi.d.pc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 0 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 1 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 2 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 3 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|Bit 4 of signal fpi.a_rs1 is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.exack is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":95:4:95:6|fpi.flush is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.w.except_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.w.wreg_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.w.wa_4(7 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.x.mac_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.asi_4(7 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.dsuen_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.lock_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.write_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.read_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.x.dci.enaddr_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.x.ctrl.cnt_4(1 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.m.casaz_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.m.mul_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.m.divz_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.m.wawp_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.e.rfe2_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.e.rfe1_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.e.mul_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.a.ldchkex_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.a.ldchkra_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.a.ldcheck2_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.a.ldcheck1_4  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.a.rs1_4(4 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register r.d.divrdy_4  
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Register bit r.a.decill is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Register bit r.d.rexen is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Register bit r.x.ctrl.itovr is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Register bit r.d.rexpos(0) is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Register bit r.d.rexpos(1) is always 1, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Register bit r.a.divstart is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Register bit r.a.mulstart is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Register bit r.w.s.ec is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Register bit r.w.s.ef is always 0, optimizing ...
Post processing for gaisler.proc3.rtl
Post processing for gaisler.leon3x.rtl
Post processing for gaisler.leon3s.rtl
@N: CD630 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":40:7:40:13|Synthesizing grlib.ahbctrl.rtl 
Post processing for grlib.ahbctrl.rtl
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning register r.lsplmst_3(0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning register r.defmst_3  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning register r.beat_3(3 downto 0)  
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning register r.hsize_3(2 downto 0)  
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Register bit r.ldefmst is always 0, optimizing ...
@W: CL260 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning register bit 0 of r.htrans(1 downto 0)  
@W: CL279 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Pruning register bits 15 to 11 of r.haddr(15 downto 2)  
Post processing for work.leon3mp.rtl
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 0 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 1 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 2 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 3 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 4 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 5 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 6 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 7 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 8 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 9 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 10 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 11 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 12 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 13 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 14 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 15 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 16 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 17 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 18 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 19 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 20 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 21 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 22 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 23 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 24 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 25 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 26 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 27 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 28 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 29 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 30 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 31 of signal gpioi.sig_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 0 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 1 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 2 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 3 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 4 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 5 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 6 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 7 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 8 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 9 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 10 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 11 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 12 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 13 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 14 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 15 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 16 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 17 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 18 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 19 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 20 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 21 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 22 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 23 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 24 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 25 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 26 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 27 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 28 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 29 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 30 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":152:7:152:11|Bit 31 of signal gpioi.sig_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 0 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 1 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 2 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 3 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 4 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 5 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 6 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 7 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 8 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 9 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 10 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 11 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 12 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 13 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 14 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 15 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 16 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 17 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 18 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 19 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 20 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 21 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 22 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 23 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 24 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 25 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 26 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 27 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 28 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 29 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 30 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 31 of signal gpti.latchd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 0 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 1 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 2 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 3 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 4 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 5 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 6 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 7 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 8 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 9 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 10 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 11 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 12 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 13 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 14 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 15 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 16 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 17 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 18 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 19 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 20 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 21 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 22 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 23 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 24 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 25 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 26 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 27 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 28 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 29 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 30 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|Bit 31 of signal gpti.latchv is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":149:7:149:10|gpti.wdogen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|etho2.speed is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|etho2.gbit is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|etho2.mdio_oe is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|etho2.mdio_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|etho2.mdc is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|etho2.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|etho2.tx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|etho2.tx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Bit 0 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Bit 1 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Bit 2 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Bit 3 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Bit 4 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Bit 5 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Bit 6 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|Bit 7 of signal etho2.txd is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:20:147:24|etho2.reset is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|etho1.speed is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|etho1.gbit is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|etho1.mdio_oe is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|etho1.mdio_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|etho1.mdc is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|etho1.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|etho1.tx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|etho1.tx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Bit 0 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Bit 1 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Bit 2 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Bit 3 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Bit 4 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Bit 5 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Bit 6 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|Bit 7 of signal etho1.txd is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:13:147:17|etho1.reset is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|etho.speed is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|etho.gbit is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|etho.mdio_oe is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|etho.mdio_o is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|etho.mdc is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|etho.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|etho.tx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|etho.tx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Bit 0 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Bit 1 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Bit 2 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Bit 3 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Bit 4 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Bit 5 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Bit 6 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|Bit 7 of signal etho.txd is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":147:7:147:10|etho.reset is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.edcldisable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.edclsepahb is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 0 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 1 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 2 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 3 of signal ethi2.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 0 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 1 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 2 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 3 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 4 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.mdint is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.mdio_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.rx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.rx_crs is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.rx_col is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.rx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.rx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 0 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 1 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 2 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 3 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 4 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 5 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 6 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|Bit 7 of signal ethi2.rxd is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.rx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.tx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.tx_clk_90 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.rmii_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:20:146:24|ethi2.gtx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.edcldisable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.edclsepahb is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 0 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 1 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 2 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 3 of signal ethi1.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 0 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 1 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 2 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 3 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 4 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.mdint is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.mdio_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.rx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.rx_crs is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.rx_col is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.rx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.rx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 0 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 1 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 2 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 3 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 4 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 5 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 6 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|Bit 7 of signal ethi1.rxd is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.rx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.tx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.tx_clk_90 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.rmii_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:13:146:17|ethi1.gtx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.edcldisable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.edclsepahb is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 0 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 1 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 2 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 3 of signal ethi.edcladdr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 0 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 1 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 2 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 3 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 4 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.mdint is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.mdio_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.rx_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.rx_crs is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.rx_col is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.rx_er is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.rx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 0 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 1 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 2 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 3 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 4 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 5 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 6 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|Bit 7 of signal ethi.rxd is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.rx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.tx_dv is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.tx_clk_90 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.tx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.rmii_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":146:7:146:10|ethi.gtx_clk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|u2o.rxen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|u2o.flow is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|u2o.txen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 0 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 1 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 2 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 3 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 4 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 5 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 6 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 7 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 8 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 9 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 10 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 11 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 12 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 13 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 14 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 15 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 16 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 17 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 18 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 19 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 20 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 21 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 22 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 23 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 24 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 25 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 26 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 27 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 28 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 29 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 30 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|Bit 31 of signal u2o.scaler is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|u2o.txd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":135:12:135:14|u2o.rtsn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":134:17:134:19|dui.extclk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":134:17:134:19|dui.ctsn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":134:12:134:14|u2i.extclk is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":134:12:134:14|u2i.ctsn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":134:12:134:14|u2i.rxd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":133:7:133:9|cgo.pcilock is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":133:7:133:9|cgo.clklock is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":132:7:132:9|Bit 0 of signal cgi.clksel is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":132:7:132:9|Bit 1 of signal cgi.clksel is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":132:7:132:9|Bit 0 of signal cgi.pllctrl is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":132:7:132:9|Bit 1 of signal cgi.pllctrl is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":132:7:132:9|cgi.pllrst is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":132:7:132:9|cgi.pllref is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 8 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 9 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 10 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 11 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 12 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 13 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 14 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 15 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 16 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 17 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 18 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 19 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 20 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 21 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 22 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 23 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 24 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 25 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 26 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 27 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 28 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 29 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 30 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 31 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 32 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 33 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 34 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 35 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 36 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 37 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 38 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 39 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 40 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 41 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 42 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 43 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 44 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 45 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 46 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 47 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 48 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 49 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 50 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 51 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 52 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 53 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 54 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 55 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 56 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 57 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 58 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 59 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 60 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 61 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 62 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 63 of signal sdo3.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.cbdqm is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.dqs_gate is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 8 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 9 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 10 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 11 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 12 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 13 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 14 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 15 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 16 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 17 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 18 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 19 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 20 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 21 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 22 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 23 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 24 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 25 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 26 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 27 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 28 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 29 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 30 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 31 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.oct is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 8 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 9 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 10 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 11 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 12 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 13 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 14 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 15 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 16 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 17 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 18 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 19 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 20 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 21 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 22 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 23 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 24 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 25 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 26 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 27 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 28 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 29 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 30 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 31 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 32 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 33 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 34 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 35 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 36 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 37 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 38 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 39 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 40 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 41 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 42 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 43 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 44 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 45 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 46 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 47 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 48 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 49 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 50 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 51 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 52 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 53 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 54 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 55 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 56 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 57 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 58 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 59 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 60 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 61 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 62 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 63 of signal sdo3.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.odt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.odt is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.cal_rst is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.cal_en is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.moben is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.ba is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.ba is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.ba is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.ce is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 8 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 9 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 10 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 11 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 12 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 13 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 14 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 15 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 16 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 17 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 18 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 19 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 20 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 21 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 22 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 23 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 24 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 25 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 26 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 27 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 28 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 29 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 30 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 31 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 32 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 33 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 34 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 35 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 36 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 37 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 38 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 39 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 40 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 41 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 42 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 43 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 44 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 45 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 46 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 47 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 48 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 49 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 50 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 51 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 52 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 53 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 54 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 55 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 56 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 57 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 58 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 59 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 60 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 61 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 62 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 63 of signal sdo3.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 8 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 9 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 10 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 11 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 12 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 13 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 14 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 15 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 16 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 17 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 18 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 19 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 20 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 21 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 22 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 23 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 24 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 25 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 26 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 27 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 28 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 29 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 30 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 31 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 32 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 33 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 34 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 35 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 36 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 37 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 38 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 39 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 40 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 41 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 42 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 43 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 44 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 45 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 46 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 47 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 48 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 49 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 50 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 51 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 52 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 53 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 54 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 55 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 56 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 57 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 58 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 59 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 60 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 61 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 62 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 63 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 64 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 65 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 66 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 67 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 68 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 69 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 70 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 71 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 72 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 73 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 74 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 75 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 76 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 77 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 78 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 79 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 80 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 81 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 82 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 83 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 84 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 85 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 86 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 87 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 88 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 89 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 90 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 91 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 92 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 93 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 94 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 95 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 96 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 97 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 98 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 99 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 100 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 101 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 102 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 103 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 104 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 105 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 106 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 107 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 108 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 109 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 110 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 111 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 112 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 113 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 114 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 115 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 116 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 117 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 118 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 119 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 120 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 121 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 122 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 123 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 124 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 125 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 126 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 127 of signal sdo3.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 8 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 9 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 10 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 11 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 12 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 13 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 14 of signal sdo3.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 8 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 9 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 10 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 11 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 12 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 13 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 14 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 15 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 16 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 17 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 18 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 19 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 20 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 21 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 22 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 23 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 24 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 25 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 26 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 27 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 28 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 29 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 30 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 31 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 32 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 33 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 34 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 35 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 36 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 37 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 38 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 39 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 40 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 41 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 42 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 43 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 44 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 45 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 46 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 47 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 48 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 49 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 50 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 51 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 52 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 53 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 54 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 55 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 56 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 57 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 58 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 59 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 60 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 61 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 62 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 63 of signal sdo3.vbdrive is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.nbdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.qdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.bdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 8 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 9 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 10 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 11 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 12 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 13 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 14 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 15 of signal sdo3.dqm is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.casn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.rasn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|sdo3.sdwen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 2 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 3 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 4 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 5 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 6 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 7 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 0 of signal sdo3.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:13:122:16|Bit 1 of signal sdo3.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.regwrite is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 8 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 9 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 10 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 11 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 12 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 13 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 14 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 15 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 16 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 17 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 18 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 19 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 20 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 21 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 22 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 23 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 24 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 25 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 26 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 27 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 28 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 29 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 30 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 31 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 32 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 33 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 34 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 35 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 36 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 37 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 38 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 39 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 40 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 41 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 42 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 43 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 44 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 45 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 46 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 47 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 48 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 49 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 50 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 51 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 52 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 53 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 54 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 55 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 56 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 57 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 58 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 59 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 60 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 61 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 62 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 63 of signal sdo2.regwdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.read_pend is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.cbdqm is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.dqs_gate is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 8 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 9 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 10 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 11 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 12 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 13 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 14 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 15 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 16 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 17 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 18 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 19 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 20 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 21 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 22 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 23 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 24 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 25 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 26 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 27 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 28 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 29 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 30 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 31 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.oct is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 8 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 9 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 10 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 11 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 12 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 13 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 14 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 15 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 16 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 17 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 18 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 19 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 20 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 21 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 22 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 23 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 24 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 25 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 26 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 27 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 28 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 29 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 30 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 31 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 32 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 33 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 34 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 35 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 36 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 37 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 38 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 39 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 40 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 41 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 42 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 43 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 44 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 45 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 46 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 47 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 48 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 49 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 50 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 51 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 52 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 53 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 54 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 55 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 56 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 57 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 58 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 59 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 60 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 61 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 62 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 63 of signal sdo2.conf is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.odt is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.odt is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.cal_rst is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.cal_pll is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.cal_inc is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.cal_en is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.moben is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.sdck is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.ba is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.ba is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.ba is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.ce is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 8 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 9 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 10 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 11 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 12 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 13 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 14 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 15 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 16 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 17 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 18 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 19 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 20 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 21 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 22 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 23 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 24 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 25 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 26 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 27 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 28 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 29 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 30 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 31 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 32 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 33 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 34 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 35 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 36 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 37 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 38 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 39 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 40 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 41 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 42 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 43 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 44 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 45 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 46 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 47 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 48 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 49 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 50 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 51 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 52 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 53 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 54 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 55 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 56 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 57 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 58 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 59 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 60 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 61 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 62 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 63 of signal sdo2.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 8 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 9 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 10 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 11 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 12 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 13 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 14 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 15 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 16 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 17 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 18 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 19 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 20 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 21 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 22 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 23 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 24 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 25 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 26 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 27 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 28 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 29 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 30 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 31 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 32 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 33 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 34 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 35 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 36 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 37 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 38 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 39 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 40 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 41 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 42 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 43 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 44 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 45 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 46 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 47 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 48 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 49 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 50 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 51 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 52 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 53 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 54 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 55 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 56 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 57 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 58 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 59 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 60 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 61 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 62 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 63 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 64 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 65 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 66 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 67 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 68 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 69 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 70 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 71 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 72 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 73 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 74 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 75 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 76 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 77 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 78 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 79 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 80 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 81 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 82 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 83 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 84 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 85 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 86 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 87 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 88 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 89 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 90 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 91 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 92 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 93 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 94 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 95 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 96 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 97 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 98 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 99 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 100 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 101 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 102 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 103 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 104 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 105 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 106 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 107 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 108 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 109 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 110 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 111 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 112 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 113 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 114 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 115 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 116 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 117 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 118 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 119 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 120 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 121 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 122 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 123 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 124 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 125 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 126 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 127 of signal sdo2.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 8 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 9 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 10 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 11 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 12 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 13 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 14 of signal sdo2.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 8 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 9 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 10 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 11 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 12 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 13 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 14 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 15 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 16 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 17 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 18 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 19 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 20 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 21 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 22 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 23 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 24 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 25 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 26 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 27 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 28 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 29 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 30 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 31 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 32 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 33 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 34 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 35 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 36 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 37 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 38 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 39 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 40 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 41 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 42 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 43 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 44 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 45 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 46 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 47 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 48 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 49 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 50 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 51 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 52 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 53 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 54 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 55 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 56 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 57 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 58 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 59 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 60 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 61 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 62 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 63 of signal sdo2.vbdrive is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.nbdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.qdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.bdrive is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 8 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 9 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 10 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 11 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 12 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 13 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 14 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 15 of signal sdo2.dqm is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.casn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.rasn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|sdo2.sdwen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 2 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 3 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 4 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 5 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 6 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 7 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 0 of signal sdo2.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":122:7:122:10|Bit 1 of signal sdo2.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 0 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 1 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 2 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 3 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 4 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 5 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 6 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 7 of signal sdo.dqm is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|sdo.casn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|sdo.rasn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|sdo.sdwen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 0 of signal sdo.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 1 of signal sdo.sdcsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 0 of signal sdo.sdcke is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":121:7:121:9|Bit 1 of signal sdo.sdcke is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|sdi.datavalid is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 0 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 1 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 2 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 3 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 4 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 5 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 6 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 7 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 8 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 9 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 10 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 11 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 12 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 13 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 14 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 15 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 16 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 17 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 18 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 19 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 20 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 21 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 22 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 23 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 24 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 25 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 26 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 27 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 28 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 29 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 30 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 31 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 32 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 33 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 34 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 35 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 36 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 37 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 38 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 39 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 40 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 41 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 42 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 43 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 44 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 45 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 46 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 47 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 48 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 49 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 50 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 51 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 52 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 53 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 54 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 55 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 56 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 57 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 58 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 59 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 60 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 61 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 62 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 63 of signal sdi.regrdata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 0 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 1 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 2 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 3 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 4 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 5 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 6 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 7 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 8 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 9 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 10 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 11 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 12 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 13 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 14 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 15 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 16 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 17 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 18 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 19 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 20 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 21 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 22 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 23 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 24 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 25 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 26 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 27 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 28 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 29 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 30 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 31 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 32 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 33 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 34 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 35 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 36 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 37 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 38 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 39 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 40 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 41 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 42 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 43 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 44 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 45 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 46 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 47 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 48 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 49 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 50 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 51 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 52 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 53 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 54 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 55 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 56 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 57 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 58 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 59 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 60 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 61 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 62 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 63 of signal sdi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 0 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 1 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 2 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 3 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 4 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 5 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 6 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 7 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 8 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 9 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 10 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 11 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 12 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 13 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 14 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 15 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 16 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 17 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 18 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 19 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 20 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 21 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 22 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 23 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 24 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 25 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 26 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 27 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 28 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 29 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 30 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 31 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 32 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 33 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 34 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 35 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 36 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 37 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 38 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 39 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 40 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 41 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 42 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 43 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 44 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 45 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 46 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 47 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 48 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 49 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 50 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 51 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 52 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 53 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 54 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 55 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 56 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 57 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 58 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 59 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 60 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 61 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 62 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 63 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 64 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 65 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 66 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 67 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 68 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 69 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 70 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 71 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 72 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 73 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 74 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 75 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 76 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 77 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 78 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 79 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 80 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 81 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 82 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 83 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 84 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 85 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 86 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 87 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 88 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 89 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 90 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 91 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 92 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 93 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 94 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 95 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 96 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 97 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 98 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 99 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 100 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 101 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 102 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 103 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 104 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 105 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 106 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 107 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 108 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 109 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 110 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 111 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 112 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 113 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 114 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 115 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 116 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 117 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 118 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 119 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 120 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 121 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 122 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 123 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 124 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 125 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 126 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|Bit 127 of signal sdi.data is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":120:7:120:9|sdi.wprot is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":119:7:119:9|wpo.wprothit is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|memo.rs_edac_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|memo.sdram_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|memo.ce is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 8 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 9 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 10 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 11 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 12 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 13 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 14 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 15 of signal memo.svcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 8 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 9 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 10 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 11 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 12 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 13 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 14 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 15 of signal memo.vcdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 8 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 9 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 10 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 11 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 12 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 13 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 14 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 15 of signal memo.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 8 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 9 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 10 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 11 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 12 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 13 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 14 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 15 of signal memo.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 8 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 9 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 10 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 11 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 12 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 13 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 14 of signal memo.sa is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|memo.read is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 8 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 9 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 10 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 11 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 12 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 13 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 14 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 15 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 16 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 17 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 18 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 19 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 20 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 21 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 22 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 23 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 24 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 25 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 26 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 27 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 28 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 29 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 30 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 31 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 32 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 33 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 34 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 35 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 36 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 37 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 38 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 39 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 40 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 41 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 42 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 43 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 44 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 45 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 46 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 47 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 48 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 49 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 50 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 51 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 52 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 53 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 54 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 55 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 56 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 57 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 58 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 59 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 60 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 61 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 62 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 63 of signal memo.svbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 8 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 9 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 10 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 11 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 12 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 13 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 14 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 15 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 16 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 17 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 18 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 19 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 20 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 21 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 22 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 23 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 24 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 25 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 26 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 27 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 28 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 29 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 30 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 31 of signal memo.vbdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.bdrive is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.wrn is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|memo.writen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|memo.oen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.romsn is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|memo.iosn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.mben is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|memo.romn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|memo.ramn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.ramoen is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.ramsn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 8 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 9 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 10 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 11 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 12 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 13 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 14 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 15 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 16 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 17 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 18 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 19 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 20 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 21 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 22 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 23 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 24 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 25 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 26 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 27 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 28 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 29 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 30 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 31 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 32 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 33 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 34 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 35 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 36 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 37 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 38 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 39 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 40 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 41 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 42 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 43 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 44 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 45 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 46 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 47 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 48 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 49 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 50 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 51 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 52 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 53 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 54 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 55 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 56 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 57 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 58 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 59 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 60 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 61 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 62 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 63 of signal memo.sddata is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 8 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 9 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 10 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 11 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 12 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 13 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 14 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 15 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 16 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 17 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 18 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 19 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 20 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 21 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 22 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 23 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 24 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 25 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 26 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 27 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 28 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 29 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 30 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 31 of signal memo.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 0 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 1 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 2 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 3 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 4 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 5 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 6 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 7 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 8 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 9 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 10 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 11 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 12 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 13 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 14 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 15 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 16 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 17 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 18 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 19 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 20 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 21 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 22 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 23 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 24 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 25 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 26 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 27 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 28 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 29 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 30 of signal memo.address is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":118:7:118:10|Bit 31 of signal memo.address is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|memi.edac is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 0 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 1 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 2 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 3 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 4 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 5 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 6 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 7 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 8 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 9 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 10 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 11 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 12 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 13 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 14 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 15 of signal memi.scb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 0 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 1 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 2 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 3 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 4 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 5 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 6 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 7 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 8 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 9 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 10 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 11 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 12 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 13 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 14 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 15 of signal memi.cb is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 0 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 1 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 2 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 3 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 4 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 5 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 6 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 7 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 8 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 9 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 10 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 11 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 12 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 13 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 14 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 15 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 16 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 17 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 18 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 19 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 20 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 21 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 22 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 23 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 24 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 25 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 26 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 27 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 28 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 29 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 30 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 31 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 32 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 33 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 34 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 35 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 36 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 37 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 38 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 39 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 40 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 41 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 42 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 43 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 44 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 45 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 46 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 47 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 48 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 49 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 50 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 51 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 52 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 53 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 54 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 55 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 56 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 57 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 58 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 59 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 60 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 61 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 62 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 63 of signal memi.sd is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 0 of signal memi.bwidth is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 1 of signal memi.bwidth is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 0 of signal memi.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 1 of signal memi.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 2 of signal memi.wrn is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 3 of signal memi.wrn is floating -- simulation mismatch possible.
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|memi.writen is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|memi.bexcn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|memi.brdyn is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 0 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 1 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 2 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 3 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 4 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 5 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 6 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 7 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 8 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 9 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 10 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 11 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 12 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 13 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 14 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 15 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 16 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 17 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 18 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 19 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 20 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 21 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 22 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 23 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 24 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 25 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 26 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 27 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 28 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 29 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 30 of signal memi.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":117:7:117:10|Bit 31 of signal memi.data is floating -- simulation mismatch possible.
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 32 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 33 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 34 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 35 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 36 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 37 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 38 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 39 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 40 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 41 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 42 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 43 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 44 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 45 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 46 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 47 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 48 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 49 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 50 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 51 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 52 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 53 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 54 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 55 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 56 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 57 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 58 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 59 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 60 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 61 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 62 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 63 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 64 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 65 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 66 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 67 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 68 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 69 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 70 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 71 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 72 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 73 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 74 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 75 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 76 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 77 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 78 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 79 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 80 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 81 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 82 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 83 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 84 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 85 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 86 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 87 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 88 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 89 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 90 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 91 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 92 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 93 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 94 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":385:4:385:10|Bit 95 of input gpioi of instance grgpio0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 2 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 3 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 4 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 5 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 6 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 7 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 8 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 9 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 10 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 11 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 12 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 13 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 14 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 15 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 16 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 17 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 18 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 19 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 20 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 21 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 22 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 23 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 24 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 25 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 26 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 27 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 28 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 29 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 30 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 31 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 32 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 33 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 34 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 35 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 36 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 37 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 38 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 39 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 40 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 41 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 42 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 43 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 44 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 45 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 46 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 47 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 48 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 49 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 50 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 51 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 52 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 53 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 54 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 55 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 56 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 57 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 58 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 59 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 60 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 61 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 62 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 63 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 64 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 65 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":374:4:374:9|Bit 66 of input gpti of instance timer0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":254:4:254:8|Bit 1 of input uarti of instance dcom0 is floating
@W: CL245 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":254:4:254:8|Bit 2 of input uarti of instance dcom0 is floating
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":78:4:78:7|Input port bits 5935 to 738 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":78:4:78:7|Input port bits 705 to 482 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":78:4:78:7|Input port bits 370 to 367 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":78:4:78:7|Input port bits 334 to 111 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 5487 to 2740 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 2451 to 2436 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 2400 to 2397 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 2108 to 2093 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 2057 to 2054 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1765 to 1750 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1714 to 1711 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1422 to 1407 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1371 to 1368 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1079 to 1064 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 1028 to 1025 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 736 to 721 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 685 to 682 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 393 to 378 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 342 to 339 of slvo(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":80:4:80:7|Input port bits 50 to 35 of slvo(5487 downto 0) are unused 
@N: CL201 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Trying to extract state machine for register r.d.cnt
@N: CL201 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Trying to extract state machine for register r.x.rstate
Extracted state machine for register r.x.rstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL279 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register bits 5 to 2 of r.a.ctrl.tt(5 downto 0)  
@W: CL257 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Register bit 1 always 0, optimizing ...
@W: CL260 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Pruning register bit 1 of r.a.ctrl.tt(1 downto 0)  
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":81:4:81:6|Input port bits 198 to 167 of ico(205 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":81:4:81:6|Input port bits 165 to 134 of ico(205 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":81:4:81:6|Input port bits 132 to 131 of ico(205 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":81:4:81:6|Input port bits 129 to 128 of ico(205 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":81:4:81:6|Input port bits 95 to 0 of ico(205 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":83:4:83:6|Input port bit 204 of dco(209 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":83:4:83:6|Input port bits 202 to 134 of dco(209 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":83:4:83:6|Input port bit 131 of dco(209 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":83:4:83:6|Input port bits 129 to 128 of dco(209 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":83:4:83:6|Input port bits 95 to 0 of dco(209 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":86:4:86:7|Input port bits 60 to 31 of irqi(61 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":86:4:86:7|Input port bits 29 to 4 of irqi(61 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":88:4:88:7|Input port bit 97 of dbgi(97 downto 0) is unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":94:4:94:6|Input port bit 37 of fpo(69 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":94:4:94:6|Input port bits 35 to 0 of fpo(69 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":98:4:98:6|Input port bits 255 to 128 of tbo(255 downto 0) are unused 
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":91:4:91:7|Input mulo is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":93:4:93:7|Input divo is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":96:4:96:6|Input cpo is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":100:4:100:9|Input tbo_2p is unused
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Register bit r.flush is always 0, optimizing ...
@N: CL201 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Trying to extract state machine for register r.istate
Extracted state machine for register r.istate
State machine has 3 reachable states with original encodings of:
   00
   10
   11
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":60:4:60:6|Input port bits 129 to 100 of ici(130 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":60:4:60:6|Input port bits 95 to 64 of ici(130 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":60:4:60:6|Input port bits 33 to 22 of ici(130 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":60:4:60:6|Input port bits 1 to 0 of ici(130 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":62:4:62:6|Input port bits 118 to 40 of dci(118 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":62:4:62:6|Input port bits 7 to 0 of dci(118 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":63:4:63:6|Input port bits 209 to 173 of dco(209 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":63:4:63:6|Input port bits 170 to 169 of dco(209 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":63:4:63:6|Input port bits 165 to 156 of dco(209 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":63:4:63:6|Input port bits 135 to 132 of dco(209 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":63:4:63:6|Input port bits 130 to 0 of dco(209 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":65:4:65:7|Input port bit 36 of mcio(36 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":67:4:67:9|Input port bits 287 to 256 of icramo(287 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":67:4:67:9|Input port bits 95 to 0 of icramo(287 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":69:4:69:9|Input port bits 117 to 85 of mmudci(117 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":69:4:69:9|Input port bits 76 to 0 of mmudci(117 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":71:4:71:9|Input port bits 35 to 0 of mmuico(36 downto 0) are unused 
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.hit is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.rburst is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.valid is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.cmiss is always 0, optimizing ...
@W: CL189 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Register bit r.cache is always 0, optimizing ...
@W: CL169 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Pruning register r.bmexc  
@N: CL201 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Trying to extract state machine for register r.dstate
Extracted state machine for register r.dstate
State machine has 6 reachable states with original encodings of:
   000000001
   000000010
   000001000
   001000000
   010000000
   100000000
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":72:4:72:6|Input port bits 117 to 116 of dci(118 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":72:4:72:6|Input port bit 112 of dci(118 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":72:4:72:6|Input port bits 71 to 50 of dci(118 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":72:4:72:6|Input port bits 41 to 40 of dci(118 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":72:4:72:6|Input port bits 7 to 5 of dci(118 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":74:4:74:6|Input port bits 205 to 199 of ico(205 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":74:4:74:6|Input port bit 166 of ico(205 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":74:4:74:6|Input port bits 130 to 0 of ico(205 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":76:4:76:7|Input port bits 39 to 37 of mcdo(39 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":77:4:77:8|Input port bits 142 to 26 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":77:4:77:8|Input port bits 20 to 0 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":79:4:79:9|Input port bits 415 to 384 of dcramo(415 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":82:4:82:9|Input port bits 109 to 2 of mmudco(110 downto 0) are unused 
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":83:4:83:7|Input sclk is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":84:4:84:8|Input ahbso is unused
@N: CL201 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":381:4:381:5|Trying to extract state machine for register r.bo
Extracted state machine for register r.bo
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":53:4:53:7|Input port bit 35 of mcii(35 downto 0) is unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":57:4:57:8|Input port bit 66 of mcmmi(69 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":59:4:59:7|Input port bits 90 to 51 of ahbi(90 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":59:4:59:7|Input port bits 14 to 0 of ahbi(90 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 5487 to 5356 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 5343 to 5341 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 5327 to 5324 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 5311 to 5309 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 5295 to 5292 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 5279 to 5277 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 5263 to 5260 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 5247 to 5245 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 5231 to 5013 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 5000 to 4998 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4984 to 4981 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4968 to 4966 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4952 to 4949 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4936 to 4934 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4920 to 4917 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4904 to 4902 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4888 to 4670 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4657 to 4655 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4641 to 4638 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4625 to 4623 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4609 to 4606 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4593 to 4591 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4577 to 4574 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4561 to 4559 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4545 to 4327 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4314 to 4312 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4298 to 4295 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4282 to 4280 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4266 to 4263 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4250 to 4248 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4234 to 4231 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4218 to 4216 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 4202 to 3984 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3971 to 3969 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3955 to 3952 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3939 to 3937 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3923 to 3920 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3907 to 3905 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3891 to 3888 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3875 to 3873 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3859 to 3641 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3628 to 3626 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3612 to 3609 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3596 to 3594 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3580 to 3577 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3564 to 3562 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3548 to 3545 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3532 to 3530 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3516 to 3298 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3285 to 3283 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3269 to 3266 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3253 to 3251 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3237 to 3234 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3221 to 3219 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3205 to 3202 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3189 to 3187 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 3173 to 2955 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2942 to 2940 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2926 to 2923 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2910 to 2908 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2894 to 2891 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2878 to 2876 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2862 to 2859 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2846 to 2844 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2830 to 2612 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2599 to 2597 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2583 to 2580 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2567 to 2565 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2551 to 2548 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2535 to 2533 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2519 to 2516 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2503 to 2501 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2487 to 2269 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2256 to 2254 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2240 to 2237 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2224 to 2222 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2208 to 2205 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2192 to 2190 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2176 to 2173 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2160 to 2158 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 2144 to 1926 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1913 to 1911 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1897 to 1894 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1881 to 1879 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1865 to 1862 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1849 to 1847 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1833 to 1830 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1817 to 1815 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1801 to 1583 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1570 to 1568 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1554 to 1551 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1538 to 1536 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1522 to 1519 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1506 to 1504 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1490 to 1487 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1474 to 1472 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1458 to 1240 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1227 to 1225 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1211 to 1208 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1195 to 1193 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1179 to 1176 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1163 to 1161 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1147 to 1144 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1131 to 1129 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 1115 to 897 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 884 to 882 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 868 to 865 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 852 to 850 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 836 to 833 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 820 to 818 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 804 to 801 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 788 to 786 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 772 to 554 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 541 to 539 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 525 to 522 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 509 to 507 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 493 to 490 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 477 to 475 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 461 to 458 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 445 to 443 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 429 to 211 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 198 to 196 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 182 to 179 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 166 to 164 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 150 to 147 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 134 to 132 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 118 to 115 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 102 to 100 of ahbso(5487 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":61:4:61:8|Input port bits 86 to 0 of ahbso(5487 downto 0) are unused 
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":62:4:62:9|Input hclken is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_cache.vhd":92:4:92:7|Input hclk is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":228:4:228:7|Input rclk is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\regfile_3p.vhd":51:4:51:9|Input testin is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":62:8:62:10|Input clk is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":63:8:63:12|Input crami is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":65:8:65:11|Input sclk is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd":66:8:66:13|Input testin is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3x.vhd":107:4:107:9|Input gfclk2 is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\leon3x.vhd":119:4:119:7|Input fpuo is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":44:4:44:9|Input enable is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":46:4:46:9|Input testin is unused
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem.vhd":45:4:45:5|Input port bits 276 to 273 of di(276 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem.vhd":45:4:45:5|Input port bits 267 to 140 of di(276 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\tbufmem.vhd":45:4:45:5|Input port bits 11 to 6 of di(276 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":59:4:59:8|Input port bits 90 to 51 of ahbmi(90 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":59:4:59:8|Input port bits 16 to 0 of ahbmi(90 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 138 to 94 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 92 to 89 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 56 to 51 of ahbsi(142 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bit 49 of ahbsi(142 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 47 to 41 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 17 to 14 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":60:4:60:8|Input port bits 12 to 0 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":62:4:62:9|Input port bits 142 to 99 of tahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":62:4:62:9|Input port bits 92 to 89 of tahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":62:4:62:9|Input port bits 15 to 0 of tahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":63:4:63:7|Input port bits 0 to 18 of dbgi(0 to 58) are unused 
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":57:4:57:7|Input hclk is unused
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd":50:6:50:9|Input port bits 90 to 51 of ahbi(90 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd":50:6:50:9|Input port bit 15 of ahbi(90 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd":50:6:50:9|Input port bits 13 to 0 of ahbi(90 downto 0) are unused 
@N: CL201 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":335:4:335:5|Trying to extract state machine for register r.rxstate
Extracted state machine for register r.rxstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":51:4:51:5|Input port bits 2 to 1 of ui(2 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":53:4:53:7|Input port bits 121 to 68 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":53:4:53:7|Input port bits 48 to 21 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":53:4:53:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":53:4:53:7|Input port bits 15 to 9 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":53:4:53:7|Input port bits 7 to 0 of apbi(121 downto 0) are unused 
@N: CL201 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":157:4:157:5|Trying to extract state machine for register r.state
Extracted state machine for register r.state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":43:6:43:9|Input port bits 14 to 3 of dmao(46 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":43:6:43:9|Input port bit 0 of dmao(46 downto 0) is unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":45:6:45:10|Input port bit 4 of uarto(12 downto 0) is unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":45:6:45:10|Input port bit 1 of uarto(12 downto 0) is unused 
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd":46:6:46:9|Input ahbi is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\outpad.vhd":37:8:37:11|Input cfgi is unused
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":37:4:37:8|Input port bits 142 to 25 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":37:4:37:8|Input port bits 17 to 0 of ahbsi(142 downto 0) are unused 
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":35:4:35:6|Input rst is unused
@N: CL201 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Trying to extract state machine for register r.p_0.state
Extracted state machine for register r.p_0.state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bits 40 to 48 of ahbi(0 to 142) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bits 50 to 53 of ahbi(0 to 142) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bits 86 to 91 of ahbi(0 to 142) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bit 93 of ahbi(0 to 142) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bits 95 to 106 of ahbi(0 to 142) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bit 127 of ahbi(0 to 142) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":62:4:62:7|Input port bits 129 to 142 of ahbi(0 to 142) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 0 to 3 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 132 to 135 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 264 to 267 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 396 to 399 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 528 to 531 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 660 to 663 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 792 to 795 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 924 to 927 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1056 to 1059 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1188 to 1191 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1320 to 1323 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1452 to 1455 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1584 to 1587 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1716 to 1719 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1848 to 1851 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":65:4:65:7|Input port bits 1980 to 1983 of apbo(0 to 2111) are unused 
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":66:4:66:5|Input wp is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":67:4:67:6|Input wpv is unused
@N: CL201 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Trying to extract state machine for register r.txstate
Extracted state machine for register r.txstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Trying to extract state machine for register r.rxstate
Extracted state machine for register r.rxstate
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":58:4:58:7|Input port bits 121 to 66 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":58:4:58:7|Input port bits 48 to 25 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":58:4:58:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":58:4:58:7|Input port bit 15 of apbi(121 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":58:4:58:7|Input port bits 13 to 0 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bits 121 to 98 of apbi(121 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bit 82 of apbi(121 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bits 48 to 25 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bits 15 to 14 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":53:4:53:7|Input port bits 12 to 0 of apbi(121 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":55:4:55:7|Input port bit 1 of irqi(0 to 7) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":77:4:77:7|Input port bits 121 to 82 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":77:4:77:7|Input port bits 48 to 24 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":77:4:77:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":77:4:77:7|Input port bits 15 to 13 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":77:4:77:7|Input port bits 11 to 0 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":79:4:79:7|Input port bits 66 to 1 of gpti(66 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":67:4:67:7|Input port bits 121 to 57 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":67:4:67:7|Input port bits 48 to 24 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":67:4:67:7|Input port bits 18 to 17 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":67:4:67:7|Input port bits 15 to 5 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":67:4:67:7|Input port bits 3 to 0 of apbi(121 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd":69:4:69:8|Input port bits 95 to 7 of gpioi(95 downto 0) are unused 
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\iopad.vhd":38:8:38:11|Input cfgi is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":44:4:44:9|Input enable is unused
@W: CL159 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd":46:4:46:9|Input testin is unused
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 138 to 94 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 92 to 89 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 56 to 54 of ahbsi(142 downto 0) are unused 
@W: CL247 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bit 49 of ahbsi(142 downto 0) is unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 47 to 30 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 15 to 9 of ahbsi(142 downto 0) are unused 
@W: CL246 :"C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":52:4:52:8|Input port bits 7 to 0 of ahbsi(142 downto 0) are unused 

At c_vhdl Exit (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:46s; Memory used current: 303MB peak: 377MB)

Process took 0h:00m:46s realtime, 0h:00m:46s cputime
# Fri Jun 24 14:55:57 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 118MB peak: 120MB)

Process took 0h:00m:02s realtime, 0h:00m:03s cputime
# Fri Jun 24 14:56:00 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:50s realtime, 0h:00m:49s cputime
# Fri Jun 24 14:56:00 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 156MB peak: 158MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Fri Jun 24 14:56:06 2016

###########################################################]
Pre-mapping Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp_scck.rpt 
Printing clock  summary report in "C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 213MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 213MB)

@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Removing sequential instance r\.rtsn of view:PrimLib.sdffse(prim) in hierarchy view:gaisler.apbuart(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd":569:4:569:5|Removing sequential instance r\.wdogn of view:PrimLib.dff(prim) in hierarchy view:gaisler.gptimer(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Removing sequential instance r\.flush2 of view:PrimLib.dff(prim) in hierarchy view:gaisler.mmu_dcache(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Removing sequential instance r\.vaddr[31:0] of view:PrimLib.dffe(prim) in hierarchy view:gaisler.mmu_dcache(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbmst.vhd":173:4:173:5|Removing sequential instance r\.start of view:PrimLib.sdffr(prim) in hierarchy view:grlib.ahbmst(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Removing sequential instance r\.pwd[0] of view:PrimLib.dff(prim) in hierarchy view:gaisler.dsu3x(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Removing sequential instance r\.su of view:PrimLib.dffe(prim) in hierarchy view:gaisler.mmu_dcache(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.cpurst[0] of view:PrimLib.sdffr(prim) in hierarchy view:gaisler.irqmp(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Removing sequential instance r\.dlock of view:PrimLib.dffe(prim) in hierarchy view:gaisler.mmu_dcache(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Removing sequential instance r\.m\.su of view:PrimLib.dffe(prim) in hierarchy view:gaisler.iu3(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.setaddrboot of view:PrimLib.dffe(prim) in hierarchy view:gaisler.irqmp(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Removing sequential instance r\.m\.dci\.write of view:PrimLib.dffe(prim) in hierarchy view:gaisler.iu3(rtl) because there are no references to its outputs 

Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 207MB peak: 213MB)



@S |Clock Summary
*****************

Start           Requested     Requested     Clock        Clock              
Clock           Frequency     Period        Type         Group              
----------------------------------------------------------------------------
leon3mp|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
============================================================================

@W: MT530 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Found inferred clock leon3mp|clk which controls 2917 sequential elements including ahb0.r\.hmasterlock. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":98:4:98:6|Tristate driver led_1 on net led[5] has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri31 on net gpioi_tri31 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri30 on net gpioi_tri30 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri29 on net gpioi_tri29 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri28 on net gpioi_tri28 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri27 on net gpioi_tri27 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri26 on net gpioi_tri26 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri25 on net gpioi_tri25 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri24 on net gpioi_tri24 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri23 on net gpioi_tri23 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri22 on net gpioi_tri22 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri21 on net gpioi_tri21 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri20 on net gpioi_tri20 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri19 on net gpioi_tri19 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri18 on net gpioi_tri18 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri17 on net gpioi_tri17 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri16 on net gpioi_tri16 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri15 on net gpioi_tri15 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri14 on net gpioi_tri14 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri13 on net gpioi_tri13 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri12 on net gpioi_tri12 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri11 on net gpioi_tri11 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri10 on net gpioi_tri10 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri9 on net gpioi_tri9 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri8 on net gpioi_tri8 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri7 on net gpioi_tri7 has its enable tied to GND (module leon3mp) 
@N: BN225 |Writing default property annotation file C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 108MB peak: 213MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Fri Jun 24 14:56:15 2016

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 161MB peak: 162MB)

@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":98:4:98:6|Tristate driver led_1 on net led[5] has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri31 on net gpioi_tri31 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri30 on net gpioi_tri30 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri29 on net gpioi_tri29 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri28 on net gpioi_tri28 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri27 on net gpioi_tri27 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri26 on net gpioi_tri26 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri25 on net gpioi_tri25 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri24 on net gpioi_tri24 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri23 on net gpioi_tri23 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri22 on net gpioi_tri22 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri21 on net gpioi_tri21 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri20 on net gpioi_tri20 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri19 on net gpioi_tri19 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri18 on net gpioi_tri18 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri17 on net gpioi_tri17 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri16 on net gpioi_tri16 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri15 on net gpioi_tri15 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri14 on net gpioi_tri14 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri13 on net gpioi_tri13 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri12 on net gpioi_tri12 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri11 on net gpioi_tri11 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri10 on net gpioi_tri10 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri9 on net gpioi_tri9 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri8 on net gpioi_tri8 has its enable tied to GND (module leon3mp) 
@W: MO111 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd":469:12:469:23|Tristate driver gpioi_tri7 on net gpioi_tri7 has its enable tied to GND (module leon3mp) 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Removing sequential instance r\.cmiss of view:PrimLib.dff(prim) in hierarchy view:gaisler.mmu_icache(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":381:4:381:5|Removing sequential instance r\.hcache of view:PrimLib.sdffrse(prim) in hierarchy view:gaisler.mmu_acache(rtl) because there are no references to its outputs 
@W: MO171 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Sequential instance ua1.uart1.r\.extclk reduced to a combinational gate by constant propagation 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Removing sequential instance dcache0.r\.diag_op of view:PrimLib.sdffr(prim) in hierarchy view:gaisler.mmu_cache(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Removing sequential instance icache0.r\.vaddress[31:2] of view:PrimLib.dff(prim) in hierarchy view:gaisler.mmu_cache(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.wb\.asi[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.leon3mp(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.icache0.r\.su of view:PrimLib.dffe(prim) in hierarchy view:work.leon3mp(rtl) because there are no references to its outputs 
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.r.flushl2 reduced to a combinational gate by constant propagation
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.wb\.lock2 of view:PrimLib.sdffre(prim) in hierarchy view:work.leon3mp(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Removing sequential instance ahb0.r\.hmasterlockd of view:PrimLib.sdffre(prim) in hierarchy view:work.leon3mp(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd":1664:6:1664:7|Removing sequential instance l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.asi[4:0] of view:PrimLib.dffe(prim) in hierarchy view:work.leon3mp(rtl) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.ctrl.tt[0],  because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.ctrl.trap
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Removing sequential instance r\.w\.s\.asr18[31:0] of view:PrimLib.dff(prim) in hierarchy view:gaisler.iu3(rtl) because there are no references to its outputs 
@W: BN132 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":54:4:54:5|Removing sequential instance l3.dsugen.dsu0.x0.tb0.mem0.mem32.0.ram0.nopar.nos64.x1.inf.x0.ra[5:0],  because it is equivalent to instance l3.dsugen.dsu0.x0.tb0.mem0.mem32.0.ram0.nopar.nos64.x0.inf.x0.ra[5:0]
@W: BN132 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":54:4:54:5|Removing sequential instance l3.dsugen.dsu0.x0.tb0.mem0.mem32.1.ram0.nopar.nos64.x1.inf.x0.ra[5:0],  because it is equivalent to instance l3.dsugen.dsu0.x0.tb0.mem0.mem32.0.ram0.nopar.nos64.x0.inf.x0.ra[5:0]
@W: BN132 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":54:4:54:5|Removing sequential instance l3.dsugen.dsu0.x0.tb0.mem0.mem32.1.ram0.nopar.nos64.x0.inf.x0.ra[5:0],  because it is equivalent to instance l3.dsugen.dsu0.x0.tb0.mem0.mem32.0.ram0.nopar.nos64.x0.inf.x0.ra[5:0]
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.clkcount[2:0] of view:PrimLib.dff(prim) in hierarchy view:gaisler.irqmp(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.forceerr[0] of view:PrimLib.sdffr(prim) in hierarchy view:gaisler.irqmp(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.newaddr[31:2] of view:PrimLib.dff(prim) in hierarchy view:gaisler.irqmp(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd":461:4:461:5|Removing sequential instance r\.setaddr[0] of view:PrimLib.sdffrse(prim) in hierarchy view:gaisler.irqmp(rtl) because there are no references to its outputs 
@W: BN132 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":54:4:54:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.tbmem_gen.tbmem_1p.tbmem0.mem32.0.ram0.nopar.nos64.x1.inf.x0.ra[5:0],  because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.tbmem_gen.tbmem_1p.tbmem0.mem32.0.ram0.nopar.nos64.x0.inf.x0.ra[5:0]
@W: BN132 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":54:4:54:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.tbmem_gen.tbmem_1p.tbmem0.mem32.1.ram0.nopar.nos64.x1.inf.x0.ra[5:0],  because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.tbmem_gen.tbmem_1p.tbmem0.mem32.0.ram0.nopar.nos64.x0.inf.x0.ra[5:0]
@W: BN132 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":54:4:54:5|Removing sequential instance l3.cpu.0.u0.leon3x0.vhdl.tbmem_gen.tbmem_1p.tbmem0.mem32.1.ram0.nopar.nos64.x0.inf.x0.ra[5:0],  because it is equivalent to instance l3.cpu.0.u0.leon3x0.vhdl.tbmem_gen.tbmem_1p.tbmem0.mem32.0.ram0.nopar.nos64.x0.inf.x0.ra[5:0]
@W: BN132 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":54:4:54:5|Removing sequential instance ocram.ahbram0.aram.nosbw.rx.3.x0.inf.x0.ra[11:0],  because it is equivalent to instance ocram.ahbram0.aram.nosbw.rx.2.x0.inf.x0.ra[11:0]
@W: BN132 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":54:4:54:5|Removing sequential instance ocram.ahbram0.aram.nosbw.rx.2.x0.inf.x0.ra[11:0],  because it is equivalent to instance ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[11:0]
@W: BN132 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":54:4:54:5|Removing sequential instance ocram.ahbram0.aram.nosbw.rx.1.x0.inf.x0.ra[11:0],  because it is equivalent to instance ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[11:0]

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 139MB peak: 166MB)

@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Removing sequential instance apb0.apbx.r\.p_0\.haddr[0] of view:PrimLib.dff(prim) in hierarchy view:work.leon3mp(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd":344:4:344:5|Removing sequential instance apb0.apbx.r\.p_0\.haddr[1] of view:PrimLib.dff(prim) in hierarchy view:work.leon3mp(rtl) because there are no references to its outputs 
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[0] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[2] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[8] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[9] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[10] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[11] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[15] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[16] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[17] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[18] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[19] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[20] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[21] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[22] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[23] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[25] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[26] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[27] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[28] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[29] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[30] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatam[31] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[29] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[27] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[26] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[25] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[23] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[22] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[21] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[20] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[19] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[18] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd":698:4:698:5|Sequential instance ahb0.r.hrdatas[0] reduced to a combinational gate by constant propagation
@W: MO160 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd":259:4:259:5|Register bit ocram\.ahbram0.r\.size[2] is always 0, optimizing ...
@W: MO161 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd":781:4:781:5|Register bit l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.icache0.r\.eocl is always 1, optimizing ...

 Ram Decomposition Statistics for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (view:work.leon3mp(rtl)).

 Ram Decomposition Statistics for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (view:work.leon3mp(rtl)).

 Ram Decomposition Statistics for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (view:work.leon3mp(rtl)).

 Ram Decomposition Statistics for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for l3\.cpu\.0\.u0.leon3x0.vhdl\.tbmem_gen\.tbmem_1p\.tbmem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (view:work.leon3mp(rtl)).

 Ram Decomposition Statistics for ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_0[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_1[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_2[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_3[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_4[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_5[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.1\.x0.inf\.x0.memarr_tile_6[8:0] (view:work.leon3mp(rtl)).

 Ram Decomposition Statistics for ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_0[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_1[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_2[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_3[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_4[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_5[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.0\.x0.inf\.x0.memarr_tile_6[8:0] (view:work.leon3mp(rtl)).

 Ram Decomposition Statistics for ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_0[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_1[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_2[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_3[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_4[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_5[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.3\.x0.inf\.x0.memarr_tile_6[8:0] (view:work.leon3mp(rtl)).

 Ram Decomposition Statistics for ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_0[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_1[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_2[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_3[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_4[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_5[8:0] (view:work.leon3mp(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr_tile_6[8:0] (view:work.leon3mp(rtl)).
Encoding state machine apb0.apbx.r\.p_0\.state[0:2] (view:work.leon3mp(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.a0.r\.bo[0:3] (view:work.leon3mp(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd":381:4:381:5|No possible illegal states for state machine l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.a0.r\.bo[0:3],safe FSM implementation is disabled
Encoding state machine l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.dcache0.r\.dstate[0:5] (view:work.leon3mp(rtl))
original code -> new code
   000000001 -> 000000
   000000010 -> 000011
   000001000 -> 000101
   001000000 -> 001001
   010000000 -> 010001
   100000000 -> 100001
Encoding state machine l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.c0mmu.icache0.r\.istate[0:2] (view:work.leon3mp(rtl))
original code -> new code
   00 -> 00
   10 -> 01
   11 -> 10
@N:"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4713:6:4713:7|Found counter in view:gaisler.iu3(rtl) inst dsur\.tbufcnt[5:0]
Encoding state machine r\.x\.rstate[0:3] (view:gaisler.iu3(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|No possible illegal states for state machine r\.x\.rstate[0:3],safe FSM implementation is disabled
@N: MF238 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":309:28:309:42|Found 30-bit incrementor, 'un4_fe_npc_0[29:0]'
@N: MF238 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":309:28:309:42|Found 30-bit incrementor, 'un4_fe_npc_1[29:0]'
@N: MF238 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":309:28:309:42|Found 30-bit incrementor, 'un4_fe_npc_2[29:0]'
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF179 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":402:9:402:30|Found 4 bit by 4 bit '<' comparator, 'comb\.irq_trap\.op_gt\.un2_irl'
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Removing sequential instance r\.m\.dci\.asi[5] of view:PrimLib.dff(prim) in hierarchy view:gaisler.iu3(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Removing sequential instance r\.m\.dci\.asi[6] of view:PrimLib.dff(prim) in hierarchy view:gaisler.iu3(rtl) because there are no references to its outputs 
@N: BN362 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd":4635:4:4635:5|Removing sequential instance r\.m\.dci\.asi[7] of view:PrimLib.dff(prim) in hierarchy view:gaisler.iu3(rtl) because there are no references to its outputs 

 Ram Decomposition Statistics for memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":245:9:245:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":245:9:245:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for memarr_tile[17:0] (view:techmap.generic_regfile_3p(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":245:9:245:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":245:9:245:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for memarr_tile_0[17:0] (view:techmap.generic_regfile_3p(rtl)).

 Ram Decomposition Statistics for memarr_1[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":245:9:245:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":245:9:245:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for memarr_1_tile[17:0] (view:techmap.generic_regfile_3p(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":245:9:245:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":245:9:245:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for memarr_1_tile_0[17:0] (view:techmap.generic_regfile_3p(rtl)).
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.dsuen[0] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.dsuen[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.dsuen[2] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd":1031:4:1031:5|Sequential instance l3.dsugen.dsu0.x0.r.en[0] reduced to a combinational gate by constant propagation

 Ram Decomposition Statistics for tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (view:gaisler.dsu3x(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (view:gaisler.dsu3x(rtl)).

 Ram Decomposition Statistics for tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (view:gaisler.dsu3x(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for tb0\.mem0.mem32\.1\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (view:gaisler.dsu3x(rtl)).

 Ram Decomposition Statistics for tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile[17:0] (view:gaisler.dsu3x(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x0.inf\.x0.memarr_tile_0[17:0] (view:gaisler.dsu3x(rtl)).

 Ram Decomposition Statistics for tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile[17:0] (view:gaisler.dsu3x(rtl)).
@W: FX107 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\inferred\memory_inferred.vhd":47:9:47:14|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr_tile_0[17:0] (view:gaisler.dsu3x(rtl)).
Encoding state machine r\.rxstate[0:3] (view:gaisler.dcom_uart(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom_uart.vhd":335:4:335:5|No possible illegal states for state machine r\.rxstate[0:3],safe FSM implementation is disabled
@N: MF179 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":402:9:402:30|Found 14 bit by 14 bit '<' comparator, 'uartop\.op_gt\.v\.brate2'
Encoding state machine r\.state[0:5] (view:gaisler.dcom(struct))
original code -> new code
   000001 -> 000000
   000010 -> 000011
   000100 -> 000101
   001000 -> 001001
   010000 -> 010001
   100000 -> 100001
@N: MF239 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":355:28:355:42|Found 6-bit decrementor, 'un5_newlen[5:0]'
@N: MF238 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":309:28:309:42|Found 30-bit incrementor, 'un5_newaddr[29:0]'
@N: MO106 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd":89:4:89:7|Found ROM, 'romdata[31:0]', 73 words by 32 bits 
@N:"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Found counter in view:gaisler.apbuart(rtl) inst r\.irqcnt[5:0]
Encoding state machine r\.txstate[0:3] (view:gaisler.apbuart(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|No possible illegal states for state machine r\.txstate[0:3],safe FSM implementation is disabled
Encoding state machine r\.rxstate[0:4] (view:gaisler.apbuart(rtl))
original code -> new code
   00001 -> 00000
   00010 -> 00011
   00100 -> 00101
   01000 -> 01001
   10000 -> 10001
@N: MF239 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":355:28:355:42|Found 12-bit decrementor, 'un4_scaler[11:0]'
@W: MO129 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd":560:4:560:5|Sequential instance ua1.uart1.r.ctsn[0] reduced to a combinational gate by constant propagation
@N: MF239 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":355:28:355:42|Found 9-bit decrementor, 'un6_scaler[8:0]'
@N: MF239 :"c:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\stdlib\stdlib.vhd":355:28:355:42|Found 32-bit decrementor, 'un11_res[31:0]'
@N: MF794 |RAM memarr_1[31:0] required 2 registers during mapping 
@N: MF794 |RAM memarr[31:0] required 2 registers during mapping 
@N: MF794 |RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0] required 16 registers during mapping 
@N: MF794 |RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr[7:0] required 32 registers during mapping 

Finished factoring (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:08s; Memory used current: 194MB peak: 215MB)

@N: MF794 |RAM memarr_1[31:0] required 4 registers during mapping 
@N: MF794 |RAM memarr[31:0] required 4 registers during mapping 
@N: MF794 |RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0] required 32 registers during mapping 
@N: MF794 |RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr[7:0] required 64 registers during mapping 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:09s; Memory used current: 188MB peak: 215MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:20s; Memory used current: 199MB peak: 248MB)

@N: MF794 |RAM memarr_1[31:0] required 6 registers during mapping 
@N: MF794 |RAM memarr[31:0] required 6 registers during mapping 
@N: MF794 |RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0] required 48 registers during mapping 
@N: MF794 |RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr[7:0] required 96 registers during mapping 

Starting Early Timing Optimization (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:21s; Memory used current: 202MB peak: 248MB)


Finished Early Timing Optimization (Real Time elapsed 0h:03m:28s; CPU Time elapsed 0h:03m:24s; Memory used current: 275MB peak: 276MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:03m:29s; CPU Time elapsed 0h:03m:25s; Memory used current: 272MB peak: 276MB)

@N: MF794 |RAM memarr_1[31:0] required 8 registers during mapping 
@N: MF794 |RAM memarr[31:0] required 8 registers during mapping 
@N: MF794 |RAM tb0\.mem0.mem32\.0\.ram0.nopar\.nos64\.x1.inf\.x0.memarr[31:0] required 64 registers during mapping 
@N: MF794 |RAM ocram\.ahbram0.aram.nosbw\.rx\.2\.x0.inf\.x0.memarr[7:0] required 128 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:03m:30s; CPU Time elapsed 0h:03m:26s; Memory used current: 267MB peak: 276MB)


Finished technology mapping (Real Time elapsed 0h:03m:34s; CPU Time elapsed 0h:03m:30s; Memory used current: 250MB peak: 293MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                       Fanout, notes                  
----------------------------------------------------------------------------------------------------------------
ahb0.r.hmaster[0] / Q                                                            52                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.irqo.intack / Y                                   26                             
l3.dsugen.dsu0.x0.r.slv.haddr[2] / Q                                             45                             
apb0.apbx.r.p_0.haddr[2] / Q                                                     69                             
apb0.apbx.r.p_0.haddr[3] / Q                                                     27                             
apb0.apbx.r.p_0.haddr[4] / Q                                                     35                             
apb0.apbx.r.p_0.haddr[5] / Q                                                     27                             
apb0.apbx.r.p_0.pwdata[3] / Q                                                    26                             
apb0.apbx.r.p_0.pwdata[4] / Q                                                    26                             
apb0.apbx.r.p_0.pwdata[5] / Q                                                    25                             
ocram.ahbram0.comb.haddr_1[0] / Y                                                64                             
ocram.ahbram0.comb.haddr_1_0[1] / Y                                              64                             
ocram.ahbram0.comb.haddr_1[2] / Y                                                64                             
ocram.ahbram0.comb.haddr_1_0[3] / Y                                              64                             
ocram.ahbram0.comb.haddr_1_0[4] / Y                                              64                             
ocram.ahbram0.comb.haddr_1[5] / Y                                                64                             
ocram.ahbram0.comb.haddr_1_0[6] / Y                                              64                             
ocram.ahbram0.comb.haddr_1_0[7] / Y                                              64                             
ocram.ahbram0.comb.haddr_1_0[8] / Y                                              64                             
ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[9] / Q                                128                            
ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[10] / Q                               64                             
ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[11] / Q                               32                             
l3.cpu.0.u0.leon3x0.rst / Q                                                      178                            
l3.cpu.0.u0.leon3x0.vhdl.p0.holdn / Y                                            904                            
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.r.dstate[4] / Q                        44                             
ahb0.r.hslave[0] / Q                                                             42                             
ahb0.r.hslave[2] / Q                                                             71                             
ahb0.r.hmasterd[0] / Q                                                           32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.a0.r.bo_s2_0_a2_0_a2 / Y                       33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.r.istate[0] / Q                        35                             
apb0.apbx.comb.v.p_0.prdata_1_0_a2_6_a2[2] / Y                                   32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.rdatasel_1_1 / Y                       33                             
ahb0.m10_i / Y                                                                   59                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.dctrl.v.wb.addr_1_1_i_0_o2[25] / Y     46                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.dctrl.v.hit2_0_o2 / Y                  35                             
ahb0.hrdata_i_o2[29] / Y                                                         32                             
gpt.timer0.r.tsel[0] / Q                                                         37                             
gpt.timer0.v.timers_2.value_0_sqmuxa_0_a2 / Y                                    32                             
gpt.timer0.readdata_1_sqmuxa_0_a2_0_a2 / Y                                       32                             
gpt.timer0.v.timers_2.reload_1_sqmuxa_0_a2_0_a2 / Y                              32                             
gpt.timer0.m227 / Y                                                              32                             
gpt.timer0.v.timers_1.value_2_sqmuxa_i_0 / Y                                     32                             
gpt.timer0.comb.v.timers_2.value_1_i_i_o2[0] / Y                                 35                             
gpt.timer0.comb.v.timers_1.value_1_sn_m1_0_o2_i_o2 / Y                           60                             
gpt.timer0.N_1294_i_i_o2 / Y                                                     31                             
gpt.timer0.v.timers_1.value_2_sqmuxa_i_0_o2 / Y                                  89                             
gpt.timer0.comb.v.timers_2.value_1_i_0_a2_3[11] / Y                              25                             
gpt.timer0.comb.v.timers_2.value_1_i_0_a2_2[11] / Y                              25                             
irqctrl.irqctrl0.v.iforce_0_0_sqmuxa_i_o4 / Y                                    35                             
ua1.uart1.v.brate_1_sqmuxa_0_o2 / Y                                              42                             
brom.addr[2] / Q                                                                 68                             
brom.addr[3] / Q                                                                 62                             
brom.addr[4] / Q                                                                 51                             
brom.addr[5] / Q                                                                 26                             
brom.addr[6] / Q                                                                 32                             
brom.addr[7] / Q                                                                 25                             
brom.addr[8] / Q                                                                 28                             
dcomgen.dcom0.dcom_uart0.uartop.tmp / Y                                          60                             
dcomgen.dcom0.dcom0.un1_v.data_0_sqmuxa_0 / Y                                    32                             
dcomgen.dcom0.dcom0.r.state[3] / Q                                               37                             
dcomgen.dcom0.dcom0.r.state[4] / Q                                               45                             
l3.dsugen.dsu0.x0.un1_v.slv.hready35 / Y                                         33                             
l3.dsugen.dsu0.x0.un1_v.cnt3_4 / Y                                               32                             
l3.dsugen.dsu0.x0.comb.atact_1 / Y                                               105                            
l3.dsugen.dsu0.x0.vabufi.write_3_sqmuxa / Y                                      32                             
l3.dsugen.dsu0.x0.vabufi.write_4_sqmuxa / Y                                      32                             
l3.dsugen.dsu0.x0.vabufi.write_5_sqmuxa / Y                                      32                             
l3.dsugen.dsu0.x0.vabufi.write_6_sqmuxa / Y                                      32                             
l3.dsugen.dsu0.x0.hrdata_1_sqmuxa_0_a2 / Y                                       31                             
l3.dsugen.dsu0.x0.hrdata_10_sqmuxa_i / Y                                         32                             
l3.dsugen.dsu0.x0.hrdata_9_sqmuxa_i / Y                                          30                             
l3.dsugen.dsu0.x0.hrdata_8_sqmuxa_i / Y                                          32                             
l3.dsugen.dsu0.x0.hrdata_7_sqmuxa_i / Y                                          30                             
l3.dsugen.dsu0.x0.tv.tbreg1.addr_1_sqmuxa_2_i_o2 / Y                             34                             
l3.dsugen.dsu0.x0.comb.v.slv.hready37 / Y                                        34                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.ctrl.wy_11 / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.e.ctrl.wy_14 / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.e.jmpl / Y                                  30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_aop2_1_sqmuxa / Y                             33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_vir.addr_0_sqmuxa / Y                         30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.rstate_242_0 / Y                          30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.rstate_261_0_o3 / Y                       40                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.rstate_277_0_0_o2 / Y                     32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.ctrl.inst[23] / Q                             27                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0[21] / Q                                33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.ctrl.inst[21] / Q                             27                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[0] / Q                                  42                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[1] / Q                                  68                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[2] / Q                                  98                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[0] / Q                                  36                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[1] / Q                                  62                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[2] / Q                                  91                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[0] / Q                                  72                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[1] / Q                                  40                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[2] / Q                                  73                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.npc[0] / Q                                    35                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.ldbp2 / Q                                     72                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.invop2 / Q                                    65                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.logic_op.un1_r.e.mulstep / Y                 32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.fpstdata.un8_casaen / Y                      70                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.ldbp1 / Q                                     165                            
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.lock_gen.call_hold5 / Y                      38                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.alu_op.y08 / Y                               32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.mexc_1_sqmuxa / Y                             33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_sari_1_1 / Y                              31                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_1_sqmuxa_0_a3 / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.logic_op.y14 / Y                             32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_0_sqmuxa / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_3_sqmuxa / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_0_sqmuxa_94 / Y                              32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_1_sqmuxa_95 / Y                              32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_1_sqmuxa / Y                             30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_2_sqmuxa / Y                             30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_7_sqmuxa / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aop1_1_sqmuxa / Y                                 34                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_3_sqmuxa / Y                             30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.shleft / Q                                    63                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_12_sqmuxa / Y                           28                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.mresult2_1_sqmuxa / Y                             32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.misc_op.bpdata6 / Y                          32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.edata_3_sqmuxa / Y                                32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_0_sqmuxa_148_0_a2_0_0_a2_0_a3 / Y            31                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_3_sqmuxa_151_0_a2_0_0_a2_0_a3 / Y            27                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_4_sqmuxa_152_0_a2_0_0_a2_0_a3 / Y            29                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.mresult2_2_sqmuxa_169 / Y                         32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_1_sqmuxa / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.s.y_1_sqmuxa_181_0_a2 / Y                         31                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_2_sqmuxa / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.s_3_sqmuxa_0_a2 / Y                         42                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_1_sqmuxa / Y                              32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_2_sqmuxa_0_a3 / Y                         32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un6_xc_exception_0_a2 / Y                    30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.npc_gen.xc_result_sn_m3 / Y                  30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.npc_gen.xc_result_sn_m4 / Y                  30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vdi.data_0_sqmuxa / Y                             132                            
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate_s1_0_a2_0_o2_i_a4 / Y                  42                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.v.w.s.tba_1_sn_m2_i / Y                      27                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_de_branch_293_i / Y                           30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un3_de_hold_pc_i / Y                              30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate_s3_i_i_o2 / Y                          69                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate_tr4_1_0_o2_i_a2_i_o4 / Y               46                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aop2_2_sqmuxa / Y                                 33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_10_sqmuxa_i / Y                         32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_de_hold_pc_291_i_i_a3 / Y                     30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.xc_trap_address_1_sqmuxa_0_a2_i / Y               27                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un1_r.m.ctrl.ld / Y                          36                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.npc_1_sqmuxa_179_i_o3 / Y                         30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_2_sqmuxa_i_o3 / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_5_sqmuxa_153_0_a2_0_0_a2_i_o3 / Y            29                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_3_sqmuxa_i_o3 / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_4_sqmuxa_i_o3 / Y                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0_1266_e / Y                             33                             
resetn_pad / Y                                                                   239 : 14 asynchronous set/reset
l3.dsugen.dsu0.x0.v.slv.hwrite_0_sqmuxa / Y                                      28                             
l3.dsugen.dsu0.x0.comb.un121_tracen / Y                                          41                             
dcomgen.dcom0.dcom0.un1_r.state_3_i_0 / Y                                        31                             
dcomgen.dcom0.dcom0.comb.v.addr_1_0_i_m3[31] / Y                                 29                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.wb.data1_1_sqmuxa_i / Y              32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.dctrl.v.wb.data1_m3_i / Y              25                             
ahb0.un34_haddr_0_a2[35] / Y                                                     27                             
ahb0.N_5105_i_0_a2 / Y                                                           28                             
l3.cpu.0.u0.leon3x0.vhdl.rf0.s0.inf.s0.rhu.un1_rdata2i / Y                       32                             
l3.dsugen.dsu0.x0.tv.tbreg2.read_1_sqmuxa_0_a2 / Y                               32                             
l3.dsugen.dsu0.x0.tv.tbreg2.addr_1_sqmuxa_0_a2 / Y                               30                             
l3.dsugen.dsu0.x0.tv.tbreg1.read_1_sqmuxa_0_a2 / Y                               32                             
l3.dsugen.dsu0.x0.tv.tbreg1.addr_1_sqmuxa_0_a2 / Y                               30                             
l3.cpu.0.u0.leon3x0.vhdl.rf0.s0.inf.s0.rhu.un1_rdata1i / Y                       32                             
l3.dsugen.dsu0.x0.v.timer_1_sqmuxa / Y                                           30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.v.bpmiss_m7_0 / Y                      36                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un1_r.x.ctrl.ld / Y                          32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_bpmiss_1 / Y                              38                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.v.f.pc_5_4_i_i_a2_0[30] / Y                  25                             
l3.dsugen.dsu0.x0.vabufi.data_1_i_o2[37] / Y                                     32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc4_i / Y                                     31                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un4_fe_npcsel_0_s1_i / Y                          30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un4_fe_npcsel_2_s3_i_i_a3 / Y                     30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.v.f.pc_i_i_a3[10] / Y                        30                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.v.x.annul_all_4_0_a5_0_i_o3 / Y              36                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.rstate_161_0_o4 / Y                       30                             
apb0.apbx.v.p_0.pwdata_1_sqmuxa_i / Y                                            32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.xc_trap_address_1_sqmuxa_0_a2_i_a3 / Y            31                             
gpt.timer0.v.timers_1.reload_1_sqmuxa_0_a2_1_a2 / Y                              32                             
gpt.timer0.v.scaler_2_sqmuxa_i_o2 / Y                                            26                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_shcnt_1[2] / Y                            35                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_shcnt_1[1] / Y                            33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_shcnt_1[3] / Y                            39                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_shcnt_1[4] / Y                            48                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.N_m2_0_a2_0 / Y                        59                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.un1_m2_0_a2_0 / Y                      33                             
l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.un1_m2_0_a2_2 / Y                      32                             
l3.cpu.0.u0.leon3x0.vhdl.p0.iu.dco_m_0[96] / Y                                   38                             
================================================================================================================

@N: FP130 |Promoting Net clk_c on CLKBUF  clk_pad 
@N: FP130 |Promoting Net l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.holdn on CLKINT  I_1827 
@N: FP130 |Promoting Net resetn_c on CLKINT  I_1828 
@N: FP130 |Promoting Net l3\.cpu\.0\.u0.leon3x0.rst on CLKINT  I_1829 
@N: FP130 |Promoting Net l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.ldbp1 on CLKINT  I_1830 
@N: FP130 |Promoting Net l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.vdi\.data_0_sqmuxa on CLKINT  I_1831 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:03m:36s; CPU Time elapsed 0h:03m:32s; Memory used current: 250MB peak: 293MB)

Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.dco_m_0[96], fanout 38 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.un1_m2_0_a2_2, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.un1_m2_0_a2_0, fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.N_m2_0_a2_0, fanout 59 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_shcnt_1[4], fanout 48 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_shcnt_1[3], fanout 39 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_shcnt_1[1], fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_shcnt_1[2], fanout 35 segments 2
Replicating Combinational Instance gpt.timer0.v.scaler_2_sqmuxa_i_o2, fanout 26 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_1.reload_1_sqmuxa_0_a2_1_a2, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.xc_trap_address_1_sqmuxa_0_a2_i_a3, fanout 31 segments 2
Replicating Combinational Instance apb0.apbx.v.p_0.pwdata_1_sqmuxa_i, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.rstate_161_0_o4, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.v.x.annul_all_4_0_a5_0_i_o3, fanout 36 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.v.f.pc_i_i_a3[10], fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un4_fe_npcsel_2_s3_i_i_a3, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un4_fe_npcsel_0_s1_i, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.f.pc4_i, fanout 31 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.vabufi.data_1_i_o2[37], fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.v.f.pc_5_4_i_i_a2_0[30], fanout 25 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_bpmiss_1, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un1_r.x.ctrl.ld, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.v.bpmiss_m7_0, fanout 36 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.v.timer_1_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.rf0.s0.inf.s0.rhu.un1_rdata1i, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.tv.tbreg1.addr_1_sqmuxa_0_a2, fanout 30 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.tv.tbreg1.read_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.tv.tbreg2.addr_1_sqmuxa_0_a2, fanout 30 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.tv.tbreg2.read_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.rf0.s0.inf.s0.rhu.un1_rdata2i, fanout 32 segments 2
Replicating Combinational Instance ahb0.N_5105_i_0_a2, fanout 28 segments 2
Replicating Combinational Instance ahb0.un34_haddr_0_a2[35], fanout 27 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.dctrl.v.wb.data1_m3_i, fanout 25 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.v.wb.data1_1_sqmuxa_i, fanout 32 segments 2
Replicating Combinational Instance dcomgen.dcom0.dcom0.comb.v.addr_1_0_i_m3[31], fanout 29 segments 2
Replicating Combinational Instance dcomgen.dcom0.dcom0.un1_r.state_3_i_0, fanout 31 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.comb.un121_tracen, fanout 41 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.v.slv.hwrite_0_sqmuxa, fanout 28 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0_1266_e, fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_4_sqmuxa_i_o3, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_3_sqmuxa_i_o3, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_5_sqmuxa_153_0_a2_0_0_a2_i_o3, fanout 29 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_2_sqmuxa_i_o3, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.npc_1_sqmuxa_179_i_o3, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un1_r.m.ctrl.ld, fanout 36 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.xc_trap_address_1_sqmuxa_0_a2_i, fanout 27 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_de_hold_pc_291_i_i_a3, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_10_sqmuxa_i, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aop2_2_sqmuxa, fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate_tr4_1_0_o2_i_a2_i_o4, fanout 46 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate_s3_i_i_o2, fanout 71 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un3_de_hold_pc_i, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_de_branch_293_i, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.v.w.s.tba_1_sn_m2_i, fanout 27 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate_s1_0_a2_0_o2_i_a4, fanout 42 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.npc_gen.xc_result_sn_m4, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.npc_gen.xc_result_sn_m3, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.un6_xc_exception_0_a2, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_2_sqmuxa_0_a3, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.y_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.v.w.s.s_3_sqmuxa_0_a2, fanout 42 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_2_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.s.y_1_sqmuxa_181_0_a2, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.mresult2_2_sqmuxa_169, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_4_sqmuxa_152_0_a2_0_0_a2_0_a3, fanout 29 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_3_sqmuxa_151_0_a2_0_0_a2_0_a3, fanout 27 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_0_sqmuxa_148_0_a2_0_0_a2_0_a3, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.edata_3_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.misc_op.bpdata6, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.mresult2_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_12_sqmuxa, fanout 28 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.shleft, fanout 63 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_3_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aop1_1_sqmuxa, fanout 35 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_7_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_2_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.vir.addr_1_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_1_sqmuxa_95, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_0_sqmuxa_94, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_3_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.aluresult_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.logic_op.y14, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.data_1_sqmuxa_0_a3, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.ex_sari_1_1, fanout 31 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.mexc_1_sqmuxa, fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.alu_op.y08, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.lock_gen.call_hold5, fanout 38 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.fpstdata.un8_casaen, fanout 72 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.logic_op.un1_r.e.mulstep, fanout 32 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.invop2, fanout 65 segments 3
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.ldbp2, fanout 76 segments 4
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.npc[0], fanout 36 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[2], fanout 73 segments 4
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[1], fanout 40 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.e.aluop[0], fanout 72 segments 3
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[2], fanout 91 segments 4
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[1], fanout 62 segments 3
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel1[0], fanout 36 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[2], fanout 98 segments 5
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[1], fanout 68 segments 3
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.rsel2[0], fanout 42 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.ctrl.inst[21], fanout 27 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0[21], fanout 34 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.a.ctrl.inst[23], fanout 27 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.rstate_277_0_0_o2, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.rstate_261_0_o3, fanout 40 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.rstate_242_0, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_vir.addr_0_sqmuxa, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_aop2_1_sqmuxa, fanout 33 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.e.jmpl, fanout 30 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.e.ctrl.wy_14, fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.un1_r.x.ctrl.wy_11, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.comb.v.slv.hready37, fanout 34 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.tv.tbreg1.addr_1_sqmuxa_2_i_o2, fanout 34 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.hrdata_7_sqmuxa_i, fanout 30 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.hrdata_8_sqmuxa_i, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.hrdata_9_sqmuxa_i, fanout 30 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.hrdata_10_sqmuxa_i, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.hrdata_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.vabufi.write_6_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.vabufi.write_5_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.vabufi.write_4_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.vabufi.write_3_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.comb.atact_1, fanout 106 segments 5
Replicating Combinational Instance l3.dsugen.dsu0.x0.un1_v.cnt3_4, fanout 32 segments 2
Replicating Combinational Instance l3.dsugen.dsu0.x0.un1_v.slv.hready35, fanout 33 segments 2
Replicating Sequential Instance dcomgen.dcom0.dcom0.r.state[4], fanout 46 segments 2
Replicating Sequential Instance dcomgen.dcom0.dcom0.r.state[3], fanout 37 segments 2
Replicating Combinational Instance dcomgen.dcom0.dcom0.un1_v.data_0_sqmuxa_0, fanout 32 segments 2
Replicating Combinational Instance dcomgen.dcom0.dcom_uart0.uartop.tmp, fanout 60 segments 3
Replicating Sequential Instance brom.addr[8], fanout 28 segments 2
Replicating Sequential Instance brom.addr[7], fanout 25 segments 2
Replicating Sequential Instance brom.addr[6], fanout 32 segments 2
Replicating Sequential Instance brom.addr[5], fanout 26 segments 2
Replicating Sequential Instance brom.addr[4], fanout 51 segments 3
Replicating Sequential Instance brom.addr[3], fanout 62 segments 3
Replicating Sequential Instance brom.addr[2], fanout 68 segments 3
Replicating Combinational Instance ua1.uart1.v.brate_1_sqmuxa_0_o2, fanout 42 segments 2
Replicating Combinational Instance irqctrl.irqctrl0.v.iforce_0_0_sqmuxa_i_o4, fanout 35 segments 2
Replicating Combinational Instance gpt.timer0.comb.v.timers_2.value_1_i_0_a2_2[11], fanout 25 segments 2
Replicating Combinational Instance gpt.timer0.comb.v.timers_2.value_1_i_0_a2_3[11], fanout 25 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_1.value_2_sqmuxa_i_0_o2, fanout 89 segments 4
Replicating Combinational Instance gpt.timer0.N_1294_i_i_o2, fanout 31 segments 2
Replicating Combinational Instance gpt.timer0.comb.v.timers_1.value_1_sn_m1_0_o2_i_o2, fanout 60 segments 3
Replicating Combinational Instance gpt.timer0.comb.v.timers_2.value_1_i_i_o2[0], fanout 37 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_1.value_2_sqmuxa_i_0, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.m227, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_2.reload_1_sqmuxa_0_a2_0_a2, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.readdata_1_sqmuxa_0_a2_0_a2, fanout 32 segments 2
Replicating Combinational Instance gpt.timer0.v.timers_2.value_0_sqmuxa_0_a2, fanout 32 segments 2
Replicating Sequential Instance gpt.timer0.r.tsel[0], fanout 37 segments 2
Replicating Combinational Instance ahb0.hrdata_i_o2[29], fanout 32 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.dctrl.v.hit2_0_o2, fanout 35 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.dctrl.v.wb.addr_1_1_i_0_o2[25], fanout 46 segments 2
Replicating Combinational Instance ahb0.m10_i, fanout 61 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.rdatasel_1_1, fanout 33 segments 2
Replicating Combinational Instance apb0.apbx.comb.v.p_0.prdata_1_0_a2_6_a2[2], fanout 32 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.icache0.r.istate[0], fanout 35 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.a0.r.bo_s2_0_a2_0_a2, fanout 33 segments 2
Replicating Sequential Instance ahb0.r.hmasterd[0], fanout 32 segments 2
Replicating Sequential Instance ahb0.r.hslave[2], fanout 71 segments 3
Replicating Sequential Instance ahb0.r.hslave[0], fanout 42 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.c0mmu.dcache0.r.dstate[4], fanout 45 segments 2
Replicating Sequential Instance ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[11], fanout 32 segments 2
Replicating Sequential Instance ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[10], fanout 64 segments 3
Replicating Sequential Instance ocram.ahbram0.aram.nosbw.rx.0.x0.inf.x0.ra[9], fanout 128 segments 6
Replicating Combinational Instance ocram.ahbram0.comb.haddr_1_0[8], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.comb.haddr_1_0[7], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.comb.haddr_1_0[6], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.comb.haddr_1[5], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.comb.haddr_1_0[4], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.comb.haddr_1_0[3], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.comb.haddr_1[2], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.comb.haddr_1_0[1], fanout 64 segments 3
Replicating Combinational Instance ocram.ahbram0.comb.haddr_1[0], fanout 64 segments 3
Replicating Sequential Instance apb0.apbx.r.p_0.pwdata[5], fanout 25 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.pwdata[4], fanout 26 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.pwdata[3], fanout 26 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.haddr[5], fanout 27 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.haddr[4], fanout 35 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.haddr[3], fanout 27 segments 2
Replicating Sequential Instance apb0.apbx.r.p_0.haddr[2], fanout 71 segments 3
Replicating Sequential Instance l3.dsugen.dsu0.x0.r.slv.haddr[2], fanout 49 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.irqo.intack, fanout 26 segments 2
Replicating Sequential Instance ahb0.r.hmaster[0], fanout 55 segments 3
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.x.rstate_s3_i_i_o2_0, fanout 25 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.v.f.pc_5_4_i_a2_0_0_a3[30], fanout 25 segments 2
Replicating Combinational Instance apb0.apbx.v.p_0.hready_0_sqmuxa_0_a3, fanout 26 segments 2
Replicating Combinational Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.comb.v.f.pc_5_4_i_i_a2[30], fanout 25 segments 2
Replicating Sequential Instance l3.cpu.0.u0.leon3x0.vhdl.p0.iu.r.d.inst_0[30], fanout 25 segments 2

Added 0 Buffers
Added 237 Cells via replication
	Added 70 Sequential Cells via replication
	Added 167 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:03m:37s; CPU Time elapsed 0h:03m:33s; Memory used current: 256MB peak: 293MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 2455 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   2455       ocram.ahbram0.r.addr[13]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:03m:39s; CPU Time elapsed 0h:03m:35s; Memory used current: 201MB peak: 293MB)

Writing Analyst data base C:\grlib-1.5.0-b4164\designs\leon3-actel-proasic3-eval-brd1\synthesis\synwork\leon3mp_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:03m:41s; CPU Time elapsed 0h:03m:38s; Memory used current: 220MB peak: 293MB)

Writing EDIF Netlist and constraint files
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:03m:45s; CPU Time elapsed 0h:03m:41s; Memory used current: 227MB peak: 293MB)


Start final timing analysis (Real Time elapsed 0h:03m:46s; CPU Time elapsed 0h:03m:42s; Memory used current: 221MB peak: 293MB)

@W: MT420 |Found inferred clock leon3mp|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 24 15:00:02 2016
#


Top view:               leon3mp
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -22.746

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
leon3mp|clk        100.0 MHz     30.5 MHz      10.000        32.746        -22.746     inferred     Inferred_clkgroup_0
=======================================================================================================================





Clock Relationships
*******************

Clocks                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------
leon3mp|clk  leon3mp|clk  |  10.000      -22.746  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: leon3mp|clk
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                            Arrival            
Instance                                                Reference       Type       Pin     Net              Time        Slack  
                                                        Clock                                                                  
-------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21]     leon3mp|clk     DFN1E1     Q       inst_0_1[21]     0.737       -22.746
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[22]     leon3mp|clk     DFN1E1     Q       inst_0[22]       0.580       -22.258
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.ldbp1          leon3mp|clk     DFN1E1     Q       ldbp1_0          0.737       -22.238
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.data_0[2]      leon3mp|clk     DFN1E0     Q       data_0[2]        0.737       -22.226
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[30]     leon3mp|clk     DFN1E1     Q       inst_0[30]       0.737       -21.942
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.data_0[0]      leon3mp|clk     DFN1E0     Q       data_0[0]        0.737       -21.940
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.data_0[3]      leon3mp|clk     DFN1E0     Q       data_0[3]        0.737       -21.870
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.op1[2]         leon3mp|clk     DFN1E1     Q       op1[2]           0.737       -21.820
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.op1[0]         leon3mp|clk     DFN1E1     Q       op1[0]           0.737       -21.632
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[31]     leon3mp|clk     DFN1E1     Q       inst_0[31]       0.737       -21.544
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                          Required            
Instance                                            Reference       Type       Pin     Net            Time         Slack  
                                                    Clock                                                                 
--------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[2]      leon3mp|clk     DFN1E1     D       pc_1_0[2]      9.427        -22.746
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[3]      leon3mp|clk     DFN1E1     D       pc_1_0[3]      9.427        -22.746
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[4]      leon3mp|clk     DFN1E1     D       pc_1_0[4]      9.427        -22.746
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[5]      leon3mp|clk     DFN1E1     D       pc_1_0[5]      9.427        -22.746
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[6]      leon3mp|clk     DFN1E1     D       pc_1[6]        9.427        -22.746
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[7]      leon3mp|clk     DFN1E1     D       pc_1_0[7]      9.427        -22.746
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[8]      leon3mp|clk     DFN1E1     D       pc_1_0[8]      9.427        -22.746
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[9]      leon3mp|clk     DFN1E1     D       pc_1_0[9]      9.427        -22.746
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[10]     leon3mp|clk     DFN1E1     D       pc_1_0[10]     9.427        -22.746
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[11]     leon3mp|clk     DFN1E1     D       pc_1[11]       9.427        -22.746
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      32.173
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -22.746

    Number of logic level(s):                19
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[12] / D
    The start point is clocked by            leon3mp|clk [rising] on pin CLK
    The end   point is clocked by            leon3mp|clk [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21]                DFN1E1     Q        Out     0.737     0.737       -         
inst_0_1[21]                                                       Net        -        -       2.218     -           17        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNINE3I[22]        NOR2A      A        In      -         2.955       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNINE3I[22]        NOR2A      Y        Out     0.627     3.582       -         
N_125                                                              Net        -        -       1.279     -           5         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIO5QJ[0]            AXOI5      A        In      -         4.861       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIO5QJ[0]            AXOI5      Y        Out     0.911     5.772       -         
un10_op                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIFMV51[0]           NOR2A      A        In      -         6.093       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIFMV51[0]           NOR2A      Y        Out     0.627     6.721       -         
rs1mod                                                             Net        -        -       1.708     -           10        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9PC2[25]       NOR2B      A        In      -         8.429       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9PC2[25]       NOR2B      Y        Out     0.514     8.944       -         
inst_0_m[26]                                                       Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNITNPR3[14]       NOR2       B        In      -         9.265       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNITNPR3[14]       NOR2       Y        Out     0.646     9.912       -         
rs1_iv[0]                                                          Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIEDCT3[0]      XNOR2      B        In      -         11.335      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIEDCT3[0]      XNOR2      Y        Out     0.937     12.272      -         
N_10365                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIGI1N5[2]      XAI1A      C        In      -         12.593      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIGI1N5[2]      XAI1A      Y        Out     0.527     13.120      -         
rd_205_NE_3                                                        Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIKSBA9[1]      OR3        C        In      -         13.441      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIKSBA9[1]      OR3        Y        Out     0.751     14.192      -         
rd_205_NE_5                                                        Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIIJU9L[4]      OR3        C        In      -         14.514      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIIJU9L[4]      OR3        Y        Out     0.751     15.265      -         
rd_205_NE                                                          Net        -        -       0.806     -           3         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI77KOR[4]      NOR2A      B        In      -         16.071      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI77KOR[4]      NOR2A      Y        Out     0.407     16.477      -         
un1_ldcheck1                                                       Net        -        -       1.184     -           4         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIO34MH1              NOR2A      B        In      -         17.661      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIO34MH1              NOR2A      Y        Out     0.386     18.047      -         
lock_m8_3                                                          Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIMAC2Q1[6]     NOR2A      A        In      -         18.368      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIMAC2Q1[6]     NOR2A      Y        Out     0.627     18.996      -         
lock_N_14_mux                                                      Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIG32K64[6]     MX2C       S        In      -         19.317      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIG32K64[6]     MX2C       Y        Out     0.480     19.797      -         
ldlock                                                             Net        -        -       1.526     -           7         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNII4KUM4              OA1        A        In      -         21.323      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNII4KUM4              OA1        Y        Out     0.984     22.307      -         
hold_pc                                                            Net        -        -       2.466     -           24        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIU5THM6[1]       NOR3A      B        In      -         24.773      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIU5THM6[1]       NOR3A      Y        Out     0.360     25.133      -         
N_368                                                              Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIJ7LOU6[1]       NOR2B      A        In      -         26.556      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIJ7LOU6[1]       NOR2B      Y        Out     0.514     27.070      -         
N_305_0                                                            Net        -        -       2.127     -           15        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_5[12]              NOR2B      B        In      -         29.198      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_5[12]              NOR2B      Y        Out     0.627     29.825      -         
un4_fe_npc3_m[10]                                                  Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_2[12]              AO1        C        In      -         30.147      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_2[12]              AO1        Y        Out     0.633     30.779      -         
pc_0_iv_5[12]                                                      Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[12]                OR3        C        In      -         31.101      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[12]                OR3        Y        Out     0.751     31.851      -         
pc_1_0[12]                                                         Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[12]                    DFN1E1     D        In      -         32.173      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 32.746 is 13.370(40.8%) logic and 19.377(59.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      32.173
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -22.746

    Number of logic level(s):                19
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[5] / D
    The start point is clocked by            leon3mp|clk [rising] on pin CLK
    The end   point is clocked by            leon3mp|clk [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21]                DFN1E1     Q        Out     0.737     0.737       -         
inst_0_1[21]                                                       Net        -        -       2.218     -           17        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNINE3I[22]        NOR2A      A        In      -         2.955       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNINE3I[22]        NOR2A      Y        Out     0.627     3.582       -         
N_125                                                              Net        -        -       1.279     -           5         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIO5QJ[0]            AXOI5      A        In      -         4.861       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIO5QJ[0]            AXOI5      Y        Out     0.911     5.772       -         
un10_op                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIFMV51[0]           NOR2A      A        In      -         6.093       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIFMV51[0]           NOR2A      Y        Out     0.627     6.721       -         
rs1mod                                                             Net        -        -       1.708     -           10        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9PC2[25]       NOR2B      A        In      -         8.429       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9PC2[25]       NOR2B      Y        Out     0.514     8.944       -         
inst_0_m[26]                                                       Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNITNPR3[14]       NOR2       B        In      -         9.265       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNITNPR3[14]       NOR2       Y        Out     0.646     9.912       -         
rs1_iv[0]                                                          Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIEDCT3[0]      XNOR2      B        In      -         11.335      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIEDCT3[0]      XNOR2      Y        Out     0.937     12.272      -         
N_10365                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIGI1N5[2]      XAI1A      C        In      -         12.593      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIGI1N5[2]      XAI1A      Y        Out     0.527     13.120      -         
rd_205_NE_3                                                        Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIKSBA9[1]      OR3        C        In      -         13.441      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIKSBA9[1]      OR3        Y        Out     0.751     14.192      -         
rd_205_NE_5                                                        Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIIJU9L[4]      OR3        C        In      -         14.514      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIIJU9L[4]      OR3        Y        Out     0.751     15.265      -         
rd_205_NE                                                          Net        -        -       0.806     -           3         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI77KOR[4]      NOR2A      B        In      -         16.071      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI77KOR[4]      NOR2A      Y        Out     0.407     16.477      -         
un1_ldcheck1                                                       Net        -        -       1.184     -           4         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIO34MH1              NOR2A      B        In      -         17.661      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIO34MH1              NOR2A      Y        Out     0.386     18.047      -         
lock_m8_3                                                          Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIMAC2Q1[6]     NOR2A      A        In      -         18.368      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIMAC2Q1[6]     NOR2A      Y        Out     0.627     18.996      -         
lock_N_14_mux                                                      Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIG32K64[6]     MX2C       S        In      -         19.317      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIG32K64[6]     MX2C       Y        Out     0.480     19.797      -         
ldlock                                                             Net        -        -       1.526     -           7         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNII4KUM4              OA1        A        In      -         21.323      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNII4KUM4              OA1        Y        Out     0.984     22.307      -         
hold_pc                                                            Net        -        -       2.466     -           24        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIU5THM6[1]       NOR3A      B        In      -         24.773      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIU5THM6[1]       NOR3A      Y        Out     0.360     25.133      -         
N_368                                                              Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIJ7LOU6_0[1]     NOR2B      A        In      -         26.556      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIJ7LOU6_0[1]     NOR2B      Y        Out     0.514     27.070      -         
N_305                                                              Net        -        -       2.127     -           15        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_5[5]               NOR2B      B        In      -         29.198      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_5[5]               NOR2B      Y        Out     0.627     29.825      -         
un4_fe_npc3_m[3]                                                   Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_2[5]               AO1        C        In      -         30.147      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_2[5]               AO1        Y        Out     0.633     30.779      -         
pc_0_iv_5[5]                                                       Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[5]                 OR3        C        In      -         31.101      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[5]                 OR3        Y        Out     0.751     31.851      -         
pc_1_0[5]                                                          Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[5]                     DFN1E1     D        In      -         32.173      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 32.746 is 13.370(40.8%) logic and 19.377(59.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      32.173
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -22.746

    Number of logic level(s):                19
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[2] / D
    The start point is clocked by            leon3mp|clk [rising] on pin CLK
    The end   point is clocked by            leon3mp|clk [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21]                DFN1E1     Q        Out     0.737     0.737       -         
inst_0_1[21]                                                       Net        -        -       2.218     -           17        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNINE3I[22]        NOR2A      A        In      -         2.955       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNINE3I[22]        NOR2A      Y        Out     0.627     3.582       -         
N_125                                                              Net        -        -       1.279     -           5         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIO5QJ[0]            AXOI5      A        In      -         4.861       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIO5QJ[0]            AXOI5      Y        Out     0.911     5.772       -         
un10_op                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIFMV51[0]           NOR2A      A        In      -         6.093       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIFMV51[0]           NOR2A      Y        Out     0.627     6.721       -         
rs1mod                                                             Net        -        -       1.708     -           10        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9PC2[25]       NOR2B      A        In      -         8.429       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9PC2[25]       NOR2B      Y        Out     0.514     8.944       -         
inst_0_m[26]                                                       Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNITNPR3[14]       NOR2       B        In      -         9.265       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNITNPR3[14]       NOR2       Y        Out     0.646     9.912       -         
rs1_iv[0]                                                          Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIEDCT3[0]      XNOR2      B        In      -         11.335      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIEDCT3[0]      XNOR2      Y        Out     0.937     12.272      -         
N_10365                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIGI1N5[2]      XAI1A      C        In      -         12.593      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIGI1N5[2]      XAI1A      Y        Out     0.527     13.120      -         
rd_205_NE_3                                                        Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIKSBA9[1]      OR3        C        In      -         13.441      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIKSBA9[1]      OR3        Y        Out     0.751     14.192      -         
rd_205_NE_5                                                        Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIIJU9L[4]      OR3        C        In      -         14.514      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIIJU9L[4]      OR3        Y        Out     0.751     15.265      -         
rd_205_NE                                                          Net        -        -       0.806     -           3         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI77KOR[4]      NOR2A      B        In      -         16.071      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI77KOR[4]      NOR2A      Y        Out     0.407     16.477      -         
un1_ldcheck1                                                       Net        -        -       1.184     -           4         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIO34MH1              NOR2A      B        In      -         17.661      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIO34MH1              NOR2A      Y        Out     0.386     18.047      -         
lock_m8_3                                                          Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIMAC2Q1[6]     NOR2A      A        In      -         18.368      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIMAC2Q1[6]     NOR2A      Y        Out     0.627     18.996      -         
lock_N_14_mux                                                      Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIG32K64[6]     MX2C       S        In      -         19.317      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIG32K64[6]     MX2C       Y        Out     0.480     19.797      -         
ldlock                                                             Net        -        -       1.526     -           7         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNII4KUM4              OA1        A        In      -         21.323      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNII4KUM4              OA1        Y        Out     0.984     22.307      -         
hold_pc                                                            Net        -        -       2.466     -           24        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIU5THM6[1]       NOR3A      B        In      -         24.773      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIU5THM6[1]       NOR3A      Y        Out     0.360     25.133      -         
N_368                                                              Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIQC4AA7_0[1]     NOR2B      A        In      -         26.556      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIQC4AA7_0[1]     NOR2B      Y        Out     0.514     27.070      -         
N_306                                                              Net        -        -       2.127     -           15        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_5[2]               NOR2A      A        In      -         29.198      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_5[2]               NOR2A      Y        Out     0.627     29.825      -         
un4_fe_npc2_m[0]                                                   Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_2[2]               AO1A       C        In      -         30.147      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_2[2]               AO1A       Y        Out     0.633     30.779      -         
pc_0_iv_5[2]                                                       Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[2]                 OR3        C        In      -         31.101      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[2]                 OR3        Y        Out     0.751     31.851      -         
pc_1_0[2]                                                          Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[2]                     DFN1E1     D        In      -         32.173      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 32.746 is 13.370(40.8%) logic and 19.377(59.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      32.173
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -22.746

    Number of logic level(s):                19
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[13] / D
    The start point is clocked by            leon3mp|clk [rising] on pin CLK
    The end   point is clocked by            leon3mp|clk [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21]                DFN1E1     Q        Out     0.737     0.737       -         
inst_0_1[21]                                                       Net        -        -       2.218     -           17        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNINE3I[22]        NOR2A      A        In      -         2.955       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNINE3I[22]        NOR2A      Y        Out     0.627     3.582       -         
N_125                                                              Net        -        -       1.279     -           5         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIO5QJ[0]            AXOI5      A        In      -         4.861       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIO5QJ[0]            AXOI5      Y        Out     0.911     5.772       -         
un10_op                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIFMV51[0]           NOR2A      A        In      -         6.093       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIFMV51[0]           NOR2A      Y        Out     0.627     6.721       -         
rs1mod                                                             Net        -        -       1.708     -           10        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9PC2[25]       NOR2B      A        In      -         8.429       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9PC2[25]       NOR2B      Y        Out     0.514     8.944       -         
inst_0_m[26]                                                       Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNITNPR3[14]       NOR2       B        In      -         9.265       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNITNPR3[14]       NOR2       Y        Out     0.646     9.912       -         
rs1_iv[0]                                                          Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIEDCT3[0]      XNOR2      B        In      -         11.335      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIEDCT3[0]      XNOR2      Y        Out     0.937     12.272      -         
N_10365                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIGI1N5[2]      XAI1A      C        In      -         12.593      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIGI1N5[2]      XAI1A      Y        Out     0.527     13.120      -         
rd_205_NE_3                                                        Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIKSBA9[1]      OR3        C        In      -         13.441      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIKSBA9[1]      OR3        Y        Out     0.751     14.192      -         
rd_205_NE_5                                                        Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIIJU9L[4]      OR3        C        In      -         14.514      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIIJU9L[4]      OR3        Y        Out     0.751     15.265      -         
rd_205_NE                                                          Net        -        -       0.806     -           3         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI77KOR[4]      NOR2A      B        In      -         16.071      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI77KOR[4]      NOR2A      Y        Out     0.407     16.477      -         
un1_ldcheck1                                                       Net        -        -       1.184     -           4         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIO34MH1              NOR2A      B        In      -         17.661      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIO34MH1              NOR2A      Y        Out     0.386     18.047      -         
lock_m8_3                                                          Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIMAC2Q1[6]     NOR2A      A        In      -         18.368      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIMAC2Q1[6]     NOR2A      Y        Out     0.627     18.996      -         
lock_N_14_mux                                                      Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIG32K64[6]     MX2C       S        In      -         19.317      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIG32K64[6]     MX2C       Y        Out     0.480     19.797      -         
ldlock                                                             Net        -        -       1.526     -           7         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNII4KUM4              OA1        A        In      -         21.323      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNII4KUM4              OA1        Y        Out     0.984     22.307      -         
hold_pc                                                            Net        -        -       2.466     -           24        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIU5THM6[1]       NOR3A      B        In      -         24.773      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIU5THM6[1]       NOR3A      Y        Out     0.360     25.133      -         
N_368                                                              Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIJ7LOU6[1]       NOR2B      A        In      -         26.556      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIJ7LOU6[1]       NOR2B      Y        Out     0.514     27.070      -         
N_305_0                                                            Net        -        -       2.127     -           15        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_6[13]              NOR2B      B        In      -         29.198      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_6[13]              NOR2B      Y        Out     0.627     29.825      -         
un4_fe_npc3_m[11]                                                  Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_2[13]              AO1        C        In      -         30.147      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_2[13]              AO1        Y        Out     0.633     30.779      -         
pc_0_iv_5[13]                                                      Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[13]                OR3        C        In      -         31.101      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[13]                OR3        Y        Out     0.751     31.851      -         
pc_1_0[13]                                                         Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[13]                    DFN1E1     D        In      -         32.173      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 32.746 is 13.370(40.8%) logic and 19.377(59.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      32.173
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -22.746

    Number of logic level(s):                19
    Starting point:                          l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21] / Q
    Ending point:                            l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[19] / D
    The start point is clocked by            leon3mp|clk [rising] on pin CLK
    The end   point is clocked by            leon3mp|clk [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0[21]                DFN1E1     Q        Out     0.737     0.737       -         
inst_0_1[21]                                                       Net        -        -       2.218     -           17        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNINE3I[22]        NOR2A      A        In      -         2.955       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNINE3I[22]        NOR2A      Y        Out     0.627     3.582       -         
N_125                                                              Net        -        -       1.279     -           5         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIO5QJ[0]            AXOI5      A        In      -         4.861       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIO5QJ[0]            AXOI5      Y        Out     0.911     5.772       -         
un10_op                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIFMV51[0]           NOR2A      A        In      -         6.093       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.cnt_RNIFMV51[0]           NOR2A      Y        Out     0.627     6.721       -         
rs1mod                                                             Net        -        -       1.708     -           10        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9PC2[25]       NOR2B      A        In      -         8.429       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNIH9PC2[25]       NOR2B      Y        Out     0.514     8.944       -         
inst_0_m[26]                                                       Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNITNPR3[14]       NOR2       B        In      -         9.265       -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.d\.inst_0_RNITNPR3[14]       NOR2       Y        Out     0.646     9.912       -         
rs1_iv[0]                                                          Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIEDCT3[0]      XNOR2      B        In      -         11.335      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIEDCT3[0]      XNOR2      Y        Out     0.937     12.272      -         
N_10365                                                            Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIGI1N5[2]      XAI1A      C        In      -         12.593      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIGI1N5[2]      XAI1A      Y        Out     0.527     13.120      -         
rd_205_NE_3                                                        Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIKSBA9[1]      OR3        C        In      -         13.441      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIKSBA9[1]      OR3        Y        Out     0.751     14.192      -         
rd_205_NE_5                                                        Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIIJU9L[4]      OR3        C        In      -         14.514      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIIJU9L[4]      OR3        Y        Out     0.751     15.265      -         
rd_205_NE                                                          Net        -        -       0.806     -           3         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI77KOR[4]      NOR2A      B        In      -         16.071      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNI77KOR[4]      NOR2A      Y        Out     0.407     16.477      -         
un1_ldcheck1                                                       Net        -        -       1.184     -           4         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIO34MH1              NOR2A      B        In      -         17.661      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.bp_RNIO34MH1              NOR2A      Y        Out     0.386     18.047      -         
lock_m8_3                                                          Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIMAC2Q1[6]     NOR2A      A        In      -         18.368      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIMAC2Q1[6]     NOR2A      Y        Out     0.627     18.996      -         
lock_N_14_mux                                                      Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIG32K64[6]     MX2C       S        In      -         19.317      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.a\.ctrl\.rd_RNIG32K64[6]     MX2C       Y        Out     0.480     19.797      -         
ldlock                                                             Net        -        -       1.526     -           7         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNII4KUM4              OA1        A        In      -         21.323      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.e\.bp_RNII4KUM4              OA1        Y        Out     0.984     22.307      -         
hold_pc                                                            Net        -        -       2.466     -           24        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIU5THM6[1]       NOR3A      B        In      -         24.773      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIU5THM6[1]       NOR3A      Y        Out     0.360     25.133      -         
N_368                                                              Net        -        -       1.423     -           6         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIJ7LOU6_0[1]     NOR2B      A        In      -         26.556      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.x\.rstate_RNIJ7LOU6_0[1]     NOR2B      Y        Out     0.514     27.070      -         
N_305                                                              Net        -        -       2.127     -           15        
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_5[19]              NOR2B      B        In      -         29.198      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_5[19]              NOR2B      Y        Out     0.627     29.825      -         
un4_fe_npc3_m[17]                                                  Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_2[19]              AO1        C        In      -         30.147      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO_2[19]              AO1        Y        Out     0.633     30.779      -         
pc_0_iv_5[19]                                                      Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[19]                OR3        C        In      -         31.101      -         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc_RNO[19]                OR3        Y        Out     0.751     31.851      -         
pc_1_0[19]                                                         Net        -        -       0.322     -           1         
l3\.cpu\.0\.u0.leon3x0.vhdl\.p0.iu.r\.f\.pc[19]                    DFN1E1     D        In      -         32.173      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 32.746 is 13.370(40.8%) logic and 19.377(59.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:03m:46s; CPU Time elapsed 0h:03m:42s; Memory used current: 221MB peak: 293MB)


Finished timing report (Real Time elapsed 0h:03m:46s; CPU Time elapsed 0h:03m:42s; Memory used current: 221MB peak: 293MB)

--------------------------------------------------------------------------------
Target Part: A3PE1500_PQFP208_Std
Report for cell leon3mp.rtl
  Core Cell usage:
              cell count     area count*area
              AND2   190      1.0      190.0
             AND2A     5      1.0        5.0
              AND3   179      1.0      179.0
             AND3A     1      1.0        1.0
               AO1  1008      1.0     1008.0
              AO13     8      1.0        8.0
              AO14    64      1.0       64.0
              AO16     1      1.0        1.0
              AO18     1      1.0        1.0
              AO1A   489      1.0      489.0
              AO1B    13      1.0       13.0
              AO1C    25      1.0       25.0
              AO1D    34      1.0       34.0
              AOI1    57      1.0       57.0
             AOI1A     8      1.0        8.0
             AOI1B    53      1.0       53.0
               AX1     8      1.0        8.0
              AX1A     3      1.0        3.0
              AX1B    15      1.0       15.0
              AX1C     4      1.0        4.0
              AX1D    31      1.0       31.0
              AX1E     1      1.0        1.0
              AXO2     7      1.0        7.0
              AXO3     1      1.0        1.0
              AXO5     3      1.0        3.0
             AXOI4     3      1.0        3.0
             AXOI5     4      1.0        4.0
             AXOI7     1      1.0        1.0
            CLKINT     5      0.0        0.0
               GND    58      0.0        0.0
               INV     8      1.0        8.0
              MAJ3    19      1.0       19.0
               MX2  2370      1.0     2370.0
              MX2A   144      1.0      144.0
              MX2B    96      1.0       96.0
              MX2C    92      1.0       92.0
              NOR2   331      1.0      331.0
             NOR2A  1621      1.0     1621.0
             NOR2B  2255      1.0     2255.0
              NOR3   144      1.0      144.0
             NOR3A   343      1.0      343.0
             NOR3B   408      1.0      408.0
             NOR3C   364      1.0      364.0
               OA1   193      1.0      193.0
              OA1A    98      1.0       98.0
              OA1B    62      1.0       62.0
              OA1C    98      1.0       98.0
              OAI1     8      1.0        8.0
               OR2   473      1.0      473.0
              OR2A   160      1.0      160.0
              OR2B    64      1.0       64.0
               OR3  1016      1.0     1016.0
              OR3A    44      1.0       44.0
              OR3B    28      1.0       28.0
              OR3C    43      1.0       43.0
               VCC    58      0.0        0.0
               XA1    74      1.0       74.0
              XA1A    16      1.0       16.0
              XA1B    38      1.0       38.0
              XA1C    46      1.0       46.0
              XAI1     2      1.0        2.0
             XAI1A     2      1.0        2.0
             XNOR2   104      1.0      104.0
             XNOR3     7      1.0        7.0
               XO1     9      1.0        9.0
              XOR2   444      1.0      444.0
              XOR3    32      1.0       32.0


              DFN1   538      1.0      538.0
            DFN1E0   333      1.0      333.0
          DFN1E0C1    14      1.0       14.0
            DFN1E1  1466      1.0     1466.0
         RAM512X18    52      0.0        0.0
                   -----          ----------
             TOTAL 15997             15824.0


  IO Cell usage:
              cell count
             BIBUF     7
            CLKBUF     1
             INBUF     4
            OUTBUF     9
           TRIBUFF     1
                   -----
             TOTAL    22


Core Cells         : 15824 of 38400 (41%)
IO Cells           : 22

  RAM/ROM Usage Summary
Block Rams : 52 of 60 (86%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:03m:47s; CPU Time elapsed 0h:03m:42s; Memory used current: 80MB peak: 293MB)

Process took 0h:03m:47s realtime, 0h:03m:42s cputime
# Fri Jun 24 15:00:03 2016

###########################################################]
