
##################################################################
###
###   blargg
###
##################################################################

blargg:

###   outdated tests
###   (we run the "-2" test instead)

/mem_timing/

###   single-test roms

/rom_singles/
/individual/

###   failing tests

/halt_bug.gb
/interrupt_time.gb
/oam_bug.gb



##################################################################
###
###   mooneye-gb
###
##################################################################

mooneye-gb:

###   non-test roms

/utils/dump_boot_hwio.gb
/utils/bootrom_dumper.gb

###   Gameboy hardware not supported by AGE

/acceptance/boot_div2-S.gb            # SGB not supported
/acceptance/boot_div-dmg0.gb          # DMG0 not supported
/acceptance/boot_div-S.gb             # SGB not supported
/acceptance/boot_hwio-dmg0.gb         # DMG0 not supported
/acceptance/boot_hwio-S.gb            # SGB not supported
/acceptance/boot_regs-dmg0.gb         # DMG0 not supported
/acceptance/boot_regs-mgb.gb          # MGB not supported
/acceptance/boot_regs-sgb.gb          # SGB not supported
/acceptance/boot_regs-sgb2.gb         # SGB not supported
/madness/mgb_oam_dma_halt_sprites.gb  # MGB not supported
/misc/boot_div-A.gb                   # GBA not supported
/misc/boot_regs-A.gb                  # GBA not supported

###   failing tests

/acceptance/halt_ime1_timing2-GS.gb
/acceptance/ppu/hblank_ly_scx_timing-GS
/acceptance/ppu/intr_2_mode0_timing_sprites
/acceptance/ppu/intr_2_oam_ok_timing
/acceptance/ppu/lcdon_timing-GS
/acceptance/ppu/lcdon_write_timing-GS
/acceptance/ppu/stat_irq_blocking
/acceptance/ppu/stat_lyc_onoff
/acceptance/ppu/vblank_stat_intr-GS
/emulator-only/mbc2/bits_ramg.gb
/emulator-only/mbc2/bits_romb.gb
/emulator-only/mbc2/ram.gb
/manual-only/sprite_priority.gb
/misc/boot_div-cgb0.gb
/misc/boot_div-cgbABCDE.gb
/misc/ppu/vblank_stat_intr-C.gb



##################################################################
###
###   gambatte
###
##################################################################

gambatte:

###   non-test roms

/cgb_bgp_dumper.gbc
/cgb_objp_dumper.gbc
/fexx_ffxx_dumper.gbc
/fexx_read_reset_set_dumper.gbc
/ioregs_reset_dumper.gbc
/jpadirq_1.gbc
/jpadirq_2.gbc
/sram.gbc
/vram_dumper.gbc
/wram_dumper.gbc

###   unknown or "x'd" test result

/bgtiledata/bgtiledata_spx08_ds_1.gbc
/bgtiledata/bgtiledata_spx08_ds_2.gbc
/halt/ime_noie_nolcdirq_readstat_dmg08_cgb_blank.gb
/halt/lycint_dmgpalette_during_m3_1.gb
/halt/lycint_dmgpalette_during_m3_2.gb
/halt/lycint_dmgpalette_during_m3_3.gb
/halt/lycint_dmgpalette_during_m3_4.gb
/halt/noime_noie_nolcdirq_readstat_dmg08_cgb_blank.gb
/m0enable/lycdisable_ff45_ds_2_xout0.gbc
/scx_during_m3/old/
/scx_during_m3/scx_attrib_during_m3_spx0.gbc
/scx_during_m3/scx_attrib_during_m3_spx1.gbc
/sound/ch1_duty0_to_duty3_pos3_1_dmg08_cgb_xoutaudio1.gbc

###   failing tests

/bgen/
/bgtiledata/
/bgtilemap/
/cgbpal_m3/
/display_startstate/
/dma/
/dmgpalette_during_m3/

/enable_display/enable_display_ly0_oambusy_read_2_dmg08_cgb04c_out7.gbc
/enable_display/enable_display_ly0_oambusy_read_ds_2_cgb04c_out7.gbc
/enable_display/enable_display_ly0_wemaster_1_dmg08_cgb04c_out3.gbc
/enable_display/frame0_m0irq_count_scx2_1_dmg08_cgb04c_out90.gbc
/enable_display/frame0_m0irq_count_scx2_ds_1_cgb04c_out90.gbc
/enable_display/frame0_m0irq_count_scx3_ds_1_cgb04c_out90.gbc
/enable_display/lcdcenable_lyc0irq_1_dmg08_cgb04c_out2.gbc
/enable_display/ly0_late_cgbpr_2_cgb04c_outFF.gbc
/enable_display/ly0_late_cgbpr_ds_2_cgb04c_outFF.gbc
/enable_display/ly0_late_cgbpw_2_cgb04c_out55.gbc
/enable_display/ly0_late_cgbpw_ds_2_cgb04c_out55.gbc
/enable_display/ly0_late_oamw_2_dmg08_cgb04c_out55.gbc
/enable_display/ly0_late_oamw_ds_2_cgb04c_out55.gbc
/enable_display/ly0_late_scx7_m3stat_scx0_2_dmg08_out87_cgb04c_out84.gbc
/enable_display/ly0_late_scx7_m3stat_scx0_3_dmg08_cgb04c_out84.gbc
/enable_display/ly0_late_scx7_m3stat_scx1_2_dmg08_cgb04c_out84.gbc
/enable_display/ly0_late_scx7_m3stat_scx3_2_dmg08_cgb04c_out84.gbc
/enable_display/ly0_late_vramr_2_dmg08_outFF_cgb04c_out55.gbc
/enable_display/ly0_late_vramr_3_dmg08_cgb04c_outFF.gbc
/enable_display/ly0_late_vramr_ds_2_cgb04c_outFF.gbc
/enable_display/ly0_late_vramw_2_dmg08_out55_cgb04c_outAA.gbc
/enable_display/ly0_late_vramw_3_dmg08_cgb04c_out55.gbc
/enable_display/ly0_m0irq_scx0_ds_1_cgb04c_outE0.gbc
/enable_display/ly0_m0irq_scx1_1_dmg08_cgb04c_outE0.gbc
/enable_display/ly0_m0irq_scx1_ds_1_cgb04c_outE0.gbc
/enable_display/ly1_late_cgbpw_2_cgb04c_out55.gbc

/halt/ifandie_ei_halt_m2int_m0stat_1_dmg08_cgb04c_out0.gbc
/halt/late_m0int_halt_m0stat_scx2_1a_dmg08_cgb04c_out0.gbc
/halt/late_m0int_halt_m0stat_scx2_2a_dmg08_cgb04c_out0.gbc
/halt/late_m0int_halt_m0stat_scx2_3a_dmg08_cgb04c_out0.gbc
/halt/late_m0int_halt_m0stat_scx3_1b_dmg08_out0_cgb04c_out2.gbc
/halt/late_m0int_halt_m0stat_scx3_3b_dmg08_out0_cgb04c_out2.gbc
/halt/late_m0int_halt_m0stat_scx3_4b_dmg08_out0_cgb04c_out2.gbc
/halt/late_m0irq_halt_dec_scx2_2_dmg08_cgb04c_out6.gbc
/halt/late_m0irq_halt_m0stat_scx2_4a_dmg08_cgb04c_out0.gbc
/halt/late_m0irq_halt_m0stat_scx3_1b_dmg08_out0_cgb04c_out2.gbc
/halt/late_m0irq_halt_m0stat_scx3_2b_dmg08_cgb04c_out2.gbc
/halt/late_m0irq_halt_m0stat_scx3_3a_dmg08_cgb04c_out0.gbc
/halt/late_m0irq_halt_m0stat_scx3_4a_dmg08_cgb04c_out0.gbc
/halt/lycirq_m2stat_2_dmg08_out2_cgb04c_out3.gbc
/halt/m0int_m0stat_scx2_ds_2_cgb04c_out2.gbc
/halt/m0int_m0stat_scx3_2_dmg08_out0_cgb04c_out2.gbc
/halt/m0int_m0stat_scx3_ds_2_cgb04c_out2.gbc
/halt/m0int_m0stat_scx4_2_dmg08_out0_cgb04c_out2.gbc
/halt/m0int_m0stat_scx5_2_dmg08_cgb04c_out2.gbc
/halt/m0irq_m0stat_scx2_ds_2_cgb04c_out2.gbc
/halt/m0irq_m0stat_scx3_2_dmg08_out0_cgb04c_out2.gbc
/halt/m0irq_m0stat_scx3_ds_2_cgb04c_out2.gbc
/halt/m0irq_m0stat_scx4_2_dmg08_out0_cgb04c_out2.gbc
/halt/m0irq_m0stat_scx5_2_dmg08_cgb04c_out2.gbc
/halt/m1int_ly_2_dmg08_out90_cgb04c_out91.gbc
/halt/m1int_ly_3_dmg08_cgb04c_out91.gbc
/halt/noime_ifandie_m2int_m0stat_1_dmg08_cgb04c_out0.gbc

/irq_precedence/
/lcd_offset/
/lcdirq_precedence/
/ly0/
/lyc0int_m0irq/
/lyc153int_m2irq/lyc153int_m2irq_late_retrigger_2_dmg08_cgb04c_out0.gbc
/lycEnable/
/lycint_ly/lycint_ly_2_dmg08_cgb04c_out6.gbc
/lycint_lycflag/lycint_lycflag_4_dmg08_cgb04c_out0.gbc
/lycm2int/lyc0m2int_m2irq_1_dmg08_cgb04c_out0.gbc
/lycm2int/lyc0m2int_stat_dmg08_cgb04c_out1.gbc
/lycm2int/lycm2int_m0stat_1_dmg08_cgb04c_out0.gbc
/lycm2int/lycm2int_m2irq_1_dmg08_cgb04c_out1.gbc
/lywrite/lywrite77_ly44_m3_stat_dmg08_cgb04c_outC7.gbc
/m0enable/
/m0int_m0irq/
/m0int_m0stat/
/m0int_m3stat/
/m1/
/m2enable/

/m2int_m0irq/m2int_m0irq_1_dmg08_cgb04c_out0.gbc
/m2int_m0irq/m2int_m0irq_scx3_1_dmg08_cgb04c_out0.gbc
/m2int_m0irq/m2int_m0irq_scx3_di_1_dmg08_cgb04c_out0.gbc
/m2int_m0irq/m2int_m0irq_scx3_ei_1_dmg08_cgb04c_out0.gbc
/m2int_m0irq/m2int_m0irq_scx3_ie_1_dmg08_cgb04c_out0.gbc
/m2int_m0irq/m2int_m0irq_scx3_ifw_ds_2_cgb04c_out0.gbc
/m2int_m0irq/m2int_m0irq_scx3_reti_1_dmg08_cgb04c_out0.gbc
/m2int_m0irq/m2int_m0irq_scx4_ifw_1_dmg08_cgb04c_out2.gbc
/m2int_m0irq/m2int_m0irq_scx4_ifw_3_dmg08_cgb04c_out8.gbc

/m2int_m0stat/
/m2int_m2stat/

/m2int_m3stat/m2int_m3stat_1_dmg08_cgb04c_out3.gbc
/m2int_m3stat/nobg/m2int_nobg_m3stat_1_cgb04c_out3.gb
/m2int_m3stat/scx/late_scx4_1_dmg08_cgb04c_out3.gbc
/m2int_m3stat/scx/late_scx4_ds_2_cgb04c_out0.gbc

/miscmstatirq/
/oam_access/
/oamdma/
/scx_during_m3/
/scy/
/sound/ch1_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF1.gbc
/sound/ch1_duty0_pos6_to_pos7_timing_ds_6_cgb04c_outaudio1.gbc
/sound/ch1_late_div_write_nr52_1a_dmg08_cgb04c_outF1.gbc
/sound/ch1_late_div_write_nr52_2a_dmg08_cgb04c_outF1.gbc
/sound/ch1_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc
/sound/ch2_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF2.gbc
/sound/ch2_late_div_write_nr52_1a_dmg08_cgb04c_outF2.gbc
/sound/ch2_late_div_write_nr52_2a_dmg08_cgb04c_outF2.gbc
/sound/ch2_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc
/sound/ch2_late_div_write_nr52_ds_1a_cgb04c_outF2.gbc
/sound/ch2_late_div_write_nr52_ds_2a_cgb04c_outF2.gbc
/sound/ch2_late_reset_nr52_1a_dmg08_cgb04c_out2.gbc
/sound/ch2_late_reset_nr52_1b_dmg08_cgb04c_out0.gbc
/sound/ch2_late_reset_nr52_2a_dmg08_cgb04c_out2.gbc
/sound/ch2_late_reset_nr52_2b_dmg08_cgb04c_out0.gbc
/sound/ch2_late_reset_nr52_ds_1b_cgb04c_out0.gbc
/sound/ch2_late_reset_nr52_ds_2b_cgb04c_out0.gbc
/sound/ch2_reset_length_counter_timing_nr52_ds_1_cgb04c_outF2.gbc
/sound/ch3_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF4.gbc
/sound/ch3_late_div_write_nr52_1a_dmg08_cgb04c_outF4.gbc
/sound/ch3_late_div_write_nr52_2a_dmg08_cgb04c_outF4.gbc
/sound/ch3_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc
/sound/ch4_div_write_reset_length_counter_timing_nr52_1_dmg08_cgb04c_outF8.gbc
/sound/ch4_late_div_write_nr52_1a_dmg08_cgb04c_outF8.gbc
/sound/ch4_late_div_write_nr52_2a_dmg08_cgb04c_outF8.gbc
/sound/ch4_late_div_write_nr52_2b_dmg08_cgb04c_outF0.gbc
/speedchange/
/sprites/
/vram_m3/
/vramw_m3end/
/window/
