Shekhar Borkar, 3D integration for energy efficient system design, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024774]
Tiberiu Chelcea , Steven M. Nowick, A Low-Latency FIFO for Mixed-Clock Systems, Proceedings of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00), p.119, April 27-28, 2000
Yuanqing Cheng , Lei Zhang , Yinhe Han , Xiaowei Li, Thermal-constrained task allocation for interconnect energy reduction in 3-D homogeneous MPSoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.2, p.239-249, February 2013[doi>10.1109/TVLSI.2011.2182067]
R. Dick. Embedded System Synthesis Benchmarks.
J. Dorsey, S. Searles, M. Ciraula, et al. 2007. An integrated quad-core opteron processor. In Proceedings of the IEEE International Solid-State Circuits Conference. 102--103.
Sebastian Herbert , Diana Marculescu, Characterizing chip-multiprocessor variability-tolerance, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391550]
J. Howard, S. Dighe, S. R. Vangal, et al. 2011. A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE J. Solid-State Circuits 46, 1, 173--183.
J. Hu and R. Marculescu. 2005. Communication and task scheduling of application-specific networks-on-chip. Computers and Digital Techniques 152, 5, 643--651.
Wooyoung Jang , Duo Ding , David Z. Pan, A voltage-frequency island aware energy optimization framework for networks-on-chip, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Kyungsu Kang , Jungsoo Kim , Sungjoo Yoo , Chong-Min Kyung, Runtime Power Management of 3-D Multi-Core Architectures Under Peak Power and Temperature Constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.6, p.905-918, June 2011[doi>10.1109/TCAD.2010.2101371]
W. Kim, D. M. Brooks, and G.-Y. Wei. 2011. A fully-integrated 3-level DC/DC converter for nanosecond-scale DVS with fast shunt regulation. In Proceedings of the IEEE International Solid-State Circuits Conference. 9C10.
W. Kim, M. S. Gupta, G. Wei, et al. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture. 123--134.
LM3370. http://www.ti.com/lit/ds/symlink/lm3370.pdf.
Enric Musoll, A Process-Variation Aware Technique for Tile-Based, Massive Multicore Processors, IEEE Computer Architecture Letters, v.8 n.2, p.52-55, July 2009[doi>10.1109/L-CA.2009.48]
U. G. Nawathe, M. Hassan, L. Warriner, et al. 2007. An 8-core 64-thread 64b power-efficient SPARC SoC. In Proceedings of the IEEE International Solid-State Circuits Conference. 108--590.
Umit Y. Ogras , Radu Marculescu , Puru Choudhary , Diana Marculescu, Voltage-frequency island partitioning for GALS-based networks-on-chip, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278509]
B. Shane, E. Bruce, A. John, et al. 2008. TILE64 Processor: A 64-core SoC with mesh interconnect. In Proceedings of the IEEE International Solid-State Circuits Conference. 88--598.
TGFF. http://ziyang.eecs.umich.edu/dickrp/tgff/.
S. Vangal, J. Howard, G. Ruhl, et al. 2007. An 80-Tile 1.28TFLOPS network-on-chip in 65nm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference. 98--589.
Guihai Yan , Yingmin Li , Yinhe Han , Xiaowei Li , Minyi Guo , Xiaoyao Liang, AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169034]
Yumin Zhang , Xiaobo Sharon Hu , Danny Z. Chen, Task scheduling and voltage selection for energy minimization, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513966]
