// Seed: 2133697938
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input tri id_3,
    input logic id_4
    , id_22,
    input wor id_5,
    inout tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input wor id_10,
    input supply1 id_11,
    input wire id_12,
    input tri1 id_13,
    output logic id_14,
    output uwire id_15,
    input supply1 id_16,
    output wand id_17,
    output uwire id_18,
    output tri1 id_19,
    input supply1 id_20
);
  always @(posedge id_12 or posedge 1) begin
    if (1) begin
      id_14 <= id_4;
    end
    if (1) begin
      $display(id_1 << 1);
    end else id_8 = id_0;
  end
  module_0();
endmodule
