{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581272346315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581272346325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 13:19:06 2020 " "Processing started: Sun Feb 09 13:19:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581272346325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272346325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272346325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581272347352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581272347352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WIN1 win1 lab2.v(78) " "Verilog HDL Declaration information at lab2.v(78): object \"WIN1\" differs only in case from object \"win1\" in the same scope" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581272366095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WIN2 win2 lab2.v(78) " "Verilog HDL Declaration information at lab2.v(78): object \"WIN2\" differs only in case from object \"win2\" in the same scope" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581272366096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 2 2 " "Found 2 design units, including 2 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581272366100 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2 " "Found entity 2: lab2" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581272366100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272366100 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(134) " "Verilog HDL Instantiation warning at lab2.v(134): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 134 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581272366101 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(136) " "Verilog HDL Instantiation warning at lab2.v(136): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 136 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581272366101 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(138) " "Verilog HDL Instantiation warning at lab2.v(138): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581272366101 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(140) " "Verilog HDL Instantiation warning at lab2.v(140): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 140 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581272366102 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2.v(142) " "Verilog HDL Instantiation warning at lab2.v(142): instance has no name" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 142 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1581272366102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581272366180 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_hex_sel lab2.v(98) " "Verilog HDL or VHDL warning at lab2.v(98): object \"w_hex_sel\" assigned a value but never read" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581272366182 "|lab2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_winner_time lab2.v(116) " "Verilog HDL or VHDL warning at lab2.v(116): object \"w_winner_time\" assigned a value but never read" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581272366183 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display_counter_start lab2.v(206) " "Verilog HDL Always Construct warning at lab2.v(206): inferring latch(es) for variable \"display_counter_start\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581272366186 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "winner_time lab2.v(206) " "Verilog HDL Always Construct warning at lab2.v(206): inferring latch(es) for variable \"winner_time\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581272366187 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex_sel lab2.v(206) " "Verilog HDL Always Construct warning at lab2.v(206): inferring latch(es) for variable \"hex_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581272366187 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "player1_cheating lab2.v(206) " "Verilog HDL Always Construct warning at lab2.v(206): inferring latch(es) for variable \"player1_cheating\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581272366187 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "player2_cheating lab2.v(206) " "Verilog HDL Always Construct warning at lab2.v(206): inferring latch(es) for variable \"player2_cheating\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581272366187 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_counter_start lab2.v(206) " "Inferred latch for \"display_counter_start\" at lab2.v(206)" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272366190 "|lab2"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1581272366192 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider.v 1 1 " "Using design file clock_divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581272366258 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581272366258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:comb_36 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:comb_36\"" {  } { { "lab2.v" "comb_36" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581272366260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581272366294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581272366294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_37 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_37\"" {  } { { "lab2.v" "comb_37" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581272366296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 counter.v(15) " "Verilog HDL assignment warning at counter.v(15): truncated value with size 32 to match size of target (20)" {  } { { "counter.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581272366298 "|lab2|counter:comb_37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:comb_39 " "Elaborating entity \"random\" for hierarchy \"random:comb_39\"" {  } { { "lab2.v" "comb_39" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581272366301 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable lab2.v(15) " "Verilog HDL Always Construct warning at lab2.v(15): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581272366303 "|lab2|random:comb_39"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rnd_ready lab2.v(15) " "Verilog HDL Always Construct warning at lab2.v(15): inferring latch(es) for variable \"rnd_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581272366304 "|lab2|random:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rnd_ready lab2.v(24) " "Inferred latch for \"rnd_ready\" at lab2.v(24)" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272366307 "|lab2|random:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable lab2.v(24) " "Inferred latch for \"enable\" at lab2.v(24)" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272366307 "|lab2|random:comb_39"}
{ "Warning" "WSGN_SEARCH_FILE" "blinkhex.v 1 1 " "Using design file blinkhex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 blinkHEX " "Found entity 1: blinkHEX" {  } { { "blinkhex.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/blinkhex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581272366371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581272366371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinkHEX blinkHEX:comb_40 " "Elaborating entity \"blinkHEX\" for hierarchy \"blinkHEX:comb_40\"" {  } { { "lab2.v" "comb_40" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581272366374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 blinkhex.v(23) " "Verilog HDL assignment warning at blinkhex.v(23): truncated value with size 32 to match size of target (12)" {  } { { "blinkhex.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/blinkhex.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581272366377 "|lab2|blinkHEX:comb_40"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 blinkhex.v(33) " "Verilog HDL assignment warning at blinkhex.v(33): truncated value with size 32 to match size of target (12)" {  } { { "blinkhex.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/blinkhex.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581272366377 "|lab2|blinkHEX:comb_40"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581272366406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581272366406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decoder0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decoder0\"" {  } { { "lab2.v" "decoder0" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581272366408 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random:comb_39\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random:comb_39\|Mod0\"" {  } { { "lab2.v" "Mod0" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581272367292 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1581272367292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "random:comb_39\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"random:comb_39\|lpm_divide:Mod0\"" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581272367806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "random:comb_39\|lpm_divide:Mod0 " "Instantiated megafunction \"random:comb_39\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581272367807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581272367807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581272367807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581272367807 ""}  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581272367807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/db/lpm_divide_55m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581272367934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272367934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581272367988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272367988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/db/alt_u_div_m2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581272368060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272368060 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581272368376 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.RESET state.RESET~_emulated state.RESET~1 " "Register \"state.RESET\" is converted into an equivalent circuit using register \"state.RESET~_emulated\" and latch \"state.RESET~1\"" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1581272368403 "|lab2|state.RESET"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state.RESUME state.RESUME~_emulated state.RESUME~1 " "Register \"state.RESUME\" is converted into an equivalent circuit using register \"state.RESUME~_emulated\" and latch \"state.RESUME~1\"" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1581272368403 "|lab2|state.RESUME"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1581272368403 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581272368561 "|lab2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581272368561 "|lab2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581272368561 "|lab2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581272368561 "|lab2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581272368561 "|lab2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab2.v" "" { Text "C:/Users/Adam/Programming/3tb4/2lab/lab2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581272368561 "|lab2|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581272368561 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581272368748 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adam/Programming/3tb4/2lab/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/Adam/Programming/3tb4/2lab/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272369284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581272369650 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581272369650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581272370003 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581272370003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581272370003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581272370003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581272370065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 13:19:30 2020 " "Processing ended: Sun Feb 09 13:19:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581272370065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581272370065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581272370065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581272370065 ""}
