$date
	Sun Nov 05 18:58:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX_6_TO_1_TB $end
$var wire 8 ! res [7:0] $end
$var reg 8 " d0 [7:0] $end
$var reg 8 # d1 [7:0] $end
$var reg 8 $ d2 [7:0] $end
$var reg 8 % d3 [7:0] $end
$var reg 8 & d4 [7:0] $end
$var reg 8 ' d5 [7:0] $end
$var reg 3 ( sel [2:0] $end
$scope module mux $end
$var wire 8 ) d0 [7:0] $end
$var wire 8 * d1 [7:0] $end
$var wire 8 + d2 [7:0] $end
$var wire 8 , d3 [7:0] $end
$var wire 8 - d4 [7:0] $end
$var wire 8 . d5 [7:0] $end
$var wire 3 / sel [2:0] $end
$var reg 8 0 res [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 0
b0 /
b111100 .
b110010 -
b101000 ,
b11110 +
b10100 *
b1010 )
b0 (
b111100 '
b110010 &
b101000 %
b11110 $
b10100 #
b1010 "
b1010 !
$end
#1
b10100 !
b10100 0
b1 (
b1 /
#2
b11110 !
b11110 0
b10 (
b10 /
#3
b101000 !
b101000 0
b11 (
b11 /
#4
b110010 !
b110010 0
b100 (
b100 /
#5
b111100 !
b111100 0
b101 (
b101 /
b100001 $
b100001 +
b1100100 "
b1100100 )
#6
bz !
bz 0
b110 (
b110 /
#7
b111 (
b111 /
#8
b1100100 !
b1100100 0
b0 (
b0 /
#9
b10100 !
b10100 0
b1 (
b1 /
#10
b100001 !
b100001 0
b10 (
b10 /
#11
b101000 !
b101000 0
b11 (
b11 /
#12
b110010 !
b110010 0
b100 (
b100 /
#13
b111100 !
b111100 0
b101 (
b101 /
#14
bz !
bz 0
b110 (
b110 /
#15
b111 (
b111 /
#16
b1100100 !
b1100100 0
b0 (
b0 /
