

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5'
================================================================
* Date:           Mon Mar 25 12:40:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_5  |        ?|        ?|        22|         21|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 21, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 25 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ni_cast12_i_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %ni_cast12_i_reload"   --->   Operation 26 'read' 'ni_cast12_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_load"   --->   Operation 27 'read' 'a_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 28 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ni_cast12_i_reload_cast = zext i31 %ni_cast12_i_reload_read"   --->   Operation 29 'zext' 'ni_cast12_i_reload_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %m"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond51.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%m_1 = load i64 %m" [hls_source/my_intt.c:201]   --->   Operation 33 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln199 = icmp_eq  i64 %m_1, i64 %p_read_1" [hls_source/my_intt.c:199]   --->   Operation 35 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.08ns)   --->   "%m_2 = add i64 %m_1, i64 1" [hls_source/my_intt.c:199]   --->   Operation 36 'add' 'm_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %for.inc69.i, void %Loop_VITIS_LOOP_154_1_proc.exit.exitStub" [hls_source/my_intt.c:199]   --->   Operation 37 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln201)   --->   "%shl_ln201 = shl i64 %m_1, i64 1" [hls_source/my_intt.c:201]   --->   Operation 38 'shl' 'shl_ln201' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln201 = add i64 %a_load_read, i64 %shl_ln201" [hls_source/my_intt.c:201]   --->   Operation 39 'add' 'add_ln201' <Predicate = (!icmp_ln199)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln201, i32 1, i32 63" [hls_source/my_intt.c:201]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln201 = sext i63 %trunc_ln" [hls_source/my_intt.c:201]   --->   Operation 41 'sext' 'sext_ln201' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln201" [hls_source/my_intt.c:201]   --->   Operation 42 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln199 = store i64 %m_2, i64 %m" [hls_source/my_intt.c:199]   --->   Operation 43 'store' 'store_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln199)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [7/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 44 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [6/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 45 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 46 [5/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 46 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 47 [4/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 47 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 48 [3/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 48 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 49 [2/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 49 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 50 [1/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 50 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 51 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:201]   --->   Operation 51 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.90>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i16 %gmem0_addr_read" [hls_source/my_intt.c:201]   --->   Operation 52 'zext' 'zext_ln201' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (3.37ns)   --->   "%tmp2 = mul i32 %ni_cast12_i_reload_cast, i32 %zext_ln201" [hls_source/my_intt.c:201]   --->   Operation 53 'mul' 'tmp2' <Predicate = (!icmp_ln199)> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i32 %tmp2" [hls_source/my_intt.c:202]   --->   Operation 54 'trunc' 'trunc_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_11 : Operation 55 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln202 = mul i16 %trunc_ln202, i16 12287" [hls_source/my_intt.c:202]   --->   Operation 55 'mul' 'mul_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 0.53>
ST_12 : Operation 56 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln202 = mul i16 %trunc_ln202, i16 12287" [hls_source/my_intt.c:202]   --->   Operation 56 'mul' 'mul_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 0.53>
ST_13 : Operation 57 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln202 = mul i16 %trunc_ln202, i16 12287" [hls_source/my_intt.c:202]   --->   Operation 57 'mul' 'mul_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.99>
ST_14 : Operation 58 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln202 = mul i16 %trunc_ln202, i16 12287" [hls_source/my_intt.c:202]   --->   Operation 58 'mul' 'mul_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i16 %mul_ln202" [hls_source/my_intt.c:202]   --->   Operation 59 'zext' 'zext_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_14 : Operation 60 [3/3] (0.99ns) (grouped into DSP with root node add_ln203)   --->   "%tmp1 = mul i30 %zext_ln202, i30 12289" [hls_source/my_intt.c:202]   --->   Operation 60 'mul' 'tmp1' <Predicate = (!icmp_ln199)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 0.99>
ST_15 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node add_ln203)   --->   "%tmp1 = mul i30 %zext_ln202, i30 12289" [hls_source/my_intt.c:202]   --->   Operation 61 'mul' 'tmp1' <Predicate = (!icmp_ln199)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 0.64>
ST_16 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln203)   --->   "%tmp1 = mul i30 %zext_ln202, i30 12289" [hls_source/my_intt.c:202]   --->   Operation 62 'mul' 'tmp1' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node add_ln203)   --->   "%zext_ln149 = zext i30 %tmp1" [hls_source/my_intt.c:149]   --->   Operation 63 'zext' 'zext_ln149' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_16 : Operation 64 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln203 = add i32 %tmp2, i32 %zext_ln149" [hls_source/my_intt.c:203]   --->   Operation 64 'add' 'add_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 65 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln203 = add i32 %tmp2, i32 %zext_ln149" [hls_source/my_intt.c:203]   --->   Operation 65 'add' 'add_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln203, i32 16, i32 31" [hls_source/my_intt.c:149]   --->   Operation 66 'partselect' 'trunc_ln149_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i16 %trunc_ln149_1" [hls_source/my_intt.c:149]   --->   Operation 67 'zext' 'zext_ln149_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (0.85ns)   --->   "%tmp2_1 = add i17 %zext_ln149_1, i17 118783" [hls_source/my_intt.c:204]   --->   Operation 68 'add' 'tmp2_1' <Predicate = (!icmp_ln199)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln206)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp2_1, i32 16" [hls_source/my_intt.c:205]   --->   Operation 69 'bitselect' 'tmp' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_17 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln206)   --->   "%select_ln206 = select i1 %tmp, i16 0, i16 53247" [hls_source/my_intt.c:206]   --->   Operation 70 'select' 'select_ln206' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 71 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln206 = add i16 %select_ln206, i16 %trunc_ln149_1" [hls_source/my_intt.c:206]   --->   Operation 71 'add' 'add_ln206' <Predicate = (!icmp_ln199)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 72 [1/1] (7.30ns)   --->   "%gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:206]   --->   Operation 72 'writereq' 'gmem0_addr_2_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 73 [1/1] (7.30ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem0_addr, i16 %add_ln206, i2 3" [hls_source/my_intt.c:206]   --->   Operation 73 'write' 'write_ln206' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 74 [5/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:206]   --->   Operation 74 'writeresp' 'gmem0_addr_2_resp' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 75 [4/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:206]   --->   Operation 75 'writeresp' 'gmem0_addr_2_resp' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 76 [3/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:206]   --->   Operation 76 'writeresp' 'gmem0_addr_2_resp' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 77 [2/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:206]   --->   Operation 77 'writeresp' 'gmem0_addr_2_resp' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [hls_source/my_intt.c:201]   --->   Operation 78 'specloopname' 'specloopname_ln201' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 79 [1/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:206]   --->   Operation 79 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln199 = br void %for.cond51.i" [hls_source/my_intt.c:199]   --->   Operation 80 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ni_cast12_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                       (alloca       ) [ 011000000000000000000000]
ni_cast12_i_reload_read (read         ) [ 000000000000000000000000]
a_load_read             (read         ) [ 001000000000000000000000]
p_read_1                (read         ) [ 001000000000000000000000]
ni_cast12_i_reload_cast (zext         ) [ 001111111111000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000]
store_ln0               (store        ) [ 000000000000000000000000]
br_ln0                  (br           ) [ 000000000000000000000000]
m_1                     (load         ) [ 000000000000000000000000]
specpipeline_ln0        (specpipeline ) [ 000000000000000000000000]
icmp_ln199              (icmp         ) [ 011111111111111111111110]
m_2                     (add          ) [ 000000000000000000000000]
br_ln199                (br           ) [ 000000000000000000000000]
shl_ln201               (shl          ) [ 000000000000000000000000]
add_ln201               (add          ) [ 000000000000000000000000]
trunc_ln                (partselect   ) [ 000000000000000000000000]
sext_ln201              (sext         ) [ 000000000000000000000000]
gmem0_addr              (getelementptr) [ 011111111111111111111111]
store_ln199             (store        ) [ 000000000000000000000000]
gmem0_load_req          (readreq      ) [ 000000000000000000000000]
gmem0_addr_read         (read         ) [ 000000000001000000000000]
zext_ln201              (zext         ) [ 000000000000000000000000]
tmp2                    (mul          ) [ 000000000000111111000000]
trunc_ln202             (trunc        ) [ 000000000000111000000000]
mul_ln202               (mul          ) [ 000000000000000000000000]
zext_ln202              (zext         ) [ 000000000000000110000000]
tmp1                    (mul          ) [ 000000000000000000000000]
zext_ln149              (zext         ) [ 000000000000000001000000]
add_ln203               (add          ) [ 000000000000000000000000]
trunc_ln149_1           (partselect   ) [ 000000000000000000000000]
zext_ln149_1            (zext         ) [ 000000000000000000000000]
tmp2_1                  (add          ) [ 000000000000000000000000]
tmp                     (bitselect    ) [ 000000000000000000000000]
select_ln206            (select       ) [ 000000000000000000000000]
add_ln206               (add          ) [ 000000000000000000100000]
gmem0_addr_2_req        (writereq     ) [ 000000000000000000000000]
write_ln206             (write        ) [ 000000000000000000000000]
specloopname_ln201      (specloopname ) [ 000000000000000000000000]
gmem0_addr_2_resp       (writeresp    ) [ 000000000000000000000000]
br_ln199                (br           ) [ 000000000000000000000000]
ret_ln0                 (ret          ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ni_cast12_i_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ni_cast12_i_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="m_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ni_cast12_i_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="31" slack="0"/>
<pin id="82" dir="0" index="1" bw="31" slack="0"/>
<pin id="83" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ni_cast12_i_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="a_load_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_load_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_writeresp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="1"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem0_load_req/3 gmem0_addr_2_req/17 gmem0_addr_2_resp/19 "/>
</bind>
</comp>

<comp id="105" class="1004" name="gmem0_addr_read_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="8"/>
<pin id="108" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/10 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln206_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="16"/>
<pin id="114" dir="0" index="2" bw="16" slack="1"/>
<pin id="115" dir="0" index="3" bw="1" slack="0"/>
<pin id="116" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln206/18 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ni_cast12_i_reload_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ni_cast12_i_reload_cast/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="m_1_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln199_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="1"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="m_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="shl_ln201_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln201/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln201_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="0" index="1" bw="64" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln201/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="63" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="0" index="3" bw="7" slack="0"/>
<pin id="159" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln201_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="63" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln201/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="gmem0_addr_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="63" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln199_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="1"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln201_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln201/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="10"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln202_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202/11 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln202_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202/14 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln149_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="6" slack="0"/>
<pin id="199" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln149_1/17 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln149_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149_1/17 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp2_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="15" slack="0"/>
<pin id="210" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_1/17 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="17" slack="0"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln206_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="15" slack="0"/>
<pin id="225" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln206/17 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln206_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="15" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/17 "/>
</bind>
</comp>

<comp id="235" class="1007" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="14" slack="0"/>
<pin id="238" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln202/11 "/>
</bind>
</comp>

<comp id="242" class="1007" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="14" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp1/14 zext_ln149/16 add_ln203/16 "/>
</bind>
</comp>

<comp id="250" class="1005" name="m_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="257" class="1005" name="a_load_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_load_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_read_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="ni_cast12_i_reload_cast_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="10"/>
<pin id="269" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="ni_cast12_i_reload_cast "/>
</bind>
</comp>

<comp id="272" class="1005" name="icmp_ln199_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="276" class="1005" name="gmem0_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="gmem0_addr_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp2_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="5"/>
<pin id="290" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="trunc_ln202_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="1"/>
<pin id="295" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202 "/>
</bind>
</comp>

<comp id="298" class="1005" name="zext_ln202_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="30" slack="1"/>
<pin id="300" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln202 "/>
</bind>
</comp>

<comp id="303" class="1005" name="add_ln206_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln206 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="117"><net_src comp="66" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="68" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="119"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="123"><net_src comp="80" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="129" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="129" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="149" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="154" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="137" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="182" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="206"><net_src comp="194" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="194" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="187" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="247"><net_src comp="191" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="253"><net_src comp="76" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="260"><net_src comp="86" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="265"><net_src comp="92" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="270"><net_src comp="120" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="275"><net_src comp="132" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="168" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="286"><net_src comp="105" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="291"><net_src comp="182" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="296"><net_src comp="187" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="301"><net_src comp="191" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="306"><net_src comp="229" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {17 18 19 20 21 22 23 }
 - Input state : 
	Port: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 : p_read | {1 }
	Port: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 : a_load | {1 }
	Port: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 : gmem0 | {3 4 5 6 7 8 9 10 }
	Port: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 : ni_cast12_i_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln199 : 1
		m_2 : 1
		br_ln199 : 2
		shl_ln201 : 1
		add_ln201 : 1
		trunc_ln : 2
		sext_ln201 : 3
		gmem0_addr : 4
		store_ln199 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp2 : 1
		trunc_ln202 : 2
		mul_ln202 : 3
	State 12
	State 13
	State 14
		zext_ln202 : 1
		tmp1 : 2
	State 15
	State 16
		zext_ln149 : 1
		add_ln203 : 2
	State 17
		trunc_ln149_1 : 1
		zext_ln149_1 : 2
		tmp2_1 : 3
		tmp : 4
		select_ln206 : 5
		add_ln206 : 6
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             m_2_fu_137             |    0    |    0    |    71   |
|    add   |          add_ln201_fu_149          |    0    |    0    |    71   |
|          |            tmp2_1_fu_207           |    0    |    0    |    23   |
|          |          add_ln206_fu_229          |    0    |    0    |    23   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln199_fu_132         |    0    |    0    |    29   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |             tmp2_fu_182            |    2    |    0    |    20   |
|          |             grp_fu_235             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  select  |         select_ln206_fu_221        |    0    |    0    |    15   |
|----------|------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_242             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          | ni_cast12_i_reload_read_read_fu_80 |    0    |    0    |    0    |
|   read   |       a_load_read_read_fu_86       |    0    |    0    |    0    |
|          |         p_read_1_read_fu_92        |    0    |    0    |    0    |
|          |     gmem0_addr_read_read_fu_105    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_98        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |      write_ln206_write_fu_111      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |   ni_cast12_i_reload_cast_fu_120   |    0    |    0    |    0    |
|   zext   |          zext_ln201_fu_179         |    0    |    0    |    0    |
|          |          zext_ln202_fu_191         |    0    |    0    |    0    |
|          |         zext_ln149_1_fu_203        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|    shl   |          shl_ln201_fu_143          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|           trunc_ln_fu_154          |    0    |    0    |    0    |
|          |        trunc_ln149_1_fu_194        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |          sext_ln201_fu_164         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln202_fu_187         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|             tmp_fu_213             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    4    |    0    |   252   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      a_load_read_reg_257      |   64   |
|       add_ln206_reg_303       |   16   |
|    gmem0_addr_read_reg_283    |   16   |
|       gmem0_addr_reg_276      |   16   |
|       icmp_ln199_reg_272      |    1   |
|           m_reg_250           |   64   |
|ni_cast12_i_reload_cast_reg_267|   32   |
|        p_read_1_reg_262       |   64   |
|          tmp2_reg_288         |   32   |
|      trunc_ln202_reg_293      |   16   |
|       zext_ln202_reg_298      |   30   |
+-------------------------------+--------+
|             Total             |   351  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_98 |  p0  |   3  |   1  |    3   |
|      grp_fu_235     |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_242     |  p0  |   3  |  16  |   48   ||    14   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   83   ||  1.379  ||    23   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   252  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   23   |
|  Register |    -   |    -   |   351  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   351  |   275  |
+-----------+--------+--------+--------+--------+
