{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1707858173177 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173741 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173741 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173741 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173741 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/plain_files.txt C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/plain_files.txt " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/plain_files.txt\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/plain_files.txt\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173741 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173851 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173851 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173860 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173861 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173862 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173863 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173864 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173864 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173886 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173889 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173891 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173891 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173894 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707858173894 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"altera_eth_top\"" {  } {  } 0 0 "Elaborating from top-level entity \"altera_eth_top\"" 0 0 "0" 0 0 1707858180429 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "fifo_1924; myfifo; altera_xcvr_fpll_a10_191; alt_mge_core_pll; altera_xcvr_atx_pll_a10_191; alt_mge_xcvr_atx_pll_10g; eth_traffic_controller; altera_xcvr_reset_control_1911; alt_mge_xcvr_reset_ctrl_txpll; alt_mge_xcvr_reset_ctrl_channel; alt_em10g32_2204; alt_usxgmii_mac; alt_mge_phy_pcs_2101; alt_mge_phy_xcvr_term_1930; altera_xcvr_native_a10_1911; alt_mge_phy_2201; alt_usxgmii_phy; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_sc_fifo_1931; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_reset_controller_1922; altera_jtag_avalon_master_191; alt_jtag_csr_master; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_slave_agent_1921; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; address_decoder_channel; address_decoder_channel_csr_clk; address_decoder_channel_mac; address_decoder_channel_master; address_decoder_channel_phy; address_decoder_channel_xcvr_rcfg; address_decoder_multi_channel; address_decoder_multi_channel_channel_0; address_decoder_multi_channel_channel_1; address_decoder_multi_channel_channel_2; address_decoder_multi_channel_channel_3; address_decoder_multi_channel_channel_4; address_decoder_multi_channel_channel_5; address_decoder_multi_channel_channel_6; address_decoder_multi_channel_channel_7; address_decoder_multi_channel_channel_8; address_decoder_multi_channel_channel_9; address_decoder_multi_channel_channel_10; address_decoder_multi_channel_channel_11; address_decoder_multi_channel_csr_clk; address_decoder_multi_channel_master; address_decoder_top; address_decoder_top_csr_clk; address_decoder_top_mac_clk; address_decoder_top_master; st_dc_fifo_1950; mm_ccb_1921; address_decoder_top_mm_clock_crossing_bridge; address_decoder_top_multi_channel; address_decoder_top_traffic_controller_ch_0_1; address_decoder_top_traffic_controller_ch_2_3; address_decoder_top_traffic_controller_ch_4_5; address_decoder_top_traffic_controller_ch_6_7; address_decoder_top_traffic_controller_ch_8_9; address_decoder_top_traffic_controller_ch_10_11 " "Library search order is as follows: \"fifo_1924; myfifo; altera_xcvr_fpll_a10_191; alt_mge_core_pll; altera_xcvr_atx_pll_a10_191; alt_mge_xcvr_atx_pll_10g; eth_traffic_controller; altera_xcvr_reset_control_1911; alt_mge_xcvr_reset_ctrl_txpll; alt_mge_xcvr_reset_ctrl_channel; alt_em10g32_2204; alt_usxgmii_mac; alt_mge_phy_pcs_2101; alt_mge_phy_xcvr_term_1930; altera_xcvr_native_a10_1911; alt_mge_phy_2201; alt_usxgmii_phy; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_sc_fifo_1931; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_reset_controller_1922; altera_jtag_avalon_master_191; alt_jtag_csr_master; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_slave_agent_1921; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; address_decoder_channel; address_decoder_channel_csr_clk; address_decoder_channel_mac; address_decoder_channel_master; address_decoder_channel_phy; address_decoder_channel_xcvr_rcfg; address_decoder_multi_channel; address_decoder_multi_channel_channel_0; address_decoder_multi_channel_channel_1; address_decoder_multi_channel_channel_2; address_decoder_multi_channel_channel_3; address_decoder_multi_channel_channel_4; address_decoder_multi_channel_channel_5; address_decoder_multi_channel_channel_6; address_decoder_multi_channel_channel_7; address_decoder_multi_channel_channel_8; address_decoder_multi_channel_channel_9; address_decoder_multi_channel_channel_10; address_decoder_multi_channel_channel_11; address_decoder_multi_channel_csr_clk; address_decoder_multi_channel_master; address_decoder_top; address_decoder_top_csr_clk; address_decoder_top_mac_clk; address_decoder_top_master; st_dc_fifo_1950; mm_ccb_1921; address_decoder_top_mm_clock_crossing_bridge; address_decoder_top_multi_channel; address_decoder_top_traffic_controller_ch_0_1; address_decoder_top_traffic_controller_ch_2_3; address_decoder_top_traffic_controller_ch_4_5; address_decoder_top_traffic_controller_ch_6_7; address_decoder_top_traffic_controller_ch_8_9; address_decoder_top_traffic_controller_ch_10_11\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1707858180459 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "gmii16b_rx_dv_reg alt_em10g32_rx_rs_gmii16b_top.v(0) " "Verilog HDL info at alt_em10g32_rx_rs_gmii16b_top.v(0): extracting RAM for identifier 'gmii16b_rx_dv_reg'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858181730 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "gmii16b_rx_d_reg alt_em10g32_rx_rs_gmii16b_top.v(0) " "Verilog HDL info at alt_em10g32_rx_rs_gmii16b_top.v(0): extracting RAM for identifier 'gmii16b_rx_d_reg'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858181730 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "gmii16b_rx_err_reg alt_em10g32_rx_rs_gmii16b_top.v(0) " "Verilog HDL info at alt_em10g32_rx_rs_gmii16b_top.v(0): extracting RAM for identifier 'gmii16b_rx_err_reg'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858181730 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem1 alt_em10g32_stat_mem.v(0) " "Verilog HDL info at alt_em10g32_stat_mem.v(0): extracting RAM for identifier 'mem1'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_stat_mem.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_stat_mem.v" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858181796 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem2 alt_em10g32_stat_mem.v(0) " "Verilog HDL info at alt_em10g32_stat_mem.v(0): extracting RAM for identifier 'mem2'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_stat_mem.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_stat_mem.v" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858181796 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem alt_em10g32_avalon_dc_fifo.v(188) " "Verilog HDL info at alt_em10g32_avalon_dc_fifo.v(188): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" 188 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182105 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem alt_em10g32_avalon_dc_fifo.v(188) " "Verilog HDL info at alt_em10g32_avalon_dc_fifo.v(188): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" 188 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182139 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem alt_em10g32_avalon_dc_fifo.v(188) " "Verilog HDL info at alt_em10g32_avalon_dc_fifo.v(188): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" 188 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182151 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "fifo_mem alt_mge_phy_async_fifo_fpga.sv(0) " "Verilog HDL info at alt_mge_phy_async_fifo_fpga.sv(0): extracting RAM for identifier 'fifo_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_async_fifo_fpga.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_async_fifo_fpga.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182218 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182221 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_10g alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_10g'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182221 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_1G alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_1G'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182222 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_100M alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_100M'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182222 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "fifo_mem alt_mge_phy_async_fifo_fpga.sv(0) " "Verilog HDL info at alt_mge_phy_async_fifo_fpga.sv(0): extracting RAM for identifier 'fifo_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_async_fifo_fpga.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_async_fifo_fpga.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182254 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182257 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_10g alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_10g'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182257 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_1G alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_1G'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182257 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_100M alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_100M'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182257 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_a10_xcvr_reset_endpoint rtl altera_a10_xcvr_reset_endpoint.vhd(120) " "VHDL info at altera_a10_xcvr_reset_endpoint.vhd(120): executing entity \"altera_a10_xcvr_reset_endpoint\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707858182329 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=2,receive_width=1,settings=\"\{fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39\}\")(1,67) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=2,receive_width=1,settings=\"\{fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39\}\")(1,67)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707858182330 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem address_decoder_channel_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at address_decoder_channel_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_avalon_sc_fifo_1931/synth/address_decoder_channel_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_avalon_sc_fifo_1931/synth/address_decoder_channel_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182456 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(100) " "Verilog HDL warning at address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(100): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" 100 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182478 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(107) " "Verilog HDL warning at address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(107): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" 107 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182478 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(114) " "Verilog HDL warning at address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(114): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" 114 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182478 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "address_decoder_channel_altera_merlin_multiplexer_1922_logllei.sv(344) " "Verilog HDL Case Statement warning at address_decoder_channel_altera_merlin_multiplexer_1922_logllei.sv(344): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/address_decoder_channel_altera_merlin_multiplexer_1922_logllei.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/address_decoder_channel_altera_merlin_multiplexer_1922_logllei.sv" 344 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707858182484 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem address_decoder_multi_channel_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at address_decoder_multi_channel_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_avalon_sc_fifo_1931/synth/address_decoder_multi_channel_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_avalon_sc_fifo_1931/synth/address_decoder_multi_channel_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182578 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(163) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(163): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 163 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182613 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(170) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(170): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 170 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182614 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(177) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(177): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 177 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182614 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(184) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(184): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 184 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182614 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(191) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(191): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 191 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182614 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(198) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(198): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 198 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182615 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(205) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(205): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 205 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182615 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(212) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(212): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 212 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182615 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(219) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(219): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 219 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182615 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(226) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(226): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 226 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182615 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(233) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(233): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 233 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182615 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(240) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(240): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 240 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858182615 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "address_decoder_multi_channel_altera_merlin_multiplexer_1922_j3jdl3i.sv(497) " "Verilog HDL Case Statement warning at address_decoder_multi_channel_altera_merlin_multiplexer_1922_j3jdl3i.sv(497): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/address_decoder_multi_channel_altera_merlin_multiplexer_1922_j3jdl3i.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/address_decoder_multi_channel_altera_merlin_multiplexer_1922_j3jdl3i.sv" 497 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707858182632 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem altera_avalon_sc_fifo.v(110) " "Verilog HDL info at altera_avalon_sc_fifo.v(110): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/altera_avalon_sc_fifo.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/altera_avalon_sc_fifo.v" 110 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182789 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem altera_avalon_sc_fifo.v(111) " "Verilog HDL info at altera_avalon_sc_fifo.v(111): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/altera_avalon_sc_fifo.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/altera_avalon_sc_fifo.v" 111 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182789 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "fnsec_adjustment_q char10g1588_avg.v(35) " "Verilog HDL info at char10g1588_avg.v(35): extracting RAM for identifier 'fnsec_adjustment_q'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_avg.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_avg.v" 35 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182845 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3) rtl sld_jtag_endpoint_adapter.vhd(96) " "VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity \"sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 96 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707858182867 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1) rtl altera_sld_agent_endpoint.vhd(120) " "VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity \"altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707858182867 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707858182868 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "1 3 ir_out altera_avalon_st_jtag_interface.v(93) " "Verilog HDL warning at altera_avalon_st_jtag_interface.v(93): actual bit length 1 differs from formal bit length 3 for port \"ir_out\"" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" 93 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 1 0 "Design Software" 0 -1 1707858182870 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v(125) " "Verilog HDL info at alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_sc_fifo_1931/synth/alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_sc_fifo_1931/synth/alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v" 125 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182883 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_sc_fifo_1931/synth/alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_sc_fifo_1931/synth/alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182883 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alt_jtag_csr_master_channel_adapter_1921_5wnzrci.sv(91) " "Verilog HDL assignment warning at alt_jtag_csr_master_channel_adapter_1921_5wnzrci.sv(91): truncated value with size 8 to match size of target (1)" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/channel_adapter_1921/synth/alt_jtag_csr_master_channel_adapter_1921_5wnzrci.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/channel_adapter_1921/synth/alt_jtag_csr_master_channel_adapter_1921_5wnzrci.sv" 91 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1707858182895 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v(166) " "Verilog HDL info at address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v(166): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/st_dc_fifo_1950/synth/address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/st_dc_fifo_1950/synth/address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v" 166 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182905 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v(166) " "Verilog HDL info at address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v(166): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/st_dc_fifo_1950/synth/address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/st_dc_fifo_1950/synth/address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v" 166 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182913 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182967 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858182975 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv(93) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv(93): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv" 93 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858183000 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv(100) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv(100): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv" 100 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858183000 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "address_decoder_top_altera_merlin_multiplexer_1922_ctb2miq.sv(327) " "Verilog HDL Case Statement warning at address_decoder_top_altera_merlin_multiplexer_1922_ctb2miq.sv(327): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/address_decoder_top_altera_merlin_multiplexer_1922_ctb2miq.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/address_decoder_top_altera_merlin_multiplexer_1922_ctb2miq.sv" 327 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707858183006 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707858183034 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(121) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(121): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 121 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858183054 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(128) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(128): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 128 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858183054 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(135) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(135): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 135 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858183054 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(142) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(142): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 142 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858183054 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(149) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(149): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 149 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858183054 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(156) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(156): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 156 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707858183055 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "address_decoder_top_altera_merlin_multiplexer_1922_ns2uozi.sv(395) " "Verilog HDL Case Statement warning at address_decoder_top_altera_merlin_multiplexer_1922_ns2uozi.sv(395): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/address_decoder_top_altera_merlin_multiplexer_1922_ns2uozi.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/address_decoder_top_altera_merlin_multiplexer_1922_ns2uozi.sv" 395 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707858183069 ""}
{ "Info" "IVRFX2_VRFX_FSM_HAS_UNCLEAN_RESET" "ps " "Can't recognize finite state machine \"ps\" because it has a complex reset state" {  } {  } 0 13246 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Design Software" 0 -1 1707858183670 ""}
{ "Warning" "WCBX_ALTERA_SYNCRAM_NO_ISMCE_SUPPORT" "" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" "altera_syncram" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" 42 0 0 0 } }  } 0 272007 "Warning message" 0 0 "Design Software" 0 -1 1707858188361 ""}
{ "Warning" "WCBX_ALTSYNCRAM_NO_ISMCE_SUPPORT" "" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" "altera_syncram" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" 42 0 0 0 } }  } 0 272007 "Warning message" 0 0 "Design Software" 0 -1 1707858188361 ""}
{ "Warning" "WTDFX_ASSERTION" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE. " "Assertion warning: The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "tmp-clearbox/altera_eth_top/7112/altera_syncram_ae2.tdf" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/tmp-clearbox/altera_eth_top/7112/altera_syncram_ae2.tdf" 42 2 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1707858188369 ""}
{ "Warning" "WTDFX_ASSERTION" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE. " "Assertion warning: The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "tmp-clearbox/altera_eth_top/7112/altera_syncram_ae2.tdf" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/tmp-clearbox/altera_eth_top/7112/altera_syncram_ae2.tdf" 45 2 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1707858188369 ""}
{ "Warning" "WCBX_ALTERA_SYNCRAM_NO_ISMCE_SUPPORT" "" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" "altera_syncram" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" 42 0 0 0 } }  } 0 272007 "Warning message" 0 0 "Design Software" 0 -1 1707858188412 ""}
{ "Warning" "WCBX_ALTSYNCRAM_NO_ISMCE_SUPPORT" "" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" "altera_syncram" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" 42 0 0 0 } }  } 0 272007 "Warning message" 0 0 "Design Software" 0 -1 1707858188412 ""}
{ "Warning" "WTDFX_ASSERTION" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE. " "Assertion warning: The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "tmp-clearbox/altera_eth_top/7112/altera_syncram_t89r1.tdf" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/tmp-clearbox/altera_eth_top/7112/altera_syncram_t89r1.tdf" 42 2 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1707858188419 ""}
{ "Warning" "WTDFX_ASSERTION" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE. " "Assertion warning: The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "tmp-clearbox/altera_eth_top/7112/altera_syncram_t89r1.tdf" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/tmp-clearbox/altera_eth_top/7112/altera_syncram_t89r1.tdf" 45 2 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1707858188419 ""}
{ "Info" "ICBX_ALTSYNCRAM_ALT