|riscv_core
uart_tx <= CPU:inst.tx
clk_in => cpu_clock:inst3.inclk0
reset => CPU:inst.reset_button


|riscv_core|CPU:inst
cpu_clk => PC_unit:PC_unit_instance.clk
cpu_clk => register_file_unit:register_file_unit_instance.clk
cpu_clk => state_flags:state_flags_instance.clk
cpu_clk => memory_manager:memory_manager_instance.clk
cpu_clk => IO_manager:IO_manager_instance.memory_clk
cpu_clk => temporary_register:temporary_register_instance.clk
uart_clk => IO_manager:IO_manager_instance.uart_clk
reset_button => PC_unit:PC_unit_instance.reset
reset_button => state_flags:state_flags_instance.reset
reset_button => IO_manager:IO_manager_instance.reset
tx <= IO_manager:IO_manager_instance.tx


|riscv_core|CPU:inst|ALU_package:ALU_package_instance
alu_input_a_selector => ALU_inputs_manager:ALU_inputs_manager_instance.alu_input_a_selector
alu_input_b_selector => ALU_inputs_manager:ALU_inputs_manager_instance.alu_input_b_selector
immediate[0] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[0]
immediate[1] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[1]
immediate[2] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[2]
immediate[3] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[3]
immediate[4] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[4]
immediate[5] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[5]
immediate[6] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[6]
immediate[7] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[7]
immediate[8] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[8]
immediate[9] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[9]
immediate[10] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[10]
immediate[11] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[11]
immediate[12] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[12]
immediate[13] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[13]
immediate[14] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[14]
immediate[15] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[15]
immediate[16] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[16]
immediate[17] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[17]
immediate[18] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[18]
immediate[19] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[19]
immediate[20] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[20]
immediate[21] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[21]
immediate[22] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[22]
immediate[23] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[23]
immediate[24] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[24]
immediate[25] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[25]
immediate[26] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[26]
immediate[27] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[27]
immediate[28] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[28]
immediate[29] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[29]
immediate[30] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[30]
immediate[31] => ALU_inputs_manager:ALU_inputs_manager_instance.immediate[31]
port_a_output[0] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[0]
port_a_output[1] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[1]
port_a_output[2] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[2]
port_a_output[3] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[3]
port_a_output[4] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[4]
port_a_output[5] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[5]
port_a_output[6] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[6]
port_a_output[7] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[7]
port_a_output[8] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[8]
port_a_output[9] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[9]
port_a_output[10] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[10]
port_a_output[11] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[11]
port_a_output[12] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[12]
port_a_output[13] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[13]
port_a_output[14] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[14]
port_a_output[15] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[15]
port_a_output[16] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[16]
port_a_output[17] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[17]
port_a_output[18] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[18]
port_a_output[19] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[19]
port_a_output[20] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[20]
port_a_output[21] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[21]
port_a_output[22] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[22]
port_a_output[23] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[23]
port_a_output[24] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[24]
port_a_output[25] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[25]
port_a_output[26] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[26]
port_a_output[27] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[27]
port_a_output[28] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[28]
port_a_output[29] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[29]
port_a_output[30] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[30]
port_a_output[31] => ALU_inputs_manager:ALU_inputs_manager_instance.port_a_output[31]
port_b_output[0] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[0]
port_b_output[1] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[1]
port_b_output[2] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[2]
port_b_output[3] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[3]
port_b_output[4] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[4]
port_b_output[5] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[5]
port_b_output[6] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[6]
port_b_output[7] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[7]
port_b_output[8] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[8]
port_b_output[9] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[9]
port_b_output[10] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[10]
port_b_output[11] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[11]
port_b_output[12] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[12]
port_b_output[13] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[13]
port_b_output[14] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[14]
port_b_output[15] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[15]
port_b_output[16] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[16]
port_b_output[17] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[17]
port_b_output[18] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[18]
port_b_output[19] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[19]
port_b_output[20] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[20]
port_b_output[21] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[21]
port_b_output[22] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[22]
port_b_output[23] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[23]
port_b_output[24] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[24]
port_b_output[25] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[25]
port_b_output[26] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[26]
port_b_output[27] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[27]
port_b_output[28] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[28]
port_b_output[29] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[29]
port_b_output[30] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[30]
port_b_output[31] => ALU_inputs_manager:ALU_inputs_manager_instance.port_b_output[31]
current_PC[0] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[0]
current_PC[1] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[1]
current_PC[2] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[2]
current_PC[3] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[3]
current_PC[4] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[4]
current_PC[5] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[5]
current_PC[6] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[6]
current_PC[7] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[7]
current_PC[8] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[8]
current_PC[9] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[9]
current_PC[10] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[10]
current_PC[11] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[11]
current_PC[12] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[12]
current_PC[13] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[13]
current_PC[14] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[14]
current_PC[15] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[15]
current_PC[16] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[16]
current_PC[17] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[17]
current_PC[18] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[18]
current_PC[19] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[19]
current_PC[20] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[20]
current_PC[21] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[21]
current_PC[22] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[22]
current_PC[23] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[23]
current_PC[24] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[24]
current_PC[25] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[25]
current_PC[26] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[26]
current_PC[27] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[27]
current_PC[28] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[28]
current_PC[29] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[29]
current_PC[30] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[30]
current_PC[31] => ALU_inputs_manager:ALU_inputs_manager_instance.current_PC[31]
unit_selector[0] => ALU:ALU_instance.unit_selector[0]
unit_selector[1] => ALU:ALU_instance.unit_selector[1]
shift_unit_opcode[0] => ALU:ALU_instance.shift_unit_opcode[0]
shift_unit_opcode[1] => ALU:ALU_instance.shift_unit_opcode[1]
logic_unit_opcode[0] => ALU:ALU_instance.logic_unit_opcode[0]
logic_unit_opcode[1] => ALU:ALU_instance.logic_unit_opcode[1]
arithmetic_unit_opcode => ALU:ALU_instance.arithmetic_unit_opcode
comparator_unit_opcode[0] => ALU:ALU_instance.comparator_unit_opcode[0]
comparator_unit_opcode[1] => ALU:ALU_instance.comparator_unit_opcode[1]
comparator_unit_opcode[2] => ALU:ALU_instance.comparator_unit_opcode[2]
alu_output[0] <= ALU:ALU_instance.o[0]
alu_output[1] <= ALU:ALU_instance.o[1]
alu_output[2] <= ALU:ALU_instance.o[2]
alu_output[3] <= ALU:ALU_instance.o[3]
alu_output[4] <= ALU:ALU_instance.o[4]
alu_output[5] <= ALU:ALU_instance.o[5]
alu_output[6] <= ALU:ALU_instance.o[6]
alu_output[7] <= ALU:ALU_instance.o[7]
alu_output[8] <= ALU:ALU_instance.o[8]
alu_output[9] <= ALU:ALU_instance.o[9]
alu_output[10] <= ALU:ALU_instance.o[10]
alu_output[11] <= ALU:ALU_instance.o[11]
alu_output[12] <= ALU:ALU_instance.o[12]
alu_output[13] <= ALU:ALU_instance.o[13]
alu_output[14] <= ALU:ALU_instance.o[14]
alu_output[15] <= ALU:ALU_instance.o[15]
alu_output[16] <= ALU:ALU_instance.o[16]
alu_output[17] <= ALU:ALU_instance.o[17]
alu_output[18] <= ALU:ALU_instance.o[18]
alu_output[19] <= ALU:ALU_instance.o[19]
alu_output[20] <= ALU:ALU_instance.o[20]
alu_output[21] <= ALU:ALU_instance.o[21]
alu_output[22] <= ALU:ALU_instance.o[22]
alu_output[23] <= ALU:ALU_instance.o[23]
alu_output[24] <= ALU:ALU_instance.o[24]
alu_output[25] <= ALU:ALU_instance.o[25]
alu_output[26] <= ALU:ALU_instance.o[26]
alu_output[27] <= ALU:ALU_instance.o[27]
alu_output[28] <= ALU:ALU_instance.o[28]
alu_output[29] <= ALU:ALU_instance.o[29]
alu_output[30] <= ALU:ALU_instance.o[30]
alu_output[31] <= ALU:ALU_instance.o[31]


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU_inputs_manager:ALU_inputs_manager_instance
alu_input_a_selector => Selector0.IN3
alu_input_a_selector => Selector1.IN3
alu_input_a_selector => Selector2.IN3
alu_input_a_selector => Selector3.IN3
alu_input_a_selector => Selector4.IN3
alu_input_a_selector => Selector5.IN3
alu_input_a_selector => Selector6.IN3
alu_input_a_selector => Selector7.IN3
alu_input_a_selector => Selector8.IN3
alu_input_a_selector => Selector9.IN3
alu_input_a_selector => Selector10.IN3
alu_input_a_selector => Selector11.IN3
alu_input_a_selector => Selector12.IN3
alu_input_a_selector => Selector13.IN3
alu_input_a_selector => Selector14.IN3
alu_input_a_selector => Selector15.IN3
alu_input_a_selector => Selector16.IN3
alu_input_a_selector => Selector17.IN3
alu_input_a_selector => Selector18.IN3
alu_input_a_selector => Selector19.IN3
alu_input_a_selector => Selector20.IN3
alu_input_a_selector => Selector21.IN3
alu_input_a_selector => Selector22.IN3
alu_input_a_selector => Selector23.IN3
alu_input_a_selector => Selector24.IN3
alu_input_a_selector => Selector25.IN3
alu_input_a_selector => Selector26.IN3
alu_input_a_selector => Selector27.IN3
alu_input_a_selector => Selector28.IN3
alu_input_a_selector => Selector29.IN3
alu_input_a_selector => Selector30.IN3
alu_input_a_selector => Selector31.IN3
alu_input_a_selector => Selector0.IN1
alu_input_a_selector => Selector1.IN1
alu_input_a_selector => Selector2.IN1
alu_input_a_selector => Selector3.IN1
alu_input_a_selector => Selector4.IN1
alu_input_a_selector => Selector5.IN1
alu_input_a_selector => Selector6.IN1
alu_input_a_selector => Selector7.IN1
alu_input_a_selector => Selector8.IN1
alu_input_a_selector => Selector9.IN1
alu_input_a_selector => Selector10.IN1
alu_input_a_selector => Selector11.IN1
alu_input_a_selector => Selector12.IN1
alu_input_a_selector => Selector13.IN1
alu_input_a_selector => Selector14.IN1
alu_input_a_selector => Selector15.IN1
alu_input_a_selector => Selector16.IN1
alu_input_a_selector => Selector17.IN1
alu_input_a_selector => Selector18.IN1
alu_input_a_selector => Selector19.IN1
alu_input_a_selector => Selector20.IN1
alu_input_a_selector => Selector21.IN1
alu_input_a_selector => Selector22.IN1
alu_input_a_selector => Selector23.IN1
alu_input_a_selector => Selector24.IN1
alu_input_a_selector => Selector25.IN1
alu_input_a_selector => Selector26.IN1
alu_input_a_selector => Selector27.IN1
alu_input_a_selector => Selector28.IN1
alu_input_a_selector => Selector29.IN1
alu_input_a_selector => Selector30.IN1
alu_input_a_selector => Selector31.IN1
alu_input_b_selector => Selector32.IN3
alu_input_b_selector => Selector33.IN3
alu_input_b_selector => Selector34.IN3
alu_input_b_selector => Selector35.IN3
alu_input_b_selector => Selector36.IN3
alu_input_b_selector => Selector37.IN3
alu_input_b_selector => Selector38.IN3
alu_input_b_selector => Selector39.IN3
alu_input_b_selector => Selector40.IN3
alu_input_b_selector => Selector41.IN3
alu_input_b_selector => Selector42.IN3
alu_input_b_selector => Selector43.IN3
alu_input_b_selector => Selector44.IN3
alu_input_b_selector => Selector45.IN3
alu_input_b_selector => Selector46.IN3
alu_input_b_selector => Selector47.IN3
alu_input_b_selector => Selector48.IN3
alu_input_b_selector => Selector49.IN3
alu_input_b_selector => Selector50.IN3
alu_input_b_selector => Selector51.IN3
alu_input_b_selector => Selector52.IN3
alu_input_b_selector => Selector53.IN3
alu_input_b_selector => Selector54.IN3
alu_input_b_selector => Selector55.IN3
alu_input_b_selector => Selector56.IN3
alu_input_b_selector => Selector57.IN3
alu_input_b_selector => Selector58.IN3
alu_input_b_selector => Selector59.IN3
alu_input_b_selector => Selector60.IN3
alu_input_b_selector => Selector61.IN3
alu_input_b_selector => Selector62.IN3
alu_input_b_selector => Selector63.IN3
alu_input_b_selector => Selector32.IN1
alu_input_b_selector => Selector33.IN1
alu_input_b_selector => Selector34.IN1
alu_input_b_selector => Selector35.IN1
alu_input_b_selector => Selector36.IN1
alu_input_b_selector => Selector37.IN1
alu_input_b_selector => Selector38.IN1
alu_input_b_selector => Selector39.IN1
alu_input_b_selector => Selector40.IN1
alu_input_b_selector => Selector41.IN1
alu_input_b_selector => Selector42.IN1
alu_input_b_selector => Selector43.IN1
alu_input_b_selector => Selector44.IN1
alu_input_b_selector => Selector45.IN1
alu_input_b_selector => Selector46.IN1
alu_input_b_selector => Selector47.IN1
alu_input_b_selector => Selector48.IN1
alu_input_b_selector => Selector49.IN1
alu_input_b_selector => Selector50.IN1
alu_input_b_selector => Selector51.IN1
alu_input_b_selector => Selector52.IN1
alu_input_b_selector => Selector53.IN1
alu_input_b_selector => Selector54.IN1
alu_input_b_selector => Selector55.IN1
alu_input_b_selector => Selector56.IN1
alu_input_b_selector => Selector57.IN1
alu_input_b_selector => Selector58.IN1
alu_input_b_selector => Selector59.IN1
alu_input_b_selector => Selector60.IN1
alu_input_b_selector => Selector61.IN1
alu_input_b_selector => Selector62.IN1
alu_input_b_selector => Selector63.IN1
immediate[0] => Selector63.IN4
immediate[1] => Selector62.IN4
immediate[2] => Selector61.IN4
immediate[3] => Selector60.IN4
immediate[4] => Selector59.IN4
immediate[5] => Selector58.IN4
immediate[6] => Selector57.IN4
immediate[7] => Selector56.IN4
immediate[8] => Selector55.IN4
immediate[9] => Selector54.IN4
immediate[10] => Selector53.IN4
immediate[11] => Selector52.IN4
immediate[12] => Selector51.IN4
immediate[13] => Selector50.IN4
immediate[14] => Selector49.IN4
immediate[15] => Selector48.IN4
immediate[16] => Selector47.IN4
immediate[17] => Selector46.IN4
immediate[18] => Selector45.IN4
immediate[19] => Selector44.IN4
immediate[20] => Selector43.IN4
immediate[21] => Selector42.IN4
immediate[22] => Selector41.IN4
immediate[23] => Selector40.IN4
immediate[24] => Selector39.IN4
immediate[25] => Selector38.IN4
immediate[26] => Selector37.IN4
immediate[27] => Selector36.IN4
immediate[28] => Selector35.IN4
immediate[29] => Selector34.IN4
immediate[30] => Selector33.IN4
immediate[31] => Selector32.IN4
port_a_output[0] => Selector31.IN4
port_a_output[1] => Selector30.IN4
port_a_output[2] => Selector29.IN4
port_a_output[3] => Selector28.IN4
port_a_output[4] => Selector27.IN4
port_a_output[5] => Selector26.IN4
port_a_output[6] => Selector25.IN4
port_a_output[7] => Selector24.IN4
port_a_output[8] => Selector23.IN4
port_a_output[9] => Selector22.IN4
port_a_output[10] => Selector21.IN4
port_a_output[11] => Selector20.IN4
port_a_output[12] => Selector19.IN4
port_a_output[13] => Selector18.IN4
port_a_output[14] => Selector17.IN4
port_a_output[15] => Selector16.IN4
port_a_output[16] => Selector15.IN4
port_a_output[17] => Selector14.IN4
port_a_output[18] => Selector13.IN4
port_a_output[19] => Selector12.IN4
port_a_output[20] => Selector11.IN4
port_a_output[21] => Selector10.IN4
port_a_output[22] => Selector9.IN4
port_a_output[23] => Selector8.IN4
port_a_output[24] => Selector7.IN4
port_a_output[25] => Selector6.IN4
port_a_output[26] => Selector5.IN4
port_a_output[27] => Selector4.IN4
port_a_output[28] => Selector3.IN4
port_a_output[29] => Selector2.IN4
port_a_output[30] => Selector1.IN4
port_a_output[31] => Selector0.IN4
port_b_output[0] => Selector63.IN5
port_b_output[1] => Selector62.IN5
port_b_output[2] => Selector61.IN5
port_b_output[3] => Selector60.IN5
port_b_output[4] => Selector59.IN5
port_b_output[5] => Selector58.IN5
port_b_output[6] => Selector57.IN5
port_b_output[7] => Selector56.IN5
port_b_output[8] => Selector55.IN5
port_b_output[9] => Selector54.IN5
port_b_output[10] => Selector53.IN5
port_b_output[11] => Selector52.IN5
port_b_output[12] => Selector51.IN5
port_b_output[13] => Selector50.IN5
port_b_output[14] => Selector49.IN5
port_b_output[15] => Selector48.IN5
port_b_output[16] => Selector47.IN5
port_b_output[17] => Selector46.IN5
port_b_output[18] => Selector45.IN5
port_b_output[19] => Selector44.IN5
port_b_output[20] => Selector43.IN5
port_b_output[21] => Selector42.IN5
port_b_output[22] => Selector41.IN5
port_b_output[23] => Selector40.IN5
port_b_output[24] => Selector39.IN5
port_b_output[25] => Selector38.IN5
port_b_output[26] => Selector37.IN5
port_b_output[27] => Selector36.IN5
port_b_output[28] => Selector35.IN5
port_b_output[29] => Selector34.IN5
port_b_output[30] => Selector33.IN5
port_b_output[31] => Selector32.IN5
current_PC[0] => Selector31.IN5
current_PC[1] => Selector30.IN5
current_PC[2] => Selector29.IN5
current_PC[3] => Selector28.IN5
current_PC[4] => Selector27.IN5
current_PC[5] => Selector26.IN5
current_PC[6] => Selector25.IN5
current_PC[7] => Selector24.IN5
current_PC[8] => Selector23.IN5
current_PC[9] => Selector22.IN5
current_PC[10] => Selector21.IN5
current_PC[11] => Selector20.IN5
current_PC[12] => Selector19.IN5
current_PC[13] => Selector18.IN5
current_PC[14] => Selector17.IN5
current_PC[15] => Selector16.IN5
current_PC[16] => Selector15.IN5
current_PC[17] => Selector14.IN5
current_PC[18] => Selector13.IN5
current_PC[19] => Selector12.IN5
current_PC[20] => Selector11.IN5
current_PC[21] => Selector10.IN5
current_PC[22] => Selector9.IN5
current_PC[23] => Selector8.IN5
current_PC[24] => Selector7.IN5
current_PC[25] => Selector6.IN5
current_PC[26] => Selector5.IN5
current_PC[27] => Selector4.IN5
current_PC[28] => Selector3.IN5
current_PC[29] => Selector2.IN5
current_PC[30] => Selector1.IN5
current_PC[31] => Selector0.IN5
alu_input_a[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[0] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[1] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[2] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[3] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[4] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[5] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[6] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[7] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[8] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[9] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[10] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[11] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[12] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[13] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[14] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[15] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[16] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[17] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[18] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[19] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[20] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[21] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[22] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[23] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[24] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[25] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[26] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[27] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[28] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[29] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[30] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b[31] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance
a[0] => shift_unit:shift_unit_0.a[0]
a[0] => logic_unit:logic_unit_0.a[0]
a[0] => arithmetic_unit:arithmetic_unit_0.a[0]
a[0] => comparator_unit:comparator_unit_0.a[0]
a[1] => shift_unit:shift_unit_0.a[1]
a[1] => logic_unit:logic_unit_0.a[1]
a[1] => arithmetic_unit:arithmetic_unit_0.a[1]
a[1] => comparator_unit:comparator_unit_0.a[1]
a[2] => shift_unit:shift_unit_0.a[2]
a[2] => logic_unit:logic_unit_0.a[2]
a[2] => arithmetic_unit:arithmetic_unit_0.a[2]
a[2] => comparator_unit:comparator_unit_0.a[2]
a[3] => shift_unit:shift_unit_0.a[3]
a[3] => logic_unit:logic_unit_0.a[3]
a[3] => arithmetic_unit:arithmetic_unit_0.a[3]
a[3] => comparator_unit:comparator_unit_0.a[3]
a[4] => shift_unit:shift_unit_0.a[4]
a[4] => logic_unit:logic_unit_0.a[4]
a[4] => arithmetic_unit:arithmetic_unit_0.a[4]
a[4] => comparator_unit:comparator_unit_0.a[4]
a[5] => shift_unit:shift_unit_0.a[5]
a[5] => logic_unit:logic_unit_0.a[5]
a[5] => arithmetic_unit:arithmetic_unit_0.a[5]
a[5] => comparator_unit:comparator_unit_0.a[5]
a[6] => shift_unit:shift_unit_0.a[6]
a[6] => logic_unit:logic_unit_0.a[6]
a[6] => arithmetic_unit:arithmetic_unit_0.a[6]
a[6] => comparator_unit:comparator_unit_0.a[6]
a[7] => shift_unit:shift_unit_0.a[7]
a[7] => logic_unit:logic_unit_0.a[7]
a[7] => arithmetic_unit:arithmetic_unit_0.a[7]
a[7] => comparator_unit:comparator_unit_0.a[7]
a[8] => shift_unit:shift_unit_0.a[8]
a[8] => logic_unit:logic_unit_0.a[8]
a[8] => arithmetic_unit:arithmetic_unit_0.a[8]
a[8] => comparator_unit:comparator_unit_0.a[8]
a[9] => shift_unit:shift_unit_0.a[9]
a[9] => logic_unit:logic_unit_0.a[9]
a[9] => arithmetic_unit:arithmetic_unit_0.a[9]
a[9] => comparator_unit:comparator_unit_0.a[9]
a[10] => shift_unit:shift_unit_0.a[10]
a[10] => logic_unit:logic_unit_0.a[10]
a[10] => arithmetic_unit:arithmetic_unit_0.a[10]
a[10] => comparator_unit:comparator_unit_0.a[10]
a[11] => shift_unit:shift_unit_0.a[11]
a[11] => logic_unit:logic_unit_0.a[11]
a[11] => arithmetic_unit:arithmetic_unit_0.a[11]
a[11] => comparator_unit:comparator_unit_0.a[11]
a[12] => shift_unit:shift_unit_0.a[12]
a[12] => logic_unit:logic_unit_0.a[12]
a[12] => arithmetic_unit:arithmetic_unit_0.a[12]
a[12] => comparator_unit:comparator_unit_0.a[12]
a[13] => shift_unit:shift_unit_0.a[13]
a[13] => logic_unit:logic_unit_0.a[13]
a[13] => arithmetic_unit:arithmetic_unit_0.a[13]
a[13] => comparator_unit:comparator_unit_0.a[13]
a[14] => shift_unit:shift_unit_0.a[14]
a[14] => logic_unit:logic_unit_0.a[14]
a[14] => arithmetic_unit:arithmetic_unit_0.a[14]
a[14] => comparator_unit:comparator_unit_0.a[14]
a[15] => shift_unit:shift_unit_0.a[15]
a[15] => logic_unit:logic_unit_0.a[15]
a[15] => arithmetic_unit:arithmetic_unit_0.a[15]
a[15] => comparator_unit:comparator_unit_0.a[15]
a[16] => shift_unit:shift_unit_0.a[16]
a[16] => logic_unit:logic_unit_0.a[16]
a[16] => arithmetic_unit:arithmetic_unit_0.a[16]
a[16] => comparator_unit:comparator_unit_0.a[16]
a[17] => shift_unit:shift_unit_0.a[17]
a[17] => logic_unit:logic_unit_0.a[17]
a[17] => arithmetic_unit:arithmetic_unit_0.a[17]
a[17] => comparator_unit:comparator_unit_0.a[17]
a[18] => shift_unit:shift_unit_0.a[18]
a[18] => logic_unit:logic_unit_0.a[18]
a[18] => arithmetic_unit:arithmetic_unit_0.a[18]
a[18] => comparator_unit:comparator_unit_0.a[18]
a[19] => shift_unit:shift_unit_0.a[19]
a[19] => logic_unit:logic_unit_0.a[19]
a[19] => arithmetic_unit:arithmetic_unit_0.a[19]
a[19] => comparator_unit:comparator_unit_0.a[19]
a[20] => shift_unit:shift_unit_0.a[20]
a[20] => logic_unit:logic_unit_0.a[20]
a[20] => arithmetic_unit:arithmetic_unit_0.a[20]
a[20] => comparator_unit:comparator_unit_0.a[20]
a[21] => shift_unit:shift_unit_0.a[21]
a[21] => logic_unit:logic_unit_0.a[21]
a[21] => arithmetic_unit:arithmetic_unit_0.a[21]
a[21] => comparator_unit:comparator_unit_0.a[21]
a[22] => shift_unit:shift_unit_0.a[22]
a[22] => logic_unit:logic_unit_0.a[22]
a[22] => arithmetic_unit:arithmetic_unit_0.a[22]
a[22] => comparator_unit:comparator_unit_0.a[22]
a[23] => shift_unit:shift_unit_0.a[23]
a[23] => logic_unit:logic_unit_0.a[23]
a[23] => arithmetic_unit:arithmetic_unit_0.a[23]
a[23] => comparator_unit:comparator_unit_0.a[23]
a[24] => shift_unit:shift_unit_0.a[24]
a[24] => logic_unit:logic_unit_0.a[24]
a[24] => arithmetic_unit:arithmetic_unit_0.a[24]
a[24] => comparator_unit:comparator_unit_0.a[24]
a[25] => shift_unit:shift_unit_0.a[25]
a[25] => logic_unit:logic_unit_0.a[25]
a[25] => arithmetic_unit:arithmetic_unit_0.a[25]
a[25] => comparator_unit:comparator_unit_0.a[25]
a[26] => shift_unit:shift_unit_0.a[26]
a[26] => logic_unit:logic_unit_0.a[26]
a[26] => arithmetic_unit:arithmetic_unit_0.a[26]
a[26] => comparator_unit:comparator_unit_0.a[26]
a[27] => shift_unit:shift_unit_0.a[27]
a[27] => logic_unit:logic_unit_0.a[27]
a[27] => arithmetic_unit:arithmetic_unit_0.a[27]
a[27] => comparator_unit:comparator_unit_0.a[27]
a[28] => shift_unit:shift_unit_0.a[28]
a[28] => logic_unit:logic_unit_0.a[28]
a[28] => arithmetic_unit:arithmetic_unit_0.a[28]
a[28] => comparator_unit:comparator_unit_0.a[28]
a[29] => shift_unit:shift_unit_0.a[29]
a[29] => logic_unit:logic_unit_0.a[29]
a[29] => arithmetic_unit:arithmetic_unit_0.a[29]
a[29] => comparator_unit:comparator_unit_0.a[29]
a[30] => shift_unit:shift_unit_0.a[30]
a[30] => logic_unit:logic_unit_0.a[30]
a[30] => arithmetic_unit:arithmetic_unit_0.a[30]
a[30] => comparator_unit:comparator_unit_0.a[30]
a[31] => shift_unit:shift_unit_0.a[31]
a[31] => logic_unit:logic_unit_0.a[31]
a[31] => arithmetic_unit:arithmetic_unit_0.a[31]
a[31] => comparator_unit:comparator_unit_0.a[31]
b[0] => shift_unit:shift_unit_0.b[0]
b[0] => logic_unit:logic_unit_0.b[0]
b[0] => arithmetic_unit:arithmetic_unit_0.b[0]
b[0] => comparator_unit:comparator_unit_0.b[0]
b[1] => shift_unit:shift_unit_0.b[1]
b[1] => logic_unit:logic_unit_0.b[1]
b[1] => arithmetic_unit:arithmetic_unit_0.b[1]
b[1] => comparator_unit:comparator_unit_0.b[1]
b[2] => shift_unit:shift_unit_0.b[2]
b[2] => logic_unit:logic_unit_0.b[2]
b[2] => arithmetic_unit:arithmetic_unit_0.b[2]
b[2] => comparator_unit:comparator_unit_0.b[2]
b[3] => shift_unit:shift_unit_0.b[3]
b[3] => logic_unit:logic_unit_0.b[3]
b[3] => arithmetic_unit:arithmetic_unit_0.b[3]
b[3] => comparator_unit:comparator_unit_0.b[3]
b[4] => shift_unit:shift_unit_0.b[4]
b[4] => logic_unit:logic_unit_0.b[4]
b[4] => arithmetic_unit:arithmetic_unit_0.b[4]
b[4] => comparator_unit:comparator_unit_0.b[4]
b[5] => shift_unit:shift_unit_0.b[5]
b[5] => logic_unit:logic_unit_0.b[5]
b[5] => arithmetic_unit:arithmetic_unit_0.b[5]
b[5] => comparator_unit:comparator_unit_0.b[5]
b[6] => shift_unit:shift_unit_0.b[6]
b[6] => logic_unit:logic_unit_0.b[6]
b[6] => arithmetic_unit:arithmetic_unit_0.b[6]
b[6] => comparator_unit:comparator_unit_0.b[6]
b[7] => shift_unit:shift_unit_0.b[7]
b[7] => logic_unit:logic_unit_0.b[7]
b[7] => arithmetic_unit:arithmetic_unit_0.b[7]
b[7] => comparator_unit:comparator_unit_0.b[7]
b[8] => shift_unit:shift_unit_0.b[8]
b[8] => logic_unit:logic_unit_0.b[8]
b[8] => arithmetic_unit:arithmetic_unit_0.b[8]
b[8] => comparator_unit:comparator_unit_0.b[8]
b[9] => shift_unit:shift_unit_0.b[9]
b[9] => logic_unit:logic_unit_0.b[9]
b[9] => arithmetic_unit:arithmetic_unit_0.b[9]
b[9] => comparator_unit:comparator_unit_0.b[9]
b[10] => shift_unit:shift_unit_0.b[10]
b[10] => logic_unit:logic_unit_0.b[10]
b[10] => arithmetic_unit:arithmetic_unit_0.b[10]
b[10] => comparator_unit:comparator_unit_0.b[10]
b[11] => shift_unit:shift_unit_0.b[11]
b[11] => logic_unit:logic_unit_0.b[11]
b[11] => arithmetic_unit:arithmetic_unit_0.b[11]
b[11] => comparator_unit:comparator_unit_0.b[11]
b[12] => shift_unit:shift_unit_0.b[12]
b[12] => logic_unit:logic_unit_0.b[12]
b[12] => arithmetic_unit:arithmetic_unit_0.b[12]
b[12] => comparator_unit:comparator_unit_0.b[12]
b[13] => shift_unit:shift_unit_0.b[13]
b[13] => logic_unit:logic_unit_0.b[13]
b[13] => arithmetic_unit:arithmetic_unit_0.b[13]
b[13] => comparator_unit:comparator_unit_0.b[13]
b[14] => shift_unit:shift_unit_0.b[14]
b[14] => logic_unit:logic_unit_0.b[14]
b[14] => arithmetic_unit:arithmetic_unit_0.b[14]
b[14] => comparator_unit:comparator_unit_0.b[14]
b[15] => shift_unit:shift_unit_0.b[15]
b[15] => logic_unit:logic_unit_0.b[15]
b[15] => arithmetic_unit:arithmetic_unit_0.b[15]
b[15] => comparator_unit:comparator_unit_0.b[15]
b[16] => shift_unit:shift_unit_0.b[16]
b[16] => logic_unit:logic_unit_0.b[16]
b[16] => arithmetic_unit:arithmetic_unit_0.b[16]
b[16] => comparator_unit:comparator_unit_0.b[16]
b[17] => shift_unit:shift_unit_0.b[17]
b[17] => logic_unit:logic_unit_0.b[17]
b[17] => arithmetic_unit:arithmetic_unit_0.b[17]
b[17] => comparator_unit:comparator_unit_0.b[17]
b[18] => shift_unit:shift_unit_0.b[18]
b[18] => logic_unit:logic_unit_0.b[18]
b[18] => arithmetic_unit:arithmetic_unit_0.b[18]
b[18] => comparator_unit:comparator_unit_0.b[18]
b[19] => shift_unit:shift_unit_0.b[19]
b[19] => logic_unit:logic_unit_0.b[19]
b[19] => arithmetic_unit:arithmetic_unit_0.b[19]
b[19] => comparator_unit:comparator_unit_0.b[19]
b[20] => shift_unit:shift_unit_0.b[20]
b[20] => logic_unit:logic_unit_0.b[20]
b[20] => arithmetic_unit:arithmetic_unit_0.b[20]
b[20] => comparator_unit:comparator_unit_0.b[20]
b[21] => shift_unit:shift_unit_0.b[21]
b[21] => logic_unit:logic_unit_0.b[21]
b[21] => arithmetic_unit:arithmetic_unit_0.b[21]
b[21] => comparator_unit:comparator_unit_0.b[21]
b[22] => shift_unit:shift_unit_0.b[22]
b[22] => logic_unit:logic_unit_0.b[22]
b[22] => arithmetic_unit:arithmetic_unit_0.b[22]
b[22] => comparator_unit:comparator_unit_0.b[22]
b[23] => shift_unit:shift_unit_0.b[23]
b[23] => logic_unit:logic_unit_0.b[23]
b[23] => arithmetic_unit:arithmetic_unit_0.b[23]
b[23] => comparator_unit:comparator_unit_0.b[23]
b[24] => shift_unit:shift_unit_0.b[24]
b[24] => logic_unit:logic_unit_0.b[24]
b[24] => arithmetic_unit:arithmetic_unit_0.b[24]
b[24] => comparator_unit:comparator_unit_0.b[24]
b[25] => shift_unit:shift_unit_0.b[25]
b[25] => logic_unit:logic_unit_0.b[25]
b[25] => arithmetic_unit:arithmetic_unit_0.b[25]
b[25] => comparator_unit:comparator_unit_0.b[25]
b[26] => shift_unit:shift_unit_0.b[26]
b[26] => logic_unit:logic_unit_0.b[26]
b[26] => arithmetic_unit:arithmetic_unit_0.b[26]
b[26] => comparator_unit:comparator_unit_0.b[26]
b[27] => shift_unit:shift_unit_0.b[27]
b[27] => logic_unit:logic_unit_0.b[27]
b[27] => arithmetic_unit:arithmetic_unit_0.b[27]
b[27] => comparator_unit:comparator_unit_0.b[27]
b[28] => shift_unit:shift_unit_0.b[28]
b[28] => logic_unit:logic_unit_0.b[28]
b[28] => arithmetic_unit:arithmetic_unit_0.b[28]
b[28] => comparator_unit:comparator_unit_0.b[28]
b[29] => shift_unit:shift_unit_0.b[29]
b[29] => logic_unit:logic_unit_0.b[29]
b[29] => arithmetic_unit:arithmetic_unit_0.b[29]
b[29] => comparator_unit:comparator_unit_0.b[29]
b[30] => shift_unit:shift_unit_0.b[30]
b[30] => logic_unit:logic_unit_0.b[30]
b[30] => arithmetic_unit:arithmetic_unit_0.b[30]
b[30] => comparator_unit:comparator_unit_0.b[30]
b[31] => shift_unit:shift_unit_0.b[31]
b[31] => logic_unit:logic_unit_0.b[31]
b[31] => arithmetic_unit:arithmetic_unit_0.b[31]
b[31] => comparator_unit:comparator_unit_0.b[31]
unit_selector[0] => multiplexer_128_to_32:mux.selector[0]
unit_selector[1] => multiplexer_128_to_32:mux.selector[1]
shift_unit_opcode[0] => shift_unit:shift_unit_0.is_arithmetic_shift
shift_unit_opcode[1] => shift_unit:shift_unit_0.is_right_shift
logic_unit_opcode[0] => logic_unit:logic_unit_0.opcode[0]
logic_unit_opcode[1] => logic_unit:logic_unit_0.opcode[1]
arithmetic_unit_opcode => arithmetic_unit:arithmetic_unit_0.is_sub
comparator_unit_opcode[0] => comparator_unit:comparator_unit_0.opcode[0]
comparator_unit_opcode[1] => comparator_unit:comparator_unit_0.opcode[1]
comparator_unit_opcode[2] => comparator_unit:comparator_unit_0.is_signed
o[0] <= multiplexer_128_to_32:mux.o[0]
o[1] <= multiplexer_128_to_32:mux.o[1]
o[2] <= multiplexer_128_to_32:mux.o[2]
o[3] <= multiplexer_128_to_32:mux.o[3]
o[4] <= multiplexer_128_to_32:mux.o[4]
o[5] <= multiplexer_128_to_32:mux.o[5]
o[6] <= multiplexer_128_to_32:mux.o[6]
o[7] <= multiplexer_128_to_32:mux.o[7]
o[8] <= multiplexer_128_to_32:mux.o[8]
o[9] <= multiplexer_128_to_32:mux.o[9]
o[10] <= multiplexer_128_to_32:mux.o[10]
o[11] <= multiplexer_128_to_32:mux.o[11]
o[12] <= multiplexer_128_to_32:mux.o[12]
o[13] <= multiplexer_128_to_32:mux.o[13]
o[14] <= multiplexer_128_to_32:mux.o[14]
o[15] <= multiplexer_128_to_32:mux.o[15]
o[16] <= multiplexer_128_to_32:mux.o[16]
o[17] <= multiplexer_128_to_32:mux.o[17]
o[18] <= multiplexer_128_to_32:mux.o[18]
o[19] <= multiplexer_128_to_32:mux.o[19]
o[20] <= multiplexer_128_to_32:mux.o[20]
o[21] <= multiplexer_128_to_32:mux.o[21]
o[22] <= multiplexer_128_to_32:mux.o[22]
o[23] <= multiplexer_128_to_32:mux.o[23]
o[24] <= multiplexer_128_to_32:mux.o[24]
o[25] <= multiplexer_128_to_32:mux.o[25]
o[26] <= multiplexer_128_to_32:mux.o[26]
o[27] <= multiplexer_128_to_32:mux.o[27]
o[28] <= multiplexer_128_to_32:mux.o[28]
o[29] <= multiplexer_128_to_32:mux.o[29]
o[30] <= multiplexer_128_to_32:mux.o[30]
o[31] <= multiplexer_128_to_32:mux.o[31]


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0
a[0] => shift_way_converter:input_converter.a[0]
a[1] => shift_way_converter:input_converter.a[1]
a[2] => shift_way_converter:input_converter.a[2]
a[3] => shift_way_converter:input_converter.a[3]
a[4] => shift_way_converter:input_converter.a[4]
a[5] => shift_way_converter:input_converter.a[5]
a[6] => shift_way_converter:input_converter.a[6]
a[7] => shift_way_converter:input_converter.a[7]
a[8] => shift_way_converter:input_converter.a[8]
a[9] => shift_way_converter:input_converter.a[9]
a[10] => shift_way_converter:input_converter.a[10]
a[11] => shift_way_converter:input_converter.a[11]
a[12] => shift_way_converter:input_converter.a[12]
a[13] => shift_way_converter:input_converter.a[13]
a[14] => shift_way_converter:input_converter.a[14]
a[15] => shift_way_converter:input_converter.a[15]
a[16] => shift_way_converter:input_converter.a[16]
a[17] => shift_way_converter:input_converter.a[17]
a[18] => shift_way_converter:input_converter.a[18]
a[19] => shift_way_converter:input_converter.a[19]
a[20] => shift_way_converter:input_converter.a[20]
a[21] => shift_way_converter:input_converter.a[21]
a[22] => shift_way_converter:input_converter.a[22]
a[23] => shift_way_converter:input_converter.a[23]
a[24] => shift_way_converter:input_converter.a[24]
a[25] => shift_way_converter:input_converter.a[25]
a[26] => shift_way_converter:input_converter.a[26]
a[27] => shift_way_converter:input_converter.a[27]
a[28] => shift_way_converter:input_converter.a[28]
a[29] => shift_way_converter:input_converter.a[29]
a[30] => shift_way_converter:input_converter.a[30]
a[31] => shift_way_converter:input_converter.a[31]
b[0] => shifted_bits[0].IN1
b[0] => multiplexer_row_b0:mux_b0.selector
b[1] => shifted_bits[1].IN1
b[1] => multiplexer_row_b1:mux_b1.selector
b[2] => shifted_bits[2].IN1
b[2] => multiplexer_row_b2:mux_b2.selector
b[3] => shifted_bits[3].IN1
b[3] => multiplexer_row_b3:mux_b3.selector
b[4] => shifted_bits[4].IN1
b[4] => multiplexer_row_b4:mux_b4.selector
b[5] => ~NO_FANOUT~
b[6] => ~NO_FANOUT~
b[7] => ~NO_FANOUT~
b[8] => ~NO_FANOUT~
b[9] => ~NO_FANOUT~
b[10] => ~NO_FANOUT~
b[11] => ~NO_FANOUT~
b[12] => ~NO_FANOUT~
b[13] => ~NO_FANOUT~
b[14] => ~NO_FANOUT~
b[15] => ~NO_FANOUT~
b[16] => ~NO_FANOUT~
b[17] => ~NO_FANOUT~
b[18] => ~NO_FANOUT~
b[19] => ~NO_FANOUT~
b[20] => ~NO_FANOUT~
b[21] => ~NO_FANOUT~
b[22] => ~NO_FANOUT~
b[23] => ~NO_FANOUT~
b[24] => ~NO_FANOUT~
b[25] => ~NO_FANOUT~
b[26] => ~NO_FANOUT~
b[27] => ~NO_FANOUT~
b[28] => ~NO_FANOUT~
b[29] => ~NO_FANOUT~
b[30] => ~NO_FANOUT~
b[31] => ~NO_FANOUT~
is_right_shift => s1.IN1
is_right_shift => shift_way_converter:input_converter.is_right_shift
is_right_shift => shift_way_converter:output_converter.is_right_shift
is_arithmetic_shift => s1.IN1
o[0] <= shift_way_converter:output_converter.o[0]
o[1] <= shift_way_converter:output_converter.o[1]
o[2] <= shift_way_converter:output_converter.o[2]
o[3] <= shift_way_converter:output_converter.o[3]
o[4] <= shift_way_converter:output_converter.o[4]
o[5] <= shift_way_converter:output_converter.o[5]
o[6] <= shift_way_converter:output_converter.o[6]
o[7] <= shift_way_converter:output_converter.o[7]
o[8] <= shift_way_converter:output_converter.o[8]
o[9] <= shift_way_converter:output_converter.o[9]
o[10] <= shift_way_converter:output_converter.o[10]
o[11] <= shift_way_converter:output_converter.o[11]
o[12] <= shift_way_converter:output_converter.o[12]
o[13] <= shift_way_converter:output_converter.o[13]
o[14] <= shift_way_converter:output_converter.o[14]
o[15] <= shift_way_converter:output_converter.o[15]
o[16] <= shift_way_converter:output_converter.o[16]
o[17] <= shift_way_converter:output_converter.o[17]
o[18] <= shift_way_converter:output_converter.o[18]
o[19] <= shift_way_converter:output_converter.o[19]
o[20] <= shift_way_converter:output_converter.o[20]
o[21] <= shift_way_converter:output_converter.o[21]
o[22] <= shift_way_converter:output_converter.o[22]
o[23] <= shift_way_converter:output_converter.o[23]
o[24] <= shift_way_converter:output_converter.o[24]
o[25] <= shift_way_converter:output_converter.o[25]
o[26] <= shift_way_converter:output_converter.o[26]
o[27] <= shift_way_converter:output_converter.o[27]
o[28] <= shift_way_converter:output_converter.o[28]
o[29] <= shift_way_converter:output_converter.o[29]
o[30] <= shift_way_converter:output_converter.o[30]
o[31] <= shift_way_converter:output_converter.o[31]


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter
a[0] => multiplexer_2_to_1:mux0.b
a[0] => multiplexer_2_to_1:mux31.a
a[1] => multiplexer_2_to_1:mux1.b
a[1] => multiplexer_2_to_1:mux30.a
a[2] => multiplexer_2_to_1:mux2.b
a[2] => multiplexer_2_to_1:mux29.a
a[3] => multiplexer_2_to_1:mux3.b
a[3] => multiplexer_2_to_1:mux28.a
a[4] => multiplexer_2_to_1:mux4.b
a[4] => multiplexer_2_to_1:mux27.a
a[5] => multiplexer_2_to_1:mux5.b
a[5] => multiplexer_2_to_1:mux26.a
a[6] => multiplexer_2_to_1:mux6.b
a[6] => multiplexer_2_to_1:mux25.a
a[7] => multiplexer_2_to_1:mux7.b
a[7] => multiplexer_2_to_1:mux24.a
a[8] => multiplexer_2_to_1:mux8.b
a[8] => multiplexer_2_to_1:mux23.a
a[9] => multiplexer_2_to_1:mux9.b
a[9] => multiplexer_2_to_1:mux22.a
a[10] => multiplexer_2_to_1:mux10.b
a[10] => multiplexer_2_to_1:mux21.a
a[11] => multiplexer_2_to_1:mux11.b
a[11] => multiplexer_2_to_1:mux20.a
a[12] => multiplexer_2_to_1:mux12.b
a[12] => multiplexer_2_to_1:mux19.a
a[13] => multiplexer_2_to_1:mux13.b
a[13] => multiplexer_2_to_1:mux18.a
a[14] => multiplexer_2_to_1:mux14.b
a[14] => multiplexer_2_to_1:mux17.a
a[15] => multiplexer_2_to_1:mux15.b
a[15] => multiplexer_2_to_1:mux16.a
a[16] => multiplexer_2_to_1:mux15.a
a[16] => multiplexer_2_to_1:mux16.b
a[17] => multiplexer_2_to_1:mux14.a
a[17] => multiplexer_2_to_1:mux17.b
a[18] => multiplexer_2_to_1:mux13.a
a[18] => multiplexer_2_to_1:mux18.b
a[19] => multiplexer_2_to_1:mux12.a
a[19] => multiplexer_2_to_1:mux19.b
a[20] => multiplexer_2_to_1:mux11.a
a[20] => multiplexer_2_to_1:mux20.b
a[21] => multiplexer_2_to_1:mux10.a
a[21] => multiplexer_2_to_1:mux21.b
a[22] => multiplexer_2_to_1:mux9.a
a[22] => multiplexer_2_to_1:mux22.b
a[23] => multiplexer_2_to_1:mux8.a
a[23] => multiplexer_2_to_1:mux23.b
a[24] => multiplexer_2_to_1:mux7.a
a[24] => multiplexer_2_to_1:mux24.b
a[25] => multiplexer_2_to_1:mux6.a
a[25] => multiplexer_2_to_1:mux25.b
a[26] => multiplexer_2_to_1:mux5.a
a[26] => multiplexer_2_to_1:mux26.b
a[27] => multiplexer_2_to_1:mux4.a
a[27] => multiplexer_2_to_1:mux27.b
a[28] => multiplexer_2_to_1:mux3.a
a[28] => multiplexer_2_to_1:mux28.b
a[29] => multiplexer_2_to_1:mux2.a
a[29] => multiplexer_2_to_1:mux29.b
a[30] => multiplexer_2_to_1:mux1.a
a[30] => multiplexer_2_to_1:mux30.b
a[31] => multiplexer_2_to_1:mux0.a
a[31] => multiplexer_2_to_1:mux31.b
is_right_shift => multiplexer_2_to_1:mux0.selector
is_right_shift => multiplexer_2_to_1:mux1.selector
is_right_shift => multiplexer_2_to_1:mux2.selector
is_right_shift => multiplexer_2_to_1:mux3.selector
is_right_shift => multiplexer_2_to_1:mux4.selector
is_right_shift => multiplexer_2_to_1:mux5.selector
is_right_shift => multiplexer_2_to_1:mux6.selector
is_right_shift => multiplexer_2_to_1:mux7.selector
is_right_shift => multiplexer_2_to_1:mux8.selector
is_right_shift => multiplexer_2_to_1:mux9.selector
is_right_shift => multiplexer_2_to_1:mux10.selector
is_right_shift => multiplexer_2_to_1:mux11.selector
is_right_shift => multiplexer_2_to_1:mux12.selector
is_right_shift => multiplexer_2_to_1:mux13.selector
is_right_shift => multiplexer_2_to_1:mux14.selector
is_right_shift => multiplexer_2_to_1:mux15.selector
is_right_shift => multiplexer_2_to_1:mux16.selector
is_right_shift => multiplexer_2_to_1:mux17.selector
is_right_shift => multiplexer_2_to_1:mux18.selector
is_right_shift => multiplexer_2_to_1:mux19.selector
is_right_shift => multiplexer_2_to_1:mux20.selector
is_right_shift => multiplexer_2_to_1:mux21.selector
is_right_shift => multiplexer_2_to_1:mux22.selector
is_right_shift => multiplexer_2_to_1:mux23.selector
is_right_shift => multiplexer_2_to_1:mux24.selector
is_right_shift => multiplexer_2_to_1:mux25.selector
is_right_shift => multiplexer_2_to_1:mux26.selector
is_right_shift => multiplexer_2_to_1:mux27.selector
is_right_shift => multiplexer_2_to_1:mux28.selector
is_right_shift => multiplexer_2_to_1:mux29.selector
is_right_shift => multiplexer_2_to_1:mux30.selector
is_right_shift => multiplexer_2_to_1:mux31.selector
o[0] <= multiplexer_2_to_1:mux0.o
o[1] <= multiplexer_2_to_1:mux1.o
o[2] <= multiplexer_2_to_1:mux2.o
o[3] <= multiplexer_2_to_1:mux3.o
o[4] <= multiplexer_2_to_1:mux4.o
o[5] <= multiplexer_2_to_1:mux5.o
o[6] <= multiplexer_2_to_1:mux6.o
o[7] <= multiplexer_2_to_1:mux7.o
o[8] <= multiplexer_2_to_1:mux8.o
o[9] <= multiplexer_2_to_1:mux9.o
o[10] <= multiplexer_2_to_1:mux10.o
o[11] <= multiplexer_2_to_1:mux11.o
o[12] <= multiplexer_2_to_1:mux12.o
o[13] <= multiplexer_2_to_1:mux13.o
o[14] <= multiplexer_2_to_1:mux14.o
o[15] <= multiplexer_2_to_1:mux15.o
o[16] <= multiplexer_2_to_1:mux16.o
o[17] <= multiplexer_2_to_1:mux17.o
o[18] <= multiplexer_2_to_1:mux18.o
o[19] <= multiplexer_2_to_1:mux19.o
o[20] <= multiplexer_2_to_1:mux20.o
o[21] <= multiplexer_2_to_1:mux21.o
o[22] <= multiplexer_2_to_1:mux22.o
o[23] <= multiplexer_2_to_1:mux23.o
o[24] <= multiplexer_2_to_1:mux24.o
o[25] <= multiplexer_2_to_1:mux25.o
o[26] <= multiplexer_2_to_1:mux26.o
o[27] <= multiplexer_2_to_1:mux27.o
o[28] <= multiplexer_2_to_1:mux28.o
o[29] <= multiplexer_2_to_1:mux29.o
o[30] <= multiplexer_2_to_1:mux30.o
o[31] <= multiplexer_2_to_1:mux31.o


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux0
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux1
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux2
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux3
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux4
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux5
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux6
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux7
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux8
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux9
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux10
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux11
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux12
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux13
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux14
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux15
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux16
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux17
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux18
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux19
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux20
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux21
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux22
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux23
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux24
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux25
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux26
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux27
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux28
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux29
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux30
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux31
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0
a[0] => s1.IN0
a[0] => multiplexer_2_to_1:mux0.a
a[1] => multiplexer_2_to_1:mux0.b
a[1] => multiplexer_2_to_1:mux1.a
a[2] => multiplexer_2_to_1:mux1.b
a[2] => multiplexer_2_to_1:mux2.a
a[3] => multiplexer_2_to_1:mux2.b
a[3] => multiplexer_2_to_1:mux3.a
a[4] => multiplexer_2_to_1:mux3.b
a[4] => multiplexer_2_to_1:mux4.a
a[5] => multiplexer_2_to_1:mux4.b
a[5] => multiplexer_2_to_1:mux5.a
a[6] => multiplexer_2_to_1:mux5.b
a[6] => multiplexer_2_to_1:mux6.a
a[7] => multiplexer_2_to_1:mux6.b
a[7] => multiplexer_2_to_1:mux7.a
a[8] => multiplexer_2_to_1:mux7.b
a[8] => multiplexer_2_to_1:mux8.a
a[9] => multiplexer_2_to_1:mux8.b
a[9] => multiplexer_2_to_1:mux9.a
a[10] => multiplexer_2_to_1:mux9.b
a[10] => multiplexer_2_to_1:mux10.a
a[11] => multiplexer_2_to_1:mux10.b
a[11] => multiplexer_2_to_1:mux11.a
a[12] => multiplexer_2_to_1:mux11.b
a[12] => multiplexer_2_to_1:mux12.a
a[13] => multiplexer_2_to_1:mux12.b
a[13] => multiplexer_2_to_1:mux13.a
a[14] => multiplexer_2_to_1:mux13.b
a[14] => multiplexer_2_to_1:mux14.a
a[15] => multiplexer_2_to_1:mux14.b
a[15] => multiplexer_2_to_1:mux15.a
a[16] => multiplexer_2_to_1:mux15.b
a[16] => multiplexer_2_to_1:mux16.a
a[17] => multiplexer_2_to_1:mux16.b
a[17] => multiplexer_2_to_1:mux17.a
a[18] => multiplexer_2_to_1:mux17.b
a[18] => multiplexer_2_to_1:mux18.a
a[19] => multiplexer_2_to_1:mux18.b
a[19] => multiplexer_2_to_1:mux19.a
a[20] => multiplexer_2_to_1:mux19.b
a[20] => multiplexer_2_to_1:mux20.a
a[21] => multiplexer_2_to_1:mux20.b
a[21] => multiplexer_2_to_1:mux21.a
a[22] => multiplexer_2_to_1:mux21.b
a[22] => multiplexer_2_to_1:mux22.a
a[23] => multiplexer_2_to_1:mux22.b
a[23] => multiplexer_2_to_1:mux23.a
a[24] => multiplexer_2_to_1:mux23.b
a[24] => multiplexer_2_to_1:mux24.a
a[25] => multiplexer_2_to_1:mux24.b
a[25] => multiplexer_2_to_1:mux25.a
a[26] => multiplexer_2_to_1:mux25.b
a[26] => multiplexer_2_to_1:mux26.a
a[27] => multiplexer_2_to_1:mux26.b
a[27] => multiplexer_2_to_1:mux27.a
a[28] => multiplexer_2_to_1:mux27.b
a[28] => multiplexer_2_to_1:mux28.a
a[29] => multiplexer_2_to_1:mux28.b
a[29] => multiplexer_2_to_1:mux29.a
a[30] => multiplexer_2_to_1:mux29.b
a[30] => multiplexer_2_to_1:mux30.a
a[31] => multiplexer_2_to_1:mux30.b
a[31] => multiplexer_2_to_1:mux31.a
selector => multiplexer_2_to_1:mux0.selector
selector => multiplexer_2_to_1:mux1.selector
selector => multiplexer_2_to_1:mux2.selector
selector => multiplexer_2_to_1:mux3.selector
selector => multiplexer_2_to_1:mux4.selector
selector => multiplexer_2_to_1:mux5.selector
selector => multiplexer_2_to_1:mux6.selector
selector => multiplexer_2_to_1:mux7.selector
selector => multiplexer_2_to_1:mux8.selector
selector => multiplexer_2_to_1:mux9.selector
selector => multiplexer_2_to_1:mux10.selector
selector => multiplexer_2_to_1:mux11.selector
selector => multiplexer_2_to_1:mux12.selector
selector => multiplexer_2_to_1:mux13.selector
selector => multiplexer_2_to_1:mux14.selector
selector => multiplexer_2_to_1:mux15.selector
selector => multiplexer_2_to_1:mux16.selector
selector => multiplexer_2_to_1:mux17.selector
selector => multiplexer_2_to_1:mux18.selector
selector => multiplexer_2_to_1:mux19.selector
selector => multiplexer_2_to_1:mux20.selector
selector => multiplexer_2_to_1:mux21.selector
selector => multiplexer_2_to_1:mux22.selector
selector => multiplexer_2_to_1:mux23.selector
selector => multiplexer_2_to_1:mux24.selector
selector => multiplexer_2_to_1:mux25.selector
selector => multiplexer_2_to_1:mux26.selector
selector => multiplexer_2_to_1:mux27.selector
selector => multiplexer_2_to_1:mux28.selector
selector => multiplexer_2_to_1:mux29.selector
selector => multiplexer_2_to_1:mux30.selector
selector => multiplexer_2_to_1:mux31.selector
selector => s1.IN1
shifted_bit => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= multiplexer_2_to_1:mux0.o
o[2] <= multiplexer_2_to_1:mux1.o
o[3] <= multiplexer_2_to_1:mux2.o
o[4] <= multiplexer_2_to_1:mux3.o
o[5] <= multiplexer_2_to_1:mux4.o
o[6] <= multiplexer_2_to_1:mux5.o
o[7] <= multiplexer_2_to_1:mux6.o
o[8] <= multiplexer_2_to_1:mux7.o
o[9] <= multiplexer_2_to_1:mux8.o
o[10] <= multiplexer_2_to_1:mux9.o
o[11] <= multiplexer_2_to_1:mux10.o
o[12] <= multiplexer_2_to_1:mux11.o
o[13] <= multiplexer_2_to_1:mux12.o
o[14] <= multiplexer_2_to_1:mux13.o
o[15] <= multiplexer_2_to_1:mux14.o
o[16] <= multiplexer_2_to_1:mux15.o
o[17] <= multiplexer_2_to_1:mux16.o
o[18] <= multiplexer_2_to_1:mux17.o
o[19] <= multiplexer_2_to_1:mux18.o
o[20] <= multiplexer_2_to_1:mux19.o
o[21] <= multiplexer_2_to_1:mux20.o
o[22] <= multiplexer_2_to_1:mux21.o
o[23] <= multiplexer_2_to_1:mux22.o
o[24] <= multiplexer_2_to_1:mux23.o
o[25] <= multiplexer_2_to_1:mux24.o
o[26] <= multiplexer_2_to_1:mux25.o
o[27] <= multiplexer_2_to_1:mux26.o
o[28] <= multiplexer_2_to_1:mux27.o
o[29] <= multiplexer_2_to_1:mux28.o
o[30] <= multiplexer_2_to_1:mux29.o
o[31] <= multiplexer_2_to_1:mux30.o
o[32] <= multiplexer_2_to_1:mux31.o


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux0
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux1
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux2
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux3
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux4
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux5
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux6
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux7
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux8
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux9
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux10
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux11
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux12
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux13
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux14
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux15
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux16
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux17
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux18
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux19
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux20
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux21
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux22
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux23
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux24
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux25
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux26
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux27
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux28
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux29
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux30
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux31
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1
a[0] => s1[0].IN0
a[0] => multiplexer_2_to_1:mux0.a
a[1] => s1[1].IN0
a[1] => multiplexer_2_to_1:mux1.a
a[2] => multiplexer_2_to_1:mux0.b
a[2] => multiplexer_2_to_1:mux2.a
a[3] => multiplexer_2_to_1:mux1.b
a[3] => multiplexer_2_to_1:mux3.a
a[4] => multiplexer_2_to_1:mux2.b
a[4] => multiplexer_2_to_1:mux4.a
a[5] => multiplexer_2_to_1:mux3.b
a[5] => multiplexer_2_to_1:mux5.a
a[6] => multiplexer_2_to_1:mux4.b
a[6] => multiplexer_2_to_1:mux6.a
a[7] => multiplexer_2_to_1:mux5.b
a[7] => multiplexer_2_to_1:mux7.a
a[8] => multiplexer_2_to_1:mux6.b
a[8] => multiplexer_2_to_1:mux8.a
a[9] => multiplexer_2_to_1:mux7.b
a[9] => multiplexer_2_to_1:mux9.a
a[10] => multiplexer_2_to_1:mux8.b
a[10] => multiplexer_2_to_1:mux10.a
a[11] => multiplexer_2_to_1:mux9.b
a[11] => multiplexer_2_to_1:mux11.a
a[12] => multiplexer_2_to_1:mux10.b
a[12] => multiplexer_2_to_1:mux12.a
a[13] => multiplexer_2_to_1:mux11.b
a[13] => multiplexer_2_to_1:mux13.a
a[14] => multiplexer_2_to_1:mux12.b
a[14] => multiplexer_2_to_1:mux14.a
a[15] => multiplexer_2_to_1:mux13.b
a[15] => multiplexer_2_to_1:mux15.a
a[16] => multiplexer_2_to_1:mux14.b
a[16] => multiplexer_2_to_1:mux16.a
a[17] => multiplexer_2_to_1:mux15.b
a[17] => multiplexer_2_to_1:mux17.a
a[18] => multiplexer_2_to_1:mux16.b
a[18] => multiplexer_2_to_1:mux18.a
a[19] => multiplexer_2_to_1:mux17.b
a[19] => multiplexer_2_to_1:mux19.a
a[20] => multiplexer_2_to_1:mux18.b
a[20] => multiplexer_2_to_1:mux20.a
a[21] => multiplexer_2_to_1:mux19.b
a[21] => multiplexer_2_to_1:mux21.a
a[22] => multiplexer_2_to_1:mux20.b
a[22] => multiplexer_2_to_1:mux22.a
a[23] => multiplexer_2_to_1:mux21.b
a[23] => multiplexer_2_to_1:mux23.a
a[24] => multiplexer_2_to_1:mux22.b
a[24] => multiplexer_2_to_1:mux24.a
a[25] => multiplexer_2_to_1:mux23.b
a[25] => multiplexer_2_to_1:mux25.a
a[26] => multiplexer_2_to_1:mux24.b
a[26] => multiplexer_2_to_1:mux26.a
a[27] => multiplexer_2_to_1:mux25.b
a[27] => multiplexer_2_to_1:mux27.a
a[28] => multiplexer_2_to_1:mux26.b
a[28] => multiplexer_2_to_1:mux28.a
a[29] => multiplexer_2_to_1:mux27.b
a[29] => multiplexer_2_to_1:mux29.a
a[30] => multiplexer_2_to_1:mux28.b
a[30] => multiplexer_2_to_1:mux30.a
a[31] => multiplexer_2_to_1:mux29.b
a[31] => multiplexer_2_to_1:mux31.a
selector => multiplexer_2_to_1:mux0.selector
selector => multiplexer_2_to_1:mux1.selector
selector => multiplexer_2_to_1:mux2.selector
selector => multiplexer_2_to_1:mux3.selector
selector => multiplexer_2_to_1:mux4.selector
selector => multiplexer_2_to_1:mux5.selector
selector => multiplexer_2_to_1:mux6.selector
selector => multiplexer_2_to_1:mux7.selector
selector => multiplexer_2_to_1:mux8.selector
selector => multiplexer_2_to_1:mux9.selector
selector => multiplexer_2_to_1:mux10.selector
selector => multiplexer_2_to_1:mux11.selector
selector => multiplexer_2_to_1:mux12.selector
selector => multiplexer_2_to_1:mux13.selector
selector => multiplexer_2_to_1:mux14.selector
selector => multiplexer_2_to_1:mux15.selector
selector => multiplexer_2_to_1:mux16.selector
selector => multiplexer_2_to_1:mux17.selector
selector => multiplexer_2_to_1:mux18.selector
selector => multiplexer_2_to_1:mux19.selector
selector => multiplexer_2_to_1:mux20.selector
selector => multiplexer_2_to_1:mux21.selector
selector => multiplexer_2_to_1:mux22.selector
selector => multiplexer_2_to_1:mux23.selector
selector => multiplexer_2_to_1:mux24.selector
selector => multiplexer_2_to_1:mux25.selector
selector => multiplexer_2_to_1:mux26.selector
selector => multiplexer_2_to_1:mux27.selector
selector => multiplexer_2_to_1:mux28.selector
selector => multiplexer_2_to_1:mux29.selector
selector => multiplexer_2_to_1:mux30.selector
selector => multiplexer_2_to_1:mux31.selector
selector => s1[1].IN1
selector => s1[0].IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= multiplexer_2_to_1:mux0.o
o[3] <= multiplexer_2_to_1:mux1.o
o[4] <= multiplexer_2_to_1:mux2.o
o[5] <= multiplexer_2_to_1:mux3.o
o[6] <= multiplexer_2_to_1:mux4.o
o[7] <= multiplexer_2_to_1:mux5.o
o[8] <= multiplexer_2_to_1:mux6.o
o[9] <= multiplexer_2_to_1:mux7.o
o[10] <= multiplexer_2_to_1:mux8.o
o[11] <= multiplexer_2_to_1:mux9.o
o[12] <= multiplexer_2_to_1:mux10.o
o[13] <= multiplexer_2_to_1:mux11.o
o[14] <= multiplexer_2_to_1:mux12.o
o[15] <= multiplexer_2_to_1:mux13.o
o[16] <= multiplexer_2_to_1:mux14.o
o[17] <= multiplexer_2_to_1:mux15.o
o[18] <= multiplexer_2_to_1:mux16.o
o[19] <= multiplexer_2_to_1:mux17.o
o[20] <= multiplexer_2_to_1:mux18.o
o[21] <= multiplexer_2_to_1:mux19.o
o[22] <= multiplexer_2_to_1:mux20.o
o[23] <= multiplexer_2_to_1:mux21.o
o[24] <= multiplexer_2_to_1:mux22.o
o[25] <= multiplexer_2_to_1:mux23.o
o[26] <= multiplexer_2_to_1:mux24.o
o[27] <= multiplexer_2_to_1:mux25.o
o[28] <= multiplexer_2_to_1:mux26.o
o[29] <= multiplexer_2_to_1:mux27.o
o[30] <= multiplexer_2_to_1:mux28.o
o[31] <= multiplexer_2_to_1:mux29.o
o[32] <= multiplexer_2_to_1:mux30.o
o[33] <= multiplexer_2_to_1:mux31.o


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux0
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux1
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux2
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux3
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux4
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux5
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux6
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux7
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux8
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux9
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux10
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux11
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux12
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux13
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux14
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux15
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux16
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux17
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux18
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux19
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux20
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux21
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux22
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux23
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux24
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux25
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux26
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux27
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux28
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux29
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux30
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux31
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2
a[0] => s1[0].IN0
a[0] => multiplexer_2_to_1:mux0.a
a[1] => s1[1].IN0
a[1] => multiplexer_2_to_1:mux1.a
a[2] => s1[2].IN0
a[2] => multiplexer_2_to_1:mux2.a
a[3] => s1[3].IN0
a[3] => multiplexer_2_to_1:mux3.a
a[4] => multiplexer_2_to_1:mux0.b
a[4] => multiplexer_2_to_1:mux4.a
a[5] => multiplexer_2_to_1:mux1.b
a[5] => multiplexer_2_to_1:mux5.a
a[6] => multiplexer_2_to_1:mux2.b
a[6] => multiplexer_2_to_1:mux6.a
a[7] => multiplexer_2_to_1:mux3.b
a[7] => multiplexer_2_to_1:mux7.a
a[8] => multiplexer_2_to_1:mux4.b
a[8] => multiplexer_2_to_1:mux8.a
a[9] => multiplexer_2_to_1:mux5.b
a[9] => multiplexer_2_to_1:mux9.a
a[10] => multiplexer_2_to_1:mux6.b
a[10] => multiplexer_2_to_1:mux10.a
a[11] => multiplexer_2_to_1:mux7.b
a[11] => multiplexer_2_to_1:mux11.a
a[12] => multiplexer_2_to_1:mux8.b
a[12] => multiplexer_2_to_1:mux12.a
a[13] => multiplexer_2_to_1:mux9.b
a[13] => multiplexer_2_to_1:mux13.a
a[14] => multiplexer_2_to_1:mux10.b
a[14] => multiplexer_2_to_1:mux14.a
a[15] => multiplexer_2_to_1:mux11.b
a[15] => multiplexer_2_to_1:mux15.a
a[16] => multiplexer_2_to_1:mux12.b
a[16] => multiplexer_2_to_1:mux16.a
a[17] => multiplexer_2_to_1:mux13.b
a[17] => multiplexer_2_to_1:mux17.a
a[18] => multiplexer_2_to_1:mux14.b
a[18] => multiplexer_2_to_1:mux18.a
a[19] => multiplexer_2_to_1:mux15.b
a[19] => multiplexer_2_to_1:mux19.a
a[20] => multiplexer_2_to_1:mux16.b
a[20] => multiplexer_2_to_1:mux20.a
a[21] => multiplexer_2_to_1:mux17.b
a[21] => multiplexer_2_to_1:mux21.a
a[22] => multiplexer_2_to_1:mux18.b
a[22] => multiplexer_2_to_1:mux22.a
a[23] => multiplexer_2_to_1:mux19.b
a[23] => multiplexer_2_to_1:mux23.a
a[24] => multiplexer_2_to_1:mux20.b
a[24] => multiplexer_2_to_1:mux24.a
a[25] => multiplexer_2_to_1:mux21.b
a[25] => multiplexer_2_to_1:mux25.a
a[26] => multiplexer_2_to_1:mux22.b
a[26] => multiplexer_2_to_1:mux26.a
a[27] => multiplexer_2_to_1:mux23.b
a[27] => multiplexer_2_to_1:mux27.a
a[28] => multiplexer_2_to_1:mux24.b
a[28] => multiplexer_2_to_1:mux28.a
a[29] => multiplexer_2_to_1:mux25.b
a[29] => multiplexer_2_to_1:mux29.a
a[30] => multiplexer_2_to_1:mux26.b
a[30] => multiplexer_2_to_1:mux30.a
a[31] => multiplexer_2_to_1:mux27.b
a[31] => multiplexer_2_to_1:mux31.a
selector => multiplexer_2_to_1:mux0.selector
selector => multiplexer_2_to_1:mux1.selector
selector => multiplexer_2_to_1:mux2.selector
selector => multiplexer_2_to_1:mux3.selector
selector => multiplexer_2_to_1:mux4.selector
selector => multiplexer_2_to_1:mux5.selector
selector => multiplexer_2_to_1:mux6.selector
selector => multiplexer_2_to_1:mux7.selector
selector => multiplexer_2_to_1:mux8.selector
selector => multiplexer_2_to_1:mux9.selector
selector => multiplexer_2_to_1:mux10.selector
selector => multiplexer_2_to_1:mux11.selector
selector => multiplexer_2_to_1:mux12.selector
selector => multiplexer_2_to_1:mux13.selector
selector => multiplexer_2_to_1:mux14.selector
selector => multiplexer_2_to_1:mux15.selector
selector => multiplexer_2_to_1:mux16.selector
selector => multiplexer_2_to_1:mux17.selector
selector => multiplexer_2_to_1:mux18.selector
selector => multiplexer_2_to_1:mux19.selector
selector => multiplexer_2_to_1:mux20.selector
selector => multiplexer_2_to_1:mux21.selector
selector => multiplexer_2_to_1:mux22.selector
selector => multiplexer_2_to_1:mux23.selector
selector => multiplexer_2_to_1:mux24.selector
selector => multiplexer_2_to_1:mux25.selector
selector => multiplexer_2_to_1:mux26.selector
selector => multiplexer_2_to_1:mux27.selector
selector => multiplexer_2_to_1:mux28.selector
selector => multiplexer_2_to_1:mux29.selector
selector => multiplexer_2_to_1:mux30.selector
selector => multiplexer_2_to_1:mux31.selector
selector => s1[3].IN1
selector => s1[2].IN1
selector => s1[1].IN1
selector => s1[0].IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= multiplexer_2_to_1:mux0.o
o[5] <= multiplexer_2_to_1:mux1.o
o[6] <= multiplexer_2_to_1:mux2.o
o[7] <= multiplexer_2_to_1:mux3.o
o[8] <= multiplexer_2_to_1:mux4.o
o[9] <= multiplexer_2_to_1:mux5.o
o[10] <= multiplexer_2_to_1:mux6.o
o[11] <= multiplexer_2_to_1:mux7.o
o[12] <= multiplexer_2_to_1:mux8.o
o[13] <= multiplexer_2_to_1:mux9.o
o[14] <= multiplexer_2_to_1:mux10.o
o[15] <= multiplexer_2_to_1:mux11.o
o[16] <= multiplexer_2_to_1:mux12.o
o[17] <= multiplexer_2_to_1:mux13.o
o[18] <= multiplexer_2_to_1:mux14.o
o[19] <= multiplexer_2_to_1:mux15.o
o[20] <= multiplexer_2_to_1:mux16.o
o[21] <= multiplexer_2_to_1:mux17.o
o[22] <= multiplexer_2_to_1:mux18.o
o[23] <= multiplexer_2_to_1:mux19.o
o[24] <= multiplexer_2_to_1:mux20.o
o[25] <= multiplexer_2_to_1:mux21.o
o[26] <= multiplexer_2_to_1:mux22.o
o[27] <= multiplexer_2_to_1:mux23.o
o[28] <= multiplexer_2_to_1:mux24.o
o[29] <= multiplexer_2_to_1:mux25.o
o[30] <= multiplexer_2_to_1:mux26.o
o[31] <= multiplexer_2_to_1:mux27.o
o[32] <= multiplexer_2_to_1:mux28.o
o[33] <= multiplexer_2_to_1:mux29.o
o[34] <= multiplexer_2_to_1:mux30.o
o[35] <= multiplexer_2_to_1:mux31.o


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux0
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux1
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux2
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux3
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux4
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux5
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux6
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux7
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux8
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux9
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux10
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux11
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux12
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux13
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux14
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux15
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux16
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux17
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux18
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux19
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux20
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux21
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux22
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux23
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux24
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux25
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux26
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux27
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux28
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux29
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux30
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux31
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3
a[0] => s1[0].IN0
a[0] => multiplexer_2_to_1:mux0.a
a[1] => s1[1].IN0
a[1] => multiplexer_2_to_1:mux1.a
a[2] => s1[2].IN0
a[2] => multiplexer_2_to_1:mux2.a
a[3] => s1[3].IN0
a[3] => multiplexer_2_to_1:mux3.a
a[4] => s1[4].IN0
a[4] => multiplexer_2_to_1:mux4.a
a[5] => s1[5].IN0
a[5] => multiplexer_2_to_1:mux5.a
a[6] => s1[6].IN0
a[6] => multiplexer_2_to_1:mux6.a
a[7] => s1[7].IN0
a[7] => multiplexer_2_to_1:mux7.a
a[8] => multiplexer_2_to_1:mux0.b
a[8] => multiplexer_2_to_1:mux8.a
a[9] => multiplexer_2_to_1:mux1.b
a[9] => multiplexer_2_to_1:mux9.a
a[10] => multiplexer_2_to_1:mux2.b
a[10] => multiplexer_2_to_1:mux10.a
a[11] => multiplexer_2_to_1:mux3.b
a[11] => multiplexer_2_to_1:mux11.a
a[12] => multiplexer_2_to_1:mux4.b
a[12] => multiplexer_2_to_1:mux12.a
a[13] => multiplexer_2_to_1:mux5.b
a[13] => multiplexer_2_to_1:mux13.a
a[14] => multiplexer_2_to_1:mux6.b
a[14] => multiplexer_2_to_1:mux14.a
a[15] => multiplexer_2_to_1:mux7.b
a[15] => multiplexer_2_to_1:mux15.a
a[16] => multiplexer_2_to_1:mux8.b
a[16] => multiplexer_2_to_1:mux16.a
a[17] => multiplexer_2_to_1:mux9.b
a[17] => multiplexer_2_to_1:mux17.a
a[18] => multiplexer_2_to_1:mux10.b
a[18] => multiplexer_2_to_1:mux18.a
a[19] => multiplexer_2_to_1:mux11.b
a[19] => multiplexer_2_to_1:mux19.a
a[20] => multiplexer_2_to_1:mux12.b
a[20] => multiplexer_2_to_1:mux20.a
a[21] => multiplexer_2_to_1:mux13.b
a[21] => multiplexer_2_to_1:mux21.a
a[22] => multiplexer_2_to_1:mux14.b
a[22] => multiplexer_2_to_1:mux22.a
a[23] => multiplexer_2_to_1:mux15.b
a[23] => multiplexer_2_to_1:mux23.a
a[24] => multiplexer_2_to_1:mux16.b
a[24] => multiplexer_2_to_1:mux24.a
a[25] => multiplexer_2_to_1:mux17.b
a[25] => multiplexer_2_to_1:mux25.a
a[26] => multiplexer_2_to_1:mux18.b
a[26] => multiplexer_2_to_1:mux26.a
a[27] => multiplexer_2_to_1:mux19.b
a[27] => multiplexer_2_to_1:mux27.a
a[28] => multiplexer_2_to_1:mux20.b
a[28] => multiplexer_2_to_1:mux28.a
a[29] => multiplexer_2_to_1:mux21.b
a[29] => multiplexer_2_to_1:mux29.a
a[30] => multiplexer_2_to_1:mux22.b
a[30] => multiplexer_2_to_1:mux30.a
a[31] => multiplexer_2_to_1:mux23.b
a[31] => multiplexer_2_to_1:mux31.a
selector => multiplexer_2_to_1:mux0.selector
selector => multiplexer_2_to_1:mux1.selector
selector => multiplexer_2_to_1:mux2.selector
selector => multiplexer_2_to_1:mux3.selector
selector => multiplexer_2_to_1:mux4.selector
selector => multiplexer_2_to_1:mux5.selector
selector => multiplexer_2_to_1:mux6.selector
selector => multiplexer_2_to_1:mux7.selector
selector => multiplexer_2_to_1:mux8.selector
selector => multiplexer_2_to_1:mux9.selector
selector => multiplexer_2_to_1:mux10.selector
selector => multiplexer_2_to_1:mux11.selector
selector => multiplexer_2_to_1:mux12.selector
selector => multiplexer_2_to_1:mux13.selector
selector => multiplexer_2_to_1:mux14.selector
selector => multiplexer_2_to_1:mux15.selector
selector => multiplexer_2_to_1:mux16.selector
selector => multiplexer_2_to_1:mux17.selector
selector => multiplexer_2_to_1:mux18.selector
selector => multiplexer_2_to_1:mux19.selector
selector => multiplexer_2_to_1:mux20.selector
selector => multiplexer_2_to_1:mux21.selector
selector => multiplexer_2_to_1:mux22.selector
selector => multiplexer_2_to_1:mux23.selector
selector => multiplexer_2_to_1:mux24.selector
selector => multiplexer_2_to_1:mux25.selector
selector => multiplexer_2_to_1:mux26.selector
selector => multiplexer_2_to_1:mux27.selector
selector => multiplexer_2_to_1:mux28.selector
selector => multiplexer_2_to_1:mux29.selector
selector => multiplexer_2_to_1:mux30.selector
selector => multiplexer_2_to_1:mux31.selector
selector => s1[7].IN1
selector => s1[6].IN1
selector => s1[5].IN1
selector => s1[4].IN1
selector => s1[3].IN1
selector => s1[2].IN1
selector => s1[1].IN1
selector => s1[0].IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= multiplexer_2_to_1:mux0.o
o[9] <= multiplexer_2_to_1:mux1.o
o[10] <= multiplexer_2_to_1:mux2.o
o[11] <= multiplexer_2_to_1:mux3.o
o[12] <= multiplexer_2_to_1:mux4.o
o[13] <= multiplexer_2_to_1:mux5.o
o[14] <= multiplexer_2_to_1:mux6.o
o[15] <= multiplexer_2_to_1:mux7.o
o[16] <= multiplexer_2_to_1:mux8.o
o[17] <= multiplexer_2_to_1:mux9.o
o[18] <= multiplexer_2_to_1:mux10.o
o[19] <= multiplexer_2_to_1:mux11.o
o[20] <= multiplexer_2_to_1:mux12.o
o[21] <= multiplexer_2_to_1:mux13.o
o[22] <= multiplexer_2_to_1:mux14.o
o[23] <= multiplexer_2_to_1:mux15.o
o[24] <= multiplexer_2_to_1:mux16.o
o[25] <= multiplexer_2_to_1:mux17.o
o[26] <= multiplexer_2_to_1:mux18.o
o[27] <= multiplexer_2_to_1:mux19.o
o[28] <= multiplexer_2_to_1:mux20.o
o[29] <= multiplexer_2_to_1:mux21.o
o[30] <= multiplexer_2_to_1:mux22.o
o[31] <= multiplexer_2_to_1:mux23.o
o[32] <= multiplexer_2_to_1:mux24.o
o[33] <= multiplexer_2_to_1:mux25.o
o[34] <= multiplexer_2_to_1:mux26.o
o[35] <= multiplexer_2_to_1:mux27.o
o[36] <= multiplexer_2_to_1:mux28.o
o[37] <= multiplexer_2_to_1:mux29.o
o[38] <= multiplexer_2_to_1:mux30.o
o[39] <= multiplexer_2_to_1:mux31.o


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux0
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux1
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux2
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux3
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux4
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux5
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux6
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux7
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux8
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux9
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux10
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux11
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux12
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux13
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux14
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux15
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux16
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux17
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux18
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux19
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux20
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux21
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux22
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux23
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux24
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux25
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux26
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux27
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux28
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux29
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux30
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux31
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4
a[0] => s1[0].IN0
a[0] => multiplexer_2_to_1:mux0.a
a[1] => s1[1].IN0
a[1] => multiplexer_2_to_1:mux1.a
a[2] => s1[2].IN0
a[2] => multiplexer_2_to_1:mux2.a
a[3] => s1[3].IN0
a[3] => multiplexer_2_to_1:mux3.a
a[4] => s1[4].IN0
a[4] => multiplexer_2_to_1:mux4.a
a[5] => s1[5].IN0
a[5] => multiplexer_2_to_1:mux5.a
a[6] => s1[6].IN0
a[6] => multiplexer_2_to_1:mux6.a
a[7] => s1[7].IN0
a[7] => multiplexer_2_to_1:mux7.a
a[8] => s1[8].IN0
a[8] => multiplexer_2_to_1:mux8.a
a[9] => s1[9].IN0
a[9] => multiplexer_2_to_1:mux9.a
a[10] => s1[10].IN0
a[10] => multiplexer_2_to_1:mux10.a
a[11] => s1[11].IN0
a[11] => multiplexer_2_to_1:mux11.a
a[12] => s1[12].IN0
a[12] => multiplexer_2_to_1:mux12.a
a[13] => s1[13].IN0
a[13] => multiplexer_2_to_1:mux13.a
a[14] => s1[14].IN0
a[14] => multiplexer_2_to_1:mux14.a
a[15] => s1[15].IN0
a[15] => multiplexer_2_to_1:mux15.a
a[16] => multiplexer_2_to_1:mux0.b
a[16] => multiplexer_2_to_1:mux16.a
a[17] => multiplexer_2_to_1:mux1.b
a[17] => multiplexer_2_to_1:mux17.a
a[18] => multiplexer_2_to_1:mux2.b
a[18] => multiplexer_2_to_1:mux18.a
a[19] => multiplexer_2_to_1:mux3.b
a[19] => multiplexer_2_to_1:mux19.a
a[20] => multiplexer_2_to_1:mux4.b
a[20] => multiplexer_2_to_1:mux20.a
a[21] => multiplexer_2_to_1:mux5.b
a[21] => multiplexer_2_to_1:mux21.a
a[22] => multiplexer_2_to_1:mux6.b
a[22] => multiplexer_2_to_1:mux22.a
a[23] => multiplexer_2_to_1:mux7.b
a[23] => multiplexer_2_to_1:mux23.a
a[24] => multiplexer_2_to_1:mux8.b
a[24] => multiplexer_2_to_1:mux24.a
a[25] => multiplexer_2_to_1:mux9.b
a[25] => multiplexer_2_to_1:mux25.a
a[26] => multiplexer_2_to_1:mux10.b
a[26] => multiplexer_2_to_1:mux26.a
a[27] => multiplexer_2_to_1:mux11.b
a[27] => multiplexer_2_to_1:mux27.a
a[28] => multiplexer_2_to_1:mux12.b
a[28] => multiplexer_2_to_1:mux28.a
a[29] => multiplexer_2_to_1:mux13.b
a[29] => multiplexer_2_to_1:mux29.a
a[30] => multiplexer_2_to_1:mux14.b
a[30] => multiplexer_2_to_1:mux30.a
a[31] => multiplexer_2_to_1:mux15.b
a[31] => multiplexer_2_to_1:mux31.a
selector => multiplexer_2_to_1:mux0.selector
selector => multiplexer_2_to_1:mux1.selector
selector => multiplexer_2_to_1:mux2.selector
selector => multiplexer_2_to_1:mux3.selector
selector => multiplexer_2_to_1:mux4.selector
selector => multiplexer_2_to_1:mux5.selector
selector => multiplexer_2_to_1:mux6.selector
selector => multiplexer_2_to_1:mux7.selector
selector => multiplexer_2_to_1:mux8.selector
selector => multiplexer_2_to_1:mux9.selector
selector => multiplexer_2_to_1:mux10.selector
selector => multiplexer_2_to_1:mux11.selector
selector => multiplexer_2_to_1:mux12.selector
selector => multiplexer_2_to_1:mux13.selector
selector => multiplexer_2_to_1:mux14.selector
selector => multiplexer_2_to_1:mux15.selector
selector => multiplexer_2_to_1:mux16.selector
selector => multiplexer_2_to_1:mux17.selector
selector => multiplexer_2_to_1:mux18.selector
selector => multiplexer_2_to_1:mux19.selector
selector => multiplexer_2_to_1:mux20.selector
selector => multiplexer_2_to_1:mux21.selector
selector => multiplexer_2_to_1:mux22.selector
selector => multiplexer_2_to_1:mux23.selector
selector => multiplexer_2_to_1:mux24.selector
selector => multiplexer_2_to_1:mux25.selector
selector => multiplexer_2_to_1:mux26.selector
selector => multiplexer_2_to_1:mux27.selector
selector => multiplexer_2_to_1:mux28.selector
selector => multiplexer_2_to_1:mux29.selector
selector => multiplexer_2_to_1:mux30.selector
selector => multiplexer_2_to_1:mux31.selector
selector => s1[15].IN1
selector => s1[14].IN1
selector => s1[13].IN1
selector => s1[12].IN1
selector => s1[11].IN1
selector => s1[10].IN1
selector => s1[9].IN1
selector => s1[8].IN1
selector => s1[7].IN1
selector => s1[6].IN1
selector => s1[5].IN1
selector => s1[4].IN1
selector => s1[3].IN1
selector => s1[2].IN1
selector => s1[1].IN1
selector => s1[0].IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
shifted_bit => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= multiplexer_2_to_1:mux0.o
o[17] <= multiplexer_2_to_1:mux1.o
o[18] <= multiplexer_2_to_1:mux2.o
o[19] <= multiplexer_2_to_1:mux3.o
o[20] <= multiplexer_2_to_1:mux4.o
o[21] <= multiplexer_2_to_1:mux5.o
o[22] <= multiplexer_2_to_1:mux6.o
o[23] <= multiplexer_2_to_1:mux7.o
o[24] <= multiplexer_2_to_1:mux8.o
o[25] <= multiplexer_2_to_1:mux9.o
o[26] <= multiplexer_2_to_1:mux10.o
o[27] <= multiplexer_2_to_1:mux11.o
o[28] <= multiplexer_2_to_1:mux12.o
o[29] <= multiplexer_2_to_1:mux13.o
o[30] <= multiplexer_2_to_1:mux14.o
o[31] <= multiplexer_2_to_1:mux15.o
o[32] <= multiplexer_2_to_1:mux16.o
o[33] <= multiplexer_2_to_1:mux17.o
o[34] <= multiplexer_2_to_1:mux18.o
o[35] <= multiplexer_2_to_1:mux19.o
o[36] <= multiplexer_2_to_1:mux20.o
o[37] <= multiplexer_2_to_1:mux21.o
o[38] <= multiplexer_2_to_1:mux22.o
o[39] <= multiplexer_2_to_1:mux23.o
o[40] <= multiplexer_2_to_1:mux24.o
o[41] <= multiplexer_2_to_1:mux25.o
o[42] <= multiplexer_2_to_1:mux26.o
o[43] <= multiplexer_2_to_1:mux27.o
o[44] <= multiplexer_2_to_1:mux28.o
o[45] <= multiplexer_2_to_1:mux29.o
o[46] <= multiplexer_2_to_1:mux30.o
o[47] <= multiplexer_2_to_1:mux31.o


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux0
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux1
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux2
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux3
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux4
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux5
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux6
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux7
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux8
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux9
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux10
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux11
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux12
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux13
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux14
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux15
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux16
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux17
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux18
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux19
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux20
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux21
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux22
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux23
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux24
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux25
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux26
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux27
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux28
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux29
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux30
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux31
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter
a[0] => multiplexer_2_to_1:mux0.b
a[0] => multiplexer_2_to_1:mux31.a
a[1] => multiplexer_2_to_1:mux1.b
a[1] => multiplexer_2_to_1:mux30.a
a[2] => multiplexer_2_to_1:mux2.b
a[2] => multiplexer_2_to_1:mux29.a
a[3] => multiplexer_2_to_1:mux3.b
a[3] => multiplexer_2_to_1:mux28.a
a[4] => multiplexer_2_to_1:mux4.b
a[4] => multiplexer_2_to_1:mux27.a
a[5] => multiplexer_2_to_1:mux5.b
a[5] => multiplexer_2_to_1:mux26.a
a[6] => multiplexer_2_to_1:mux6.b
a[6] => multiplexer_2_to_1:mux25.a
a[7] => multiplexer_2_to_1:mux7.b
a[7] => multiplexer_2_to_1:mux24.a
a[8] => multiplexer_2_to_1:mux8.b
a[8] => multiplexer_2_to_1:mux23.a
a[9] => multiplexer_2_to_1:mux9.b
a[9] => multiplexer_2_to_1:mux22.a
a[10] => multiplexer_2_to_1:mux10.b
a[10] => multiplexer_2_to_1:mux21.a
a[11] => multiplexer_2_to_1:mux11.b
a[11] => multiplexer_2_to_1:mux20.a
a[12] => multiplexer_2_to_1:mux12.b
a[12] => multiplexer_2_to_1:mux19.a
a[13] => multiplexer_2_to_1:mux13.b
a[13] => multiplexer_2_to_1:mux18.a
a[14] => multiplexer_2_to_1:mux14.b
a[14] => multiplexer_2_to_1:mux17.a
a[15] => multiplexer_2_to_1:mux15.b
a[15] => multiplexer_2_to_1:mux16.a
a[16] => multiplexer_2_to_1:mux15.a
a[16] => multiplexer_2_to_1:mux16.b
a[17] => multiplexer_2_to_1:mux14.a
a[17] => multiplexer_2_to_1:mux17.b
a[18] => multiplexer_2_to_1:mux13.a
a[18] => multiplexer_2_to_1:mux18.b
a[19] => multiplexer_2_to_1:mux12.a
a[19] => multiplexer_2_to_1:mux19.b
a[20] => multiplexer_2_to_1:mux11.a
a[20] => multiplexer_2_to_1:mux20.b
a[21] => multiplexer_2_to_1:mux10.a
a[21] => multiplexer_2_to_1:mux21.b
a[22] => multiplexer_2_to_1:mux9.a
a[22] => multiplexer_2_to_1:mux22.b
a[23] => multiplexer_2_to_1:mux8.a
a[23] => multiplexer_2_to_1:mux23.b
a[24] => multiplexer_2_to_1:mux7.a
a[24] => multiplexer_2_to_1:mux24.b
a[25] => multiplexer_2_to_1:mux6.a
a[25] => multiplexer_2_to_1:mux25.b
a[26] => multiplexer_2_to_1:mux5.a
a[26] => multiplexer_2_to_1:mux26.b
a[27] => multiplexer_2_to_1:mux4.a
a[27] => multiplexer_2_to_1:mux27.b
a[28] => multiplexer_2_to_1:mux3.a
a[28] => multiplexer_2_to_1:mux28.b
a[29] => multiplexer_2_to_1:mux2.a
a[29] => multiplexer_2_to_1:mux29.b
a[30] => multiplexer_2_to_1:mux1.a
a[30] => multiplexer_2_to_1:mux30.b
a[31] => multiplexer_2_to_1:mux0.a
a[31] => multiplexer_2_to_1:mux31.b
is_right_shift => multiplexer_2_to_1:mux0.selector
is_right_shift => multiplexer_2_to_1:mux1.selector
is_right_shift => multiplexer_2_to_1:mux2.selector
is_right_shift => multiplexer_2_to_1:mux3.selector
is_right_shift => multiplexer_2_to_1:mux4.selector
is_right_shift => multiplexer_2_to_1:mux5.selector
is_right_shift => multiplexer_2_to_1:mux6.selector
is_right_shift => multiplexer_2_to_1:mux7.selector
is_right_shift => multiplexer_2_to_1:mux8.selector
is_right_shift => multiplexer_2_to_1:mux9.selector
is_right_shift => multiplexer_2_to_1:mux10.selector
is_right_shift => multiplexer_2_to_1:mux11.selector
is_right_shift => multiplexer_2_to_1:mux12.selector
is_right_shift => multiplexer_2_to_1:mux13.selector
is_right_shift => multiplexer_2_to_1:mux14.selector
is_right_shift => multiplexer_2_to_1:mux15.selector
is_right_shift => multiplexer_2_to_1:mux16.selector
is_right_shift => multiplexer_2_to_1:mux17.selector
is_right_shift => multiplexer_2_to_1:mux18.selector
is_right_shift => multiplexer_2_to_1:mux19.selector
is_right_shift => multiplexer_2_to_1:mux20.selector
is_right_shift => multiplexer_2_to_1:mux21.selector
is_right_shift => multiplexer_2_to_1:mux22.selector
is_right_shift => multiplexer_2_to_1:mux23.selector
is_right_shift => multiplexer_2_to_1:mux24.selector
is_right_shift => multiplexer_2_to_1:mux25.selector
is_right_shift => multiplexer_2_to_1:mux26.selector
is_right_shift => multiplexer_2_to_1:mux27.selector
is_right_shift => multiplexer_2_to_1:mux28.selector
is_right_shift => multiplexer_2_to_1:mux29.selector
is_right_shift => multiplexer_2_to_1:mux30.selector
is_right_shift => multiplexer_2_to_1:mux31.selector
o[0] <= multiplexer_2_to_1:mux0.o
o[1] <= multiplexer_2_to_1:mux1.o
o[2] <= multiplexer_2_to_1:mux2.o
o[3] <= multiplexer_2_to_1:mux3.o
o[4] <= multiplexer_2_to_1:mux4.o
o[5] <= multiplexer_2_to_1:mux5.o
o[6] <= multiplexer_2_to_1:mux6.o
o[7] <= multiplexer_2_to_1:mux7.o
o[8] <= multiplexer_2_to_1:mux8.o
o[9] <= multiplexer_2_to_1:mux9.o
o[10] <= multiplexer_2_to_1:mux10.o
o[11] <= multiplexer_2_to_1:mux11.o
o[12] <= multiplexer_2_to_1:mux12.o
o[13] <= multiplexer_2_to_1:mux13.o
o[14] <= multiplexer_2_to_1:mux14.o
o[15] <= multiplexer_2_to_1:mux15.o
o[16] <= multiplexer_2_to_1:mux16.o
o[17] <= multiplexer_2_to_1:mux17.o
o[18] <= multiplexer_2_to_1:mux18.o
o[19] <= multiplexer_2_to_1:mux19.o
o[20] <= multiplexer_2_to_1:mux20.o
o[21] <= multiplexer_2_to_1:mux21.o
o[22] <= multiplexer_2_to_1:mux22.o
o[23] <= multiplexer_2_to_1:mux23.o
o[24] <= multiplexer_2_to_1:mux24.o
o[25] <= multiplexer_2_to_1:mux25.o
o[26] <= multiplexer_2_to_1:mux26.o
o[27] <= multiplexer_2_to_1:mux27.o
o[28] <= multiplexer_2_to_1:mux28.o
o[29] <= multiplexer_2_to_1:mux29.o
o[30] <= multiplexer_2_to_1:mux30.o
o[31] <= multiplexer_2_to_1:mux31.o


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux0
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux1
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux2
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux3
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux4
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux5
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux6
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux7
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux8
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux9
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux10
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux11
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux12
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux13
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux14
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux15
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux16
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux17
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux18
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux19
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux20
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux21
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux22
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux23
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux24
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux25
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux26
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux27
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux28
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux29
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux30
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux31
a => Selector0.IN3
b => Selector0.IN4
selector => Selector0.IN5
selector => Selector0.IN1
o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0
a[0] => logic_bloc_1_bit:b0.a
a[1] => logic_bloc_1_bit:b1.a
a[2] => logic_bloc_1_bit:b2.a
a[3] => logic_bloc_1_bit:b3.a
a[4] => logic_bloc_1_bit:b4.a
a[5] => logic_bloc_1_bit:b5.a
a[6] => logic_bloc_1_bit:b6.a
a[7] => logic_bloc_1_bit:b7.a
a[8] => logic_bloc_1_bit:b8.a
a[9] => logic_bloc_1_bit:b9.a
a[10] => logic_bloc_1_bit:b10.a
a[11] => logic_bloc_1_bit:b11.a
a[12] => logic_bloc_1_bit:b12.a
a[13] => logic_bloc_1_bit:b13.a
a[14] => logic_bloc_1_bit:b14.a
a[15] => logic_bloc_1_bit:b15.a
a[16] => logic_bloc_1_bit:b16.a
a[17] => logic_bloc_1_bit:b17.a
a[18] => logic_bloc_1_bit:b18.a
a[19] => logic_bloc_1_bit:b19.a
a[20] => logic_bloc_1_bit:b20.a
a[21] => logic_bloc_1_bit:b21.a
a[22] => logic_bloc_1_bit:b22.a
a[23] => logic_bloc_1_bit:b23.a
a[24] => logic_bloc_1_bit:b24.a
a[25] => logic_bloc_1_bit:b25.a
a[26] => logic_bloc_1_bit:b26.a
a[27] => logic_bloc_1_bit:b27.a
a[28] => logic_bloc_1_bit:b28.a
a[29] => logic_bloc_1_bit:b29.a
a[30] => logic_bloc_1_bit:b30.a
a[31] => logic_bloc_1_bit:b31.a
b[0] => logic_bloc_1_bit:b0.b
b[1] => logic_bloc_1_bit:b1.b
b[2] => logic_bloc_1_bit:b2.b
b[3] => logic_bloc_1_bit:b3.b
b[4] => logic_bloc_1_bit:b4.b
b[5] => logic_bloc_1_bit:b5.b
b[6] => logic_bloc_1_bit:b6.b
b[7] => logic_bloc_1_bit:b7.b
b[8] => logic_bloc_1_bit:b8.b
b[9] => logic_bloc_1_bit:b9.b
b[10] => logic_bloc_1_bit:b10.b
b[11] => logic_bloc_1_bit:b11.b
b[12] => logic_bloc_1_bit:b12.b
b[13] => logic_bloc_1_bit:b13.b
b[14] => logic_bloc_1_bit:b14.b
b[15] => logic_bloc_1_bit:b15.b
b[16] => logic_bloc_1_bit:b16.b
b[17] => logic_bloc_1_bit:b17.b
b[18] => logic_bloc_1_bit:b18.b
b[19] => logic_bloc_1_bit:b19.b
b[20] => logic_bloc_1_bit:b20.b
b[21] => logic_bloc_1_bit:b21.b
b[22] => logic_bloc_1_bit:b22.b
b[23] => logic_bloc_1_bit:b23.b
b[24] => logic_bloc_1_bit:b24.b
b[25] => logic_bloc_1_bit:b25.b
b[26] => logic_bloc_1_bit:b26.b
b[27] => logic_bloc_1_bit:b27.b
b[28] => logic_bloc_1_bit:b28.b
b[29] => logic_bloc_1_bit:b29.b
b[30] => logic_bloc_1_bit:b30.b
b[31] => logic_bloc_1_bit:b31.b
o[0] <= logic_bloc_1_bit:b0.o
o[1] <= logic_bloc_1_bit:b1.o
o[2] <= logic_bloc_1_bit:b2.o
o[3] <= logic_bloc_1_bit:b3.o
o[4] <= logic_bloc_1_bit:b4.o
o[5] <= logic_bloc_1_bit:b5.o
o[6] <= logic_bloc_1_bit:b6.o
o[7] <= logic_bloc_1_bit:b7.o
o[8] <= logic_bloc_1_bit:b8.o
o[9] <= logic_bloc_1_bit:b9.o
o[10] <= logic_bloc_1_bit:b10.o
o[11] <= logic_bloc_1_bit:b11.o
o[12] <= logic_bloc_1_bit:b12.o
o[13] <= logic_bloc_1_bit:b13.o
o[14] <= logic_bloc_1_bit:b14.o
o[15] <= logic_bloc_1_bit:b15.o
o[16] <= logic_bloc_1_bit:b16.o
o[17] <= logic_bloc_1_bit:b17.o
o[18] <= logic_bloc_1_bit:b18.o
o[19] <= logic_bloc_1_bit:b19.o
o[20] <= logic_bloc_1_bit:b20.o
o[21] <= logic_bloc_1_bit:b21.o
o[22] <= logic_bloc_1_bit:b22.o
o[23] <= logic_bloc_1_bit:b23.o
o[24] <= logic_bloc_1_bit:b24.o
o[25] <= logic_bloc_1_bit:b25.o
o[26] <= logic_bloc_1_bit:b26.o
o[27] <= logic_bloc_1_bit:b27.o
o[28] <= logic_bloc_1_bit:b28.o
o[29] <= logic_bloc_1_bit:b29.o
o[30] <= logic_bloc_1_bit:b30.o
o[31] <= logic_bloc_1_bit:b31.o
opcode[0] => logic_bloc_1_bit:b0.opcode[0]
opcode[0] => logic_bloc_1_bit:b1.opcode[0]
opcode[0] => logic_bloc_1_bit:b2.opcode[0]
opcode[0] => logic_bloc_1_bit:b3.opcode[0]
opcode[0] => logic_bloc_1_bit:b4.opcode[0]
opcode[0] => logic_bloc_1_bit:b5.opcode[0]
opcode[0] => logic_bloc_1_bit:b6.opcode[0]
opcode[0] => logic_bloc_1_bit:b7.opcode[0]
opcode[0] => logic_bloc_1_bit:b8.opcode[0]
opcode[0] => logic_bloc_1_bit:b9.opcode[0]
opcode[0] => logic_bloc_1_bit:b10.opcode[0]
opcode[0] => logic_bloc_1_bit:b11.opcode[0]
opcode[0] => logic_bloc_1_bit:b12.opcode[0]
opcode[0] => logic_bloc_1_bit:b13.opcode[0]
opcode[0] => logic_bloc_1_bit:b14.opcode[0]
opcode[0] => logic_bloc_1_bit:b15.opcode[0]
opcode[0] => logic_bloc_1_bit:b16.opcode[0]
opcode[0] => logic_bloc_1_bit:b17.opcode[0]
opcode[0] => logic_bloc_1_bit:b18.opcode[0]
opcode[0] => logic_bloc_1_bit:b19.opcode[0]
opcode[0] => logic_bloc_1_bit:b20.opcode[0]
opcode[0] => logic_bloc_1_bit:b21.opcode[0]
opcode[0] => logic_bloc_1_bit:b22.opcode[0]
opcode[0] => logic_bloc_1_bit:b23.opcode[0]
opcode[0] => logic_bloc_1_bit:b24.opcode[0]
opcode[0] => logic_bloc_1_bit:b25.opcode[0]
opcode[0] => logic_bloc_1_bit:b26.opcode[0]
opcode[0] => logic_bloc_1_bit:b27.opcode[0]
opcode[0] => logic_bloc_1_bit:b28.opcode[0]
opcode[0] => logic_bloc_1_bit:b29.opcode[0]
opcode[0] => logic_bloc_1_bit:b30.opcode[0]
opcode[0] => logic_bloc_1_bit:b31.opcode[0]
opcode[1] => logic_bloc_1_bit:b0.opcode[1]
opcode[1] => logic_bloc_1_bit:b1.opcode[1]
opcode[1] => logic_bloc_1_bit:b2.opcode[1]
opcode[1] => logic_bloc_1_bit:b3.opcode[1]
opcode[1] => logic_bloc_1_bit:b4.opcode[1]
opcode[1] => logic_bloc_1_bit:b5.opcode[1]
opcode[1] => logic_bloc_1_bit:b6.opcode[1]
opcode[1] => logic_bloc_1_bit:b7.opcode[1]
opcode[1] => logic_bloc_1_bit:b8.opcode[1]
opcode[1] => logic_bloc_1_bit:b9.opcode[1]
opcode[1] => logic_bloc_1_bit:b10.opcode[1]
opcode[1] => logic_bloc_1_bit:b11.opcode[1]
opcode[1] => logic_bloc_1_bit:b12.opcode[1]
opcode[1] => logic_bloc_1_bit:b13.opcode[1]
opcode[1] => logic_bloc_1_bit:b14.opcode[1]
opcode[1] => logic_bloc_1_bit:b15.opcode[1]
opcode[1] => logic_bloc_1_bit:b16.opcode[1]
opcode[1] => logic_bloc_1_bit:b17.opcode[1]
opcode[1] => logic_bloc_1_bit:b18.opcode[1]
opcode[1] => logic_bloc_1_bit:b19.opcode[1]
opcode[1] => logic_bloc_1_bit:b20.opcode[1]
opcode[1] => logic_bloc_1_bit:b21.opcode[1]
opcode[1] => logic_bloc_1_bit:b22.opcode[1]
opcode[1] => logic_bloc_1_bit:b23.opcode[1]
opcode[1] => logic_bloc_1_bit:b24.opcode[1]
opcode[1] => logic_bloc_1_bit:b25.opcode[1]
opcode[1] => logic_bloc_1_bit:b26.opcode[1]
opcode[1] => logic_bloc_1_bit:b27.opcode[1]
opcode[1] => logic_bloc_1_bit:b28.opcode[1]
opcode[1] => logic_bloc_1_bit:b29.opcode[1]
opcode[1] => logic_bloc_1_bit:b30.opcode[1]
opcode[1] => logic_bloc_1_bit:b31.opcode[1]


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b0
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b1
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b2
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b3
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b4
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b5
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b6
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b7
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b8
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b9
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b10
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b11
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b12
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b13
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b14
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b15
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b16
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b17
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b18
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b19
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b20
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b21
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b22
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b23
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b24
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b25
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b26
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b27
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b28
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b29
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b30
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b31
a => sub_o[0].IN0
a => sub_o[1].IN0
a => sub_o[2].IN0
a => Mux0.IN2
b => sub_o[0].IN1
b => sub_o[1].IN1
b => sub_o[2].IN1
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => Mux0.IN1
opcode[1] => Mux0.IN0


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0
a[0] => adder_block_16_bits:u1.a[0]
a[1] => adder_block_16_bits:u1.a[1]
a[2] => adder_block_16_bits:u1.a[2]
a[3] => adder_block_16_bits:u1.a[3]
a[4] => adder_block_16_bits:u1.a[4]
a[5] => adder_block_16_bits:u1.a[5]
a[6] => adder_block_16_bits:u1.a[6]
a[7] => adder_block_16_bits:u1.a[7]
a[8] => adder_block_16_bits:u1.a[8]
a[9] => adder_block_16_bits:u1.a[9]
a[10] => adder_block_16_bits:u1.a[10]
a[11] => adder_block_16_bits:u1.a[11]
a[12] => adder_block_16_bits:u1.a[12]
a[13] => adder_block_16_bits:u1.a[13]
a[14] => adder_block_16_bits:u1.a[14]
a[15] => adder_block_16_bits:u1.a[15]
a[16] => adder_block_16_bits:u2.a[0]
a[17] => adder_block_16_bits:u2.a[1]
a[18] => adder_block_16_bits:u2.a[2]
a[19] => adder_block_16_bits:u2.a[3]
a[20] => adder_block_16_bits:u2.a[4]
a[21] => adder_block_16_bits:u2.a[5]
a[22] => adder_block_16_bits:u2.a[6]
a[23] => adder_block_16_bits:u2.a[7]
a[24] => adder_block_16_bits:u2.a[8]
a[25] => adder_block_16_bits:u2.a[9]
a[26] => adder_block_16_bits:u2.a[10]
a[27] => adder_block_16_bits:u2.a[11]
a[28] => adder_block_16_bits:u2.a[12]
a[29] => adder_block_16_bits:u2.a[13]
a[30] => adder_block_16_bits:u2.a[14]
a[31] => adder_block_16_bits:u2.a[15]
b[0] => sub_converter:sub_compliance.i[0]
b[1] => sub_converter:sub_compliance.i[1]
b[2] => sub_converter:sub_compliance.i[2]
b[3] => sub_converter:sub_compliance.i[3]
b[4] => sub_converter:sub_compliance.i[4]
b[5] => sub_converter:sub_compliance.i[5]
b[6] => sub_converter:sub_compliance.i[6]
b[7] => sub_converter:sub_compliance.i[7]
b[8] => sub_converter:sub_compliance.i[8]
b[9] => sub_converter:sub_compliance.i[9]
b[10] => sub_converter:sub_compliance.i[10]
b[11] => sub_converter:sub_compliance.i[11]
b[12] => sub_converter:sub_compliance.i[12]
b[13] => sub_converter:sub_compliance.i[13]
b[14] => sub_converter:sub_compliance.i[14]
b[15] => sub_converter:sub_compliance.i[15]
b[16] => sub_converter:sub_compliance.i[16]
b[17] => sub_converter:sub_compliance.i[17]
b[18] => sub_converter:sub_compliance.i[18]
b[19] => sub_converter:sub_compliance.i[19]
b[20] => sub_converter:sub_compliance.i[20]
b[21] => sub_converter:sub_compliance.i[21]
b[22] => sub_converter:sub_compliance.i[22]
b[23] => sub_converter:sub_compliance.i[23]
b[24] => sub_converter:sub_compliance.i[24]
b[25] => sub_converter:sub_compliance.i[25]
b[26] => sub_converter:sub_compliance.i[26]
b[27] => sub_converter:sub_compliance.i[27]
b[28] => sub_converter:sub_compliance.i[28]
b[29] => sub_converter:sub_compliance.i[29]
b[30] => sub_converter:sub_compliance.i[30]
b[31] => sub_converter:sub_compliance.i[31]
is_sub => sub_converter:sub_compliance.is_sub
is_sub => two_wide_carry_manager:c1.c_in
o[0] <= adder_block_16_bits:u1.o[0]
o[1] <= adder_block_16_bits:u1.o[1]
o[2] <= adder_block_16_bits:u1.o[2]
o[3] <= adder_block_16_bits:u1.o[3]
o[4] <= adder_block_16_bits:u1.o[4]
o[5] <= adder_block_16_bits:u1.o[5]
o[6] <= adder_block_16_bits:u1.o[6]
o[7] <= adder_block_16_bits:u1.o[7]
o[8] <= adder_block_16_bits:u1.o[8]
o[9] <= adder_block_16_bits:u1.o[9]
o[10] <= adder_block_16_bits:u1.o[10]
o[11] <= adder_block_16_bits:u1.o[11]
o[12] <= adder_block_16_bits:u1.o[12]
o[13] <= adder_block_16_bits:u1.o[13]
o[14] <= adder_block_16_bits:u1.o[14]
o[15] <= adder_block_16_bits:u1.o[15]
o[16] <= adder_block_16_bits:u2.o[0]
o[17] <= adder_block_16_bits:u2.o[1]
o[18] <= adder_block_16_bits:u2.o[2]
o[19] <= adder_block_16_bits:u2.o[3]
o[20] <= adder_block_16_bits:u2.o[4]
o[21] <= adder_block_16_bits:u2.o[5]
o[22] <= adder_block_16_bits:u2.o[6]
o[23] <= adder_block_16_bits:u2.o[7]
o[24] <= adder_block_16_bits:u2.o[8]
o[25] <= adder_block_16_bits:u2.o[9]
o[26] <= adder_block_16_bits:u2.o[10]
o[27] <= adder_block_16_bits:u2.o[11]
o[28] <= adder_block_16_bits:u2.o[12]
o[29] <= adder_block_16_bits:u2.o[13]
o[30] <= adder_block_16_bits:u2.o[14]
o[31] <= adder_block_16_bits:u2.o[15]


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|sub_converter:sub_compliance
i[0] => o.IN0
i[1] => o.IN0
i[2] => o.IN0
i[3] => o.IN0
i[4] => o.IN0
i[5] => o.IN0
i[6] => o.IN0
i[7] => o.IN0
i[8] => o.IN0
i[9] => o.IN0
i[10] => o.IN0
i[11] => o.IN0
i[12] => o.IN0
i[13] => o.IN0
i[14] => o.IN0
i[15] => o.IN0
i[16] => o.IN0
i[17] => o.IN0
i[18] => o.IN0
i[19] => o.IN0
i[20] => o.IN0
i[21] => o.IN0
i[22] => o.IN0
i[23] => o.IN0
i[24] => o.IN0
i[25] => o.IN0
i[26] => o.IN0
i[27] => o.IN0
i[28] => o.IN0
i[29] => o.IN0
i[30] => o.IN0
i[31] => o.IN0
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
is_sub => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1
a[0] => adder_block_8_bits:u1.a[0]
a[1] => adder_block_8_bits:u1.a[1]
a[2] => adder_block_8_bits:u1.a[2]
a[3] => adder_block_8_bits:u1.a[3]
a[4] => adder_block_8_bits:u1.a[4]
a[5] => adder_block_8_bits:u1.a[5]
a[6] => adder_block_8_bits:u1.a[6]
a[7] => adder_block_8_bits:u1.a[7]
a[8] => adder_block_8_bits:u2.a[0]
a[9] => adder_block_8_bits:u2.a[1]
a[10] => adder_block_8_bits:u2.a[2]
a[11] => adder_block_8_bits:u2.a[3]
a[12] => adder_block_8_bits:u2.a[4]
a[13] => adder_block_8_bits:u2.a[5]
a[14] => adder_block_8_bits:u2.a[6]
a[15] => adder_block_8_bits:u2.a[7]
b[0] => adder_block_8_bits:u1.b[0]
b[1] => adder_block_8_bits:u1.b[1]
b[2] => adder_block_8_bits:u1.b[2]
b[3] => adder_block_8_bits:u1.b[3]
b[4] => adder_block_8_bits:u1.b[4]
b[5] => adder_block_8_bits:u1.b[5]
b[6] => adder_block_8_bits:u1.b[6]
b[7] => adder_block_8_bits:u1.b[7]
b[8] => adder_block_8_bits:u2.b[0]
b[9] => adder_block_8_bits:u2.b[1]
b[10] => adder_block_8_bits:u2.b[2]
b[11] => adder_block_8_bits:u2.b[3]
b[12] => adder_block_8_bits:u2.b[4]
b[13] => adder_block_8_bits:u2.b[5]
b[14] => adder_block_8_bits:u2.b[6]
b[15] => adder_block_8_bits:u2.b[7]
c_in => two_wide_carry_manager:c1.c_in
o[0] <= adder_block_8_bits:u1.o[0]
o[1] <= adder_block_8_bits:u1.o[1]
o[2] <= adder_block_8_bits:u1.o[2]
o[3] <= adder_block_8_bits:u1.o[3]
o[4] <= adder_block_8_bits:u1.o[4]
o[5] <= adder_block_8_bits:u1.o[5]
o[6] <= adder_block_8_bits:u1.o[6]
o[7] <= adder_block_8_bits:u1.o[7]
o[8] <= adder_block_8_bits:u2.o[0]
o[9] <= adder_block_8_bits:u2.o[1]
o[10] <= adder_block_8_bits:u2.o[2]
o[11] <= adder_block_8_bits:u2.o[3]
o[12] <= adder_block_8_bits:u2.o[4]
o[13] <= adder_block_8_bits:u2.o[5]
o[14] <= adder_block_8_bits:u2.o[6]
o[15] <= adder_block_8_bits:u2.o[7]
c_p <= two_wide_carry_manager:c1.c_p_out
c_g <= two_wide_carry_manager:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1
a[0] => adder_block_4_bits_serial:u1.a[0]
a[1] => adder_block_4_bits_serial:u1.a[1]
a[2] => adder_block_4_bits_serial:u1.a[2]
a[3] => adder_block_4_bits_serial:u1.a[3]
a[4] => adder_block_4_bits_serial:u2.a[0]
a[5] => adder_block_4_bits_serial:u2.a[1]
a[6] => adder_block_4_bits_serial:u2.a[2]
a[7] => adder_block_4_bits_serial:u2.a[3]
b[0] => adder_block_4_bits_serial:u1.b[0]
b[1] => adder_block_4_bits_serial:u1.b[1]
b[2] => adder_block_4_bits_serial:u1.b[2]
b[3] => adder_block_4_bits_serial:u1.b[3]
b[4] => adder_block_4_bits_serial:u2.b[0]
b[5] => adder_block_4_bits_serial:u2.b[1]
b[6] => adder_block_4_bits_serial:u2.b[2]
b[7] => adder_block_4_bits_serial:u2.b[3]
c_in => two_wide_carry_manager:c1.c_in
o[0] <= adder_block_4_bits_serial:u1.o[0]
o[1] <= adder_block_4_bits_serial:u1.o[1]
o[2] <= adder_block_4_bits_serial:u1.o[2]
o[3] <= adder_block_4_bits_serial:u1.o[3]
o[4] <= adder_block_4_bits_serial:u2.o[0]
o[5] <= adder_block_4_bits_serial:u2.o[1]
o[6] <= adder_block_4_bits_serial:u2.o[2]
o[7] <= adder_block_4_bits_serial:u2.o[3]
c_p <= two_wide_carry_manager:c1.c_p_out
c_g <= two_wide_carry_manager:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1
a[0] => upgraded_full_adder:u1.a
a[1] => upgraded_full_adder:u2.a
a[2] => upgraded_full_adder:u3.a
a[3] => upgraded_full_adder:u4.a
b[0] => upgraded_full_adder:u1.b
b[1] => upgraded_full_adder:u2.b
b[2] => upgraded_full_adder:u3.b
b[3] => upgraded_full_adder:u4.b
c_in => upgraded_full_adder:u1.c_in
o[0] <= upgraded_full_adder:u1.o
o[1] <= upgraded_full_adder:u2.o
o[2] <= upgraded_full_adder:u3.o
o[3] <= upgraded_full_adder:u4.o
c_p <= carry_generator:c1.c_p_out
c_g <= carry_generator:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u1
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u2
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u3
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u4
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|carry_generator:c1
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN1
c_p_in[2] => c_p_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[3] => c_p_out.IN1
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_g_in[2] => c_g_out.IN1
c_g_in[3] => c_g_out.IN1
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2
a[0] => upgraded_full_adder:u1.a
a[1] => upgraded_full_adder:u2.a
a[2] => upgraded_full_adder:u3.a
a[3] => upgraded_full_adder:u4.a
b[0] => upgraded_full_adder:u1.b
b[1] => upgraded_full_adder:u2.b
b[2] => upgraded_full_adder:u3.b
b[3] => upgraded_full_adder:u4.b
c_in => upgraded_full_adder:u1.c_in
o[0] <= upgraded_full_adder:u1.o
o[1] <= upgraded_full_adder:u2.o
o[2] <= upgraded_full_adder:u3.o
o[3] <= upgraded_full_adder:u4.o
c_p <= carry_generator:c1.c_p_out
c_g <= carry_generator:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u1
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u2
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u3
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u4
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|carry_generator:c1
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN1
c_p_in[2] => c_p_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[3] => c_p_out.IN1
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_g_in[2] => c_g_out.IN1
c_g_in[3] => c_g_out.IN1
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|two_wide_carry_manager:c1
c_p_in[0] => inside_c.IN0
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN0
c_g_in[0] => inside_c.IN1
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_in => inside_c.IN1
c_in => inside_c[0].DATAIN
inside_c[0] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
inside_c[1] <= inside_c.DB_MAX_OUTPUT_PORT_TYPE
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2
a[0] => adder_block_4_bits_serial:u1.a[0]
a[1] => adder_block_4_bits_serial:u1.a[1]
a[2] => adder_block_4_bits_serial:u1.a[2]
a[3] => adder_block_4_bits_serial:u1.a[3]
a[4] => adder_block_4_bits_serial:u2.a[0]
a[5] => adder_block_4_bits_serial:u2.a[1]
a[6] => adder_block_4_bits_serial:u2.a[2]
a[7] => adder_block_4_bits_serial:u2.a[3]
b[0] => adder_block_4_bits_serial:u1.b[0]
b[1] => adder_block_4_bits_serial:u1.b[1]
b[2] => adder_block_4_bits_serial:u1.b[2]
b[3] => adder_block_4_bits_serial:u1.b[3]
b[4] => adder_block_4_bits_serial:u2.b[0]
b[5] => adder_block_4_bits_serial:u2.b[1]
b[6] => adder_block_4_bits_serial:u2.b[2]
b[7] => adder_block_4_bits_serial:u2.b[3]
c_in => two_wide_carry_manager:c1.c_in
o[0] <= adder_block_4_bits_serial:u1.o[0]
o[1] <= adder_block_4_bits_serial:u1.o[1]
o[2] <= adder_block_4_bits_serial:u1.o[2]
o[3] <= adder_block_4_bits_serial:u1.o[3]
o[4] <= adder_block_4_bits_serial:u2.o[0]
o[5] <= adder_block_4_bits_serial:u2.o[1]
o[6] <= adder_block_4_bits_serial:u2.o[2]
o[7] <= adder_block_4_bits_serial:u2.o[3]
c_p <= two_wide_carry_manager:c1.c_p_out
c_g <= two_wide_carry_manager:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1
a[0] => upgraded_full_adder:u1.a
a[1] => upgraded_full_adder:u2.a
a[2] => upgraded_full_adder:u3.a
a[3] => upgraded_full_adder:u4.a
b[0] => upgraded_full_adder:u1.b
b[1] => upgraded_full_adder:u2.b
b[2] => upgraded_full_adder:u3.b
b[3] => upgraded_full_adder:u4.b
c_in => upgraded_full_adder:u1.c_in
o[0] <= upgraded_full_adder:u1.o
o[1] <= upgraded_full_adder:u2.o
o[2] <= upgraded_full_adder:u3.o
o[3] <= upgraded_full_adder:u4.o
c_p <= carry_generator:c1.c_p_out
c_g <= carry_generator:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u1
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u2
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u3
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u4
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|carry_generator:c1
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN1
c_p_in[2] => c_p_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[3] => c_p_out.IN1
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_g_in[2] => c_g_out.IN1
c_g_in[3] => c_g_out.IN1
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2
a[0] => upgraded_full_adder:u1.a
a[1] => upgraded_full_adder:u2.a
a[2] => upgraded_full_adder:u3.a
a[3] => upgraded_full_adder:u4.a
b[0] => upgraded_full_adder:u1.b
b[1] => upgraded_full_adder:u2.b
b[2] => upgraded_full_adder:u3.b
b[3] => upgraded_full_adder:u4.b
c_in => upgraded_full_adder:u1.c_in
o[0] <= upgraded_full_adder:u1.o
o[1] <= upgraded_full_adder:u2.o
o[2] <= upgraded_full_adder:u3.o
o[3] <= upgraded_full_adder:u4.o
c_p <= carry_generator:c1.c_p_out
c_g <= carry_generator:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u1
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u2
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u3
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u4
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|carry_generator:c1
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN1
c_p_in[2] => c_p_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[3] => c_p_out.IN1
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_g_in[2] => c_g_out.IN1
c_g_in[3] => c_g_out.IN1
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|two_wide_carry_manager:c1
c_p_in[0] => inside_c.IN0
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN0
c_g_in[0] => inside_c.IN1
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_in => inside_c.IN1
c_in => inside_c[0].DATAIN
inside_c[0] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
inside_c[1] <= inside_c.DB_MAX_OUTPUT_PORT_TYPE
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|two_wide_carry_manager:c1
c_p_in[0] => inside_c.IN0
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN0
c_g_in[0] => inside_c.IN1
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_in => inside_c.IN1
c_in => inside_c[0].DATAIN
inside_c[0] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
inside_c[1] <= inside_c.DB_MAX_OUTPUT_PORT_TYPE
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2
a[0] => adder_block_8_bits:u1.a[0]
a[1] => adder_block_8_bits:u1.a[1]
a[2] => adder_block_8_bits:u1.a[2]
a[3] => adder_block_8_bits:u1.a[3]
a[4] => adder_block_8_bits:u1.a[4]
a[5] => adder_block_8_bits:u1.a[5]
a[6] => adder_block_8_bits:u1.a[6]
a[7] => adder_block_8_bits:u1.a[7]
a[8] => adder_block_8_bits:u2.a[0]
a[9] => adder_block_8_bits:u2.a[1]
a[10] => adder_block_8_bits:u2.a[2]
a[11] => adder_block_8_bits:u2.a[3]
a[12] => adder_block_8_bits:u2.a[4]
a[13] => adder_block_8_bits:u2.a[5]
a[14] => adder_block_8_bits:u2.a[6]
a[15] => adder_block_8_bits:u2.a[7]
b[0] => adder_block_8_bits:u1.b[0]
b[1] => adder_block_8_bits:u1.b[1]
b[2] => adder_block_8_bits:u1.b[2]
b[3] => adder_block_8_bits:u1.b[3]
b[4] => adder_block_8_bits:u1.b[4]
b[5] => adder_block_8_bits:u1.b[5]
b[6] => adder_block_8_bits:u1.b[6]
b[7] => adder_block_8_bits:u1.b[7]
b[8] => adder_block_8_bits:u2.b[0]
b[9] => adder_block_8_bits:u2.b[1]
b[10] => adder_block_8_bits:u2.b[2]
b[11] => adder_block_8_bits:u2.b[3]
b[12] => adder_block_8_bits:u2.b[4]
b[13] => adder_block_8_bits:u2.b[5]
b[14] => adder_block_8_bits:u2.b[6]
b[15] => adder_block_8_bits:u2.b[7]
c_in => two_wide_carry_manager:c1.c_in
o[0] <= adder_block_8_bits:u1.o[0]
o[1] <= adder_block_8_bits:u1.o[1]
o[2] <= adder_block_8_bits:u1.o[2]
o[3] <= adder_block_8_bits:u1.o[3]
o[4] <= adder_block_8_bits:u1.o[4]
o[5] <= adder_block_8_bits:u1.o[5]
o[6] <= adder_block_8_bits:u1.o[6]
o[7] <= adder_block_8_bits:u1.o[7]
o[8] <= adder_block_8_bits:u2.o[0]
o[9] <= adder_block_8_bits:u2.o[1]
o[10] <= adder_block_8_bits:u2.o[2]
o[11] <= adder_block_8_bits:u2.o[3]
o[12] <= adder_block_8_bits:u2.o[4]
o[13] <= adder_block_8_bits:u2.o[5]
o[14] <= adder_block_8_bits:u2.o[6]
o[15] <= adder_block_8_bits:u2.o[7]
c_p <= two_wide_carry_manager:c1.c_p_out
c_g <= two_wide_carry_manager:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1
a[0] => adder_block_4_bits_serial:u1.a[0]
a[1] => adder_block_4_bits_serial:u1.a[1]
a[2] => adder_block_4_bits_serial:u1.a[2]
a[3] => adder_block_4_bits_serial:u1.a[3]
a[4] => adder_block_4_bits_serial:u2.a[0]
a[5] => adder_block_4_bits_serial:u2.a[1]
a[6] => adder_block_4_bits_serial:u2.a[2]
a[7] => adder_block_4_bits_serial:u2.a[3]
b[0] => adder_block_4_bits_serial:u1.b[0]
b[1] => adder_block_4_bits_serial:u1.b[1]
b[2] => adder_block_4_bits_serial:u1.b[2]
b[3] => adder_block_4_bits_serial:u1.b[3]
b[4] => adder_block_4_bits_serial:u2.b[0]
b[5] => adder_block_4_bits_serial:u2.b[1]
b[6] => adder_block_4_bits_serial:u2.b[2]
b[7] => adder_block_4_bits_serial:u2.b[3]
c_in => two_wide_carry_manager:c1.c_in
o[0] <= adder_block_4_bits_serial:u1.o[0]
o[1] <= adder_block_4_bits_serial:u1.o[1]
o[2] <= adder_block_4_bits_serial:u1.o[2]
o[3] <= adder_block_4_bits_serial:u1.o[3]
o[4] <= adder_block_4_bits_serial:u2.o[0]
o[5] <= adder_block_4_bits_serial:u2.o[1]
o[6] <= adder_block_4_bits_serial:u2.o[2]
o[7] <= adder_block_4_bits_serial:u2.o[3]
c_p <= two_wide_carry_manager:c1.c_p_out
c_g <= two_wide_carry_manager:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1
a[0] => upgraded_full_adder:u1.a
a[1] => upgraded_full_adder:u2.a
a[2] => upgraded_full_adder:u3.a
a[3] => upgraded_full_adder:u4.a
b[0] => upgraded_full_adder:u1.b
b[1] => upgraded_full_adder:u2.b
b[2] => upgraded_full_adder:u3.b
b[3] => upgraded_full_adder:u4.b
c_in => upgraded_full_adder:u1.c_in
o[0] <= upgraded_full_adder:u1.o
o[1] <= upgraded_full_adder:u2.o
o[2] <= upgraded_full_adder:u3.o
o[3] <= upgraded_full_adder:u4.o
c_p <= carry_generator:c1.c_p_out
c_g <= carry_generator:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u1
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u2
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u3
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u4
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|carry_generator:c1
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN1
c_p_in[2] => c_p_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[3] => c_p_out.IN1
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_g_in[2] => c_g_out.IN1
c_g_in[3] => c_g_out.IN1
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2
a[0] => upgraded_full_adder:u1.a
a[1] => upgraded_full_adder:u2.a
a[2] => upgraded_full_adder:u3.a
a[3] => upgraded_full_adder:u4.a
b[0] => upgraded_full_adder:u1.b
b[1] => upgraded_full_adder:u2.b
b[2] => upgraded_full_adder:u3.b
b[3] => upgraded_full_adder:u4.b
c_in => upgraded_full_adder:u1.c_in
o[0] <= upgraded_full_adder:u1.o
o[1] <= upgraded_full_adder:u2.o
o[2] <= upgraded_full_adder:u3.o
o[3] <= upgraded_full_adder:u4.o
c_p <= carry_generator:c1.c_p_out
c_g <= carry_generator:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u1
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u2
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u3
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u4
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|carry_generator:c1
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN1
c_p_in[2] => c_p_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[3] => c_p_out.IN1
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_g_in[2] => c_g_out.IN1
c_g_in[3] => c_g_out.IN1
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|two_wide_carry_manager:c1
c_p_in[0] => inside_c.IN0
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN0
c_g_in[0] => inside_c.IN1
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_in => inside_c.IN1
c_in => inside_c[0].DATAIN
inside_c[0] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
inside_c[1] <= inside_c.DB_MAX_OUTPUT_PORT_TYPE
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2
a[0] => adder_block_4_bits_serial:u1.a[0]
a[1] => adder_block_4_bits_serial:u1.a[1]
a[2] => adder_block_4_bits_serial:u1.a[2]
a[3] => adder_block_4_bits_serial:u1.a[3]
a[4] => adder_block_4_bits_serial:u2.a[0]
a[5] => adder_block_4_bits_serial:u2.a[1]
a[6] => adder_block_4_bits_serial:u2.a[2]
a[7] => adder_block_4_bits_serial:u2.a[3]
b[0] => adder_block_4_bits_serial:u1.b[0]
b[1] => adder_block_4_bits_serial:u1.b[1]
b[2] => adder_block_4_bits_serial:u1.b[2]
b[3] => adder_block_4_bits_serial:u1.b[3]
b[4] => adder_block_4_bits_serial:u2.b[0]
b[5] => adder_block_4_bits_serial:u2.b[1]
b[6] => adder_block_4_bits_serial:u2.b[2]
b[7] => adder_block_4_bits_serial:u2.b[3]
c_in => two_wide_carry_manager:c1.c_in
o[0] <= adder_block_4_bits_serial:u1.o[0]
o[1] <= adder_block_4_bits_serial:u1.o[1]
o[2] <= adder_block_4_bits_serial:u1.o[2]
o[3] <= adder_block_4_bits_serial:u1.o[3]
o[4] <= adder_block_4_bits_serial:u2.o[0]
o[5] <= adder_block_4_bits_serial:u2.o[1]
o[6] <= adder_block_4_bits_serial:u2.o[2]
o[7] <= adder_block_4_bits_serial:u2.o[3]
c_p <= two_wide_carry_manager:c1.c_p_out
c_g <= two_wide_carry_manager:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1
a[0] => upgraded_full_adder:u1.a
a[1] => upgraded_full_adder:u2.a
a[2] => upgraded_full_adder:u3.a
a[3] => upgraded_full_adder:u4.a
b[0] => upgraded_full_adder:u1.b
b[1] => upgraded_full_adder:u2.b
b[2] => upgraded_full_adder:u3.b
b[3] => upgraded_full_adder:u4.b
c_in => upgraded_full_adder:u1.c_in
o[0] <= upgraded_full_adder:u1.o
o[1] <= upgraded_full_adder:u2.o
o[2] <= upgraded_full_adder:u3.o
o[3] <= upgraded_full_adder:u4.o
c_p <= carry_generator:c1.c_p_out
c_g <= carry_generator:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u1
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u2
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u3
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u4
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|carry_generator:c1
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN1
c_p_in[2] => c_p_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[3] => c_p_out.IN1
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_g_in[2] => c_g_out.IN1
c_g_in[3] => c_g_out.IN1
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2
a[0] => upgraded_full_adder:u1.a
a[1] => upgraded_full_adder:u2.a
a[2] => upgraded_full_adder:u3.a
a[3] => upgraded_full_adder:u4.a
b[0] => upgraded_full_adder:u1.b
b[1] => upgraded_full_adder:u2.b
b[2] => upgraded_full_adder:u3.b
b[3] => upgraded_full_adder:u4.b
c_in => upgraded_full_adder:u1.c_in
o[0] <= upgraded_full_adder:u1.o
o[1] <= upgraded_full_adder:u2.o
o[2] <= upgraded_full_adder:u3.o
o[3] <= upgraded_full_adder:u4.o
c_p <= carry_generator:c1.c_p_out
c_g <= carry_generator:c1.c_g_out


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u1
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u2
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u3
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u4
a => o.IN0
a => c_out.IN0
a => c_out.IN0
a => c_p.IN0
b => o.IN1
b => c_out.IN1
b => c_out.IN0
b => c_p.IN1
c_in => o.IN1
c_in => c_out.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
c_p <= c_p.DB_MAX_OUTPUT_PORT_TYPE
c_g <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|carry_generator:c1
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN1
c_p_in[2] => c_p_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[2] => c_g_out.IN1
c_p_in[3] => c_p_out.IN1
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_p_in[3] => c_g_out.IN0
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_g_in[2] => c_g_out.IN1
c_g_in[3] => c_g_out.IN1
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|two_wide_carry_manager:c1
c_p_in[0] => inside_c.IN0
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN0
c_g_in[0] => inside_c.IN1
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_in => inside_c.IN1
c_in => inside_c[0].DATAIN
inside_c[0] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
inside_c[1] <= inside_c.DB_MAX_OUTPUT_PORT_TYPE
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|two_wide_carry_manager:c1
c_p_in[0] => inside_c.IN0
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN0
c_g_in[0] => inside_c.IN1
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_in => inside_c.IN1
c_in => inside_c[0].DATAIN
inside_c[0] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
inside_c[1] <= inside_c.DB_MAX_OUTPUT_PORT_TYPE
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|two_wide_carry_manager:c1
c_p_in[0] => inside_c.IN0
c_p_in[0] => c_p_out.IN0
c_p_in[1] => c_p_out.IN1
c_p_in[1] => c_g_out.IN0
c_g_in[0] => inside_c.IN1
c_g_in[0] => c_g_out.IN1
c_g_in[1] => c_g_out.IN1
c_in => inside_c.IN1
c_in => inside_c[0].DATAIN
inside_c[0] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
inside_c[1] <= inside_c.DB_MAX_OUTPUT_PORT_TYPE
c_p_out <= c_p_out.DB_MAX_OUTPUT_PORT_TYPE
c_g_out <= c_g_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0
a[0] => block_2_bits:stage_2_bits_0.a[0]
a[1] => block_2_bits:stage_2_bits_0.a[1]
a[2] => block_2_bits:stage_2_bits_1.a[0]
a[3] => block_2_bits:stage_2_bits_1.a[1]
a[4] => block_2_bits:stage_2_bits_2.a[0]
a[5] => block_2_bits:stage_2_bits_2.a[1]
a[6] => block_2_bits:stage_2_bits_3.a[0]
a[7] => block_2_bits:stage_2_bits_3.a[1]
a[8] => block_2_bits:stage_2_bits_4.a[0]
a[9] => block_2_bits:stage_2_bits_4.a[1]
a[10] => block_2_bits:stage_2_bits_5.a[0]
a[11] => block_2_bits:stage_2_bits_5.a[1]
a[12] => block_2_bits:stage_2_bits_6.a[0]
a[13] => block_2_bits:stage_2_bits_6.a[1]
a[14] => block_2_bits:stage_2_bits_7.a[0]
a[15] => block_2_bits:stage_2_bits_7.a[1]
a[16] => block_2_bits:stage_2_bits_8.a[0]
a[17] => block_2_bits:stage_2_bits_8.a[1]
a[18] => block_2_bits:stage_2_bits_9.a[0]
a[19] => block_2_bits:stage_2_bits_9.a[1]
a[20] => block_2_bits:stage_2_bits_10.a[0]
a[21] => block_2_bits:stage_2_bits_10.a[1]
a[22] => block_2_bits:stage_2_bits_11.a[0]
a[23] => block_2_bits:stage_2_bits_11.a[1]
a[24] => block_2_bits:stage_2_bits_12.a[0]
a[25] => block_2_bits:stage_2_bits_12.a[1]
a[26] => block_2_bits:stage_2_bits_13.a[0]
a[27] => block_2_bits:stage_2_bits_13.a[1]
a[28] => block_2_bits:stage_2_bits_14.a[0]
a[29] => block_2_bits:stage_2_bits_14.a[1]
a[30] => block_2_bits_signed:stage_2_bits_15.a[0]
a[31] => block_2_bits_signed:stage_2_bits_15.a[1]
b[0] => block_2_bits:stage_2_bits_0.b[0]
b[1] => block_2_bits:stage_2_bits_0.b[1]
b[2] => block_2_bits:stage_2_bits_1.b[0]
b[3] => block_2_bits:stage_2_bits_1.b[1]
b[4] => block_2_bits:stage_2_bits_2.b[0]
b[5] => block_2_bits:stage_2_bits_2.b[1]
b[6] => block_2_bits:stage_2_bits_3.b[0]
b[7] => block_2_bits:stage_2_bits_3.b[1]
b[8] => block_2_bits:stage_2_bits_4.b[0]
b[9] => block_2_bits:stage_2_bits_4.b[1]
b[10] => block_2_bits:stage_2_bits_5.b[0]
b[11] => block_2_bits:stage_2_bits_5.b[1]
b[12] => block_2_bits:stage_2_bits_6.b[0]
b[13] => block_2_bits:stage_2_bits_6.b[1]
b[14] => block_2_bits:stage_2_bits_7.b[0]
b[15] => block_2_bits:stage_2_bits_7.b[1]
b[16] => block_2_bits:stage_2_bits_8.b[0]
b[17] => block_2_bits:stage_2_bits_8.b[1]
b[18] => block_2_bits:stage_2_bits_9.b[0]
b[19] => block_2_bits:stage_2_bits_9.b[1]
b[20] => block_2_bits:stage_2_bits_10.b[0]
b[21] => block_2_bits:stage_2_bits_10.b[1]
b[22] => block_2_bits:stage_2_bits_11.b[0]
b[23] => block_2_bits:stage_2_bits_11.b[1]
b[24] => block_2_bits:stage_2_bits_12.b[0]
b[25] => block_2_bits:stage_2_bits_12.b[1]
b[26] => block_2_bits:stage_2_bits_13.b[0]
b[27] => block_2_bits:stage_2_bits_13.b[1]
b[28] => block_2_bits:stage_2_bits_14.b[0]
b[29] => block_2_bits:stage_2_bits_14.b[1]
b[30] => block_2_bits_signed:stage_2_bits_15.b[0]
b[31] => block_2_bits_signed:stage_2_bits_15.b[1]
is_signed => block_2_bits_signed:stage_2_bits_15.is_signed
opcode[0] => multiplexer_4_to_1:mux.selector[0]
opcode[1] => multiplexer_4_to_1:mux.selector[1]
o[0] <= multiplexer_4_to_1:mux.o
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>
o[5] <= <GND>
o[6] <= <GND>
o[7] <= <GND>
o[8] <= <GND>
o[9] <= <GND>
o[10] <= <GND>
o[11] <= <GND>
o[12] <= <GND>
o[13] <= <GND>
o[14] <= <GND>
o[15] <= <GND>
o[16] <= <GND>
o[17] <= <GND>
o[18] <= <GND>
o[19] <= <GND>
o[20] <= <GND>
o[21] <= <GND>
o[22] <= <GND>
o[23] <= <GND>
o[24] <= <GND>
o[25] <= <GND>
o[26] <= <GND>
o[27] <= <GND>
o[28] <= <GND>
o[29] <= <GND>
o[30] <= <GND>
o[31] <= <GND>


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_0
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_0|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_0|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_0|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_1
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_1|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_1|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_1|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_2
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_2|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_2|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_2|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_3
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_3|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_3|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_3|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_4
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_4|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_4|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_4|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_5
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_5|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_5|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_5|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_6
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_6|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_6|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_6|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_7
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_7|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_7|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_7|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_8
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_8|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_8|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_8|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_9
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_9|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_9|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_9|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_10
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_10|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_10|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_10|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_11
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_11|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_11|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_11|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_12
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_12|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_12|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_12|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_13
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_13|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_13|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_13|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_14
a[0] => logic_block:b0.a
a[1] => logic_block:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block:b1.b
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_14|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_14|logic_block:b1
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_14|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits_signed:stage_2_bits_15
a[0] => logic_block:b0.a
a[1] => logic_block_signed:b1.a
b[0] => logic_block:b0.b
b[1] => logic_block_signed:b1.b
is_signed => logic_block_signed:b1.is_signed
a_lower_b <= multiplexer_block:mux.o_a_lower_b
a_lower_equal_b <= multiplexer_block:mux.o_a_lower_equal_b


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits_signed:stage_2_bits_15|logic_block:b0
a => a_lower_b.IN0
a => a_lower_equal_b.IN0
b => a_lower_b.IN1
b => a_lower_equal_b.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits_signed:stage_2_bits_15|logic_block_signed:b1
a => sa.IN0
b => sb.IN0
is_signed => sa.IN1
is_signed => sb.IN1
a_lower_b <= a_lower_b.DB_MAX_OUTPUT_PORT_TYPE
a_lower_equal_b <= a_lower_equal_b.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits_signed:stage_2_bits_15|multiplexer_block:mux
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_0
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_1
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_2
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_3
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_4
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_5
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_6
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_7
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_8_bits_0
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_8_bits_1
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_8_bits_2
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_8_bits_3
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_16_bits_0
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_16_bits_1
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_32_bits_0
i_a_lower_b[0] => Selector0.IN4
i_a_lower_b[0] => Selector0.IN1
i_a_lower_b[1] => Selector0.IN3
i_a_lower_b[1] => Selector1.IN3
i_a_lower_equal_b[0] => Selector1.IN5
i_a_lower_equal_b[0] => Selector1.IN1
i_a_lower_equal_b[1] => Selector0.IN5
i_a_lower_equal_b[1] => Selector1.IN4
o_a_lower_b <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
o_a_lower_equal_b <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_4_to_1:mux
i[0] => Mux0.IN3
i[1] => Mux0.IN2
i[2] => Mux0.IN1
i[3] => Mux0.IN0
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|multiplexer_128_to_32:mux
i[0] => Mux31.IN3
i[1] => Mux30.IN3
i[2] => Mux29.IN3
i[3] => Mux28.IN3
i[4] => Mux27.IN3
i[5] => Mux26.IN3
i[6] => Mux25.IN3
i[7] => Mux24.IN3
i[8] => Mux23.IN3
i[9] => Mux22.IN3
i[10] => Mux21.IN3
i[11] => Mux20.IN3
i[12] => Mux19.IN3
i[13] => Mux18.IN3
i[14] => Mux17.IN3
i[15] => Mux16.IN3
i[16] => Mux15.IN3
i[17] => Mux14.IN3
i[18] => Mux13.IN3
i[19] => Mux12.IN3
i[20] => Mux11.IN3
i[21] => Mux10.IN3
i[22] => Mux9.IN3
i[23] => Mux8.IN3
i[24] => Mux7.IN3
i[25] => Mux6.IN3
i[26] => Mux5.IN3
i[27] => Mux4.IN3
i[28] => Mux3.IN3
i[29] => Mux2.IN3
i[30] => Mux1.IN3
i[31] => Mux0.IN3
i[32] => Mux31.IN2
i[33] => Mux30.IN2
i[34] => Mux29.IN2
i[35] => Mux28.IN2
i[36] => Mux27.IN2
i[37] => Mux26.IN2
i[38] => Mux25.IN2
i[39] => Mux24.IN2
i[40] => Mux23.IN2
i[41] => Mux22.IN2
i[42] => Mux21.IN2
i[43] => Mux20.IN2
i[44] => Mux19.IN2
i[45] => Mux18.IN2
i[46] => Mux17.IN2
i[47] => Mux16.IN2
i[48] => Mux15.IN2
i[49] => Mux14.IN2
i[50] => Mux13.IN2
i[51] => Mux12.IN2
i[52] => Mux11.IN2
i[53] => Mux10.IN2
i[54] => Mux9.IN2
i[55] => Mux8.IN2
i[56] => Mux7.IN2
i[57] => Mux6.IN2
i[58] => Mux5.IN2
i[59] => Mux4.IN2
i[60] => Mux3.IN2
i[61] => Mux2.IN2
i[62] => Mux1.IN2
i[63] => Mux0.IN2
i[64] => Mux31.IN1
i[65] => Mux30.IN1
i[66] => Mux29.IN1
i[67] => Mux28.IN1
i[68] => Mux27.IN1
i[69] => Mux26.IN1
i[70] => Mux25.IN1
i[71] => Mux24.IN1
i[72] => Mux23.IN1
i[73] => Mux22.IN1
i[74] => Mux21.IN1
i[75] => Mux20.IN1
i[76] => Mux19.IN1
i[77] => Mux18.IN1
i[78] => Mux17.IN1
i[79] => Mux16.IN1
i[80] => Mux15.IN1
i[81] => Mux14.IN1
i[82] => Mux13.IN1
i[83] => Mux12.IN1
i[84] => Mux11.IN1
i[85] => Mux10.IN1
i[86] => Mux9.IN1
i[87] => Mux8.IN1
i[88] => Mux7.IN1
i[89] => Mux6.IN1
i[90] => Mux5.IN1
i[91] => Mux4.IN1
i[92] => Mux3.IN1
i[93] => Mux2.IN1
i[94] => Mux1.IN1
i[95] => Mux0.IN1
i[96] => Mux31.IN0
i[97] => Mux30.IN0
i[98] => Mux29.IN0
i[99] => Mux28.IN0
i[100] => Mux27.IN0
i[101] => Mux26.IN0
i[102] => Mux25.IN0
i[103] => Mux24.IN0
i[104] => Mux23.IN0
i[105] => Mux22.IN0
i[106] => Mux21.IN0
i[107] => Mux20.IN0
i[108] => Mux19.IN0
i[109] => Mux18.IN0
i[110] => Mux17.IN0
i[111] => Mux16.IN0
i[112] => Mux15.IN0
i[113] => Mux14.IN0
i[114] => Mux13.IN0
i[115] => Mux12.IN0
i[116] => Mux11.IN0
i[117] => Mux10.IN0
i[118] => Mux9.IN0
i[119] => Mux8.IN0
i[120] => Mux7.IN0
i[121] => Mux6.IN0
i[122] => Mux5.IN0
i[123] => Mux4.IN0
i[124] => Mux3.IN0
i[125] => Mux2.IN0
i[126] => Mux1.IN0
i[127] => Mux0.IN0
selector[0] => Mux0.IN5
selector[0] => Mux1.IN5
selector[0] => Mux2.IN5
selector[0] => Mux3.IN5
selector[0] => Mux4.IN5
selector[0] => Mux5.IN5
selector[0] => Mux6.IN5
selector[0] => Mux7.IN5
selector[0] => Mux8.IN5
selector[0] => Mux9.IN5
selector[0] => Mux10.IN5
selector[0] => Mux11.IN5
selector[0] => Mux12.IN5
selector[0] => Mux13.IN5
selector[0] => Mux14.IN5
selector[0] => Mux15.IN5
selector[0] => Mux16.IN5
selector[0] => Mux17.IN5
selector[0] => Mux18.IN5
selector[0] => Mux19.IN5
selector[0] => Mux20.IN5
selector[0] => Mux21.IN5
selector[0] => Mux22.IN5
selector[0] => Mux23.IN5
selector[0] => Mux24.IN5
selector[0] => Mux25.IN5
selector[0] => Mux26.IN5
selector[0] => Mux27.IN5
selector[0] => Mux28.IN5
selector[0] => Mux29.IN5
selector[0] => Mux30.IN5
selector[0] => Mux31.IN5
selector[1] => Mux0.IN4
selector[1] => Mux1.IN4
selector[1] => Mux2.IN4
selector[1] => Mux3.IN4
selector[1] => Mux4.IN4
selector[1] => Mux5.IN4
selector[1] => Mux6.IN4
selector[1] => Mux7.IN4
selector[1] => Mux8.IN4
selector[1] => Mux9.IN4
selector[1] => Mux10.IN4
selector[1] => Mux11.IN4
selector[1] => Mux12.IN4
selector[1] => Mux13.IN4
selector[1] => Mux14.IN4
selector[1] => Mux15.IN4
selector[1] => Mux16.IN4
selector[1] => Mux17.IN4
selector[1] => Mux18.IN4
selector[1] => Mux19.IN4
selector[1] => Mux20.IN4
selector[1] => Mux21.IN4
selector[1] => Mux22.IN4
selector[1] => Mux23.IN4
selector[1] => Mux24.IN4
selector[1] => Mux25.IN4
selector[1] => Mux26.IN4
selector[1] => Mux27.IN4
selector[1] => Mux28.IN4
selector[1] => Mux29.IN4
selector[1] => Mux30.IN4
selector[1] => Mux31.IN4
o[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance
clk => current_PC_address_internal[0].CLK
clk => current_PC_address_internal[1].CLK
clk => current_PC_address_internal[2].CLK
clk => current_PC_address_internal[3].CLK
clk => current_PC_address_internal[4].CLK
clk => current_PC_address_internal[5].CLK
clk => current_PC_address_internal[6].CLK
clk => current_PC_address_internal[7].CLK
clk => current_PC_address_internal[8].CLK
clk => current_PC_address_internal[9].CLK
clk => current_PC_address_internal[10].CLK
clk => current_PC_address_internal[11].CLK
clk => current_PC_address_internal[12].CLK
clk => current_PC_address_internal[13].CLK
clk => current_PC_address_internal[14].CLK
clk => current_PC_address_internal[15].CLK
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
reset => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
is_writeback_state => current_PC_address_internal.OUTPUTSELECT
external_value[0] => multiplexer_32_to_16:mux.i[16]
external_value[1] => multiplexer_32_to_16:mux.i[17]
external_value[2] => multiplexer_32_to_16:mux.i[18]
external_value[3] => multiplexer_32_to_16:mux.i[19]
external_value[4] => multiplexer_32_to_16:mux.i[20]
external_value[5] => multiplexer_32_to_16:mux.i[21]
external_value[6] => multiplexer_32_to_16:mux.i[22]
external_value[7] => multiplexer_32_to_16:mux.i[23]
external_value[8] => multiplexer_32_to_16:mux.i[24]
external_value[9] => multiplexer_32_to_16:mux.i[25]
external_value[10] => multiplexer_32_to_16:mux.i[26]
external_value[11] => multiplexer_32_to_16:mux.i[27]
external_value[12] => multiplexer_32_to_16:mux.i[28]
external_value[13] => multiplexer_32_to_16:mux.i[29]
external_value[14] => multiplexer_32_to_16:mux.i[30]
external_value[15] => multiplexer_32_to_16:mux.i[31]
external_value[16] => ~NO_FANOUT~
external_value[17] => ~NO_FANOUT~
external_value[18] => ~NO_FANOUT~
external_value[19] => ~NO_FANOUT~
external_value[20] => ~NO_FANOUT~
external_value[21] => ~NO_FANOUT~
external_value[22] => ~NO_FANOUT~
external_value[23] => ~NO_FANOUT~
external_value[24] => ~NO_FANOUT~
external_value[25] => ~NO_FANOUT~
external_value[26] => ~NO_FANOUT~
external_value[27] => ~NO_FANOUT~
external_value[28] => ~NO_FANOUT~
external_value[29] => ~NO_FANOUT~
external_value[30] => ~NO_FANOUT~
external_value[31] => ~NO_FANOUT~
is_branch_instruction => is_next_PC_external_value.IN0
is_branch_taken => is_next_PC_external_value.IN1
is_jal_instruction => is_next_PC_external_value.IN1
is_jalr_instruction => is_next_PC_external_value.IN1
current_PC[0] <= current_PC_address_internal[0].DB_MAX_OUTPUT_PORT_TYPE
current_PC[1] <= current_PC_address_internal[1].DB_MAX_OUTPUT_PORT_TYPE
current_PC[2] <= current_PC_address_internal[2].DB_MAX_OUTPUT_PORT_TYPE
current_PC[3] <= current_PC_address_internal[3].DB_MAX_OUTPUT_PORT_TYPE
current_PC[4] <= current_PC_address_internal[4].DB_MAX_OUTPUT_PORT_TYPE
current_PC[5] <= current_PC_address_internal[5].DB_MAX_OUTPUT_PORT_TYPE
current_PC[6] <= current_PC_address_internal[6].DB_MAX_OUTPUT_PORT_TYPE
current_PC[7] <= current_PC_address_internal[7].DB_MAX_OUTPUT_PORT_TYPE
current_PC[8] <= current_PC_address_internal[8].DB_MAX_OUTPUT_PORT_TYPE
current_PC[9] <= current_PC_address_internal[9].DB_MAX_OUTPUT_PORT_TYPE
current_PC[10] <= current_PC_address_internal[10].DB_MAX_OUTPUT_PORT_TYPE
current_PC[11] <= current_PC_address_internal[11].DB_MAX_OUTPUT_PORT_TYPE
current_PC[12] <= current_PC_address_internal[12].DB_MAX_OUTPUT_PORT_TYPE
current_PC[13] <= current_PC_address_internal[13].DB_MAX_OUTPUT_PORT_TYPE
current_PC[14] <= current_PC_address_internal[14].DB_MAX_OUTPUT_PORT_TYPE
current_PC[15] <= current_PC_address_internal[15].DB_MAX_OUTPUT_PORT_TYPE
current_PC[16] <= <GND>
current_PC[17] <= <GND>
current_PC[18] <= <GND>
current_PC[19] <= <GND>
current_PC[20] <= <GND>
current_PC[21] <= <GND>
current_PC[22] <= <GND>
current_PC[23] <= <GND>
current_PC[24] <= <GND>
current_PC[25] <= <GND>
current_PC[26] <= <GND>
current_PC[27] <= <GND>
current_PC[28] <= <GND>
current_PC[29] <= <GND>
current_PC[30] <= <GND>
current_PC[31] <= <GND>
incremented_PC[0] <= incrementer_16_bits_by_4:inc.o[0]
incremented_PC[1] <= incrementer_16_bits_by_4:inc.o[1]
incremented_PC[2] <= incrementer_16_bits_by_4:inc.o[2]
incremented_PC[3] <= incrementer_16_bits_by_4:inc.o[3]
incremented_PC[4] <= incrementer_16_bits_by_4:inc.o[4]
incremented_PC[5] <= incrementer_16_bits_by_4:inc.o[5]
incremented_PC[6] <= incrementer_16_bits_by_4:inc.o[6]
incremented_PC[7] <= incrementer_16_bits_by_4:inc.o[7]
incremented_PC[8] <= incrementer_16_bits_by_4:inc.o[8]
incremented_PC[9] <= incrementer_16_bits_by_4:inc.o[9]
incremented_PC[10] <= incrementer_16_bits_by_4:inc.o[10]
incremented_PC[11] <= incrementer_16_bits_by_4:inc.o[11]
incremented_PC[12] <= incrementer_16_bits_by_4:inc.o[12]
incremented_PC[13] <= incrementer_16_bits_by_4:inc.o[13]
incremented_PC[14] <= incrementer_16_bits_by_4:inc.o[14]
incremented_PC[15] <= incrementer_16_bits_by_4:inc.o[15]
incremented_PC[16] <= <GND>
incremented_PC[17] <= <GND>
incremented_PC[18] <= <GND>
incremented_PC[19] <= <GND>
incremented_PC[20] <= <GND>
incremented_PC[21] <= <GND>
incremented_PC[22] <= <GND>
incremented_PC[23] <= <GND>
incremented_PC[24] <= <GND>
incremented_PC[25] <= <GND>
incremented_PC[26] <= <GND>
incremented_PC[27] <= <GND>
incremented_PC[28] <= <GND>
incremented_PC[29] <= <GND>
incremented_PC[30] <= <GND>
incremented_PC[31] <= <GND>
next_PC[0] <= multiplexer_32_to_16:mux.o[0]
next_PC[1] <= multiplexer_32_to_16:mux.o[1]
next_PC[2] <= multiplexer_32_to_16:mux.o[2]
next_PC[3] <= multiplexer_32_to_16:mux.o[3]
next_PC[4] <= multiplexer_32_to_16:mux.o[4]
next_PC[5] <= multiplexer_32_to_16:mux.o[5]
next_PC[6] <= multiplexer_32_to_16:mux.o[6]
next_PC[7] <= multiplexer_32_to_16:mux.o[7]
next_PC[8] <= multiplexer_32_to_16:mux.o[8]
next_PC[9] <= multiplexer_32_to_16:mux.o[9]
next_PC[10] <= multiplexer_32_to_16:mux.o[10]
next_PC[11] <= multiplexer_32_to_16:mux.o[11]
next_PC[12] <= multiplexer_32_to_16:mux.o[12]
next_PC[13] <= multiplexer_32_to_16:mux.o[13]
next_PC[14] <= multiplexer_32_to_16:mux.o[14]
next_PC[15] <= multiplexer_32_to_16:mux.o[15]
next_PC[16] <= <GND>
next_PC[17] <= <GND>
next_PC[18] <= <GND>
next_PC[19] <= <GND>
next_PC[20] <= <GND>
next_PC[21] <= <GND>
next_PC[22] <= <GND>
next_PC[23] <= <GND>
next_PC[24] <= <GND>
next_PC[25] <= <GND>
next_PC[26] <= <GND>
next_PC[27] <= <GND>
next_PC[28] <= <GND>
next_PC[29] <= <GND>
next_PC[30] <= <GND>
next_PC[31] <= <GND>


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc
i[0] => o[0].DATAIN
i[1] => o[1].DATAIN
i[2] => half_adder:ha1.c_in
i[2] => o[2].DATAIN
i[3] => half_adder:ha1.a
i[4] => half_adder:ha2.a
i[5] => half_adder:ha3.a
i[6] => half_adder:ha4.a
i[7] => half_adder:ha5.a
i[8] => half_adder:ha6.a
i[9] => half_adder:ha7.a
i[10] => half_adder:ha8.a
i[11] => half_adder:ha9.a
i[12] => half_adder:ha10.a
i[13] => half_adder:ha11.a
i[14] => half_adder:ha12.a
i[15] => half_adder:ha13.a
o[0] <= i[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= i[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= i[2].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= half_adder:ha1.o
o[4] <= half_adder:ha2.o
o[5] <= half_adder:ha3.o
o[6] <= half_adder:ha4.o
o[7] <= half_adder:ha5.o
o[8] <= half_adder:ha6.o
o[9] <= half_adder:ha7.o
o[10] <= half_adder:ha8.o
o[11] <= half_adder:ha9.o
o[12] <= half_adder:ha10.o
o[13] <= half_adder:ha11.o
o[14] <= half_adder:ha12.o
o[15] <= half_adder:ha13.o


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha1
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha2
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha3
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha4
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha5
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha6
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha7
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha8
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha9
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha10
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha11
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha12
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha13
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|PC_unit:PC_unit_instance|multiplexer_32_to_16:mux
i[0] => Selector15.IN4
i[1] => Selector14.IN4
i[2] => Selector13.IN4
i[3] => Selector12.IN4
i[4] => Selector11.IN4
i[5] => Selector10.IN4
i[6] => Selector9.IN4
i[7] => Selector8.IN4
i[8] => Selector7.IN4
i[9] => Selector6.IN4
i[10] => Selector5.IN4
i[11] => Selector4.IN4
i[12] => Selector3.IN4
i[13] => Selector2.IN4
i[14] => Selector1.IN4
i[15] => Selector0.IN4
i[16] => Selector15.IN3
i[17] => Selector14.IN3
i[18] => Selector13.IN3
i[19] => Selector12.IN3
i[20] => Selector11.IN3
i[21] => Selector10.IN3
i[22] => Selector9.IN3
i[23] => Selector8.IN3
i[24] => Selector7.IN3
i[25] => Selector6.IN3
i[26] => Selector5.IN3
i[27] => Selector4.IN3
i[28] => Selector3.IN3
i[29] => Selector2.IN3
i[30] => Selector1.IN3
i[31] => Selector0.IN3
selector => Selector0.IN5
selector => Selector1.IN5
selector => Selector2.IN5
selector => Selector3.IN5
selector => Selector4.IN5
selector => Selector5.IN5
selector => Selector6.IN5
selector => Selector7.IN5
selector => Selector8.IN5
selector => Selector9.IN5
selector => Selector10.IN5
selector => Selector11.IN5
selector => Selector12.IN5
selector => Selector13.IN5
selector => Selector14.IN5
selector => Selector15.IN5
selector => Selector0.IN1
selector => Selector1.IN1
selector => Selector2.IN1
selector => Selector3.IN1
selector => Selector4.IN1
selector => Selector5.IN1
selector => Selector6.IN1
selector => Selector7.IN1
selector => Selector8.IN1
selector => Selector9.IN1
selector => Selector10.IN1
selector => Selector11.IN1
selector => Selector12.IN1
selector => Selector13.IN1
selector => Selector14.IN1
selector => Selector15.IN1
o[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|register_file_unit:register_file_unit_instance
clk => port_A_input_manager:port_A_input_manager_instance.clk
clk => x0_manager:x0_manager_a.clk
clk => x0_manager:x0_manager_b.clk
clk => register_file_block:register_file_block_instance.clock_a
clk => register_file_block:register_file_block_instance.clock_b
register_wren_a => register_file_block:register_file_block_instance.wren_a
register_wren_b => register_file_block:register_file_block_instance.wren_b
register_address_a[0] => x0_manager:x0_manager_a.register_address[0]
register_address_a[0] => register_file_block:register_file_block_instance.address_a[0]
register_address_a[1] => x0_manager:x0_manager_a.register_address[1]
register_address_a[1] => register_file_block:register_file_block_instance.address_a[1]
register_address_a[2] => x0_manager:x0_manager_a.register_address[2]
register_address_a[2] => register_file_block:register_file_block_instance.address_a[2]
register_address_a[3] => x0_manager:x0_manager_a.register_address[3]
register_address_a[3] => register_file_block:register_file_block_instance.address_a[3]
register_address_a[4] => x0_manager:x0_manager_a.register_address[4]
register_address_a[4] => register_file_block:register_file_block_instance.address_a[4]
register_address_b[0] => x0_manager:x0_manager_b.register_address[0]
register_address_b[0] => register_file_block:register_file_block_instance.address_b[0]
register_address_b[1] => x0_manager:x0_manager_b.register_address[1]
register_address_b[1] => register_file_block:register_file_block_instance.address_b[1]
register_address_b[2] => x0_manager:x0_manager_b.register_address[2]
register_address_b[2] => register_file_block:register_file_block_instance.address_b[2]
register_address_b[3] => x0_manager:x0_manager_b.register_address[3]
register_address_b[3] => register_file_block:register_file_block_instance.address_b[3]
register_address_b[4] => x0_manager:x0_manager_b.register_address[4]
register_address_b[4] => register_file_block:register_file_block_instance.address_b[4]
is_load_instruction => port_A_input_manager:port_A_input_manager_instance.is_load_instruction
is_sign_extended_load => port_A_input_manager:port_A_input_manager_instance.is_sign_extended_load
is_half_load => port_A_input_manager:port_A_input_manager_instance.is_half_load
is_byte_load => port_A_input_manager:port_A_input_manager_instance.is_byte_load
incremented_PC[0] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[0]
incremented_PC[1] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[1]
incremented_PC[2] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[2]
incremented_PC[3] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[3]
incremented_PC[4] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[4]
incremented_PC[5] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[5]
incremented_PC[6] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[6]
incremented_PC[7] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[7]
incremented_PC[8] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[8]
incremented_PC[9] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[9]
incremented_PC[10] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[10]
incremented_PC[11] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[11]
incremented_PC[12] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[12]
incremented_PC[13] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[13]
incremented_PC[14] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[14]
incremented_PC[15] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[15]
incremented_PC[16] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[16]
incremented_PC[17] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[17]
incremented_PC[18] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[18]
incremented_PC[19] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[19]
incremented_PC[20] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[20]
incremented_PC[21] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[21]
incremented_PC[22] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[22]
incremented_PC[23] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[23]
incremented_PC[24] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[24]
incremented_PC[25] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[25]
incremented_PC[26] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[26]
incremented_PC[27] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[27]
incremented_PC[28] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[28]
incremented_PC[29] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[29]
incremented_PC[30] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[30]
incremented_PC[31] => port_A_input_manager:port_A_input_manager_instance.incremented_PC[31]
memory_out_bus[0] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[0]
memory_out_bus[1] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[1]
memory_out_bus[2] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[2]
memory_out_bus[3] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[3]
memory_out_bus[4] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[4]
memory_out_bus[5] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[5]
memory_out_bus[6] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[6]
memory_out_bus[7] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[7]
memory_out_bus[8] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[8]
memory_out_bus[9] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[9]
memory_out_bus[10] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[10]
memory_out_bus[11] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[11]
memory_out_bus[12] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[12]
memory_out_bus[13] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[13]
memory_out_bus[14] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[14]
memory_out_bus[15] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[15]
memory_out_bus[16] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[16]
memory_out_bus[17] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[17]
memory_out_bus[18] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[18]
memory_out_bus[19] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[19]
memory_out_bus[20] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[20]
memory_out_bus[21] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[21]
memory_out_bus[22] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[22]
memory_out_bus[23] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[23]
memory_out_bus[24] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[24]
memory_out_bus[25] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[25]
memory_out_bus[26] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[26]
memory_out_bus[27] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[27]
memory_out_bus[28] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[28]
memory_out_bus[29] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[29]
memory_out_bus[30] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[30]
memory_out_bus[31] => port_A_input_manager:port_A_input_manager_instance.memory_out_bus[31]
alu_output[0] => port_A_input_manager:port_A_input_manager_instance.memory_address[0]
alu_output[1] => port_A_input_manager:port_A_input_manager_instance.memory_address[1]
alu_output[2] => port_A_input_manager:port_A_input_manager_instance.memory_address[2]
alu_output[3] => port_A_input_manager:port_A_input_manager_instance.memory_address[3]
alu_output[4] => port_A_input_manager:port_A_input_manager_instance.memory_address[4]
alu_output[5] => port_A_input_manager:port_A_input_manager_instance.memory_address[5]
alu_output[6] => port_A_input_manager:port_A_input_manager_instance.memory_address[6]
alu_output[7] => port_A_input_manager:port_A_input_manager_instance.memory_address[7]
alu_output[8] => port_A_input_manager:port_A_input_manager_instance.memory_address[8]
alu_output[9] => port_A_input_manager:port_A_input_manager_instance.memory_address[9]
alu_output[10] => port_A_input_manager:port_A_input_manager_instance.memory_address[10]
alu_output[11] => port_A_input_manager:port_A_input_manager_instance.memory_address[11]
alu_output[12] => port_A_input_manager:port_A_input_manager_instance.memory_address[12]
alu_output[13] => port_A_input_manager:port_A_input_manager_instance.memory_address[13]
alu_output[14] => port_A_input_manager:port_A_input_manager_instance.memory_address[14]
alu_output[15] => port_A_input_manager:port_A_input_manager_instance.memory_address[15]
alu_output[16] => port_A_input_manager:port_A_input_manager_instance.memory_address[16]
alu_output[17] => port_A_input_manager:port_A_input_manager_instance.memory_address[17]
alu_output[18] => port_A_input_manager:port_A_input_manager_instance.memory_address[18]
alu_output[19] => port_A_input_manager:port_A_input_manager_instance.memory_address[19]
alu_output[20] => port_A_input_manager:port_A_input_manager_instance.memory_address[20]
alu_output[21] => port_A_input_manager:port_A_input_manager_instance.memory_address[21]
alu_output[22] => port_A_input_manager:port_A_input_manager_instance.memory_address[22]
alu_output[23] => port_A_input_manager:port_A_input_manager_instance.memory_address[23]
alu_output[24] => port_A_input_manager:port_A_input_manager_instance.memory_address[24]
alu_output[25] => port_A_input_manager:port_A_input_manager_instance.memory_address[25]
alu_output[26] => port_A_input_manager:port_A_input_manager_instance.memory_address[26]
alu_output[27] => port_A_input_manager:port_A_input_manager_instance.memory_address[27]
alu_output[28] => port_A_input_manager:port_A_input_manager_instance.memory_address[28]
alu_output[29] => port_A_input_manager:port_A_input_manager_instance.memory_address[29]
alu_output[30] => port_A_input_manager:port_A_input_manager_instance.memory_address[30]
alu_output[31] => port_A_input_manager:port_A_input_manager_instance.memory_address[31]
temporary_register_output[0] => register_file_block:register_file_block_instance.data_b[0]
temporary_register_output[1] => register_file_block:register_file_block_instance.data_b[1]
temporary_register_output[2] => register_file_block:register_file_block_instance.data_b[2]
temporary_register_output[3] => register_file_block:register_file_block_instance.data_b[3]
temporary_register_output[4] => register_file_block:register_file_block_instance.data_b[4]
temporary_register_output[5] => register_file_block:register_file_block_instance.data_b[5]
temporary_register_output[6] => register_file_block:register_file_block_instance.data_b[6]
temporary_register_output[7] => register_file_block:register_file_block_instance.data_b[7]
temporary_register_output[8] => register_file_block:register_file_block_instance.data_b[8]
temporary_register_output[9] => register_file_block:register_file_block_instance.data_b[9]
temporary_register_output[10] => register_file_block:register_file_block_instance.data_b[10]
temporary_register_output[11] => register_file_block:register_file_block_instance.data_b[11]
temporary_register_output[12] => register_file_block:register_file_block_instance.data_b[12]
temporary_register_output[13] => register_file_block:register_file_block_instance.data_b[13]
temporary_register_output[14] => register_file_block:register_file_block_instance.data_b[14]
temporary_register_output[15] => register_file_block:register_file_block_instance.data_b[15]
temporary_register_output[16] => register_file_block:register_file_block_instance.data_b[16]
temporary_register_output[17] => register_file_block:register_file_block_instance.data_b[17]
temporary_register_output[18] => register_file_block:register_file_block_instance.data_b[18]
temporary_register_output[19] => register_file_block:register_file_block_instance.data_b[19]
temporary_register_output[20] => register_file_block:register_file_block_instance.data_b[20]
temporary_register_output[21] => register_file_block:register_file_block_instance.data_b[21]
temporary_register_output[22] => register_file_block:register_file_block_instance.data_b[22]
temporary_register_output[23] => register_file_block:register_file_block_instance.data_b[23]
temporary_register_output[24] => register_file_block:register_file_block_instance.data_b[24]
temporary_register_output[25] => register_file_block:register_file_block_instance.data_b[25]
temporary_register_output[26] => register_file_block:register_file_block_instance.data_b[26]
temporary_register_output[27] => register_file_block:register_file_block_instance.data_b[27]
temporary_register_output[28] => register_file_block:register_file_block_instance.data_b[28]
temporary_register_output[29] => register_file_block:register_file_block_instance.data_b[29]
temporary_register_output[30] => register_file_block:register_file_block_instance.data_b[30]
temporary_register_output[31] => register_file_block:register_file_block_instance.data_b[31]
port_a_selector => port_A_input_manager:port_A_input_manager_instance.port_A_selector
port_a_output[0] <= x0_manager:x0_manager_a.register_output_data[0]
port_a_output[1] <= x0_manager:x0_manager_a.register_output_data[1]
port_a_output[2] <= x0_manager:x0_manager_a.register_output_data[2]
port_a_output[3] <= x0_manager:x0_manager_a.register_output_data[3]
port_a_output[4] <= x0_manager:x0_manager_a.register_output_data[4]
port_a_output[5] <= x0_manager:x0_manager_a.register_output_data[5]
port_a_output[6] <= x0_manager:x0_manager_a.register_output_data[6]
port_a_output[7] <= x0_manager:x0_manager_a.register_output_data[7]
port_a_output[8] <= x0_manager:x0_manager_a.register_output_data[8]
port_a_output[9] <= x0_manager:x0_manager_a.register_output_data[9]
port_a_output[10] <= x0_manager:x0_manager_a.register_output_data[10]
port_a_output[11] <= x0_manager:x0_manager_a.register_output_data[11]
port_a_output[12] <= x0_manager:x0_manager_a.register_output_data[12]
port_a_output[13] <= x0_manager:x0_manager_a.register_output_data[13]
port_a_output[14] <= x0_manager:x0_manager_a.register_output_data[14]
port_a_output[15] <= x0_manager:x0_manager_a.register_output_data[15]
port_a_output[16] <= x0_manager:x0_manager_a.register_output_data[16]
port_a_output[17] <= x0_manager:x0_manager_a.register_output_data[17]
port_a_output[18] <= x0_manager:x0_manager_a.register_output_data[18]
port_a_output[19] <= x0_manager:x0_manager_a.register_output_data[19]
port_a_output[20] <= x0_manager:x0_manager_a.register_output_data[20]
port_a_output[21] <= x0_manager:x0_manager_a.register_output_data[21]
port_a_output[22] <= x0_manager:x0_manager_a.register_output_data[22]
port_a_output[23] <= x0_manager:x0_manager_a.register_output_data[23]
port_a_output[24] <= x0_manager:x0_manager_a.register_output_data[24]
port_a_output[25] <= x0_manager:x0_manager_a.register_output_data[25]
port_a_output[26] <= x0_manager:x0_manager_a.register_output_data[26]
port_a_output[27] <= x0_manager:x0_manager_a.register_output_data[27]
port_a_output[28] <= x0_manager:x0_manager_a.register_output_data[28]
port_a_output[29] <= x0_manager:x0_manager_a.register_output_data[29]
port_a_output[30] <= x0_manager:x0_manager_a.register_output_data[30]
port_a_output[31] <= x0_manager:x0_manager_a.register_output_data[31]
port_b_output[0] <= x0_manager:x0_manager_b.register_output_data[0]
port_b_output[1] <= x0_manager:x0_manager_b.register_output_data[1]
port_b_output[2] <= x0_manager:x0_manager_b.register_output_data[2]
port_b_output[3] <= x0_manager:x0_manager_b.register_output_data[3]
port_b_output[4] <= x0_manager:x0_manager_b.register_output_data[4]
port_b_output[5] <= x0_manager:x0_manager_b.register_output_data[5]
port_b_output[6] <= x0_manager:x0_manager_b.register_output_data[6]
port_b_output[7] <= x0_manager:x0_manager_b.register_output_data[7]
port_b_output[8] <= x0_manager:x0_manager_b.register_output_data[8]
port_b_output[9] <= x0_manager:x0_manager_b.register_output_data[9]
port_b_output[10] <= x0_manager:x0_manager_b.register_output_data[10]
port_b_output[11] <= x0_manager:x0_manager_b.register_output_data[11]
port_b_output[12] <= x0_manager:x0_manager_b.register_output_data[12]
port_b_output[13] <= x0_manager:x0_manager_b.register_output_data[13]
port_b_output[14] <= x0_manager:x0_manager_b.register_output_data[14]
port_b_output[15] <= x0_manager:x0_manager_b.register_output_data[15]
port_b_output[16] <= x0_manager:x0_manager_b.register_output_data[16]
port_b_output[17] <= x0_manager:x0_manager_b.register_output_data[17]
port_b_output[18] <= x0_manager:x0_manager_b.register_output_data[18]
port_b_output[19] <= x0_manager:x0_manager_b.register_output_data[19]
port_b_output[20] <= x0_manager:x0_manager_b.register_output_data[20]
port_b_output[21] <= x0_manager:x0_manager_b.register_output_data[21]
port_b_output[22] <= x0_manager:x0_manager_b.register_output_data[22]
port_b_output[23] <= x0_manager:x0_manager_b.register_output_data[23]
port_b_output[24] <= x0_manager:x0_manager_b.register_output_data[24]
port_b_output[25] <= x0_manager:x0_manager_b.register_output_data[25]
port_b_output[26] <= x0_manager:x0_manager_b.register_output_data[26]
port_b_output[27] <= x0_manager:x0_manager_b.register_output_data[27]
port_b_output[28] <= x0_manager:x0_manager_b.register_output_data[28]
port_b_output[29] <= x0_manager:x0_manager_b.register_output_data[29]
port_b_output[30] <= x0_manager:x0_manager_b.register_output_data[30]
port_b_output[31] <= x0_manager:x0_manager_b.register_output_data[31]


|riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance
clk => load_manager:load_manager_instance.clk
memory_address[0] => load_manager:load_manager_instance.memory_address[0]
memory_address[1] => load_manager:load_manager_instance.memory_address[1]
memory_address[2] => load_manager:load_manager_instance.memory_address[2]
memory_address[3] => load_manager:load_manager_instance.memory_address[3]
memory_address[4] => load_manager:load_manager_instance.memory_address[4]
memory_address[5] => load_manager:load_manager_instance.memory_address[5]
memory_address[6] => load_manager:load_manager_instance.memory_address[6]
memory_address[7] => load_manager:load_manager_instance.memory_address[7]
memory_address[8] => load_manager:load_manager_instance.memory_address[8]
memory_address[9] => load_manager:load_manager_instance.memory_address[9]
memory_address[10] => load_manager:load_manager_instance.memory_address[10]
memory_address[11] => load_manager:load_manager_instance.memory_address[11]
memory_address[12] => load_manager:load_manager_instance.memory_address[12]
memory_address[13] => load_manager:load_manager_instance.memory_address[13]
memory_address[14] => load_manager:load_manager_instance.memory_address[14]
memory_address[15] => load_manager:load_manager_instance.memory_address[15]
memory_address[16] => ~NO_FANOUT~
memory_address[17] => ~NO_FANOUT~
memory_address[18] => ~NO_FANOUT~
memory_address[19] => ~NO_FANOUT~
memory_address[20] => ~NO_FANOUT~
memory_address[21] => ~NO_FANOUT~
memory_address[22] => ~NO_FANOUT~
memory_address[23] => ~NO_FANOUT~
memory_address[24] => ~NO_FANOUT~
memory_address[25] => ~NO_FANOUT~
memory_address[26] => ~NO_FANOUT~
memory_address[27] => ~NO_FANOUT~
memory_address[28] => ~NO_FANOUT~
memory_address[29] => ~NO_FANOUT~
memory_address[30] => ~NO_FANOUT~
memory_address[31] => ~NO_FANOUT~
memory_out_bus[0] => load_manager:load_manager_instance.memory_out_bus[0]
memory_out_bus[1] => load_manager:load_manager_instance.memory_out_bus[1]
memory_out_bus[2] => load_manager:load_manager_instance.memory_out_bus[2]
memory_out_bus[3] => load_manager:load_manager_instance.memory_out_bus[3]
memory_out_bus[4] => load_manager:load_manager_instance.memory_out_bus[4]
memory_out_bus[5] => load_manager:load_manager_instance.memory_out_bus[5]
memory_out_bus[6] => load_manager:load_manager_instance.memory_out_bus[6]
memory_out_bus[7] => load_manager:load_manager_instance.memory_out_bus[7]
memory_out_bus[8] => load_manager:load_manager_instance.memory_out_bus[8]
memory_out_bus[9] => load_manager:load_manager_instance.memory_out_bus[9]
memory_out_bus[10] => load_manager:load_manager_instance.memory_out_bus[10]
memory_out_bus[11] => load_manager:load_manager_instance.memory_out_bus[11]
memory_out_bus[12] => load_manager:load_manager_instance.memory_out_bus[12]
memory_out_bus[13] => load_manager:load_manager_instance.memory_out_bus[13]
memory_out_bus[14] => load_manager:load_manager_instance.memory_out_bus[14]
memory_out_bus[15] => load_manager:load_manager_instance.memory_out_bus[15]
memory_out_bus[16] => load_manager:load_manager_instance.memory_out_bus[16]
memory_out_bus[17] => load_manager:load_manager_instance.memory_out_bus[17]
memory_out_bus[18] => load_manager:load_manager_instance.memory_out_bus[18]
memory_out_bus[19] => load_manager:load_manager_instance.memory_out_bus[19]
memory_out_bus[20] => load_manager:load_manager_instance.memory_out_bus[20]
memory_out_bus[21] => load_manager:load_manager_instance.memory_out_bus[21]
memory_out_bus[22] => load_manager:load_manager_instance.memory_out_bus[22]
memory_out_bus[23] => load_manager:load_manager_instance.memory_out_bus[23]
memory_out_bus[24] => load_manager:load_manager_instance.memory_out_bus[24]
memory_out_bus[25] => load_manager:load_manager_instance.memory_out_bus[25]
memory_out_bus[26] => load_manager:load_manager_instance.memory_out_bus[26]
memory_out_bus[27] => load_manager:load_manager_instance.memory_out_bus[27]
memory_out_bus[28] => load_manager:load_manager_instance.memory_out_bus[28]
memory_out_bus[29] => load_manager:load_manager_instance.memory_out_bus[29]
memory_out_bus[30] => load_manager:load_manager_instance.memory_out_bus[30]
memory_out_bus[31] => load_manager:load_manager_instance.memory_out_bus[31]
incremented_PC[0] => Selector31.IN3
incremented_PC[1] => Selector30.IN3
incremented_PC[2] => Selector29.IN3
incremented_PC[3] => Selector28.IN3
incremented_PC[4] => Selector27.IN3
incremented_PC[5] => Selector26.IN3
incremented_PC[6] => Selector25.IN3
incremented_PC[7] => Selector24.IN3
incremented_PC[8] => Selector23.IN3
incremented_PC[9] => Selector22.IN3
incremented_PC[10] => Selector21.IN3
incremented_PC[11] => Selector20.IN3
incremented_PC[12] => Selector19.IN3
incremented_PC[13] => Selector18.IN3
incremented_PC[14] => Selector17.IN3
incremented_PC[15] => Selector16.IN3
incremented_PC[16] => Selector15.IN3
incremented_PC[17] => Selector14.IN3
incremented_PC[18] => Selector13.IN3
incremented_PC[19] => Selector12.IN3
incremented_PC[20] => Selector11.IN3
incremented_PC[21] => Selector10.IN3
incremented_PC[22] => Selector9.IN3
incremented_PC[23] => Selector8.IN3
incremented_PC[24] => Selector7.IN3
incremented_PC[25] => Selector6.IN3
incremented_PC[26] => Selector5.IN3
incremented_PC[27] => Selector4.IN3
incremented_PC[28] => Selector3.IN3
incremented_PC[29] => Selector2.IN3
incremented_PC[30] => Selector1.IN3
incremented_PC[31] => Selector0.IN3
port_A_selector => Selector0.IN4
port_A_selector => Selector1.IN4
port_A_selector => Selector2.IN4
port_A_selector => Selector3.IN4
port_A_selector => Selector4.IN4
port_A_selector => Selector5.IN4
port_A_selector => Selector6.IN4
port_A_selector => Selector7.IN4
port_A_selector => Selector8.IN4
port_A_selector => Selector9.IN4
port_A_selector => Selector10.IN4
port_A_selector => Selector11.IN4
port_A_selector => Selector12.IN4
port_A_selector => Selector13.IN4
port_A_selector => Selector14.IN4
port_A_selector => Selector15.IN4
port_A_selector => Selector16.IN4
port_A_selector => Selector17.IN4
port_A_selector => Selector18.IN4
port_A_selector => Selector19.IN4
port_A_selector => Selector20.IN4
port_A_selector => Selector21.IN4
port_A_selector => Selector22.IN4
port_A_selector => Selector23.IN4
port_A_selector => Selector24.IN4
port_A_selector => Selector25.IN4
port_A_selector => Selector26.IN4
port_A_selector => Selector27.IN4
port_A_selector => Selector28.IN4
port_A_selector => Selector29.IN4
port_A_selector => Selector30.IN4
port_A_selector => Selector31.IN4
port_A_selector => Selector0.IN1
port_A_selector => Selector1.IN1
port_A_selector => Selector2.IN1
port_A_selector => Selector3.IN1
port_A_selector => Selector4.IN1
port_A_selector => Selector5.IN1
port_A_selector => Selector6.IN1
port_A_selector => Selector7.IN1
port_A_selector => Selector8.IN1
port_A_selector => Selector9.IN1
port_A_selector => Selector10.IN1
port_A_selector => Selector11.IN1
port_A_selector => Selector12.IN1
port_A_selector => Selector13.IN1
port_A_selector => Selector14.IN1
port_A_selector => Selector15.IN1
port_A_selector => Selector16.IN1
port_A_selector => Selector17.IN1
port_A_selector => Selector18.IN1
port_A_selector => Selector19.IN1
port_A_selector => Selector20.IN1
port_A_selector => Selector21.IN1
port_A_selector => Selector22.IN1
port_A_selector => Selector23.IN1
port_A_selector => Selector24.IN1
port_A_selector => Selector25.IN1
port_A_selector => Selector26.IN1
port_A_selector => Selector27.IN1
port_A_selector => Selector28.IN1
port_A_selector => Selector29.IN1
port_A_selector => Selector30.IN1
port_A_selector => Selector31.IN1
port_A_input[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
port_A_input[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
is_load_instruction => load_manager:load_manager_instance.is_load_instruction
is_sign_extended_load => load_manager:load_manager_instance.is_sign_extended
is_half_load => load_manager:load_manager_instance.is_half_load
is_byte_load => load_manager:load_manager_instance.is_byte_load


|riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance|load_manager:load_manager_instance
clk => registered_memory_lsbs[0].CLK
clk => registered_memory_lsbs[1].CLK
memory_out_bus[0] => shifted_memory_out_bus.DATAA
memory_out_bus[0] => converted_memory_out_bus.DATAA
memory_out_bus[0] => converted_memory_out_bus.DATAA
memory_out_bus[1] => shifted_memory_out_bus.DATAA
memory_out_bus[1] => converted_memory_out_bus.DATAA
memory_out_bus[1] => converted_memory_out_bus.DATAA
memory_out_bus[2] => shifted_memory_out_bus.DATAA
memory_out_bus[2] => converted_memory_out_bus.DATAA
memory_out_bus[2] => converted_memory_out_bus.DATAA
memory_out_bus[3] => shifted_memory_out_bus.DATAA
memory_out_bus[3] => converted_memory_out_bus.DATAA
memory_out_bus[3] => converted_memory_out_bus.DATAA
memory_out_bus[4] => shifted_memory_out_bus.DATAA
memory_out_bus[4] => converted_memory_out_bus.DATAA
memory_out_bus[4] => converted_memory_out_bus.DATAA
memory_out_bus[5] => shifted_memory_out_bus.DATAA
memory_out_bus[5] => converted_memory_out_bus.DATAA
memory_out_bus[5] => converted_memory_out_bus.DATAA
memory_out_bus[6] => shifted_memory_out_bus.DATAA
memory_out_bus[6] => converted_memory_out_bus.DATAA
memory_out_bus[6] => converted_memory_out_bus.DATAA
memory_out_bus[7] => shifted_memory_out_bus.DATAA
memory_out_bus[7] => converted_memory_out_bus.DATAA
memory_out_bus[7] => converted_memory_out_bus.DATAA
memory_out_bus[8] => shifted_memory_out_bus.DATAA
memory_out_bus[8] => shifted_memory_out_bus.DATAB
memory_out_bus[8] => converted_memory_out_bus.DATAA
memory_out_bus[8] => converted_memory_out_bus.DATAA
memory_out_bus[9] => shifted_memory_out_bus.DATAA
memory_out_bus[9] => shifted_memory_out_bus.DATAB
memory_out_bus[9] => converted_memory_out_bus.DATAA
memory_out_bus[9] => converted_memory_out_bus.DATAA
memory_out_bus[10] => shifted_memory_out_bus.DATAA
memory_out_bus[10] => shifted_memory_out_bus.DATAB
memory_out_bus[10] => converted_memory_out_bus.DATAA
memory_out_bus[10] => converted_memory_out_bus.DATAA
memory_out_bus[11] => shifted_memory_out_bus.DATAA
memory_out_bus[11] => shifted_memory_out_bus.DATAB
memory_out_bus[11] => converted_memory_out_bus.DATAA
memory_out_bus[11] => converted_memory_out_bus.DATAA
memory_out_bus[12] => shifted_memory_out_bus.DATAA
memory_out_bus[12] => shifted_memory_out_bus.DATAB
memory_out_bus[12] => converted_memory_out_bus.DATAA
memory_out_bus[12] => converted_memory_out_bus.DATAA
memory_out_bus[13] => shifted_memory_out_bus.DATAA
memory_out_bus[13] => shifted_memory_out_bus.DATAB
memory_out_bus[13] => converted_memory_out_bus.DATAA
memory_out_bus[13] => converted_memory_out_bus.DATAA
memory_out_bus[14] => shifted_memory_out_bus.DATAA
memory_out_bus[14] => shifted_memory_out_bus.DATAB
memory_out_bus[14] => converted_memory_out_bus.DATAA
memory_out_bus[14] => converted_memory_out_bus.DATAA
memory_out_bus[15] => shifted_memory_out_bus.DATAA
memory_out_bus[15] => shifted_memory_out_bus.DATAB
memory_out_bus[15] => converted_memory_out_bus.DATAA
memory_out_bus[15] => converted_memory_out_bus.DATAA
memory_out_bus[16] => shifted_memory_out_bus.DATAA
memory_out_bus[16] => shifted_memory_out_bus.DATAB
memory_out_bus[16] => converted_memory_out_bus.DATAA
memory_out_bus[16] => converted_memory_out_bus.DATAA
memory_out_bus[17] => shifted_memory_out_bus.DATAA
memory_out_bus[17] => shifted_memory_out_bus.DATAB
memory_out_bus[17] => converted_memory_out_bus.DATAA
memory_out_bus[17] => converted_memory_out_bus.DATAA
memory_out_bus[18] => shifted_memory_out_bus.DATAA
memory_out_bus[18] => shifted_memory_out_bus.DATAB
memory_out_bus[18] => converted_memory_out_bus.DATAA
memory_out_bus[18] => converted_memory_out_bus.DATAA
memory_out_bus[19] => shifted_memory_out_bus.DATAA
memory_out_bus[19] => shifted_memory_out_bus.DATAB
memory_out_bus[19] => converted_memory_out_bus.DATAA
memory_out_bus[19] => converted_memory_out_bus.DATAA
memory_out_bus[20] => shifted_memory_out_bus.DATAA
memory_out_bus[20] => shifted_memory_out_bus.DATAB
memory_out_bus[20] => converted_memory_out_bus.DATAA
memory_out_bus[20] => converted_memory_out_bus.DATAA
memory_out_bus[21] => shifted_memory_out_bus.DATAA
memory_out_bus[21] => shifted_memory_out_bus.DATAB
memory_out_bus[21] => converted_memory_out_bus.DATAA
memory_out_bus[21] => converted_memory_out_bus.DATAA
memory_out_bus[22] => shifted_memory_out_bus.DATAA
memory_out_bus[22] => shifted_memory_out_bus.DATAB
memory_out_bus[22] => converted_memory_out_bus.DATAA
memory_out_bus[22] => converted_memory_out_bus.DATAA
memory_out_bus[23] => shifted_memory_out_bus.DATAA
memory_out_bus[23] => shifted_memory_out_bus.DATAB
memory_out_bus[23] => converted_memory_out_bus.DATAA
memory_out_bus[23] => converted_memory_out_bus.DATAA
memory_out_bus[24] => shifted_memory_out_bus.DATAA
memory_out_bus[24] => shifted_memory_out_bus.DATAB
memory_out_bus[24] => converted_memory_out_bus.DATAA
memory_out_bus[24] => converted_memory_out_bus.DATAA
memory_out_bus[25] => shifted_memory_out_bus.DATAA
memory_out_bus[25] => shifted_memory_out_bus.DATAB
memory_out_bus[25] => converted_memory_out_bus.DATAA
memory_out_bus[25] => converted_memory_out_bus.DATAA
memory_out_bus[26] => shifted_memory_out_bus.DATAA
memory_out_bus[26] => shifted_memory_out_bus.DATAB
memory_out_bus[26] => converted_memory_out_bus.DATAA
memory_out_bus[26] => converted_memory_out_bus.DATAA
memory_out_bus[27] => shifted_memory_out_bus.DATAA
memory_out_bus[27] => shifted_memory_out_bus.DATAB
memory_out_bus[27] => converted_memory_out_bus.DATAA
memory_out_bus[27] => converted_memory_out_bus.DATAA
memory_out_bus[28] => shifted_memory_out_bus.DATAA
memory_out_bus[28] => shifted_memory_out_bus.DATAB
memory_out_bus[28] => converted_memory_out_bus.DATAA
memory_out_bus[28] => converted_memory_out_bus.DATAA
memory_out_bus[29] => shifted_memory_out_bus.DATAA
memory_out_bus[29] => shifted_memory_out_bus.DATAB
memory_out_bus[29] => converted_memory_out_bus.DATAA
memory_out_bus[29] => converted_memory_out_bus.DATAA
memory_out_bus[30] => shifted_memory_out_bus.DATAA
memory_out_bus[30] => shifted_memory_out_bus.DATAB
memory_out_bus[30] => converted_memory_out_bus.DATAA
memory_out_bus[30] => converted_memory_out_bus.DATAA
memory_out_bus[31] => shifted_memory_out_bus.DATAA
memory_out_bus[31] => shifted_memory_out_bus.DATAB
memory_out_bus[31] => converted_memory_out_bus.DATAA
memory_out_bus[31] => converted_memory_out_bus.DATAA
memory_address[0] => registered_memory_lsbs[0].DATAIN
memory_address[1] => registered_memory_lsbs[1].DATAIN
memory_address[2] => ~NO_FANOUT~
memory_address[3] => ~NO_FANOUT~
memory_address[4] => ~NO_FANOUT~
memory_address[5] => ~NO_FANOUT~
memory_address[6] => ~NO_FANOUT~
memory_address[7] => ~NO_FANOUT~
memory_address[8] => ~NO_FANOUT~
memory_address[9] => ~NO_FANOUT~
memory_address[10] => ~NO_FANOUT~
memory_address[11] => ~NO_FANOUT~
memory_address[12] => ~NO_FANOUT~
memory_address[13] => ~NO_FANOUT~
memory_address[14] => ~NO_FANOUT~
memory_address[15] => ~NO_FANOUT~
is_sign_extended => converted_memory_out_bus.OUTPUTSELECT
is_sign_extended => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_load_instruction => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_half_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
is_byte_load => converted_memory_out_bus.OUTPUTSELECT
converted_memory_out_bus[0] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[1] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[2] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[3] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[4] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[5] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[6] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[7] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[8] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[9] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[10] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[11] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[12] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[13] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[14] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[15] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[16] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[17] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[18] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[19] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[20] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[21] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[22] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[23] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[24] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[25] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[26] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[27] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[28] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[29] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[30] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE
converted_memory_out_bus[31] <= converted_memory_out_bus.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|x0_manager:x0_manager_a
clk => current_is_x0.CLK
register_address[0] => next_is_x0.IN1
register_address[1] => next_is_x0.IN1
register_address[2] => next_is_x0.IN1
register_address[3] => next_is_x0.IN0
register_address[4] => next_is_x0.IN1
internal_register_data_output[0] => Selector31.IN4
internal_register_data_output[1] => Selector30.IN4
internal_register_data_output[2] => Selector29.IN4
internal_register_data_output[3] => Selector28.IN4
internal_register_data_output[4] => Selector27.IN4
internal_register_data_output[5] => Selector26.IN4
internal_register_data_output[6] => Selector25.IN4
internal_register_data_output[7] => Selector24.IN4
internal_register_data_output[8] => Selector23.IN4
internal_register_data_output[9] => Selector22.IN4
internal_register_data_output[10] => Selector21.IN4
internal_register_data_output[11] => Selector20.IN4
internal_register_data_output[12] => Selector19.IN4
internal_register_data_output[13] => Selector18.IN4
internal_register_data_output[14] => Selector17.IN4
internal_register_data_output[15] => Selector16.IN4
internal_register_data_output[16] => Selector15.IN4
internal_register_data_output[17] => Selector14.IN4
internal_register_data_output[18] => Selector13.IN4
internal_register_data_output[19] => Selector12.IN4
internal_register_data_output[20] => Selector11.IN4
internal_register_data_output[21] => Selector10.IN4
internal_register_data_output[22] => Selector9.IN4
internal_register_data_output[23] => Selector8.IN4
internal_register_data_output[24] => Selector7.IN4
internal_register_data_output[25] => Selector6.IN4
internal_register_data_output[26] => Selector5.IN4
internal_register_data_output[27] => Selector4.IN4
internal_register_data_output[28] => Selector3.IN4
internal_register_data_output[29] => Selector2.IN4
internal_register_data_output[30] => Selector1.IN4
internal_register_data_output[31] => Selector0.IN4
register_output_data[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|x0_manager:x0_manager_b
clk => current_is_x0.CLK
register_address[0] => next_is_x0.IN1
register_address[1] => next_is_x0.IN1
register_address[2] => next_is_x0.IN1
register_address[3] => next_is_x0.IN0
register_address[4] => next_is_x0.IN1
internal_register_data_output[0] => Selector31.IN4
internal_register_data_output[1] => Selector30.IN4
internal_register_data_output[2] => Selector29.IN4
internal_register_data_output[3] => Selector28.IN4
internal_register_data_output[4] => Selector27.IN4
internal_register_data_output[5] => Selector26.IN4
internal_register_data_output[6] => Selector25.IN4
internal_register_data_output[7] => Selector24.IN4
internal_register_data_output[8] => Selector23.IN4
internal_register_data_output[9] => Selector22.IN4
internal_register_data_output[10] => Selector21.IN4
internal_register_data_output[11] => Selector20.IN4
internal_register_data_output[12] => Selector19.IN4
internal_register_data_output[13] => Selector18.IN4
internal_register_data_output[14] => Selector17.IN4
internal_register_data_output[15] => Selector16.IN4
internal_register_data_output[16] => Selector15.IN4
internal_register_data_output[17] => Selector14.IN4
internal_register_data_output[18] => Selector13.IN4
internal_register_data_output[19] => Selector12.IN4
internal_register_data_output[20] => Selector11.IN4
internal_register_data_output[21] => Selector10.IN4
internal_register_data_output[22] => Selector9.IN4
internal_register_data_output[23] => Selector8.IN4
internal_register_data_output[24] => Selector7.IN4
internal_register_data_output[25] => Selector6.IN4
internal_register_data_output[26] => Selector5.IN4
internal_register_data_output[27] => Selector4.IN4
internal_register_data_output[28] => Selector3.IN4
internal_register_data_output[29] => Selector2.IN4
internal_register_data_output[30] => Selector1.IN4
internal_register_data_output[31] => Selector0.IN4
register_output_data[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
register_output_data[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
enable_a => altsyncram:altsyncram_component.clocken0
enable_b => altsyncram:altsyncram_component.clocken1
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]


|riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component
wren_a => altsyncram_3ps3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_3ps3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3ps3:auto_generated.data_a[0]
data_a[1] => altsyncram_3ps3:auto_generated.data_a[1]
data_a[2] => altsyncram_3ps3:auto_generated.data_a[2]
data_a[3] => altsyncram_3ps3:auto_generated.data_a[3]
data_a[4] => altsyncram_3ps3:auto_generated.data_a[4]
data_a[5] => altsyncram_3ps3:auto_generated.data_a[5]
data_a[6] => altsyncram_3ps3:auto_generated.data_a[6]
data_a[7] => altsyncram_3ps3:auto_generated.data_a[7]
data_a[8] => altsyncram_3ps3:auto_generated.data_a[8]
data_a[9] => altsyncram_3ps3:auto_generated.data_a[9]
data_a[10] => altsyncram_3ps3:auto_generated.data_a[10]
data_a[11] => altsyncram_3ps3:auto_generated.data_a[11]
data_a[12] => altsyncram_3ps3:auto_generated.data_a[12]
data_a[13] => altsyncram_3ps3:auto_generated.data_a[13]
data_a[14] => altsyncram_3ps3:auto_generated.data_a[14]
data_a[15] => altsyncram_3ps3:auto_generated.data_a[15]
data_a[16] => altsyncram_3ps3:auto_generated.data_a[16]
data_a[17] => altsyncram_3ps3:auto_generated.data_a[17]
data_a[18] => altsyncram_3ps3:auto_generated.data_a[18]
data_a[19] => altsyncram_3ps3:auto_generated.data_a[19]
data_a[20] => altsyncram_3ps3:auto_generated.data_a[20]
data_a[21] => altsyncram_3ps3:auto_generated.data_a[21]
data_a[22] => altsyncram_3ps3:auto_generated.data_a[22]
data_a[23] => altsyncram_3ps3:auto_generated.data_a[23]
data_a[24] => altsyncram_3ps3:auto_generated.data_a[24]
data_a[25] => altsyncram_3ps3:auto_generated.data_a[25]
data_a[26] => altsyncram_3ps3:auto_generated.data_a[26]
data_a[27] => altsyncram_3ps3:auto_generated.data_a[27]
data_a[28] => altsyncram_3ps3:auto_generated.data_a[28]
data_a[29] => altsyncram_3ps3:auto_generated.data_a[29]
data_a[30] => altsyncram_3ps3:auto_generated.data_a[30]
data_a[31] => altsyncram_3ps3:auto_generated.data_a[31]
data_b[0] => altsyncram_3ps3:auto_generated.data_b[0]
data_b[1] => altsyncram_3ps3:auto_generated.data_b[1]
data_b[2] => altsyncram_3ps3:auto_generated.data_b[2]
data_b[3] => altsyncram_3ps3:auto_generated.data_b[3]
data_b[4] => altsyncram_3ps3:auto_generated.data_b[4]
data_b[5] => altsyncram_3ps3:auto_generated.data_b[5]
data_b[6] => altsyncram_3ps3:auto_generated.data_b[6]
data_b[7] => altsyncram_3ps3:auto_generated.data_b[7]
data_b[8] => altsyncram_3ps3:auto_generated.data_b[8]
data_b[9] => altsyncram_3ps3:auto_generated.data_b[9]
data_b[10] => altsyncram_3ps3:auto_generated.data_b[10]
data_b[11] => altsyncram_3ps3:auto_generated.data_b[11]
data_b[12] => altsyncram_3ps3:auto_generated.data_b[12]
data_b[13] => altsyncram_3ps3:auto_generated.data_b[13]
data_b[14] => altsyncram_3ps3:auto_generated.data_b[14]
data_b[15] => altsyncram_3ps3:auto_generated.data_b[15]
data_b[16] => altsyncram_3ps3:auto_generated.data_b[16]
data_b[17] => altsyncram_3ps3:auto_generated.data_b[17]
data_b[18] => altsyncram_3ps3:auto_generated.data_b[18]
data_b[19] => altsyncram_3ps3:auto_generated.data_b[19]
data_b[20] => altsyncram_3ps3:auto_generated.data_b[20]
data_b[21] => altsyncram_3ps3:auto_generated.data_b[21]
data_b[22] => altsyncram_3ps3:auto_generated.data_b[22]
data_b[23] => altsyncram_3ps3:auto_generated.data_b[23]
data_b[24] => altsyncram_3ps3:auto_generated.data_b[24]
data_b[25] => altsyncram_3ps3:auto_generated.data_b[25]
data_b[26] => altsyncram_3ps3:auto_generated.data_b[26]
data_b[27] => altsyncram_3ps3:auto_generated.data_b[27]
data_b[28] => altsyncram_3ps3:auto_generated.data_b[28]
data_b[29] => altsyncram_3ps3:auto_generated.data_b[29]
data_b[30] => altsyncram_3ps3:auto_generated.data_b[30]
data_b[31] => altsyncram_3ps3:auto_generated.data_b[31]
address_a[0] => altsyncram_3ps3:auto_generated.address_a[0]
address_a[1] => altsyncram_3ps3:auto_generated.address_a[1]
address_a[2] => altsyncram_3ps3:auto_generated.address_a[2]
address_a[3] => altsyncram_3ps3:auto_generated.address_a[3]
address_a[4] => altsyncram_3ps3:auto_generated.address_a[4]
address_b[0] => altsyncram_3ps3:auto_generated.address_b[0]
address_b[1] => altsyncram_3ps3:auto_generated.address_b[1]
address_b[2] => altsyncram_3ps3:auto_generated.address_b[2]
address_b[3] => altsyncram_3ps3:auto_generated.address_b[3]
address_b[4] => altsyncram_3ps3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ps3:auto_generated.clock0
clock1 => altsyncram_3ps3:auto_generated.clock1
clocken0 => altsyncram_3ps3:auto_generated.clocken0
clocken1 => altsyncram_3ps3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ps3:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ps3:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ps3:auto_generated.q_a[2]
q_a[3] <= altsyncram_3ps3:auto_generated.q_a[3]
q_a[4] <= altsyncram_3ps3:auto_generated.q_a[4]
q_a[5] <= altsyncram_3ps3:auto_generated.q_a[5]
q_a[6] <= altsyncram_3ps3:auto_generated.q_a[6]
q_a[7] <= altsyncram_3ps3:auto_generated.q_a[7]
q_a[8] <= altsyncram_3ps3:auto_generated.q_a[8]
q_a[9] <= altsyncram_3ps3:auto_generated.q_a[9]
q_a[10] <= altsyncram_3ps3:auto_generated.q_a[10]
q_a[11] <= altsyncram_3ps3:auto_generated.q_a[11]
q_a[12] <= altsyncram_3ps3:auto_generated.q_a[12]
q_a[13] <= altsyncram_3ps3:auto_generated.q_a[13]
q_a[14] <= altsyncram_3ps3:auto_generated.q_a[14]
q_a[15] <= altsyncram_3ps3:auto_generated.q_a[15]
q_a[16] <= altsyncram_3ps3:auto_generated.q_a[16]
q_a[17] <= altsyncram_3ps3:auto_generated.q_a[17]
q_a[18] <= altsyncram_3ps3:auto_generated.q_a[18]
q_a[19] <= altsyncram_3ps3:auto_generated.q_a[19]
q_a[20] <= altsyncram_3ps3:auto_generated.q_a[20]
q_a[21] <= altsyncram_3ps3:auto_generated.q_a[21]
q_a[22] <= altsyncram_3ps3:auto_generated.q_a[22]
q_a[23] <= altsyncram_3ps3:auto_generated.q_a[23]
q_a[24] <= altsyncram_3ps3:auto_generated.q_a[24]
q_a[25] <= altsyncram_3ps3:auto_generated.q_a[25]
q_a[26] <= altsyncram_3ps3:auto_generated.q_a[26]
q_a[27] <= altsyncram_3ps3:auto_generated.q_a[27]
q_a[28] <= altsyncram_3ps3:auto_generated.q_a[28]
q_a[29] <= altsyncram_3ps3:auto_generated.q_a[29]
q_a[30] <= altsyncram_3ps3:auto_generated.q_a[30]
q_a[31] <= altsyncram_3ps3:auto_generated.q_a[31]
q_b[0] <= altsyncram_3ps3:auto_generated.q_b[0]
q_b[1] <= altsyncram_3ps3:auto_generated.q_b[1]
q_b[2] <= altsyncram_3ps3:auto_generated.q_b[2]
q_b[3] <= altsyncram_3ps3:auto_generated.q_b[3]
q_b[4] <= altsyncram_3ps3:auto_generated.q_b[4]
q_b[5] <= altsyncram_3ps3:auto_generated.q_b[5]
q_b[6] <= altsyncram_3ps3:auto_generated.q_b[6]
q_b[7] <= altsyncram_3ps3:auto_generated.q_b[7]
q_b[8] <= altsyncram_3ps3:auto_generated.q_b[8]
q_b[9] <= altsyncram_3ps3:auto_generated.q_b[9]
q_b[10] <= altsyncram_3ps3:auto_generated.q_b[10]
q_b[11] <= altsyncram_3ps3:auto_generated.q_b[11]
q_b[12] <= altsyncram_3ps3:auto_generated.q_b[12]
q_b[13] <= altsyncram_3ps3:auto_generated.q_b[13]
q_b[14] <= altsyncram_3ps3:auto_generated.q_b[14]
q_b[15] <= altsyncram_3ps3:auto_generated.q_b[15]
q_b[16] <= altsyncram_3ps3:auto_generated.q_b[16]
q_b[17] <= altsyncram_3ps3:auto_generated.q_b[17]
q_b[18] <= altsyncram_3ps3:auto_generated.q_b[18]
q_b[19] <= altsyncram_3ps3:auto_generated.q_b[19]
q_b[20] <= altsyncram_3ps3:auto_generated.q_b[20]
q_b[21] <= altsyncram_3ps3:auto_generated.q_b[21]
q_b[22] <= altsyncram_3ps3:auto_generated.q_b[22]
q_b[23] <= altsyncram_3ps3:auto_generated.q_b[23]
q_b[24] <= altsyncram_3ps3:auto_generated.q_b[24]
q_b[25] <= altsyncram_3ps3:auto_generated.q_b[25]
q_b[26] <= altsyncram_3ps3:auto_generated.q_b[26]
q_b[27] <= altsyncram_3ps3:auto_generated.q_b[27]
q_b[28] <= altsyncram_3ps3:auto_generated.q_b[28]
q_b[29] <= altsyncram_3ps3:auto_generated.q_b[29]
q_b[30] <= altsyncram_3ps3:auto_generated.q_b[30]
q_b[31] <= altsyncram_3ps3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component|altsyncram_3ps3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|riscv_core|CPU:inst|state_flags:state_flags_instance
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
clk => current_state[0].CLK
clk => current_state[1].CLK
is_reset_state <= is_reset_state.DB_MAX_OUTPUT_PORT_TYPE
is_fetch_state <= is_fetch_state.DB_MAX_OUTPUT_PORT_TYPE
is_execute_state <= is_execute_state.DB_MAX_OUTPUT_PORT_TYPE
is_writeback_state <= is_writeback_state.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|decoder:decoder_instance
instruction[0] => instruction_type_decoder:instruction_type_decoder_instance.instruction[0]
instruction[0] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[0]
instruction[0] => immediate_generator:immediate_generator_instance.instruction[0]
instruction[0] => registers_file_controler:registers_file_controler_instance.instruction[0]
instruction[0] => memory_operations_controler:memory_operations_controler_instance.instruction[0]
instruction[1] => instruction_type_decoder:instruction_type_decoder_instance.instruction[1]
instruction[1] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[1]
instruction[1] => immediate_generator:immediate_generator_instance.instruction[1]
instruction[1] => registers_file_controler:registers_file_controler_instance.instruction[1]
instruction[1] => memory_operations_controler:memory_operations_controler_instance.instruction[1]
instruction[2] => instruction_type_decoder:instruction_type_decoder_instance.instruction[2]
instruction[2] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[2]
instruction[2] => immediate_generator:immediate_generator_instance.instruction[2]
instruction[2] => registers_file_controler:registers_file_controler_instance.instruction[2]
instruction[2] => memory_operations_controler:memory_operations_controler_instance.instruction[2]
instruction[3] => instruction_type_decoder:instruction_type_decoder_instance.instruction[3]
instruction[3] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[3]
instruction[3] => immediate_generator:immediate_generator_instance.instruction[3]
instruction[3] => registers_file_controler:registers_file_controler_instance.instruction[3]
instruction[3] => memory_operations_controler:memory_operations_controler_instance.instruction[3]
instruction[4] => instruction_type_decoder:instruction_type_decoder_instance.instruction[4]
instruction[4] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[4]
instruction[4] => immediate_generator:immediate_generator_instance.instruction[4]
instruction[4] => registers_file_controler:registers_file_controler_instance.instruction[4]
instruction[4] => memory_operations_controler:memory_operations_controler_instance.instruction[4]
instruction[5] => instruction_type_decoder:instruction_type_decoder_instance.instruction[5]
instruction[5] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[5]
instruction[5] => immediate_generator:immediate_generator_instance.instruction[5]
instruction[5] => registers_file_controler:registers_file_controler_instance.instruction[5]
instruction[5] => memory_operations_controler:memory_operations_controler_instance.instruction[5]
instruction[6] => instruction_type_decoder:instruction_type_decoder_instance.instruction[6]
instruction[6] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[6]
instruction[6] => immediate_generator:immediate_generator_instance.instruction[6]
instruction[6] => registers_file_controler:registers_file_controler_instance.instruction[6]
instruction[6] => memory_operations_controler:memory_operations_controler_instance.instruction[6]
instruction[7] => instruction_type_decoder:instruction_type_decoder_instance.instruction[7]
instruction[7] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[7]
instruction[7] => immediate_generator:immediate_generator_instance.instruction[7]
instruction[7] => registers_file_controler:registers_file_controler_instance.instruction[7]
instruction[7] => memory_operations_controler:memory_operations_controler_instance.instruction[7]
instruction[8] => instruction_type_decoder:instruction_type_decoder_instance.instruction[8]
instruction[8] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[8]
instruction[8] => immediate_generator:immediate_generator_instance.instruction[8]
instruction[8] => registers_file_controler:registers_file_controler_instance.instruction[8]
instruction[8] => memory_operations_controler:memory_operations_controler_instance.instruction[8]
instruction[9] => instruction_type_decoder:instruction_type_decoder_instance.instruction[9]
instruction[9] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[9]
instruction[9] => immediate_generator:immediate_generator_instance.instruction[9]
instruction[9] => registers_file_controler:registers_file_controler_instance.instruction[9]
instruction[9] => memory_operations_controler:memory_operations_controler_instance.instruction[9]
instruction[10] => instruction_type_decoder:instruction_type_decoder_instance.instruction[10]
instruction[10] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[10]
instruction[10] => immediate_generator:immediate_generator_instance.instruction[10]
instruction[10] => registers_file_controler:registers_file_controler_instance.instruction[10]
instruction[10] => memory_operations_controler:memory_operations_controler_instance.instruction[10]
instruction[11] => instruction_type_decoder:instruction_type_decoder_instance.instruction[11]
instruction[11] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[11]
instruction[11] => immediate_generator:immediate_generator_instance.instruction[11]
instruction[11] => registers_file_controler:registers_file_controler_instance.instruction[11]
instruction[11] => memory_operations_controler:memory_operations_controler_instance.instruction[11]
instruction[12] => instruction_type_decoder:instruction_type_decoder_instance.instruction[12]
instruction[12] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[12]
instruction[12] => immediate_generator:immediate_generator_instance.instruction[12]
instruction[12] => registers_file_controler:registers_file_controler_instance.instruction[12]
instruction[12] => memory_operations_controler:memory_operations_controler_instance.instruction[12]
instruction[13] => instruction_type_decoder:instruction_type_decoder_instance.instruction[13]
instruction[13] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[13]
instruction[13] => immediate_generator:immediate_generator_instance.instruction[13]
instruction[13] => registers_file_controler:registers_file_controler_instance.instruction[13]
instruction[13] => memory_operations_controler:memory_operations_controler_instance.instruction[13]
instruction[14] => instruction_type_decoder:instruction_type_decoder_instance.instruction[14]
instruction[14] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[14]
instruction[14] => immediate_generator:immediate_generator_instance.instruction[14]
instruction[14] => registers_file_controler:registers_file_controler_instance.instruction[14]
instruction[14] => memory_operations_controler:memory_operations_controler_instance.instruction[14]
instruction[15] => instruction_type_decoder:instruction_type_decoder_instance.instruction[15]
instruction[15] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[15]
instruction[15] => immediate_generator:immediate_generator_instance.instruction[15]
instruction[15] => registers_file_controler:registers_file_controler_instance.instruction[15]
instruction[15] => memory_operations_controler:memory_operations_controler_instance.instruction[15]
instruction[16] => instruction_type_decoder:instruction_type_decoder_instance.instruction[16]
instruction[16] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[16]
instruction[16] => immediate_generator:immediate_generator_instance.instruction[16]
instruction[16] => registers_file_controler:registers_file_controler_instance.instruction[16]
instruction[16] => memory_operations_controler:memory_operations_controler_instance.instruction[16]
instruction[17] => instruction_type_decoder:instruction_type_decoder_instance.instruction[17]
instruction[17] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[17]
instruction[17] => immediate_generator:immediate_generator_instance.instruction[17]
instruction[17] => registers_file_controler:registers_file_controler_instance.instruction[17]
instruction[17] => memory_operations_controler:memory_operations_controler_instance.instruction[17]
instruction[18] => instruction_type_decoder:instruction_type_decoder_instance.instruction[18]
instruction[18] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[18]
instruction[18] => immediate_generator:immediate_generator_instance.instruction[18]
instruction[18] => registers_file_controler:registers_file_controler_instance.instruction[18]
instruction[18] => memory_operations_controler:memory_operations_controler_instance.instruction[18]
instruction[19] => instruction_type_decoder:instruction_type_decoder_instance.instruction[19]
instruction[19] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[19]
instruction[19] => immediate_generator:immediate_generator_instance.instruction[19]
instruction[19] => registers_file_controler:registers_file_controler_instance.instruction[19]
instruction[19] => memory_operations_controler:memory_operations_controler_instance.instruction[19]
instruction[20] => instruction_type_decoder:instruction_type_decoder_instance.instruction[20]
instruction[20] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[20]
instruction[20] => immediate_generator:immediate_generator_instance.instruction[20]
instruction[20] => registers_file_controler:registers_file_controler_instance.instruction[20]
instruction[20] => memory_operations_controler:memory_operations_controler_instance.instruction[20]
instruction[21] => instruction_type_decoder:instruction_type_decoder_instance.instruction[21]
instruction[21] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[21]
instruction[21] => immediate_generator:immediate_generator_instance.instruction[21]
instruction[21] => registers_file_controler:registers_file_controler_instance.instruction[21]
instruction[21] => memory_operations_controler:memory_operations_controler_instance.instruction[21]
instruction[22] => instruction_type_decoder:instruction_type_decoder_instance.instruction[22]
instruction[22] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[22]
instruction[22] => immediate_generator:immediate_generator_instance.instruction[22]
instruction[22] => registers_file_controler:registers_file_controler_instance.instruction[22]
instruction[22] => memory_operations_controler:memory_operations_controler_instance.instruction[22]
instruction[23] => instruction_type_decoder:instruction_type_decoder_instance.instruction[23]
instruction[23] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[23]
instruction[23] => immediate_generator:immediate_generator_instance.instruction[23]
instruction[23] => registers_file_controler:registers_file_controler_instance.instruction[23]
instruction[23] => memory_operations_controler:memory_operations_controler_instance.instruction[23]
instruction[24] => instruction_type_decoder:instruction_type_decoder_instance.instruction[24]
instruction[24] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[24]
instruction[24] => immediate_generator:immediate_generator_instance.instruction[24]
instruction[24] => registers_file_controler:registers_file_controler_instance.instruction[24]
instruction[24] => memory_operations_controler:memory_operations_controler_instance.instruction[24]
instruction[25] => instruction_type_decoder:instruction_type_decoder_instance.instruction[25]
instruction[25] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[25]
instruction[25] => immediate_generator:immediate_generator_instance.instruction[25]
instruction[25] => registers_file_controler:registers_file_controler_instance.instruction[25]
instruction[25] => memory_operations_controler:memory_operations_controler_instance.instruction[25]
instruction[26] => instruction_type_decoder:instruction_type_decoder_instance.instruction[26]
instruction[26] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[26]
instruction[26] => immediate_generator:immediate_generator_instance.instruction[26]
instruction[26] => registers_file_controler:registers_file_controler_instance.instruction[26]
instruction[26] => memory_operations_controler:memory_operations_controler_instance.instruction[26]
instruction[27] => instruction_type_decoder:instruction_type_decoder_instance.instruction[27]
instruction[27] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[27]
instruction[27] => immediate_generator:immediate_generator_instance.instruction[27]
instruction[27] => registers_file_controler:registers_file_controler_instance.instruction[27]
instruction[27] => memory_operations_controler:memory_operations_controler_instance.instruction[27]
instruction[28] => instruction_type_decoder:instruction_type_decoder_instance.instruction[28]
instruction[28] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[28]
instruction[28] => immediate_generator:immediate_generator_instance.instruction[28]
instruction[28] => registers_file_controler:registers_file_controler_instance.instruction[28]
instruction[28] => memory_operations_controler:memory_operations_controler_instance.instruction[28]
instruction[29] => instruction_type_decoder:instruction_type_decoder_instance.instruction[29]
instruction[29] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[29]
instruction[29] => immediate_generator:immediate_generator_instance.instruction[29]
instruction[29] => registers_file_controler:registers_file_controler_instance.instruction[29]
instruction[29] => memory_operations_controler:memory_operations_controler_instance.instruction[29]
instruction[30] => instruction_type_decoder:instruction_type_decoder_instance.instruction[30]
instruction[30] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[30]
instruction[30] => immediate_generator:immediate_generator_instance.instruction[30]
instruction[30] => registers_file_controler:registers_file_controler_instance.instruction[30]
instruction[30] => memory_operations_controler:memory_operations_controler_instance.instruction[30]
instruction[31] => instruction_type_decoder:instruction_type_decoder_instance.instruction[31]
instruction[31] => alu_opcode_feeder:alu_opcode_feeder_instance.instruction[31]
instruction[31] => immediate_generator:immediate_generator_instance.instruction[31]
instruction[31] => registers_file_controler:registers_file_controler_instance.instruction[31]
instruction[31] => memory_operations_controler:memory_operations_controler_instance.instruction[31]
is_fetch_state => registers_file_controler:registers_file_controler_instance.is_fetch_state
is_execute_state => alu_opcode_feeder:alu_opcode_feeder_instance.is_execute_state
is_execute_state => registers_file_controler:registers_file_controler_instance.is_execute_state
is_writeback_state => alu_opcode_feeder:alu_opcode_feeder_instance.is_writeback_state
is_writeback_state => registers_file_controler:registers_file_controler_instance.is_writeback_state
is_writeback_state => memory_operations_controler:memory_operations_controler_instance.is_writeback_state
is_R_type <= instruction_format_decoder:instruction_format_decoder_instance.is_R_type
is_I_type <= instruction_format_decoder:instruction_format_decoder_instance.is_I_type
is_S_type <= instruction_format_decoder:instruction_format_decoder_instance.is_S_type
is_B_type <= instruction_format_decoder:instruction_format_decoder_instance.is_B_type
is_U_type <= instruction_format_decoder:instruction_format_decoder_instance.is_U_type
is_J_type <= instruction_format_decoder:instruction_format_decoder_instance.is_J_type
is_load_instruction <= instruction_type_decoder:instruction_type_decoder_instance.is_load_instruction
is_store_instruction <= instruction_type_decoder:instruction_type_decoder_instance.is_store_instruction
is_branch_instruction <= instruction_type_decoder:instruction_type_decoder_instance.is_branch_instruction
is_jalr_instruction <= instruction_type_decoder:instruction_type_decoder_instance.is_jalr_instruction
is_jal_instruction <= instruction_type_decoder:instruction_type_decoder_instance.is_jal_instruction
is_op_imm_instruction <= instruction_type_decoder:instruction_type_decoder_instance.is_op_imm_instruction
is_op_instruction <= instruction_type_decoder:instruction_type_decoder_instance.is_op_instruction
is_auipc_instruction <= instruction_type_decoder:instruction_type_decoder_instance.is_auipc_instruction
is_lui_instruction <= instruction_type_decoder:instruction_type_decoder_instance.is_lui_instruction
unit_selector[0] <= alu_opcode_feeder:alu_opcode_feeder_instance.unit_selector[0]
unit_selector[1] <= alu_opcode_feeder:alu_opcode_feeder_instance.unit_selector[1]
shift_unit_opcode[0] <= alu_opcode_feeder:alu_opcode_feeder_instance.shift_unit_opcode[0]
shift_unit_opcode[1] <= alu_opcode_feeder:alu_opcode_feeder_instance.shift_unit_opcode[1]
logic_unit_opcode[0] <= alu_opcode_feeder:alu_opcode_feeder_instance.logic_unit_opcode[0]
logic_unit_opcode[1] <= alu_opcode_feeder:alu_opcode_feeder_instance.logic_unit_opcode[1]
arithmetic_unit_opcode <= alu_opcode_feeder:alu_opcode_feeder_instance.arithmetic_unit_opcode
comparator_unit_opcode[0] <= alu_opcode_feeder:alu_opcode_feeder_instance.comparator_unit_opcode[0]
comparator_unit_opcode[1] <= alu_opcode_feeder:alu_opcode_feeder_instance.comparator_unit_opcode[1]
comparator_unit_opcode[2] <= alu_opcode_feeder:alu_opcode_feeder_instance.comparator_unit_opcode[2]
immediate[0] <= immediate_generator:immediate_generator_instance.immediate[0]
immediate[1] <= immediate_generator:immediate_generator_instance.immediate[1]
immediate[2] <= immediate_generator:immediate_generator_instance.immediate[2]
immediate[3] <= immediate_generator:immediate_generator_instance.immediate[3]
immediate[4] <= immediate_generator:immediate_generator_instance.immediate[4]
immediate[5] <= immediate_generator:immediate_generator_instance.immediate[5]
immediate[6] <= immediate_generator:immediate_generator_instance.immediate[6]
immediate[7] <= immediate_generator:immediate_generator_instance.immediate[7]
immediate[8] <= immediate_generator:immediate_generator_instance.immediate[8]
immediate[9] <= immediate_generator:immediate_generator_instance.immediate[9]
immediate[10] <= immediate_generator:immediate_generator_instance.immediate[10]
immediate[11] <= immediate_generator:immediate_generator_instance.immediate[11]
immediate[12] <= immediate_generator:immediate_generator_instance.immediate[12]
immediate[13] <= immediate_generator:immediate_generator_instance.immediate[13]
immediate[14] <= immediate_generator:immediate_generator_instance.immediate[14]
immediate[15] <= immediate_generator:immediate_generator_instance.immediate[15]
immediate[16] <= immediate_generator:immediate_generator_instance.immediate[16]
immediate[17] <= immediate_generator:immediate_generator_instance.immediate[17]
immediate[18] <= immediate_generator:immediate_generator_instance.immediate[18]
immediate[19] <= immediate_generator:immediate_generator_instance.immediate[19]
immediate[20] <= immediate_generator:immediate_generator_instance.immediate[20]
immediate[21] <= immediate_generator:immediate_generator_instance.immediate[21]
immediate[22] <= immediate_generator:immediate_generator_instance.immediate[22]
immediate[23] <= immediate_generator:immediate_generator_instance.immediate[23]
immediate[24] <= immediate_generator:immediate_generator_instance.immediate[24]
immediate[25] <= immediate_generator:immediate_generator_instance.immediate[25]
immediate[26] <= immediate_generator:immediate_generator_instance.immediate[26]
immediate[27] <= immediate_generator:immediate_generator_instance.immediate[27]
immediate[28] <= immediate_generator:immediate_generator_instance.immediate[28]
immediate[29] <= immediate_generator:immediate_generator_instance.immediate[29]
immediate[30] <= immediate_generator:immediate_generator_instance.immediate[30]
immediate[31] <= immediate_generator:immediate_generator_instance.immediate[31]
register_wren_a <= registers_file_controler:registers_file_controler_instance.register_wren_a
register_wren_b <= registers_file_controler:registers_file_controler_instance.register_wren_b
register_address_a[0] <= registers_file_controler:registers_file_controler_instance.register_address_a[0]
register_address_a[1] <= registers_file_controler:registers_file_controler_instance.register_address_a[1]
register_address_a[2] <= registers_file_controler:registers_file_controler_instance.register_address_a[2]
register_address_a[3] <= registers_file_controler:registers_file_controler_instance.register_address_a[3]
register_address_a[4] <= registers_file_controler:registers_file_controler_instance.register_address_a[4]
register_address_b[0] <= registers_file_controler:registers_file_controler_instance.register_address_b[0]
register_address_b[1] <= registers_file_controler:registers_file_controler_instance.register_address_b[1]
register_address_b[2] <= registers_file_controler:registers_file_controler_instance.register_address_b[2]
register_address_b[3] <= registers_file_controler:registers_file_controler_instance.register_address_b[3]
register_address_b[4] <= registers_file_controler:registers_file_controler_instance.register_address_b[4]
is_sign_extended_load <= registers_file_controler:registers_file_controler_instance.is_sign_extended_load
is_half_load <= registers_file_controler:registers_file_controler_instance.is_half_load
is_byte_load <= registers_file_controler:registers_file_controler_instance.is_byte_load
memory_wren <= memory_operations_controler:memory_operations_controler_instance.memory_wren
is_half_store <= memory_operations_controler:memory_operations_controler_instance.is_half_store
is_byte_store <= memory_operations_controler:memory_operations_controler_instance.is_byte_store
port_a_selector <= registers_file_controler:registers_file_controler_instance.port_a_selector
alu_input_a_selector <= alu_opcode_feeder:alu_opcode_feeder_instance.alu_input_a_selector
alu_input_b_selector <= alu_opcode_feeder:alu_opcode_feeder_instance.alu_input_b_selector
memory_address_selector <= memory_operations_controler:memory_operations_controler_instance.memory_address_selector


|riscv_core|CPU:inst|decoder:decoder_instance|instruction_format_decoder:instruction_format_decoder_instance
is_load_instruction => is_I_type.IN0
is_store_instruction => is_S_type.DATAIN
is_branch_instruction => is_B_type.DATAIN
is_jalr_instruction => is_I_type.IN1
is_jal_instruction => is_J_type.DATAIN
is_op_imm_instruction => is_I_type.IN1
is_op_instruction => is_R_type.DATAIN
is_auipc_instruction => is_U_type.IN0
is_lui_instruction => is_U_type.IN1
is_R_type <= is_op_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_I_type <= is_I_type.DB_MAX_OUTPUT_PORT_TYPE
is_S_type <= is_store_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_B_type <= is_branch_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_U_type <= is_U_type.DB_MAX_OUTPUT_PORT_TYPE
is_J_type <= is_jal_instruction.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|decoder:decoder_instance|instruction_type_decoder:instruction_type_decoder_instance
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => map_colonn_001.IN1
instruction[2] => map_colonn_011.IN1
instruction[2] => map_colonn_101.IN1
instruction[2] => map_colonn_000.IN1
instruction[2] => map_colonn_100.IN1
instruction[3] => map_colonn_011.IN0
instruction[3] => map_colonn_000.IN0
instruction[3] => map_colonn_100.IN0
instruction[4] => map_colonn_100.IN1
instruction[4] => map_colonn_000.IN1
instruction[4] => map_colonn_011.IN1
instruction[5] => map_line_01.IN0
instruction[5] => map_line_11.IN0
instruction[5] => map_line_00.IN0
instruction[6] => map_line_11.IN1
instruction[6] => map_line_00.IN1
instruction[6] => map_line_01.IN1
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => ~NO_FANOUT~
instruction[13] => ~NO_FANOUT~
instruction[14] => ~NO_FANOUT~
instruction[15] => ~NO_FANOUT~
instruction[16] => ~NO_FANOUT~
instruction[17] => ~NO_FANOUT~
instruction[18] => ~NO_FANOUT~
instruction[19] => ~NO_FANOUT~
instruction[20] => ~NO_FANOUT~
instruction[21] => ~NO_FANOUT~
instruction[22] => ~NO_FANOUT~
instruction[23] => ~NO_FANOUT~
instruction[24] => ~NO_FANOUT~
instruction[25] => ~NO_FANOUT~
instruction[26] => ~NO_FANOUT~
instruction[27] => ~NO_FANOUT~
instruction[28] => ~NO_FANOUT~
instruction[29] => ~NO_FANOUT~
instruction[30] => ~NO_FANOUT~
instruction[31] => ~NO_FANOUT~
is_load_instruction <= is_load_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_store_instruction <= is_store_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_branch_instruction <= is_branch_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_jalr_instruction <= is_jalr_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_jal_instruction <= is_jal_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_op_imm_instruction <= is_op_imm_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_op_instruction <= is_op_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_auipc_instruction <= is_auipc_instruction.DB_MAX_OUTPUT_PORT_TYPE
is_lui_instruction <= is_lui_instruction.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|decoder:decoder_instance|alu_opcode_feeder:alu_opcode_feeder_instance
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => is_shift_op.IN0
instruction[12] => is_right_shift.IN1
instruction[12] => comparator_unit_opcode.IN1
instruction[12] => comparator_unit_opcode.IN0
instruction[12] => logic_unit_opcode.IN1
instruction[12] => is_logic_op.IN0
instruction[12] => logic_unit_opcode.IN1
instruction[12] => comparator_unit_opcode.IN1
instruction[12] => comparator_unit_opcode.IN1
instruction[13] => is_logic_op.IN1
instruction[13] => is_comp_op.IN1
instruction[13] => logic_unit_opcode.IN0
instruction[13] => is_shift_op.IN1
instruction[13] => is_logic_op.IN1
instruction[13] => is_right_shift.IN0
instruction[13] => comparator_unit_opcode.IN0
instruction[13] => comparator_unit_opcode.IN0
instruction[14] => is_logic_op.IN1
instruction[14] => is_right_shift.IN1
instruction[14] => comparator_unit_opcode.IN1
instruction[14] => logic_unit_opcode.IN1
instruction[14] => is_comp_op.IN1
instruction[14] => comparator_unit_opcode.IN1
instruction[15] => ~NO_FANOUT~
instruction[16] => ~NO_FANOUT~
instruction[17] => ~NO_FANOUT~
instruction[18] => ~NO_FANOUT~
instruction[19] => ~NO_FANOUT~
instruction[20] => ~NO_FANOUT~
instruction[21] => ~NO_FANOUT~
instruction[22] => ~NO_FANOUT~
instruction[23] => ~NO_FANOUT~
instruction[24] => ~NO_FANOUT~
instruction[25] => ~NO_FANOUT~
instruction[26] => ~NO_FANOUT~
instruction[27] => ~NO_FANOUT~
instruction[28] => ~NO_FANOUT~
instruction[29] => ~NO_FANOUT~
instruction[30] => arithmetic_unit_opcode.IN0
instruction[30] => shift_unit_opcode.IN1
instruction[31] => ~NO_FANOUT~
is_branch_instruction => is_comp_op.IN0
is_branch_instruction => comparator_unit_opcode.IN1
is_branch_instruction => alu_input_a_selector.IN0
is_branch_instruction => alu_input_b_selector.IN0
is_jal_instruction => alu_input_a_selector.IN1
is_op_instruction => is_shift_op.IN0
is_op_instruction => arithmetic_unit_opcode.IN1
is_op_instruction => alu_input_b_selector.IN1
is_op_imm_instruction => is_shift_op.IN1
is_auipc_instruction => alu_input_a_selector.IN0
is_execute_state => is_comp_op.IN1
is_execute_state => alu_input_a_selector.IN1
is_execute_state => alu_input_b_selector.IN1
is_writeback_state => alu_input_a_selector.IN1
is_writeback_state => alu_input_b_selector.IN1
unit_selector[0] <= unit_selector.DB_MAX_OUTPUT_PORT_TYPE
unit_selector[1] <= unit_selector.DB_MAX_OUTPUT_PORT_TYPE
shift_unit_opcode[0] <= shift_unit_opcode.DB_MAX_OUTPUT_PORT_TYPE
shift_unit_opcode[1] <= is_right_shift.DB_MAX_OUTPUT_PORT_TYPE
logic_unit_opcode[0] <= logic_unit_opcode.DB_MAX_OUTPUT_PORT_TYPE
logic_unit_opcode[1] <= logic_unit_opcode.DB_MAX_OUTPUT_PORT_TYPE
arithmetic_unit_opcode <= arithmetic_unit_opcode.DB_MAX_OUTPUT_PORT_TYPE
comparator_unit_opcode[0] <= comparator_unit_opcode.DB_MAX_OUTPUT_PORT_TYPE
comparator_unit_opcode[1] <= comparator_unit_opcode.DB_MAX_OUTPUT_PORT_TYPE
comparator_unit_opcode[2] <= comparator_unit_opcode.DB_MAX_OUTPUT_PORT_TYPE
alu_input_a_selector <= alu_input_a_selector.DB_MAX_OUTPUT_PORT_TYPE
alu_input_b_selector <= alu_input_b_selector.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|decoder:decoder_instance|immediate_generator:immediate_generator_instance
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => o.IN0
instruction[7] => o.IN0
instruction[8] => o.IN1
instruction[9] => o.IN1
instruction[10] => o.IN1
instruction[11] => o.IN1
instruction[12] => o.IN1
instruction[13] => o.IN1
instruction[14] => o.IN1
instruction[15] => o.IN1
instruction[16] => o.IN1
instruction[17] => o.IN1
instruction[18] => o.IN1
instruction[19] => o.IN1
instruction[20] => o.IN0
instruction[20] => o.IN0
instruction[20] => o.IN0
instruction[21] => o.IN0
instruction[21] => o.IN1
instruction[22] => o.IN0
instruction[22] => o.IN1
instruction[23] => o.IN0
instruction[23] => o.IN1
instruction[24] => o.IN0
instruction[24] => o.IN1
instruction[25] => o.IN0
instruction[25] => o.IN1
instruction[26] => o.IN0
instruction[26] => o.IN1
instruction[27] => o.IN0
instruction[27] => o.IN1
instruction[28] => o.IN0
instruction[28] => o.IN1
instruction[29] => o.IN0
instruction[29] => o.IN1
instruction[30] => o.IN0
instruction[30] => o.IN1
instruction[31] => o.IN0
instruction[31] => o.IN1
instruction[31] => o.IN1
instruction[31] => immediate[31].DATAIN
is_I_type => is_IJ_type.IN0
is_I_type => is_IS_type.IN0
is_I_type => o.IN1
is_S_type => is_SB_type.IN0
is_S_type => is_IS_type.IN1
is_S_type => o.IN1
is_B_type => is_SB_type.IN1
is_B_type => is_ISB_type.IN1
is_B_type => is_ISBJ_type.IN1
is_B_type => o.IN1
is_U_type => is_UJ_type.IN0
is_U_type => o.IN1
is_U_type => o.IN1
is_U_type => o.IN1
is_U_type => o.IN1
is_U_type => o.IN1
is_U_type => o.IN1
is_U_type => o.IN1
is_U_type => o.IN1
is_U_type => o.IN1
is_U_type => o.IN1
is_U_type => o.IN1
is_U_type => o.IN1
is_J_type => is_IJ_type.IN1
is_J_type => is_UJ_type.IN1
is_J_type => is_ISBJ_type.IN1
is_J_type => o.IN1
immediate[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
immediate[31] <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|decoder:decoder_instance|registers_file_controler:registers_file_controler_instance
is_fetch_state => register_address_a.OUTPUTSELECT
is_fetch_state => register_address_a.OUTPUTSELECT
is_fetch_state => register_address_a.OUTPUTSELECT
is_fetch_state => register_address_a.OUTPUTSELECT
is_fetch_state => register_address_a.OUTPUTSELECT
is_fetch_state => register_address_b.OUTPUTSELECT
is_fetch_state => register_address_b.OUTPUTSELECT
is_fetch_state => register_address_b.OUTPUTSELECT
is_fetch_state => register_address_b.OUTPUTSELECT
is_fetch_state => register_address_b.OUTPUTSELECT
is_execute_state => register_address_a.OUTPUTSELECT
is_execute_state => register_address_a.OUTPUTSELECT
is_execute_state => register_address_a.OUTPUTSELECT
is_execute_state => register_address_a.OUTPUTSELECT
is_execute_state => register_address_a.OUTPUTSELECT
is_execute_state => register_address_b.OUTPUTSELECT
is_execute_state => register_address_b.OUTPUTSELECT
is_execute_state => register_address_b.OUTPUTSELECT
is_execute_state => register_address_b.OUTPUTSELECT
is_execute_state => register_address_b.OUTPUTSELECT
is_writeback_state => register_wren_a.IN1
is_writeback_state => register_wren_b.IN1
is_load_instruction => register_wren_a.IN0
is_load_instruction => port_a_selector.DATAIN
is_store_instruction => ~NO_FANOUT~
is_branch_instruction => ~NO_FANOUT~
is_jalr_instruction => register_wren_a.IN1
is_jalr_instruction => register_address_a.OUTPUTSELECT
is_jalr_instruction => register_address_a.OUTPUTSELECT
is_jalr_instruction => register_address_a.OUTPUTSELECT
is_jalr_instruction => register_address_a.OUTPUTSELECT
is_jalr_instruction => register_address_a.OUTPUTSELECT
is_jal_instruction => register_wren_a.IN1
is_op_imm_instruction => register_wren_b.IN0
is_op_instruction => register_wren_b.IN1
is_auipc_instruction => register_wren_b.IN1
is_lui_instruction => register_wren_b.IN1
is_lui_instruction => register_address_a.OUTPUTSELECT
is_lui_instruction => register_address_a.OUTPUTSELECT
is_lui_instruction => register_address_a.OUTPUTSELECT
is_lui_instruction => register_address_a.OUTPUTSELECT
is_lui_instruction => register_address_a.OUTPUTSELECT
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => register_address_a.DATAA
instruction[7] => register_address_b.DATAA
instruction[8] => register_address_a.DATAA
instruction[8] => register_address_b.DATAA
instruction[9] => register_address_a.DATAA
instruction[9] => register_address_b.DATAA
instruction[10] => register_address_a.DATAA
instruction[10] => register_address_b.DATAA
instruction[11] => register_address_a.DATAA
instruction[11] => register_address_b.DATAA
instruction[12] => is_half_load.DATAIN
instruction[12] => is_byte_load.IN0
instruction[13] => is_byte_load.IN1
instruction[14] => is_sign_extended_load.DATAIN
instruction[15] => register_address_a.DATAA
instruction[15] => register_address_a.DATAB
instruction[16] => register_address_a.DATAA
instruction[16] => register_address_a.DATAB
instruction[17] => register_address_a.DATAA
instruction[17] => register_address_a.DATAB
instruction[18] => register_address_a.DATAA
instruction[18] => register_address_a.DATAB
instruction[19] => register_address_a.DATAA
instruction[19] => register_address_a.DATAB
instruction[20] => register_address_a.DATAA
instruction[20] => register_address_b.DATAB
instruction[20] => register_address_b.DATAB
instruction[21] => register_address_a.DATAA
instruction[21] => register_address_b.DATAB
instruction[21] => register_address_b.DATAB
instruction[22] => register_address_a.DATAA
instruction[22] => register_address_b.DATAB
instruction[22] => register_address_b.DATAB
instruction[23] => register_address_a.DATAA
instruction[23] => register_address_b.DATAB
instruction[23] => register_address_b.DATAB
instruction[24] => register_address_a.DATAA
instruction[24] => register_address_b.DATAB
instruction[24] => register_address_b.DATAB
instruction[25] => ~NO_FANOUT~
instruction[26] => ~NO_FANOUT~
instruction[27] => ~NO_FANOUT~
instruction[28] => ~NO_FANOUT~
instruction[29] => ~NO_FANOUT~
instruction[30] => ~NO_FANOUT~
instruction[31] => ~NO_FANOUT~
register_wren_a <= register_wren_a.DB_MAX_OUTPUT_PORT_TYPE
register_wren_b <= register_wren_b.DB_MAX_OUTPUT_PORT_TYPE
port_a_selector <= is_load_instruction.DB_MAX_OUTPUT_PORT_TYPE
register_address_a[0] <= register_address_a.DB_MAX_OUTPUT_PORT_TYPE
register_address_a[1] <= register_address_a.DB_MAX_OUTPUT_PORT_TYPE
register_address_a[2] <= register_address_a.DB_MAX_OUTPUT_PORT_TYPE
register_address_a[3] <= register_address_a.DB_MAX_OUTPUT_PORT_TYPE
register_address_a[4] <= register_address_a.DB_MAX_OUTPUT_PORT_TYPE
register_address_b[0] <= register_address_b.DB_MAX_OUTPUT_PORT_TYPE
register_address_b[1] <= register_address_b.DB_MAX_OUTPUT_PORT_TYPE
register_address_b[2] <= register_address_b.DB_MAX_OUTPUT_PORT_TYPE
register_address_b[3] <= register_address_b.DB_MAX_OUTPUT_PORT_TYPE
register_address_b[4] <= register_address_b.DB_MAX_OUTPUT_PORT_TYPE
is_sign_extended_load <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
is_half_load <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
is_byte_load <= is_byte_load.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|decoder:decoder_instance|memory_operations_controler:memory_operations_controler_instance
is_writeback_state => memory_wren.IN0
is_load_instruction => ~NO_FANOUT~
is_store_instruction => memory_wren.IN1
is_store_instruction => is_half_store.IN0
is_store_instruction => is_byte_store.IN0
is_store_instruction => memory_address_selector.DATAIN
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => is_half_store.IN1
instruction[12] => is_byte_store.IN1
instruction[13] => is_byte_store.IN1
instruction[14] => ~NO_FANOUT~
instruction[15] => ~NO_FANOUT~
instruction[16] => ~NO_FANOUT~
instruction[17] => ~NO_FANOUT~
instruction[18] => ~NO_FANOUT~
instruction[19] => ~NO_FANOUT~
instruction[20] => ~NO_FANOUT~
instruction[21] => ~NO_FANOUT~
instruction[22] => ~NO_FANOUT~
instruction[23] => ~NO_FANOUT~
instruction[24] => ~NO_FANOUT~
instruction[25] => ~NO_FANOUT~
instruction[26] => ~NO_FANOUT~
instruction[27] => ~NO_FANOUT~
instruction[28] => ~NO_FANOUT~
instruction[29] => ~NO_FANOUT~
instruction[30] => ~NO_FANOUT~
instruction[31] => ~NO_FANOUT~
memory_wren <= memory_wren.DB_MAX_OUTPUT_PORT_TYPE
is_half_store <= is_half_store.DB_MAX_OUTPUT_PORT_TYPE
is_byte_store <= is_byte_store.DB_MAX_OUTPUT_PORT_TYPE
memory_address_selector <= is_store_instruction.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|memory_address_manager:memory_address_manager_instance
memory_address_selector => Selector0.IN3
memory_address_selector => Selector1.IN3
memory_address_selector => Selector2.IN3
memory_address_selector => Selector3.IN3
memory_address_selector => Selector4.IN3
memory_address_selector => Selector5.IN3
memory_address_selector => Selector6.IN3
memory_address_selector => Selector7.IN3
memory_address_selector => Selector8.IN3
memory_address_selector => Selector9.IN3
memory_address_selector => Selector10.IN3
memory_address_selector => Selector11.IN3
memory_address_selector => Selector12.IN3
memory_address_selector => Selector13.IN3
memory_address_selector => Selector14.IN3
memory_address_selector => Selector15.IN3
memory_address_selector => Selector16.IN3
memory_address_selector => Selector17.IN3
memory_address_selector => Selector18.IN3
memory_address_selector => Selector19.IN3
memory_address_selector => Selector20.IN3
memory_address_selector => Selector21.IN3
memory_address_selector => Selector22.IN3
memory_address_selector => Selector23.IN3
memory_address_selector => Selector24.IN3
memory_address_selector => Selector25.IN3
memory_address_selector => Selector26.IN3
memory_address_selector => Selector27.IN3
memory_address_selector => Selector28.IN3
memory_address_selector => Selector29.IN3
memory_address_selector => Selector30.IN3
memory_address_selector => Selector31.IN3
memory_address_selector => Selector0.IN1
memory_address_selector => Selector1.IN1
memory_address_selector => Selector2.IN1
memory_address_selector => Selector3.IN1
memory_address_selector => Selector4.IN1
memory_address_selector => Selector5.IN1
memory_address_selector => Selector6.IN1
memory_address_selector => Selector7.IN1
memory_address_selector => Selector8.IN1
memory_address_selector => Selector9.IN1
memory_address_selector => Selector10.IN1
memory_address_selector => Selector11.IN1
memory_address_selector => Selector12.IN1
memory_address_selector => Selector13.IN1
memory_address_selector => Selector14.IN1
memory_address_selector => Selector15.IN1
memory_address_selector => Selector16.IN1
memory_address_selector => Selector17.IN1
memory_address_selector => Selector18.IN1
memory_address_selector => Selector19.IN1
memory_address_selector => Selector20.IN1
memory_address_selector => Selector21.IN1
memory_address_selector => Selector22.IN1
memory_address_selector => Selector23.IN1
memory_address_selector => Selector24.IN1
memory_address_selector => Selector25.IN1
memory_address_selector => Selector26.IN1
memory_address_selector => Selector27.IN1
memory_address_selector => Selector28.IN1
memory_address_selector => Selector29.IN1
memory_address_selector => Selector30.IN1
memory_address_selector => Selector31.IN1
alu_output[0] => Selector31.IN4
alu_output[1] => Selector30.IN4
alu_output[2] => Selector29.IN4
alu_output[3] => Selector28.IN4
alu_output[4] => Selector27.IN4
alu_output[5] => Selector26.IN4
alu_output[6] => Selector25.IN4
alu_output[7] => Selector24.IN4
alu_output[8] => Selector23.IN4
alu_output[9] => Selector22.IN4
alu_output[10] => Selector21.IN4
alu_output[11] => Selector20.IN4
alu_output[12] => Selector19.IN4
alu_output[13] => Selector18.IN4
alu_output[14] => Selector17.IN4
alu_output[15] => Selector16.IN4
alu_output[16] => Selector15.IN4
alu_output[17] => Selector14.IN4
alu_output[18] => Selector13.IN4
alu_output[19] => Selector12.IN4
alu_output[20] => Selector11.IN4
alu_output[21] => Selector10.IN4
alu_output[22] => Selector9.IN4
alu_output[23] => Selector8.IN4
alu_output[24] => Selector7.IN4
alu_output[25] => Selector6.IN4
alu_output[26] => Selector5.IN4
alu_output[27] => Selector4.IN4
alu_output[28] => Selector3.IN4
alu_output[29] => Selector2.IN4
alu_output[30] => Selector1.IN4
alu_output[31] => Selector0.IN4
temporary_register_output[0] => Selector31.IN5
temporary_register_output[1] => Selector30.IN5
temporary_register_output[2] => Selector29.IN5
temporary_register_output[3] => Selector28.IN5
temporary_register_output[4] => Selector27.IN5
temporary_register_output[5] => Selector26.IN5
temporary_register_output[6] => Selector25.IN5
temporary_register_output[7] => Selector24.IN5
temporary_register_output[8] => Selector23.IN5
temporary_register_output[9] => Selector22.IN5
temporary_register_output[10] => Selector21.IN5
temporary_register_output[11] => Selector20.IN5
temporary_register_output[12] => Selector19.IN5
temporary_register_output[13] => Selector18.IN5
temporary_register_output[14] => Selector17.IN5
temporary_register_output[15] => Selector16.IN5
temporary_register_output[16] => Selector15.IN5
temporary_register_output[17] => Selector14.IN5
temporary_register_output[18] => Selector13.IN5
temporary_register_output[19] => Selector12.IN5
temporary_register_output[20] => Selector11.IN5
temporary_register_output[21] => Selector10.IN5
temporary_register_output[22] => Selector9.IN5
temporary_register_output[23] => Selector8.IN5
temporary_register_output[24] => Selector7.IN5
temporary_register_output[25] => Selector6.IN5
temporary_register_output[26] => Selector5.IN5
temporary_register_output[27] => Selector4.IN5
temporary_register_output[28] => Selector3.IN5
temporary_register_output[29] => Selector2.IN5
temporary_register_output[30] => Selector1.IN5
temporary_register_output[31] => Selector0.IN5
memory_address[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
memory_address[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
memory_address[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
memory_address[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
memory_address[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
memory_address[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
memory_address[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
memory_address[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
memory_address[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
memory_address[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
memory_address[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
memory_address[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
memory_address[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
memory_address[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
memory_address[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
memory_address[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
memory_address[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
memory_address[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
memory_address[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
memory_address[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
memory_address[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
memory_address[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
memory_address[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
memory_address[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
memory_address[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
memory_address[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
memory_address[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
memory_address[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
memory_address[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
memory_address[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
memory_address[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
memory_address[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|memory_manager:memory_manager_instance
clk => ROM_unit:ROM_unit_instance.clk
clk => current_mux_selector[0].CLK
clk => current_mux_selector[1].CLK
clk => RAM_unit:RAM_unit_instance.clk
is_writeback_state => ROM_unit:ROM_unit_instance.is_writeback_state
memory_wren => RAM_unit:RAM_unit_instance.memory_wren
is_half_store => RAM_unit:RAM_unit_instance.is_half_store
is_byte_store => RAM_unit:RAM_unit_instance.is_byte_store
memory_in_bus[0] => RAM_unit:RAM_unit_instance.memory_in_bus[0]
memory_in_bus[1] => RAM_unit:RAM_unit_instance.memory_in_bus[1]
memory_in_bus[2] => RAM_unit:RAM_unit_instance.memory_in_bus[2]
memory_in_bus[3] => RAM_unit:RAM_unit_instance.memory_in_bus[3]
memory_in_bus[4] => RAM_unit:RAM_unit_instance.memory_in_bus[4]
memory_in_bus[5] => RAM_unit:RAM_unit_instance.memory_in_bus[5]
memory_in_bus[6] => RAM_unit:RAM_unit_instance.memory_in_bus[6]
memory_in_bus[7] => RAM_unit:RAM_unit_instance.memory_in_bus[7]
memory_in_bus[8] => RAM_unit:RAM_unit_instance.memory_in_bus[8]
memory_in_bus[9] => RAM_unit:RAM_unit_instance.memory_in_bus[9]
memory_in_bus[10] => RAM_unit:RAM_unit_instance.memory_in_bus[10]
memory_in_bus[11] => RAM_unit:RAM_unit_instance.memory_in_bus[11]
memory_in_bus[12] => RAM_unit:RAM_unit_instance.memory_in_bus[12]
memory_in_bus[13] => RAM_unit:RAM_unit_instance.memory_in_bus[13]
memory_in_bus[14] => RAM_unit:RAM_unit_instance.memory_in_bus[14]
memory_in_bus[15] => RAM_unit:RAM_unit_instance.memory_in_bus[15]
memory_in_bus[16] => RAM_unit:RAM_unit_instance.memory_in_bus[16]
memory_in_bus[17] => RAM_unit:RAM_unit_instance.memory_in_bus[17]
memory_in_bus[18] => RAM_unit:RAM_unit_instance.memory_in_bus[18]
memory_in_bus[19] => RAM_unit:RAM_unit_instance.memory_in_bus[19]
memory_in_bus[20] => RAM_unit:RAM_unit_instance.memory_in_bus[20]
memory_in_bus[21] => RAM_unit:RAM_unit_instance.memory_in_bus[21]
memory_in_bus[22] => RAM_unit:RAM_unit_instance.memory_in_bus[22]
memory_in_bus[23] => RAM_unit:RAM_unit_instance.memory_in_bus[23]
memory_in_bus[24] => RAM_unit:RAM_unit_instance.memory_in_bus[24]
memory_in_bus[25] => RAM_unit:RAM_unit_instance.memory_in_bus[25]
memory_in_bus[26] => RAM_unit:RAM_unit_instance.memory_in_bus[26]
memory_in_bus[27] => RAM_unit:RAM_unit_instance.memory_in_bus[27]
memory_in_bus[28] => RAM_unit:RAM_unit_instance.memory_in_bus[28]
memory_in_bus[29] => RAM_unit:RAM_unit_instance.memory_in_bus[29]
memory_in_bus[30] => RAM_unit:RAM_unit_instance.memory_in_bus[30]
memory_in_bus[31] => RAM_unit:RAM_unit_instance.memory_in_bus[31]
next_PC_address[0] => ROM_unit:ROM_unit_instance.next_PC_address[0]
next_PC_address[1] => ROM_unit:ROM_unit_instance.next_PC_address[1]
next_PC_address[2] => ROM_unit:ROM_unit_instance.next_PC_address[2]
next_PC_address[3] => ROM_unit:ROM_unit_instance.next_PC_address[3]
next_PC_address[4] => ROM_unit:ROM_unit_instance.next_PC_address[4]
next_PC_address[5] => ROM_unit:ROM_unit_instance.next_PC_address[5]
next_PC_address[6] => ROM_unit:ROM_unit_instance.next_PC_address[6]
next_PC_address[7] => ROM_unit:ROM_unit_instance.next_PC_address[7]
next_PC_address[8] => ROM_unit:ROM_unit_instance.next_PC_address[8]
next_PC_address[9] => ROM_unit:ROM_unit_instance.next_PC_address[9]
next_PC_address[10] => ROM_unit:ROM_unit_instance.next_PC_address[10]
next_PC_address[11] => ROM_unit:ROM_unit_instance.next_PC_address[11]
next_PC_address[12] => ROM_unit:ROM_unit_instance.next_PC_address[12]
next_PC_address[13] => ROM_unit:ROM_unit_instance.next_PC_address[13]
next_PC_address[14] => ROM_unit:ROM_unit_instance.next_PC_address[14]
next_PC_address[15] => ROM_unit:ROM_unit_instance.next_PC_address[15]
next_PC_address[16] => ROM_unit:ROM_unit_instance.next_PC_address[16]
next_PC_address[17] => ROM_unit:ROM_unit_instance.next_PC_address[17]
next_PC_address[18] => ROM_unit:ROM_unit_instance.next_PC_address[18]
next_PC_address[19] => ROM_unit:ROM_unit_instance.next_PC_address[19]
next_PC_address[20] => ROM_unit:ROM_unit_instance.next_PC_address[20]
next_PC_address[21] => ROM_unit:ROM_unit_instance.next_PC_address[21]
next_PC_address[22] => ROM_unit:ROM_unit_instance.next_PC_address[22]
next_PC_address[23] => ROM_unit:ROM_unit_instance.next_PC_address[23]
next_PC_address[24] => ROM_unit:ROM_unit_instance.next_PC_address[24]
next_PC_address[25] => ROM_unit:ROM_unit_instance.next_PC_address[25]
next_PC_address[26] => ROM_unit:ROM_unit_instance.next_PC_address[26]
next_PC_address[27] => ROM_unit:ROM_unit_instance.next_PC_address[27]
next_PC_address[28] => ROM_unit:ROM_unit_instance.next_PC_address[28]
next_PC_address[29] => ROM_unit:ROM_unit_instance.next_PC_address[29]
next_PC_address[30] => ROM_unit:ROM_unit_instance.next_PC_address[30]
next_PC_address[31] => ROM_unit:ROM_unit_instance.next_PC_address[31]
memory_address[0] => ROM_unit:ROM_unit_instance.memory_address[0]
memory_address[0] => RAM_unit:RAM_unit_instance.memory_address[0]
memory_address[1] => ROM_unit:ROM_unit_instance.memory_address[1]
memory_address[1] => RAM_unit:RAM_unit_instance.memory_address[1]
memory_address[2] => ROM_unit:ROM_unit_instance.memory_address[2]
memory_address[2] => RAM_unit:RAM_unit_instance.memory_address[2]
memory_address[3] => ROM_unit:ROM_unit_instance.memory_address[3]
memory_address[3] => RAM_unit:RAM_unit_instance.memory_address[3]
memory_address[4] => ROM_unit:ROM_unit_instance.memory_address[4]
memory_address[4] => RAM_unit:RAM_unit_instance.memory_address[4]
memory_address[5] => ROM_unit:ROM_unit_instance.memory_address[5]
memory_address[5] => RAM_unit:RAM_unit_instance.memory_address[5]
memory_address[6] => ROM_unit:ROM_unit_instance.memory_address[6]
memory_address[6] => RAM_unit:RAM_unit_instance.memory_address[6]
memory_address[7] => ROM_unit:ROM_unit_instance.memory_address[7]
memory_address[7] => RAM_unit:RAM_unit_instance.memory_address[7]
memory_address[8] => ROM_unit:ROM_unit_instance.memory_address[8]
memory_address[8] => RAM_unit:RAM_unit_instance.memory_address[8]
memory_address[9] => ROM_unit:ROM_unit_instance.memory_address[9]
memory_address[9] => RAM_unit:RAM_unit_instance.memory_address[9]
memory_address[10] => ROM_unit:ROM_unit_instance.memory_address[10]
memory_address[10] => RAM_unit:RAM_unit_instance.memory_address[10]
memory_address[11] => ROM_unit:ROM_unit_instance.memory_address[11]
memory_address[11] => RAM_unit:RAM_unit_instance.memory_address[11]
memory_address[12] => ROM_unit:ROM_unit_instance.memory_address[12]
memory_address[12] => RAM_unit:RAM_unit_instance.memory_address[12]
memory_address[13] => ROM_unit:ROM_unit_instance.memory_address[13]
memory_address[13] => RAM_unit:RAM_unit_instance.memory_address[13]
memory_address[14] => ROM_unit:ROM_unit_instance.memory_address[14]
memory_address[14] => RAM_unit:RAM_unit_instance.memory_address[14]
memory_address[14] => current_mux_selector[0].DATAIN
memory_address[15] => ROM_unit:ROM_unit_instance.memory_address[15]
memory_address[15] => RAM_unit:RAM_unit_instance.memory_address[15]
memory_address[15] => current_mux_selector[1].DATAIN
memory_address[16] => ROM_unit:ROM_unit_instance.memory_address[16]
memory_address[16] => RAM_unit:RAM_unit_instance.memory_address[16]
memory_address[17] => ROM_unit:ROM_unit_instance.memory_address[17]
memory_address[17] => RAM_unit:RAM_unit_instance.memory_address[17]
memory_address[18] => ROM_unit:ROM_unit_instance.memory_address[18]
memory_address[18] => RAM_unit:RAM_unit_instance.memory_address[18]
memory_address[19] => ROM_unit:ROM_unit_instance.memory_address[19]
memory_address[19] => RAM_unit:RAM_unit_instance.memory_address[19]
memory_address[20] => ROM_unit:ROM_unit_instance.memory_address[20]
memory_address[20] => RAM_unit:RAM_unit_instance.memory_address[20]
memory_address[21] => ROM_unit:ROM_unit_instance.memory_address[21]
memory_address[21] => RAM_unit:RAM_unit_instance.memory_address[21]
memory_address[22] => ROM_unit:ROM_unit_instance.memory_address[22]
memory_address[22] => RAM_unit:RAM_unit_instance.memory_address[22]
memory_address[23] => ROM_unit:ROM_unit_instance.memory_address[23]
memory_address[23] => RAM_unit:RAM_unit_instance.memory_address[23]
memory_address[24] => ROM_unit:ROM_unit_instance.memory_address[24]
memory_address[24] => RAM_unit:RAM_unit_instance.memory_address[24]
memory_address[25] => ROM_unit:ROM_unit_instance.memory_address[25]
memory_address[25] => RAM_unit:RAM_unit_instance.memory_address[25]
memory_address[26] => ROM_unit:ROM_unit_instance.memory_address[26]
memory_address[26] => RAM_unit:RAM_unit_instance.memory_address[26]
memory_address[27] => ROM_unit:ROM_unit_instance.memory_address[27]
memory_address[27] => RAM_unit:RAM_unit_instance.memory_address[27]
memory_address[28] => ROM_unit:ROM_unit_instance.memory_address[28]
memory_address[28] => RAM_unit:RAM_unit_instance.memory_address[28]
memory_address[29] => ROM_unit:ROM_unit_instance.memory_address[29]
memory_address[29] => RAM_unit:RAM_unit_instance.memory_address[29]
memory_address[30] => ROM_unit:ROM_unit_instance.memory_address[30]
memory_address[30] => RAM_unit:RAM_unit_instance.memory_address[30]
memory_address[31] => ROM_unit:ROM_unit_instance.memory_address[31]
memory_address[31] => RAM_unit:RAM_unit_instance.memory_address[31]
IO_out_bus[0] => Mux31.IN0
IO_out_bus[1] => Mux30.IN0
IO_out_bus[2] => Mux29.IN0
IO_out_bus[3] => Mux28.IN0
IO_out_bus[4] => Mux27.IN0
IO_out_bus[5] => Mux26.IN0
IO_out_bus[6] => Mux25.IN0
IO_out_bus[7] => Mux24.IN0
IO_out_bus[8] => Mux23.IN0
IO_out_bus[9] => Mux22.IN0
IO_out_bus[10] => Mux21.IN0
IO_out_bus[11] => Mux20.IN0
IO_out_bus[12] => Mux19.IN0
IO_out_bus[13] => Mux18.IN0
IO_out_bus[14] => Mux17.IN0
IO_out_bus[15] => Mux16.IN0
IO_out_bus[16] => Mux15.IN0
IO_out_bus[17] => Mux14.IN0
IO_out_bus[18] => Mux13.IN0
IO_out_bus[19] => Mux12.IN0
IO_out_bus[20] => Mux11.IN0
IO_out_bus[21] => Mux10.IN0
IO_out_bus[22] => Mux9.IN0
IO_out_bus[23] => Mux8.IN0
IO_out_bus[24] => Mux7.IN0
IO_out_bus[25] => Mux6.IN0
IO_out_bus[26] => Mux5.IN0
IO_out_bus[27] => Mux4.IN0
IO_out_bus[28] => Mux3.IN0
IO_out_bus[29] => Mux2.IN0
IO_out_bus[30] => Mux1.IN0
IO_out_bus[31] => Mux0.IN0
current_instruction[0] <= ROM_unit:ROM_unit_instance.current_instruction[0]
current_instruction[1] <= ROM_unit:ROM_unit_instance.current_instruction[1]
current_instruction[2] <= ROM_unit:ROM_unit_instance.current_instruction[2]
current_instruction[3] <= ROM_unit:ROM_unit_instance.current_instruction[3]
current_instruction[4] <= ROM_unit:ROM_unit_instance.current_instruction[4]
current_instruction[5] <= ROM_unit:ROM_unit_instance.current_instruction[5]
current_instruction[6] <= ROM_unit:ROM_unit_instance.current_instruction[6]
current_instruction[7] <= ROM_unit:ROM_unit_instance.current_instruction[7]
current_instruction[8] <= ROM_unit:ROM_unit_instance.current_instruction[8]
current_instruction[9] <= ROM_unit:ROM_unit_instance.current_instruction[9]
current_instruction[10] <= ROM_unit:ROM_unit_instance.current_instruction[10]
current_instruction[11] <= ROM_unit:ROM_unit_instance.current_instruction[11]
current_instruction[12] <= ROM_unit:ROM_unit_instance.current_instruction[12]
current_instruction[13] <= ROM_unit:ROM_unit_instance.current_instruction[13]
current_instruction[14] <= ROM_unit:ROM_unit_instance.current_instruction[14]
current_instruction[15] <= ROM_unit:ROM_unit_instance.current_instruction[15]
current_instruction[16] <= ROM_unit:ROM_unit_instance.current_instruction[16]
current_instruction[17] <= ROM_unit:ROM_unit_instance.current_instruction[17]
current_instruction[18] <= ROM_unit:ROM_unit_instance.current_instruction[18]
current_instruction[19] <= ROM_unit:ROM_unit_instance.current_instruction[19]
current_instruction[20] <= ROM_unit:ROM_unit_instance.current_instruction[20]
current_instruction[21] <= ROM_unit:ROM_unit_instance.current_instruction[21]
current_instruction[22] <= ROM_unit:ROM_unit_instance.current_instruction[22]
current_instruction[23] <= ROM_unit:ROM_unit_instance.current_instruction[23]
current_instruction[24] <= ROM_unit:ROM_unit_instance.current_instruction[24]
current_instruction[25] <= ROM_unit:ROM_unit_instance.current_instruction[25]
current_instruction[26] <= ROM_unit:ROM_unit_instance.current_instruction[26]
current_instruction[27] <= ROM_unit:ROM_unit_instance.current_instruction[27]
current_instruction[28] <= ROM_unit:ROM_unit_instance.current_instruction[28]
current_instruction[29] <= ROM_unit:ROM_unit_instance.current_instruction[29]
current_instruction[30] <= ROM_unit:ROM_unit_instance.current_instruction[30]
current_instruction[31] <= ROM_unit:ROM_unit_instance.current_instruction[31]
memory_out_bus[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_out_bus[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance
clk => ROM_block:ROM_instance.clock_a
clk => ROM_block:ROM_instance.clock_b
ROM_out_bus[0] <= ROM_block:ROM_instance.q_b[0]
ROM_out_bus[1] <= ROM_block:ROM_instance.q_b[1]
ROM_out_bus[2] <= ROM_block:ROM_instance.q_b[2]
ROM_out_bus[3] <= ROM_block:ROM_instance.q_b[3]
ROM_out_bus[4] <= ROM_block:ROM_instance.q_b[4]
ROM_out_bus[5] <= ROM_block:ROM_instance.q_b[5]
ROM_out_bus[6] <= ROM_block:ROM_instance.q_b[6]
ROM_out_bus[7] <= ROM_block:ROM_instance.q_b[7]
ROM_out_bus[8] <= ROM_block:ROM_instance.q_b[8]
ROM_out_bus[9] <= ROM_block:ROM_instance.q_b[9]
ROM_out_bus[10] <= ROM_block:ROM_instance.q_b[10]
ROM_out_bus[11] <= ROM_block:ROM_instance.q_b[11]
ROM_out_bus[12] <= ROM_block:ROM_instance.q_b[12]
ROM_out_bus[13] <= ROM_block:ROM_instance.q_b[13]
ROM_out_bus[14] <= ROM_block:ROM_instance.q_b[14]
ROM_out_bus[15] <= ROM_block:ROM_instance.q_b[15]
ROM_out_bus[16] <= ROM_block:ROM_instance.q_b[16]
ROM_out_bus[17] <= ROM_block:ROM_instance.q_b[17]
ROM_out_bus[18] <= ROM_block:ROM_instance.q_b[18]
ROM_out_bus[19] <= ROM_block:ROM_instance.q_b[19]
ROM_out_bus[20] <= ROM_block:ROM_instance.q_b[20]
ROM_out_bus[21] <= ROM_block:ROM_instance.q_b[21]
ROM_out_bus[22] <= ROM_block:ROM_instance.q_b[22]
ROM_out_bus[23] <= ROM_block:ROM_instance.q_b[23]
ROM_out_bus[24] <= ROM_block:ROM_instance.q_b[24]
ROM_out_bus[25] <= ROM_block:ROM_instance.q_b[25]
ROM_out_bus[26] <= ROM_block:ROM_instance.q_b[26]
ROM_out_bus[27] <= ROM_block:ROM_instance.q_b[27]
ROM_out_bus[28] <= ROM_block:ROM_instance.q_b[28]
ROM_out_bus[29] <= ROM_block:ROM_instance.q_b[29]
ROM_out_bus[30] <= ROM_block:ROM_instance.q_b[30]
ROM_out_bus[31] <= ROM_block:ROM_instance.q_b[31]
memory_address[0] => ~NO_FANOUT~
memory_address[1] => ~NO_FANOUT~
memory_address[2] => ROM_block:ROM_instance.address_b[0]
memory_address[3] => ROM_block:ROM_instance.address_b[1]
memory_address[4] => ROM_block:ROM_instance.address_b[2]
memory_address[5] => ROM_block:ROM_instance.address_b[3]
memory_address[6] => ROM_block:ROM_instance.address_b[4]
memory_address[7] => ROM_block:ROM_instance.address_b[5]
memory_address[8] => ROM_block:ROM_instance.address_b[6]
memory_address[9] => ROM_block:ROM_instance.address_b[7]
memory_address[10] => ROM_block:ROM_instance.address_b[8]
memory_address[11] => ~NO_FANOUT~
memory_address[12] => ~NO_FANOUT~
memory_address[13] => ~NO_FANOUT~
memory_address[14] => ~NO_FANOUT~
memory_address[15] => ~NO_FANOUT~
memory_address[16] => ~NO_FANOUT~
memory_address[17] => ~NO_FANOUT~
memory_address[18] => ~NO_FANOUT~
memory_address[19] => ~NO_FANOUT~
memory_address[20] => ~NO_FANOUT~
memory_address[21] => ~NO_FANOUT~
memory_address[22] => ~NO_FANOUT~
memory_address[23] => ~NO_FANOUT~
memory_address[24] => ~NO_FANOUT~
memory_address[25] => ~NO_FANOUT~
memory_address[26] => ~NO_FANOUT~
memory_address[27] => ~NO_FANOUT~
memory_address[28] => ~NO_FANOUT~
memory_address[29] => ~NO_FANOUT~
memory_address[30] => ~NO_FANOUT~
memory_address[31] => ~NO_FANOUT~
is_writeback_state => ROM_block:ROM_instance.enable_a
next_PC_address[0] => ~NO_FANOUT~
next_PC_address[1] => ~NO_FANOUT~
next_PC_address[2] => ROM_block:ROM_instance.address_a[0]
next_PC_address[3] => ROM_block:ROM_instance.address_a[1]
next_PC_address[4] => ROM_block:ROM_instance.address_a[2]
next_PC_address[5] => ROM_block:ROM_instance.address_a[3]
next_PC_address[6] => ROM_block:ROM_instance.address_a[4]
next_PC_address[7] => ROM_block:ROM_instance.address_a[5]
next_PC_address[8] => ROM_block:ROM_instance.address_a[6]
next_PC_address[9] => ROM_block:ROM_instance.address_a[7]
next_PC_address[10] => ROM_block:ROM_instance.address_a[8]
next_PC_address[11] => ~NO_FANOUT~
next_PC_address[12] => ~NO_FANOUT~
next_PC_address[13] => ~NO_FANOUT~
next_PC_address[14] => ~NO_FANOUT~
next_PC_address[15] => ~NO_FANOUT~
next_PC_address[16] => ~NO_FANOUT~
next_PC_address[17] => ~NO_FANOUT~
next_PC_address[18] => ~NO_FANOUT~
next_PC_address[19] => ~NO_FANOUT~
next_PC_address[20] => ~NO_FANOUT~
next_PC_address[21] => ~NO_FANOUT~
next_PC_address[22] => ~NO_FANOUT~
next_PC_address[23] => ~NO_FANOUT~
next_PC_address[24] => ~NO_FANOUT~
next_PC_address[25] => ~NO_FANOUT~
next_PC_address[26] => ~NO_FANOUT~
next_PC_address[27] => ~NO_FANOUT~
next_PC_address[28] => ~NO_FANOUT~
next_PC_address[29] => ~NO_FANOUT~
next_PC_address[30] => ~NO_FANOUT~
next_PC_address[31] => ~NO_FANOUT~
current_instruction[0] <= ROM_block:ROM_instance.q_a[0]
current_instruction[1] <= ROM_block:ROM_instance.q_a[1]
current_instruction[2] <= ROM_block:ROM_instance.q_a[2]
current_instruction[3] <= ROM_block:ROM_instance.q_a[3]
current_instruction[4] <= ROM_block:ROM_instance.q_a[4]
current_instruction[5] <= ROM_block:ROM_instance.q_a[5]
current_instruction[6] <= ROM_block:ROM_instance.q_a[6]
current_instruction[7] <= ROM_block:ROM_instance.q_a[7]
current_instruction[8] <= ROM_block:ROM_instance.q_a[8]
current_instruction[9] <= ROM_block:ROM_instance.q_a[9]
current_instruction[10] <= ROM_block:ROM_instance.q_a[10]
current_instruction[11] <= ROM_block:ROM_instance.q_a[11]
current_instruction[12] <= ROM_block:ROM_instance.q_a[12]
current_instruction[13] <= ROM_block:ROM_instance.q_a[13]
current_instruction[14] <= ROM_block:ROM_instance.q_a[14]
current_instruction[15] <= ROM_block:ROM_instance.q_a[15]
current_instruction[16] <= ROM_block:ROM_instance.q_a[16]
current_instruction[17] <= ROM_block:ROM_instance.q_a[17]
current_instruction[18] <= ROM_block:ROM_instance.q_a[18]
current_instruction[19] <= ROM_block:ROM_instance.q_a[19]
current_instruction[20] <= ROM_block:ROM_instance.q_a[20]
current_instruction[21] <= ROM_block:ROM_instance.q_a[21]
current_instruction[22] <= ROM_block:ROM_instance.q_a[22]
current_instruction[23] <= ROM_block:ROM_instance.q_a[23]
current_instruction[24] <= ROM_block:ROM_instance.q_a[24]
current_instruction[25] <= ROM_block:ROM_instance.q_a[25]
current_instruction[26] <= ROM_block:ROM_instance.q_a[26]
current_instruction[27] <= ROM_block:ROM_instance.q_a[27]
current_instruction[28] <= ROM_block:ROM_instance.q_a[28]
current_instruction[29] <= ROM_block:ROM_instance.q_a[29]
current_instruction[30] <= ROM_block:ROM_instance.q_a[30]
current_instruction[31] <= ROM_block:ROM_instance.q_a[31]


|riscv_core|CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
enable_a => altsyncram:altsyncram_component.clocken0
enable_b => altsyncram:altsyncram_component.clocken1
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]


|riscv_core|CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ju54:auto_generated.data_a[0]
data_a[1] => altsyncram_ju54:auto_generated.data_a[1]
data_a[2] => altsyncram_ju54:auto_generated.data_a[2]
data_a[3] => altsyncram_ju54:auto_generated.data_a[3]
data_a[4] => altsyncram_ju54:auto_generated.data_a[4]
data_a[5] => altsyncram_ju54:auto_generated.data_a[5]
data_a[6] => altsyncram_ju54:auto_generated.data_a[6]
data_a[7] => altsyncram_ju54:auto_generated.data_a[7]
data_a[8] => altsyncram_ju54:auto_generated.data_a[8]
data_a[9] => altsyncram_ju54:auto_generated.data_a[9]
data_a[10] => altsyncram_ju54:auto_generated.data_a[10]
data_a[11] => altsyncram_ju54:auto_generated.data_a[11]
data_a[12] => altsyncram_ju54:auto_generated.data_a[12]
data_a[13] => altsyncram_ju54:auto_generated.data_a[13]
data_a[14] => altsyncram_ju54:auto_generated.data_a[14]
data_a[15] => altsyncram_ju54:auto_generated.data_a[15]
data_a[16] => altsyncram_ju54:auto_generated.data_a[16]
data_a[17] => altsyncram_ju54:auto_generated.data_a[17]
data_a[18] => altsyncram_ju54:auto_generated.data_a[18]
data_a[19] => altsyncram_ju54:auto_generated.data_a[19]
data_a[20] => altsyncram_ju54:auto_generated.data_a[20]
data_a[21] => altsyncram_ju54:auto_generated.data_a[21]
data_a[22] => altsyncram_ju54:auto_generated.data_a[22]
data_a[23] => altsyncram_ju54:auto_generated.data_a[23]
data_a[24] => altsyncram_ju54:auto_generated.data_a[24]
data_a[25] => altsyncram_ju54:auto_generated.data_a[25]
data_a[26] => altsyncram_ju54:auto_generated.data_a[26]
data_a[27] => altsyncram_ju54:auto_generated.data_a[27]
data_a[28] => altsyncram_ju54:auto_generated.data_a[28]
data_a[29] => altsyncram_ju54:auto_generated.data_a[29]
data_a[30] => altsyncram_ju54:auto_generated.data_a[30]
data_a[31] => altsyncram_ju54:auto_generated.data_a[31]
data_b[0] => altsyncram_ju54:auto_generated.data_b[0]
data_b[1] => altsyncram_ju54:auto_generated.data_b[1]
data_b[2] => altsyncram_ju54:auto_generated.data_b[2]
data_b[3] => altsyncram_ju54:auto_generated.data_b[3]
data_b[4] => altsyncram_ju54:auto_generated.data_b[4]
data_b[5] => altsyncram_ju54:auto_generated.data_b[5]
data_b[6] => altsyncram_ju54:auto_generated.data_b[6]
data_b[7] => altsyncram_ju54:auto_generated.data_b[7]
data_b[8] => altsyncram_ju54:auto_generated.data_b[8]
data_b[9] => altsyncram_ju54:auto_generated.data_b[9]
data_b[10] => altsyncram_ju54:auto_generated.data_b[10]
data_b[11] => altsyncram_ju54:auto_generated.data_b[11]
data_b[12] => altsyncram_ju54:auto_generated.data_b[12]
data_b[13] => altsyncram_ju54:auto_generated.data_b[13]
data_b[14] => altsyncram_ju54:auto_generated.data_b[14]
data_b[15] => altsyncram_ju54:auto_generated.data_b[15]
data_b[16] => altsyncram_ju54:auto_generated.data_b[16]
data_b[17] => altsyncram_ju54:auto_generated.data_b[17]
data_b[18] => altsyncram_ju54:auto_generated.data_b[18]
data_b[19] => altsyncram_ju54:auto_generated.data_b[19]
data_b[20] => altsyncram_ju54:auto_generated.data_b[20]
data_b[21] => altsyncram_ju54:auto_generated.data_b[21]
data_b[22] => altsyncram_ju54:auto_generated.data_b[22]
data_b[23] => altsyncram_ju54:auto_generated.data_b[23]
data_b[24] => altsyncram_ju54:auto_generated.data_b[24]
data_b[25] => altsyncram_ju54:auto_generated.data_b[25]
data_b[26] => altsyncram_ju54:auto_generated.data_b[26]
data_b[27] => altsyncram_ju54:auto_generated.data_b[27]
data_b[28] => altsyncram_ju54:auto_generated.data_b[28]
data_b[29] => altsyncram_ju54:auto_generated.data_b[29]
data_b[30] => altsyncram_ju54:auto_generated.data_b[30]
data_b[31] => altsyncram_ju54:auto_generated.data_b[31]
address_a[0] => altsyncram_ju54:auto_generated.address_a[0]
address_a[1] => altsyncram_ju54:auto_generated.address_a[1]
address_a[2] => altsyncram_ju54:auto_generated.address_a[2]
address_a[3] => altsyncram_ju54:auto_generated.address_a[3]
address_a[4] => altsyncram_ju54:auto_generated.address_a[4]
address_a[5] => altsyncram_ju54:auto_generated.address_a[5]
address_a[6] => altsyncram_ju54:auto_generated.address_a[6]
address_a[7] => altsyncram_ju54:auto_generated.address_a[7]
address_a[8] => altsyncram_ju54:auto_generated.address_a[8]
address_b[0] => altsyncram_ju54:auto_generated.address_b[0]
address_b[1] => altsyncram_ju54:auto_generated.address_b[1]
address_b[2] => altsyncram_ju54:auto_generated.address_b[2]
address_b[3] => altsyncram_ju54:auto_generated.address_b[3]
address_b[4] => altsyncram_ju54:auto_generated.address_b[4]
address_b[5] => altsyncram_ju54:auto_generated.address_b[5]
address_b[6] => altsyncram_ju54:auto_generated.address_b[6]
address_b[7] => altsyncram_ju54:auto_generated.address_b[7]
address_b[8] => altsyncram_ju54:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ju54:auto_generated.clock0
clock1 => altsyncram_ju54:auto_generated.clock1
clocken0 => altsyncram_ju54:auto_generated.clocken0
clocken1 => altsyncram_ju54:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ju54:auto_generated.q_a[0]
q_a[1] <= altsyncram_ju54:auto_generated.q_a[1]
q_a[2] <= altsyncram_ju54:auto_generated.q_a[2]
q_a[3] <= altsyncram_ju54:auto_generated.q_a[3]
q_a[4] <= altsyncram_ju54:auto_generated.q_a[4]
q_a[5] <= altsyncram_ju54:auto_generated.q_a[5]
q_a[6] <= altsyncram_ju54:auto_generated.q_a[6]
q_a[7] <= altsyncram_ju54:auto_generated.q_a[7]
q_a[8] <= altsyncram_ju54:auto_generated.q_a[8]
q_a[9] <= altsyncram_ju54:auto_generated.q_a[9]
q_a[10] <= altsyncram_ju54:auto_generated.q_a[10]
q_a[11] <= altsyncram_ju54:auto_generated.q_a[11]
q_a[12] <= altsyncram_ju54:auto_generated.q_a[12]
q_a[13] <= altsyncram_ju54:auto_generated.q_a[13]
q_a[14] <= altsyncram_ju54:auto_generated.q_a[14]
q_a[15] <= altsyncram_ju54:auto_generated.q_a[15]
q_a[16] <= altsyncram_ju54:auto_generated.q_a[16]
q_a[17] <= altsyncram_ju54:auto_generated.q_a[17]
q_a[18] <= altsyncram_ju54:auto_generated.q_a[18]
q_a[19] <= altsyncram_ju54:auto_generated.q_a[19]
q_a[20] <= altsyncram_ju54:auto_generated.q_a[20]
q_a[21] <= altsyncram_ju54:auto_generated.q_a[21]
q_a[22] <= altsyncram_ju54:auto_generated.q_a[22]
q_a[23] <= altsyncram_ju54:auto_generated.q_a[23]
q_a[24] <= altsyncram_ju54:auto_generated.q_a[24]
q_a[25] <= altsyncram_ju54:auto_generated.q_a[25]
q_a[26] <= altsyncram_ju54:auto_generated.q_a[26]
q_a[27] <= altsyncram_ju54:auto_generated.q_a[27]
q_a[28] <= altsyncram_ju54:auto_generated.q_a[28]
q_a[29] <= altsyncram_ju54:auto_generated.q_a[29]
q_a[30] <= altsyncram_ju54:auto_generated.q_a[30]
q_a[31] <= altsyncram_ju54:auto_generated.q_a[31]
q_b[0] <= altsyncram_ju54:auto_generated.q_b[0]
q_b[1] <= altsyncram_ju54:auto_generated.q_b[1]
q_b[2] <= altsyncram_ju54:auto_generated.q_b[2]
q_b[3] <= altsyncram_ju54:auto_generated.q_b[3]
q_b[4] <= altsyncram_ju54:auto_generated.q_b[4]
q_b[5] <= altsyncram_ju54:auto_generated.q_b[5]
q_b[6] <= altsyncram_ju54:auto_generated.q_b[6]
q_b[7] <= altsyncram_ju54:auto_generated.q_b[7]
q_b[8] <= altsyncram_ju54:auto_generated.q_b[8]
q_b[9] <= altsyncram_ju54:auto_generated.q_b[9]
q_b[10] <= altsyncram_ju54:auto_generated.q_b[10]
q_b[11] <= altsyncram_ju54:auto_generated.q_b[11]
q_b[12] <= altsyncram_ju54:auto_generated.q_b[12]
q_b[13] <= altsyncram_ju54:auto_generated.q_b[13]
q_b[14] <= altsyncram_ju54:auto_generated.q_b[14]
q_b[15] <= altsyncram_ju54:auto_generated.q_b[15]
q_b[16] <= altsyncram_ju54:auto_generated.q_b[16]
q_b[17] <= altsyncram_ju54:auto_generated.q_b[17]
q_b[18] <= altsyncram_ju54:auto_generated.q_b[18]
q_b[19] <= altsyncram_ju54:auto_generated.q_b[19]
q_b[20] <= altsyncram_ju54:auto_generated.q_b[20]
q_b[21] <= altsyncram_ju54:auto_generated.q_b[21]
q_b[22] <= altsyncram_ju54:auto_generated.q_b[22]
q_b[23] <= altsyncram_ju54:auto_generated.q_b[23]
q_b[24] <= altsyncram_ju54:auto_generated.q_b[24]
q_b[25] <= altsyncram_ju54:auto_generated.q_b[25]
q_b[26] <= altsyncram_ju54:auto_generated.q_b[26]
q_b[27] <= altsyncram_ju54:auto_generated.q_b[27]
q_b[28] <= altsyncram_ju54:auto_generated.q_b[28]
q_b[29] <= altsyncram_ju54:auto_generated.q_b[29]
q_b[30] <= altsyncram_ju54:auto_generated.q_b[30]
q_b[31] <= altsyncram_ju54:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_core|CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component|altsyncram_ju54:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT


|riscv_core|CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance
clk => RAM_block:RAM_block_instance.clock
memory_in_bus[0] => RAM_block:RAM_block_instance.data[0]
memory_in_bus[1] => RAM_block:RAM_block_instance.data[1]
memory_in_bus[2] => RAM_block:RAM_block_instance.data[2]
memory_in_bus[3] => RAM_block:RAM_block_instance.data[3]
memory_in_bus[4] => RAM_block:RAM_block_instance.data[4]
memory_in_bus[5] => RAM_block:RAM_block_instance.data[5]
memory_in_bus[6] => RAM_block:RAM_block_instance.data[6]
memory_in_bus[7] => RAM_block:RAM_block_instance.data[7]
memory_in_bus[8] => RAM_block:RAM_block_instance.data[8]
memory_in_bus[9] => RAM_block:RAM_block_instance.data[9]
memory_in_bus[10] => RAM_block:RAM_block_instance.data[10]
memory_in_bus[11] => RAM_block:RAM_block_instance.data[11]
memory_in_bus[12] => RAM_block:RAM_block_instance.data[12]
memory_in_bus[13] => RAM_block:RAM_block_instance.data[13]
memory_in_bus[14] => RAM_block:RAM_block_instance.data[14]
memory_in_bus[15] => RAM_block:RAM_block_instance.data[15]
memory_in_bus[16] => RAM_block:RAM_block_instance.data[16]
memory_in_bus[17] => RAM_block:RAM_block_instance.data[17]
memory_in_bus[18] => RAM_block:RAM_block_instance.data[18]
memory_in_bus[19] => RAM_block:RAM_block_instance.data[19]
memory_in_bus[20] => RAM_block:RAM_block_instance.data[20]
memory_in_bus[21] => RAM_block:RAM_block_instance.data[21]
memory_in_bus[22] => RAM_block:RAM_block_instance.data[22]
memory_in_bus[23] => RAM_block:RAM_block_instance.data[23]
memory_in_bus[24] => RAM_block:RAM_block_instance.data[24]
memory_in_bus[25] => RAM_block:RAM_block_instance.data[25]
memory_in_bus[26] => RAM_block:RAM_block_instance.data[26]
memory_in_bus[27] => RAM_block:RAM_block_instance.data[27]
memory_in_bus[28] => RAM_block:RAM_block_instance.data[28]
memory_in_bus[29] => RAM_block:RAM_block_instance.data[29]
memory_in_bus[30] => RAM_block:RAM_block_instance.data[30]
memory_in_bus[31] => RAM_block:RAM_block_instance.data[31]
RAM_out_bus[0] <= RAM_block:RAM_block_instance.q[0]
RAM_out_bus[1] <= RAM_block:RAM_block_instance.q[1]
RAM_out_bus[2] <= RAM_block:RAM_block_instance.q[2]
RAM_out_bus[3] <= RAM_block:RAM_block_instance.q[3]
RAM_out_bus[4] <= RAM_block:RAM_block_instance.q[4]
RAM_out_bus[5] <= RAM_block:RAM_block_instance.q[5]
RAM_out_bus[6] <= RAM_block:RAM_block_instance.q[6]
RAM_out_bus[7] <= RAM_block:RAM_block_instance.q[7]
RAM_out_bus[8] <= RAM_block:RAM_block_instance.q[8]
RAM_out_bus[9] <= RAM_block:RAM_block_instance.q[9]
RAM_out_bus[10] <= RAM_block:RAM_block_instance.q[10]
RAM_out_bus[11] <= RAM_block:RAM_block_instance.q[11]
RAM_out_bus[12] <= RAM_block:RAM_block_instance.q[12]
RAM_out_bus[13] <= RAM_block:RAM_block_instance.q[13]
RAM_out_bus[14] <= RAM_block:RAM_block_instance.q[14]
RAM_out_bus[15] <= RAM_block:RAM_block_instance.q[15]
RAM_out_bus[16] <= RAM_block:RAM_block_instance.q[16]
RAM_out_bus[17] <= RAM_block:RAM_block_instance.q[17]
RAM_out_bus[18] <= RAM_block:RAM_block_instance.q[18]
RAM_out_bus[19] <= RAM_block:RAM_block_instance.q[19]
RAM_out_bus[20] <= RAM_block:RAM_block_instance.q[20]
RAM_out_bus[21] <= RAM_block:RAM_block_instance.q[21]
RAM_out_bus[22] <= RAM_block:RAM_block_instance.q[22]
RAM_out_bus[23] <= RAM_block:RAM_block_instance.q[23]
RAM_out_bus[24] <= RAM_block:RAM_block_instance.q[24]
RAM_out_bus[25] <= RAM_block:RAM_block_instance.q[25]
RAM_out_bus[26] <= RAM_block:RAM_block_instance.q[26]
RAM_out_bus[27] <= RAM_block:RAM_block_instance.q[27]
RAM_out_bus[28] <= RAM_block:RAM_block_instance.q[28]
RAM_out_bus[29] <= RAM_block:RAM_block_instance.q[29]
RAM_out_bus[30] <= RAM_block:RAM_block_instance.q[30]
RAM_out_bus[31] <= RAM_block:RAM_block_instance.q[31]
memory_address[0] => byteena.IN0
memory_address[0] => byteena.IN0
memory_address[0] => byteena.IN0
memory_address[0] => byteena.IN0
memory_address[1] => byteena.IN0
memory_address[1] => byteena.IN1
memory_address[1] => byteena.IN0
memory_address[1] => byteena.IN1
memory_address[1] => byteena.IN0
memory_address[1] => byteena.IN1
memory_address[1] => byteena.IN0
memory_address[1] => byteena.IN1
memory_address[2] => RAM_block:RAM_block_instance.address[0]
memory_address[3] => RAM_block:RAM_block_instance.address[1]
memory_address[4] => RAM_block:RAM_block_instance.address[2]
memory_address[5] => RAM_block:RAM_block_instance.address[3]
memory_address[6] => RAM_block:RAM_block_instance.address[4]
memory_address[7] => RAM_block:RAM_block_instance.address[5]
memory_address[8] => RAM_block:RAM_block_instance.address[6]
memory_address[9] => RAM_block:RAM_block_instance.address[7]
memory_address[10] => ~NO_FANOUT~
memory_address[11] => ~NO_FANOUT~
memory_address[12] => ~NO_FANOUT~
memory_address[13] => ~NO_FANOUT~
memory_address[14] => is_RAM_address.IN0
memory_address[15] => is_RAM_address.IN1
memory_address[16] => ~NO_FANOUT~
memory_address[17] => ~NO_FANOUT~
memory_address[18] => ~NO_FANOUT~
memory_address[19] => ~NO_FANOUT~
memory_address[20] => ~NO_FANOUT~
memory_address[21] => ~NO_FANOUT~
memory_address[22] => ~NO_FANOUT~
memory_address[23] => ~NO_FANOUT~
memory_address[24] => ~NO_FANOUT~
memory_address[25] => ~NO_FANOUT~
memory_address[26] => ~NO_FANOUT~
memory_address[27] => ~NO_FANOUT~
memory_address[28] => ~NO_FANOUT~
memory_address[29] => ~NO_FANOUT~
memory_address[30] => ~NO_FANOUT~
memory_address[31] => ~NO_FANOUT~
memory_wren => wren.IN1
is_half_store => byteena.IN1
is_half_store => byteena.IN1
is_half_store => byteena.IN1
is_half_store => byteena.IN1
is_half_store => is_word_store.IN0
is_byte_store => byteena.IN1
is_byte_store => byteena.IN1
is_byte_store => byteena.IN1
is_byte_store => byteena.IN1
is_byte_store => is_word_store.IN1


|riscv_core|CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
byteena[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena[1] => altsyncram:altsyncram_component.byteena_a[1]
byteena[2] => altsyncram:altsyncram_component.byteena_a[2]
byteena[3] => altsyncram:altsyncram_component.byteena_a[3]
clken => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|riscv_core|CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component
wren_a => altsyncram_fir3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fir3:auto_generated.data_a[0]
data_a[1] => altsyncram_fir3:auto_generated.data_a[1]
data_a[2] => altsyncram_fir3:auto_generated.data_a[2]
data_a[3] => altsyncram_fir3:auto_generated.data_a[3]
data_a[4] => altsyncram_fir3:auto_generated.data_a[4]
data_a[5] => altsyncram_fir3:auto_generated.data_a[5]
data_a[6] => altsyncram_fir3:auto_generated.data_a[6]
data_a[7] => altsyncram_fir3:auto_generated.data_a[7]
data_a[8] => altsyncram_fir3:auto_generated.data_a[8]
data_a[9] => altsyncram_fir3:auto_generated.data_a[9]
data_a[10] => altsyncram_fir3:auto_generated.data_a[10]
data_a[11] => altsyncram_fir3:auto_generated.data_a[11]
data_a[12] => altsyncram_fir3:auto_generated.data_a[12]
data_a[13] => altsyncram_fir3:auto_generated.data_a[13]
data_a[14] => altsyncram_fir3:auto_generated.data_a[14]
data_a[15] => altsyncram_fir3:auto_generated.data_a[15]
data_a[16] => altsyncram_fir3:auto_generated.data_a[16]
data_a[17] => altsyncram_fir3:auto_generated.data_a[17]
data_a[18] => altsyncram_fir3:auto_generated.data_a[18]
data_a[19] => altsyncram_fir3:auto_generated.data_a[19]
data_a[20] => altsyncram_fir3:auto_generated.data_a[20]
data_a[21] => altsyncram_fir3:auto_generated.data_a[21]
data_a[22] => altsyncram_fir3:auto_generated.data_a[22]
data_a[23] => altsyncram_fir3:auto_generated.data_a[23]
data_a[24] => altsyncram_fir3:auto_generated.data_a[24]
data_a[25] => altsyncram_fir3:auto_generated.data_a[25]
data_a[26] => altsyncram_fir3:auto_generated.data_a[26]
data_a[27] => altsyncram_fir3:auto_generated.data_a[27]
data_a[28] => altsyncram_fir3:auto_generated.data_a[28]
data_a[29] => altsyncram_fir3:auto_generated.data_a[29]
data_a[30] => altsyncram_fir3:auto_generated.data_a[30]
data_a[31] => altsyncram_fir3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fir3:auto_generated.address_a[0]
address_a[1] => altsyncram_fir3:auto_generated.address_a[1]
address_a[2] => altsyncram_fir3:auto_generated.address_a[2]
address_a[3] => altsyncram_fir3:auto_generated.address_a[3]
address_a[4] => altsyncram_fir3:auto_generated.address_a[4]
address_a[5] => altsyncram_fir3:auto_generated.address_a[5]
address_a[6] => altsyncram_fir3:auto_generated.address_a[6]
address_a[7] => altsyncram_fir3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fir3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_fir3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_fir3:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_fir3:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_fir3:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_fir3:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fir3:auto_generated.q_a[0]
q_a[1] <= altsyncram_fir3:auto_generated.q_a[1]
q_a[2] <= altsyncram_fir3:auto_generated.q_a[2]
q_a[3] <= altsyncram_fir3:auto_generated.q_a[3]
q_a[4] <= altsyncram_fir3:auto_generated.q_a[4]
q_a[5] <= altsyncram_fir3:auto_generated.q_a[5]
q_a[6] <= altsyncram_fir3:auto_generated.q_a[6]
q_a[7] <= altsyncram_fir3:auto_generated.q_a[7]
q_a[8] <= altsyncram_fir3:auto_generated.q_a[8]
q_a[9] <= altsyncram_fir3:auto_generated.q_a[9]
q_a[10] <= altsyncram_fir3:auto_generated.q_a[10]
q_a[11] <= altsyncram_fir3:auto_generated.q_a[11]
q_a[12] <= altsyncram_fir3:auto_generated.q_a[12]
q_a[13] <= altsyncram_fir3:auto_generated.q_a[13]
q_a[14] <= altsyncram_fir3:auto_generated.q_a[14]
q_a[15] <= altsyncram_fir3:auto_generated.q_a[15]
q_a[16] <= altsyncram_fir3:auto_generated.q_a[16]
q_a[17] <= altsyncram_fir3:auto_generated.q_a[17]
q_a[18] <= altsyncram_fir3:auto_generated.q_a[18]
q_a[19] <= altsyncram_fir3:auto_generated.q_a[19]
q_a[20] <= altsyncram_fir3:auto_generated.q_a[20]
q_a[21] <= altsyncram_fir3:auto_generated.q_a[21]
q_a[22] <= altsyncram_fir3:auto_generated.q_a[22]
q_a[23] <= altsyncram_fir3:auto_generated.q_a[23]
q_a[24] <= altsyncram_fir3:auto_generated.q_a[24]
q_a[25] <= altsyncram_fir3:auto_generated.q_a[25]
q_a[26] <= altsyncram_fir3:auto_generated.q_a[26]
q_a[27] <= altsyncram_fir3:auto_generated.q_a[27]
q_a[28] <= altsyncram_fir3:auto_generated.q_a[28]
q_a[29] <= altsyncram_fir3:auto_generated.q_a[29]
q_a[30] <= altsyncram_fir3:auto_generated.q_a[30]
q_a[31] <= altsyncram_fir3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_core|CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component|altsyncram_fir3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|riscv_core|CPU:inst|IO_manager:IO_manager_instance
memory_clk => uart_tx:uart_tx_instance.memory_clk
uart_clk => uart_tx:uart_tx_instance.uart_clk
reset => uart_tx:uart_tx_instance.reset
memory_wren => uart_tx:uart_tx_instance.memory_wren
memory_address[0] => uart_tx:uart_tx_instance.memory_address[0]
memory_address[1] => uart_tx:uart_tx_instance.memory_address[1]
memory_address[2] => uart_tx:uart_tx_instance.memory_address[2]
memory_address[3] => uart_tx:uart_tx_instance.memory_address[3]
memory_address[4] => uart_tx:uart_tx_instance.memory_address[4]
memory_address[5] => uart_tx:uart_tx_instance.memory_address[5]
memory_address[6] => uart_tx:uart_tx_instance.memory_address[6]
memory_address[7] => uart_tx:uart_tx_instance.memory_address[7]
memory_address[8] => uart_tx:uart_tx_instance.memory_address[8]
memory_address[9] => uart_tx:uart_tx_instance.memory_address[9]
memory_address[10] => uart_tx:uart_tx_instance.memory_address[10]
memory_address[11] => uart_tx:uart_tx_instance.memory_address[11]
memory_address[12] => uart_tx:uart_tx_instance.memory_address[12]
memory_address[13] => uart_tx:uart_tx_instance.memory_address[13]
memory_address[14] => uart_tx:uart_tx_instance.memory_address[14]
memory_address[15] => uart_tx:uart_tx_instance.memory_address[15]
memory_address[16] => uart_tx:uart_tx_instance.memory_address[16]
memory_address[17] => uart_tx:uart_tx_instance.memory_address[17]
memory_address[18] => uart_tx:uart_tx_instance.memory_address[18]
memory_address[19] => uart_tx:uart_tx_instance.memory_address[19]
memory_address[20] => uart_tx:uart_tx_instance.memory_address[20]
memory_address[21] => uart_tx:uart_tx_instance.memory_address[21]
memory_address[22] => uart_tx:uart_tx_instance.memory_address[22]
memory_address[23] => uart_tx:uart_tx_instance.memory_address[23]
memory_address[24] => uart_tx:uart_tx_instance.memory_address[24]
memory_address[25] => uart_tx:uart_tx_instance.memory_address[25]
memory_address[26] => uart_tx:uart_tx_instance.memory_address[26]
memory_address[27] => uart_tx:uart_tx_instance.memory_address[27]
memory_address[28] => uart_tx:uart_tx_instance.memory_address[28]
memory_address[29] => uart_tx:uart_tx_instance.memory_address[29]
memory_address[30] => uart_tx:uart_tx_instance.memory_address[30]
memory_address[31] => uart_tx:uart_tx_instance.memory_address[31]
memory_in_bus[0] => uart_tx:uart_tx_instance.memory_in_bus[0]
memory_in_bus[1] => uart_tx:uart_tx_instance.memory_in_bus[1]
memory_in_bus[2] => uart_tx:uart_tx_instance.memory_in_bus[2]
memory_in_bus[3] => uart_tx:uart_tx_instance.memory_in_bus[3]
memory_in_bus[4] => uart_tx:uart_tx_instance.memory_in_bus[4]
memory_in_bus[5] => uart_tx:uart_tx_instance.memory_in_bus[5]
memory_in_bus[6] => uart_tx:uart_tx_instance.memory_in_bus[6]
memory_in_bus[7] => uart_tx:uart_tx_instance.memory_in_bus[7]
memory_in_bus[8] => uart_tx:uart_tx_instance.memory_in_bus[8]
memory_in_bus[9] => uart_tx:uart_tx_instance.memory_in_bus[9]
memory_in_bus[10] => uart_tx:uart_tx_instance.memory_in_bus[10]
memory_in_bus[11] => uart_tx:uart_tx_instance.memory_in_bus[11]
memory_in_bus[12] => uart_tx:uart_tx_instance.memory_in_bus[12]
memory_in_bus[13] => uart_tx:uart_tx_instance.memory_in_bus[13]
memory_in_bus[14] => uart_tx:uart_tx_instance.memory_in_bus[14]
memory_in_bus[15] => uart_tx:uart_tx_instance.memory_in_bus[15]
memory_in_bus[16] => uart_tx:uart_tx_instance.memory_in_bus[16]
memory_in_bus[17] => uart_tx:uart_tx_instance.memory_in_bus[17]
memory_in_bus[18] => uart_tx:uart_tx_instance.memory_in_bus[18]
memory_in_bus[19] => uart_tx:uart_tx_instance.memory_in_bus[19]
memory_in_bus[20] => uart_tx:uart_tx_instance.memory_in_bus[20]
memory_in_bus[21] => uart_tx:uart_tx_instance.memory_in_bus[21]
memory_in_bus[22] => uart_tx:uart_tx_instance.memory_in_bus[22]
memory_in_bus[23] => uart_tx:uart_tx_instance.memory_in_bus[23]
memory_in_bus[24] => uart_tx:uart_tx_instance.memory_in_bus[24]
memory_in_bus[25] => uart_tx:uart_tx_instance.memory_in_bus[25]
memory_in_bus[26] => uart_tx:uart_tx_instance.memory_in_bus[26]
memory_in_bus[27] => uart_tx:uart_tx_instance.memory_in_bus[27]
memory_in_bus[28] => uart_tx:uart_tx_instance.memory_in_bus[28]
memory_in_bus[29] => uart_tx:uart_tx_instance.memory_in_bus[29]
memory_in_bus[30] => uart_tx:uart_tx_instance.memory_in_bus[30]
memory_in_bus[31] => uart_tx:uart_tx_instance.memory_in_bus[31]
IO_out_bus[0] <= uart_tx:uart_tx_instance.uart_out_bus[0]
IO_out_bus[1] <= uart_tx:uart_tx_instance.uart_out_bus[1]
IO_out_bus[2] <= uart_tx:uart_tx_instance.uart_out_bus[2]
IO_out_bus[3] <= uart_tx:uart_tx_instance.uart_out_bus[3]
IO_out_bus[4] <= uart_tx:uart_tx_instance.uart_out_bus[4]
IO_out_bus[5] <= uart_tx:uart_tx_instance.uart_out_bus[5]
IO_out_bus[6] <= uart_tx:uart_tx_instance.uart_out_bus[6]
IO_out_bus[7] <= uart_tx:uart_tx_instance.uart_out_bus[7]
IO_out_bus[8] <= uart_tx:uart_tx_instance.uart_out_bus[8]
IO_out_bus[9] <= uart_tx:uart_tx_instance.uart_out_bus[9]
IO_out_bus[10] <= uart_tx:uart_tx_instance.uart_out_bus[10]
IO_out_bus[11] <= uart_tx:uart_tx_instance.uart_out_bus[11]
IO_out_bus[12] <= uart_tx:uart_tx_instance.uart_out_bus[12]
IO_out_bus[13] <= uart_tx:uart_tx_instance.uart_out_bus[13]
IO_out_bus[14] <= uart_tx:uart_tx_instance.uart_out_bus[14]
IO_out_bus[15] <= uart_tx:uart_tx_instance.uart_out_bus[15]
IO_out_bus[16] <= uart_tx:uart_tx_instance.uart_out_bus[16]
IO_out_bus[17] <= uart_tx:uart_tx_instance.uart_out_bus[17]
IO_out_bus[18] <= uart_tx:uart_tx_instance.uart_out_bus[18]
IO_out_bus[19] <= uart_tx:uart_tx_instance.uart_out_bus[19]
IO_out_bus[20] <= uart_tx:uart_tx_instance.uart_out_bus[20]
IO_out_bus[21] <= uart_tx:uart_tx_instance.uart_out_bus[21]
IO_out_bus[22] <= uart_tx:uart_tx_instance.uart_out_bus[22]
IO_out_bus[23] <= uart_tx:uart_tx_instance.uart_out_bus[23]
IO_out_bus[24] <= uart_tx:uart_tx_instance.uart_out_bus[24]
IO_out_bus[25] <= uart_tx:uart_tx_instance.uart_out_bus[25]
IO_out_bus[26] <= uart_tx:uart_tx_instance.uart_out_bus[26]
IO_out_bus[27] <= uart_tx:uart_tx_instance.uart_out_bus[27]
IO_out_bus[28] <= uart_tx:uart_tx_instance.uart_out_bus[28]
IO_out_bus[29] <= uart_tx:uart_tx_instance.uart_out_bus[29]
IO_out_bus[30] <= uart_tx:uart_tx_instance.uart_out_bus[30]
IO_out_bus[31] <= uart_tx:uart_tx_instance.uart_out_bus[31]
tx <= uart_tx:uart_tx_instance.tx


|riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance
memory_clk => memory_clk_state_machine:memory_clk_state_machine_instance.memory_clk
memory_clk => mux_input[2].CLK
memory_clk => mux_input[3].CLK
memory_clk => mux_input[4].CLK
memory_clk => mux_input[5].CLK
memory_clk => mux_input[6].CLK
memory_clk => mux_input[7].CLK
memory_clk => mux_input[8].CLK
memory_clk => mux_input[9].CLK
memory_clk => memory_wren_register.CLK
memory_clk => memory_data_register[0].CLK
memory_clk => memory_data_register[1].CLK
memory_clk => memory_data_register[2].CLK
memory_clk => memory_data_register[3].CLK
memory_clk => memory_data_register[4].CLK
memory_clk => memory_data_register[5].CLK
memory_clk => memory_data_register[6].CLK
memory_clk => memory_data_register[7].CLK
memory_clk => memory_address_register[0].CLK
memory_clk => memory_address_register[1].CLK
memory_clk => memory_address_register[2].CLK
memory_clk => memory_address_register[3].CLK
memory_clk => memory_address_register[4].CLK
memory_clk => memory_address_register[5].CLK
memory_clk => memory_address_register[6].CLK
memory_clk => memory_address_register[7].CLK
memory_clk => memory_address_register[8].CLK
memory_clk => memory_address_register[9].CLK
memory_clk => memory_address_register[10].CLK
memory_clk => memory_address_register[11].CLK
memory_clk => memory_address_register[12].CLK
memory_clk => memory_address_register[13].CLK
memory_clk => memory_address_register[14].CLK
memory_clk => memory_address_register[15].CLK
uart_clk => counter_4_bits:counter.clk
uart_clk => tx_signal.CLK
reset => memory_wren_register.OUTPUTSELECT
reset => memory_clk_state_machine:memory_clk_state_machine_instance.reset
memory_wren => memory_wren_register.DATAA
memory_address[0] => memory_address_register[0].DATAIN
memory_address[1] => memory_address_register[1].DATAIN
memory_address[2] => memory_address_register[2].DATAIN
memory_address[3] => memory_address_register[3].DATAIN
memory_address[4] => memory_address_register[4].DATAIN
memory_address[5] => memory_address_register[5].DATAIN
memory_address[6] => memory_address_register[6].DATAIN
memory_address[7] => memory_address_register[7].DATAIN
memory_address[8] => memory_address_register[8].DATAIN
memory_address[9] => memory_address_register[9].DATAIN
memory_address[10] => memory_address_register[10].DATAIN
memory_address[11] => memory_address_register[11].DATAIN
memory_address[12] => memory_address_register[12].DATAIN
memory_address[13] => memory_address_register[13].DATAIN
memory_address[14] => memory_address_register[14].DATAIN
memory_address[15] => memory_address_register[15].DATAIN
memory_address[16] => ~NO_FANOUT~
memory_address[17] => ~NO_FANOUT~
memory_address[18] => ~NO_FANOUT~
memory_address[19] => ~NO_FANOUT~
memory_address[20] => ~NO_FANOUT~
memory_address[21] => ~NO_FANOUT~
memory_address[22] => ~NO_FANOUT~
memory_address[23] => ~NO_FANOUT~
memory_address[24] => ~NO_FANOUT~
memory_address[25] => ~NO_FANOUT~
memory_address[26] => ~NO_FANOUT~
memory_address[27] => ~NO_FANOUT~
memory_address[28] => ~NO_FANOUT~
memory_address[29] => ~NO_FANOUT~
memory_address[30] => ~NO_FANOUT~
memory_address[31] => ~NO_FANOUT~
memory_in_bus[0] => memory_data_register[0].DATAIN
memory_in_bus[1] => memory_data_register[1].DATAIN
memory_in_bus[2] => memory_data_register[2].DATAIN
memory_in_bus[3] => memory_data_register[3].DATAIN
memory_in_bus[4] => memory_data_register[4].DATAIN
memory_in_bus[5] => memory_data_register[5].DATAIN
memory_in_bus[6] => memory_data_register[6].DATAIN
memory_in_bus[7] => memory_data_register[7].DATAIN
memory_in_bus[8] => ~NO_FANOUT~
memory_in_bus[9] => ~NO_FANOUT~
memory_in_bus[10] => ~NO_FANOUT~
memory_in_bus[11] => ~NO_FANOUT~
memory_in_bus[12] => ~NO_FANOUT~
memory_in_bus[13] => ~NO_FANOUT~
memory_in_bus[14] => ~NO_FANOUT~
memory_in_bus[15] => ~NO_FANOUT~
memory_in_bus[16] => ~NO_FANOUT~
memory_in_bus[17] => ~NO_FANOUT~
memory_in_bus[18] => ~NO_FANOUT~
memory_in_bus[19] => ~NO_FANOUT~
memory_in_bus[20] => ~NO_FANOUT~
memory_in_bus[21] => ~NO_FANOUT~
memory_in_bus[22] => ~NO_FANOUT~
memory_in_bus[23] => ~NO_FANOUT~
memory_in_bus[24] => ~NO_FANOUT~
memory_in_bus[25] => ~NO_FANOUT~
memory_in_bus[26] => ~NO_FANOUT~
memory_in_bus[27] => ~NO_FANOUT~
memory_in_bus[28] => ~NO_FANOUT~
memory_in_bus[29] => ~NO_FANOUT~
memory_in_bus[30] => ~NO_FANOUT~
memory_in_bus[31] => ~NO_FANOUT~
uart_out_bus[0] <= <GND>
uart_out_bus[1] <= <GND>
uart_out_bus[2] <= <GND>
uart_out_bus[3] <= <GND>
uart_out_bus[4] <= <GND>
uart_out_bus[5] <= <GND>
uart_out_bus[6] <= <GND>
uart_out_bus[7] <= <GND>
uart_out_bus[8] <= uart_out_bus.DB_MAX_OUTPUT_PORT_TYPE
uart_out_bus[9] <= <GND>
uart_out_bus[10] <= <GND>
uart_out_bus[11] <= <GND>
uart_out_bus[12] <= <GND>
uart_out_bus[13] <= <GND>
uart_out_bus[14] <= <GND>
uart_out_bus[15] <= <GND>
uart_out_bus[16] <= <GND>
uart_out_bus[17] <= <GND>
uart_out_bus[18] <= <GND>
uart_out_bus[19] <= <GND>
uart_out_bus[20] <= <GND>
uart_out_bus[21] <= <GND>
uart_out_bus[22] <= <GND>
uart_out_bus[23] <= <GND>
uart_out_bus[24] <= <GND>
uart_out_bus[25] <= <GND>
uart_out_bus[26] <= <GND>
uart_out_bus[27] <= <GND>
uart_out_bus[28] <= <GND>
uart_out_bus[29] <= <GND>
uart_out_bus[30] <= <GND>
uart_out_bus[31] <= <GND>
tx <= tx_signal.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|memory_clk_state_machine:memory_clk_state_machine_instance
memory_clk => current_state[0].CLK
memory_clk => current_state[1].CLK
memory_clk => current_state[2].CLK
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
new_request => next_state.IN1
new_request => next_state.IN1
uart_machine_running => next_state[2].IN1
uart_machine_running => next_state.IN1
uart_machine_running => next_state.IN1
busy_flag <= busy_flag.DB_MAX_OUTPUT_PORT_TYPE
reset_uart_machine <= current_state[1].DB_MAX_OUTPUT_PORT_TYPE
data_register_clk_enable <= next_state.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter
clk => current_value[0].CLK
clk => current_value[1].CLK
clk => current_value[2].CLK
clk => current_value[3].CLK
clk_enable => current_value.OUTPUTSELECT
clk_enable => current_value.OUTPUTSELECT
clk_enable => current_value.OUTPUTSELECT
clk_enable => current_value.OUTPUTSELECT
reset => current_value.OUTPUTSELECT
reset => current_value.OUTPUTSELECT
reset => current_value.OUTPUTSELECT
reset => current_value.OUTPUTSELECT
counter_value[0] <= current_value[0].DB_MAX_OUTPUT_PORT_TYPE
counter_value[1] <= current_value[1].DB_MAX_OUTPUT_PORT_TYPE
counter_value[2] <= current_value[2].DB_MAX_OUTPUT_PORT_TYPE
counter_value[3] <= current_value[3].DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|half_adder:ha0
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|half_adder:ha1
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|half_adder:ha2
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|half_adder:ha3
a => o.IN0
a => c_out.IN0
c_in => o.IN1
c_in => c_out.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|address_decoder:decoder
address_bus[0] => xc001.IN1
address_bus[0] => xc000.IN1
address_bus[1] => common_15_msb.IN1
address_bus[2] => common_15_msb.IN1
address_bus[3] => common_15_msb.IN1
address_bus[4] => common_15_msb.IN1
address_bus[5] => common_15_msb.IN1
address_bus[6] => common_15_msb.IN1
address_bus[7] => common_15_msb.IN1
address_bus[8] => common_15_msb.IN1
address_bus[9] => common_15_msb.IN1
address_bus[10] => common_15_msb.IN1
address_bus[11] => common_15_msb.IN1
address_bus[12] => common_15_msb.IN1
address_bus[13] => common_15_msb.IN1
address_bus[14] => common_15_msb.IN0
address_bus[15] => common_15_msb.IN1
xc000 <= xc000.DB_MAX_OUTPUT_PORT_TYPE
xc001 <= xc001.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|multiplexer_16_to_1:multiplexer
i[0] => Mux0.IN15
i[1] => Mux0.IN14
i[2] => Mux0.IN13
i[3] => Mux0.IN12
i[4] => Mux0.IN11
i[5] => Mux0.IN10
i[6] => Mux0.IN9
i[7] => Mux0.IN8
i[8] => Mux0.IN7
i[9] => Mux0.IN6
i[10] => Mux0.IN5
i[11] => Mux0.IN4
i[12] => Mux0.IN3
i[13] => Mux0.IN2
i[14] => Mux0.IN1
i[15] => Mux0.IN0
selector[0] => Mux0.IN19
selector[1] => Mux0.IN18
selector[2] => Mux0.IN17
selector[3] => Mux0.IN16
o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|CPU:inst|temporary_register:temporary_register_instance
clk => registered_values[0].CLK
clk => registered_values[1].CLK
clk => registered_values[2].CLK
clk => registered_values[3].CLK
clk => registered_values[4].CLK
clk => registered_values[5].CLK
clk => registered_values[6].CLK
clk => registered_values[7].CLK
clk => registered_values[8].CLK
clk => registered_values[9].CLK
clk => registered_values[10].CLK
clk => registered_values[11].CLK
clk => registered_values[12].CLK
clk => registered_values[13].CLK
clk => registered_values[14].CLK
clk => registered_values[15].CLK
clk => registered_values[16].CLK
clk => registered_values[17].CLK
clk => registered_values[18].CLK
clk => registered_values[19].CLK
clk => registered_values[20].CLK
clk => registered_values[21].CLK
clk => registered_values[22].CLK
clk => registered_values[23].CLK
clk => registered_values[24].CLK
clk => registered_values[25].CLK
clk => registered_values[26].CLK
clk => registered_values[27].CLK
clk => registered_values[28].CLK
clk => registered_values[29].CLK
clk => registered_values[30].CLK
clk => registered_values[31].CLK
alu_output[0] => registered_values[0].DATAIN
alu_output[1] => registered_values[1].DATAIN
alu_output[2] => registered_values[2].DATAIN
alu_output[3] => registered_values[3].DATAIN
alu_output[4] => registered_values[4].DATAIN
alu_output[5] => registered_values[5].DATAIN
alu_output[6] => registered_values[6].DATAIN
alu_output[7] => registered_values[7].DATAIN
alu_output[8] => registered_values[8].DATAIN
alu_output[9] => registered_values[9].DATAIN
alu_output[10] => registered_values[10].DATAIN
alu_output[11] => registered_values[11].DATAIN
alu_output[12] => registered_values[12].DATAIN
alu_output[13] => registered_values[13].DATAIN
alu_output[14] => registered_values[14].DATAIN
alu_output[15] => registered_values[15].DATAIN
alu_output[16] => registered_values[16].DATAIN
alu_output[17] => registered_values[17].DATAIN
alu_output[18] => registered_values[18].DATAIN
alu_output[19] => registered_values[19].DATAIN
alu_output[20] => registered_values[20].DATAIN
alu_output[21] => registered_values[21].DATAIN
alu_output[22] => registered_values[22].DATAIN
alu_output[23] => registered_values[23].DATAIN
alu_output[24] => registered_values[24].DATAIN
alu_output[25] => registered_values[25].DATAIN
alu_output[26] => registered_values[26].DATAIN
alu_output[27] => registered_values[27].DATAIN
alu_output[28] => registered_values[28].DATAIN
alu_output[29] => registered_values[29].DATAIN
alu_output[30] => registered_values[30].DATAIN
alu_output[31] => registered_values[31].DATAIN
temporary_register_value[0] <= registered_values[0].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[1] <= registered_values[1].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[2] <= registered_values[2].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[3] <= registered_values[3].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[4] <= registered_values[4].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[5] <= registered_values[5].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[6] <= registered_values[6].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[7] <= registered_values[7].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[8] <= registered_values[8].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[9] <= registered_values[9].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[10] <= registered_values[10].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[11] <= registered_values[11].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[12] <= registered_values[12].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[13] <= registered_values[13].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[14] <= registered_values[14].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[15] <= registered_values[15].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[16] <= registered_values[16].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[17] <= registered_values[17].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[18] <= registered_values[18].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[19] <= registered_values[19].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[20] <= registered_values[20].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[21] <= registered_values[21].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[22] <= registered_values[22].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[23] <= registered_values[23].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[24] <= registered_values[24].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[25] <= registered_values[25].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[26] <= registered_values[26].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[27] <= registered_values[27].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[28] <= registered_values[28].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[29] <= registered_values[29].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[30] <= registered_values[30].DB_MAX_OUTPUT_PORT_TYPE
temporary_register_value[31] <= registered_values[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_core|cpu_clock:inst3
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|riscv_core|cpu_clock:inst3|altpll:altpll_component
inclk[0] => cpu_clock_altpll1:auto_generated.inclk[0]
inclk[1] => cpu_clock_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|riscv_core|cpu_clock:inst3|altpll:altpll_component|cpu_clock_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


