
3.4_ADC_BareMetal_SCAN_DMA2 with timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a74  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000c0c  08000c14  00010c14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000c0c  08000c0c  00010c14  2**0
                  CONTENTS
  4 .ARM          00000000  08000c0c  08000c0c  00010c14  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000c0c  08000c14  00010c14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c0c  08000c0c  00010c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000c10  08000c10  00010c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010c14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  08000c14  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000c14  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010c14  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010c44  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a40  00000000  00000000  00010c87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000218  00000000  00000000  000116c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000070  00000000  00000000  000118e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000004d  00000000  00000000  00011950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000db61  00000000  00000000  0001199d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000006d1  00000000  00000000  0001f4fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0004fc71  00000000  00000000  0001fbcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000200  00000000  00000000  0006f840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0006fa40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000bf4 	.word	0x08000bf4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000bf4 	.word	0x08000bf4

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2f>:
 80007a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007ac:	bf24      	itt	cs
 80007ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007b6:	d90d      	bls.n	80007d4 <__aeabi_d2f+0x30>
 80007b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007cc:	bf08      	it	eq
 80007ce:	f020 0001 	biceq.w	r0, r0, #1
 80007d2:	4770      	bx	lr
 80007d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007d8:	d121      	bne.n	800081e <__aeabi_d2f+0x7a>
 80007da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007de:	bfbc      	itt	lt
 80007e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007e4:	4770      	bxlt	lr
 80007e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007ee:	f1c2 0218 	rsb	r2, r2, #24
 80007f2:	f1c2 0c20 	rsb	ip, r2, #32
 80007f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80007fa:	fa20 f002 	lsr.w	r0, r0, r2
 80007fe:	bf18      	it	ne
 8000800:	f040 0001 	orrne.w	r0, r0, #1
 8000804:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000808:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800080c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000810:	ea40 000c 	orr.w	r0, r0, ip
 8000814:	fa23 f302 	lsr.w	r3, r3, r2
 8000818:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800081c:	e7cc      	b.n	80007b8 <__aeabi_d2f+0x14>
 800081e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000822:	d107      	bne.n	8000834 <__aeabi_d2f+0x90>
 8000824:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000828:	bf1e      	ittt	ne
 800082a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800082e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000832:	4770      	bxne	lr
 8000834:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000838:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800083c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800084e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000852:	2b00      	cmp	r3, #0
 8000854:	db0b      	blt.n	800086e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000856:	79fb      	ldrb	r3, [r7, #7]
 8000858:	f003 021f 	and.w	r2, r3, #31
 800085c:	4907      	ldr	r1, [pc, #28]	; (800087c <__NVIC_EnableIRQ+0x38>)
 800085e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000862:	095b      	lsrs	r3, r3, #5
 8000864:	2001      	movs	r0, #1
 8000866:	fa00 f202 	lsl.w	r2, r0, r2
 800086a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800086e:	bf00      	nop
 8000870:	370c      	adds	r7, #12
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	e000e100 	.word	0xe000e100

08000880 <DMA_Init>:
typedef struct{
	float AN[4];
}ADC_Vals_t;
uint16_t data[4];

void DMA_Init(){
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0

	/*Enable clock to DMA2 peripheral*/
	RCC->AHB1ENR |= (0x1<<RCC_AHB1ENR_DMA2EN_Pos);
 8000884:	4b2c      	ldr	r3, [pc, #176]	; (8000938 <DMA_Init+0xb8>)
 8000886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000888:	4a2b      	ldr	r2, [pc, #172]	; (8000938 <DMA_Init+0xb8>)
 800088a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800088e:	6313      	str	r3, [r2, #48]	; 0x30

	/*Disable the active Stream and clear all active interupts*/
	DMA2_Stream0->CR = 0;
 8000890:	4b2a      	ldr	r3, [pc, #168]	; (800093c <DMA_Init+0xbc>)
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
	while(DMA2_Stream0->CR & DMA_SxCR_EN_Msk);
 8000896:	bf00      	nop
 8000898:	4b28      	ldr	r3, [pc, #160]	; (800093c <DMA_Init+0xbc>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f003 0301 	and.w	r3, r3, #1
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d1f9      	bne.n	8000898 <DMA_Init+0x18>

	/*Select the channel and the priority*/
	DMA2_Stream0->CR &= ~(0x7<<DMA_SxCR_CHSEL_Pos);
 80008a4:	4b25      	ldr	r3, [pc, #148]	; (800093c <DMA_Init+0xbc>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a24      	ldr	r2, [pc, #144]	; (800093c <DMA_Init+0xbc>)
 80008aa:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80008ae:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~(0x3<<DMA_SxCR_PL_Pos);
 80008b0:	4b22      	ldr	r3, [pc, #136]	; (800093c <DMA_Init+0xbc>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a21      	ldr	r2, [pc, #132]	; (800093c <DMA_Init+0xbc>)
 80008b6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80008ba:	6013      	str	r3, [r2, #0]

	/*Configure Data Size and No of bytes*/
	DMA2_Stream0->CR |= (0x1<<DMA_SxCR_MSIZE_Pos); /*16 bit*/
 80008bc:	4b1f      	ldr	r3, [pc, #124]	; (800093c <DMA_Init+0xbc>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a1e      	ldr	r2, [pc, #120]	; (800093c <DMA_Init+0xbc>)
 80008c2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80008c6:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= (0x1<<DMA_SxCR_PSIZE_Pos); /*16 bit*/
 80008c8:	4b1c      	ldr	r3, [pc, #112]	; (800093c <DMA_Init+0xbc>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a1b      	ldr	r2, [pc, #108]	; (800093c <DMA_Init+0xbc>)
 80008ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80008d2:	6013      	str	r3, [r2, #0]

	/*No of databytes to transfer*/
	DMA2_Stream0->NDTR=4;
 80008d4:	4b19      	ldr	r3, [pc, #100]	; (800093c <DMA_Init+0xbc>)
 80008d6:	2204      	movs	r2, #4
 80008d8:	605a      	str	r2, [r3, #4]
	/*Increment along the destination*/
	DMA2_Stream0->CR |= (0x1<<DMA_SxCR_MINC_Pos);
 80008da:	4b18      	ldr	r3, [pc, #96]	; (800093c <DMA_Init+0xbc>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4a17      	ldr	r2, [pc, #92]	; (800093c <DMA_Init+0xbc>)
 80008e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008e4:	6013      	str	r3, [r2, #0]

	/*COnfigure Direction and source and destination*/
	/*Set the Source address*/
	DMA2_Stream0->PAR = &(ADC1->DR);
 80008e6:	4b15      	ldr	r3, [pc, #84]	; (800093c <DMA_Init+0xbc>)
 80008e8:	4a15      	ldr	r2, [pc, #84]	; (8000940 <DMA_Init+0xc0>)
 80008ea:	609a      	str	r2, [r3, #8]

	/*Set the Destination ADdress*/
	DMA2_Stream0->M0AR = data;
 80008ec:	4b13      	ldr	r3, [pc, #76]	; (800093c <DMA_Init+0xbc>)
 80008ee:	4a15      	ldr	r2, [pc, #84]	; (8000944 <DMA_Init+0xc4>)
 80008f0:	60da      	str	r2, [r3, #12]


	/*Enable Circular Buffer and Peripheral control*/
	DMA2_Stream0->CR |= DMA_SxCR_CIRC_Msk;
 80008f2:	4b12      	ldr	r3, [pc, #72]	; (800093c <DMA_Init+0xbc>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4a11      	ldr	r2, [pc, #68]	; (800093c <DMA_Init+0xbc>)
 80008f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008fc:	6013      	str	r3, [r2, #0]
	//DMA2_Stream0->CR|= (0x1<<DMA_SxCR_PFCTRL);

	/*Configure FIFO Parameters*/
	DMA2_Stream0->FCR|=  (DMA_SxFCR_DMDIS_Msk);  /*Disable Direct Mode*/
 80008fe:	4b0f      	ldr	r3, [pc, #60]	; (800093c <DMA_Init+0xbc>)
 8000900:	695b      	ldr	r3, [r3, #20]
 8000902:	4a0e      	ldr	r2, [pc, #56]	; (800093c <DMA_Init+0xbc>)
 8000904:	f043 0304 	orr.w	r3, r3, #4
 8000908:	6153      	str	r3, [r2, #20]
	DMA2_Stream0->FCR|= (0x3<<0);   			/*Full Buffer Length*/
 800090a:	4b0c      	ldr	r3, [pc, #48]	; (800093c <DMA_Init+0xbc>)
 800090c:	695b      	ldr	r3, [r3, #20]
 800090e:	4a0b      	ldr	r2, [pc, #44]	; (800093c <DMA_Init+0xbc>)
 8000910:	f043 0303 	orr.w	r3, r3, #3
 8000914:	6153      	str	r3, [r2, #20]


	/*COnfigure Direction and Buffer parameters*/
	DMA2_Stream0->CR &= ~(0x3<<DMA_SxCR_DIR_Pos);  /*Ser direction from peripheral to memory*/
 8000916:	4b09      	ldr	r3, [pc, #36]	; (800093c <DMA_Init+0xbc>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a08      	ldr	r2, [pc, #32]	; (800093c <DMA_Init+0xbc>)
 800091c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000920:	6013      	str	r3, [r2, #0]
	//DMA2_Stream0->CR |= (0x1<<5);   			   /*Setting peripheral as flow controller*/

	/*Enable Transfer complete interrupt*/
	DMA2_Stream0->CR |= (0x1<<DMA_SxCR_TCIE_Pos);
 8000922:	4b06      	ldr	r3, [pc, #24]	; (800093c <DMA_Init+0xbc>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a05      	ldr	r2, [pc, #20]	; (800093c <DMA_Init+0xbc>)
 8000928:	f043 0310 	orr.w	r3, r3, #16
 800092c:	6013      	str	r3, [r2, #0]
	NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800092e:	2038      	movs	r0, #56	; 0x38
 8000930:	f7ff ff88 	bl	8000844 <__NVIC_EnableIRQ>

}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}
 8000938:	40023800 	.word	0x40023800
 800093c:	40026410 	.word	0x40026410
 8000940:	4001204c 	.word	0x4001204c
 8000944:	2000001c 	.word	0x2000001c

08000948 <Timer_Init>:


void Timer_Init(){
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0

	//Enable clock to TImer to sample as 100hz

	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN_Msk;
 800094c:	4b0d      	ldr	r3, [pc, #52]	; (8000984 <Timer_Init+0x3c>)
 800094e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000950:	4a0c      	ldr	r2, [pc, #48]	; (8000984 <Timer_Init+0x3c>)
 8000952:	f043 0301 	orr.w	r3, r3, #1
 8000956:	6413      	str	r3, [r2, #64]	; 0x40
	//Set Prescaler intiially the ApB would be supplied by HSI i.e 16Mhz
	TIM2->PSC = 16000-1;
 8000958:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800095c:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000960:	629a      	str	r2, [r3, #40]	; 0x28
	//Load ARR
	TIM2->ARR = 10-1;
 8000962:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000966:	2209      	movs	r2, #9
 8000968:	62da      	str	r2, [r3, #44]	; 0x2c

	//Enable events

	TIM2->CR2|= (0x1<<4);
 800096a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000974:	f043 0310 	orr.w	r3, r3, #16
 8000978:	6053      	str	r3, [r2, #4]
	//Enable timers

}
 800097a:	bf00      	nop
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	40023800 	.word	0x40023800

08000988 <ADC_Init>:

void ADC_Init(){
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0


	/*Enable clock to GPIO peripheral*/

		RCC->AHB1ENR|= (0x1<<RCC_AHB1ENR_GPIOAEN_Pos);  //Enable GPIOA
 800098c:	4b36      	ldr	r3, [pc, #216]	; (8000a68 <ADC_Init+0xe0>)
 800098e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000990:	4a35      	ldr	r2, [pc, #212]	; (8000a68 <ADC_Init+0xe0>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	6313      	str	r3, [r2, #48]	; 0x30
		RCC->AHB1ENR |= (0x1<<RCC_AHB1ENR_GPIOBEN_Pos);  //Enable GPIOB
 8000998:	4b33      	ldr	r3, [pc, #204]	; (8000a68 <ADC_Init+0xe0>)
 800099a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099c:	4a32      	ldr	r2, [pc, #200]	; (8000a68 <ADC_Init+0xe0>)
 800099e:	f043 0302 	orr.w	r3, r3, #2
 80009a2:	6313      	str	r3, [r2, #48]	; 0x30
		/*Set GPIO to Analog Mode*/
		GPIOA->MODER |= (0x3<<GPIO_MODER_MODER0_Pos); // GPIO A0
 80009a4:	4b31      	ldr	r3, [pc, #196]	; (8000a6c <ADC_Init+0xe4>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a30      	ldr	r2, [pc, #192]	; (8000a6c <ADC_Init+0xe4>)
 80009aa:	f043 0303 	orr.w	r3, r3, #3
 80009ae:	6013      	str	r3, [r2, #0]
		GPIOA->MODER |= (0x3<<GPIO_MODER_MODER1_Pos); //GPIO A1
 80009b0:	4b2e      	ldr	r3, [pc, #184]	; (8000a6c <ADC_Init+0xe4>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a2d      	ldr	r2, [pc, #180]	; (8000a6c <ADC_Init+0xe4>)
 80009b6:	f043 030c 	orr.w	r3, r3, #12
 80009ba:	6013      	str	r3, [r2, #0]
		GPIOA->MODER |= (0x3<<GPIO_MODER_MODER4_Pos); //GPIO A4
 80009bc:	4b2b      	ldr	r3, [pc, #172]	; (8000a6c <ADC_Init+0xe4>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a2a      	ldr	r2, [pc, #168]	; (8000a6c <ADC_Init+0xe4>)
 80009c2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80009c6:	6013      	str	r3, [r2, #0]
		GPIOB->MODER |= (0x3<<GPIO_MODER_MODER0_Pos); //GPIO B0
 80009c8:	4b29      	ldr	r3, [pc, #164]	; (8000a70 <ADC_Init+0xe8>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a28      	ldr	r2, [pc, #160]	; (8000a70 <ADC_Init+0xe8>)
 80009ce:	f043 0303 	orr.w	r3, r3, #3
 80009d2:	6013      	str	r3, [r2, #0]

		/*Enable clock to ADC peripheral*/
		RCC->APB2ENR |=(0x1<<RCC_APB2ENR_ADC1EN_Pos);
 80009d4:	4b24      	ldr	r3, [pc, #144]	; (8000a68 <ADC_Init+0xe0>)
 80009d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009d8:	4a23      	ldr	r2, [pc, #140]	; (8000a68 <ADC_Init+0xe0>)
 80009da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009de:	6453      	str	r3, [r2, #68]	; 0x44

		/*Configure ADC trigerring and resolution*/
		ADC1->CR2=0;
 80009e0:	4b24      	ldr	r3, [pc, #144]	; (8000a74 <ADC_Init+0xec>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]


		/*Set conversion sequence and length*/
		ADC1->SQR1 |= (0x3<<ADC_SQR1_L_Pos); //Set length of sequence
 80009e6:	4b23      	ldr	r3, [pc, #140]	; (8000a74 <ADC_Init+0xec>)
 80009e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009ea:	4a22      	ldr	r2, [pc, #136]	; (8000a74 <ADC_Init+0xec>)
 80009ec:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80009f0:	62d3      	str	r3, [r2, #44]	; 0x2c

		ADC1->SQR3 |= (0x0 <<  ADC_SQR3_SQ1_Pos);     //Set Sequence number ADC1_IN0
 80009f2:	4b20      	ldr	r3, [pc, #128]	; (8000a74 <ADC_Init+0xec>)
 80009f4:	4a1f      	ldr	r2, [pc, #124]	; (8000a74 <ADC_Init+0xec>)
 80009f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009f8:	6353      	str	r3, [r2, #52]	; 0x34
		ADC1->SQR3 |= (0x8<<ADC_SQR3_SQ2_Pos);  //ADC1_IN8
 80009fa:	4b1e      	ldr	r3, [pc, #120]	; (8000a74 <ADC_Init+0xec>)
 80009fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009fe:	4a1d      	ldr	r2, [pc, #116]	; (8000a74 <ADC_Init+0xec>)
 8000a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a04:	6353      	str	r3, [r2, #52]	; 0x34
		ADC1->SQR3 |= (0x1<<ADC_SQR3_SQ3_Pos);    //ADC1_IN1
 8000a06:	4b1b      	ldr	r3, [pc, #108]	; (8000a74 <ADC_Init+0xec>)
 8000a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a0a:	4a1a      	ldr	r2, [pc, #104]	; (8000a74 <ADC_Init+0xec>)
 8000a0c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a10:	6353      	str	r3, [r2, #52]	; 0x34
		ADC1->SQR3 |= (0x4<<ADC_SQR3_SQ4_Pos);   //ADC1_IN4
 8000a12:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <ADC_Init+0xec>)
 8000a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a16:	4a17      	ldr	r2, [pc, #92]	; (8000a74 <ADC_Init+0xec>)
 8000a18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a1c:	6353      	str	r3, [r2, #52]	; 0x34


		/*SCAN mode*/
		ADC1->CR1 |= (1<<ADC_CR1_SCAN_Pos);
 8000a1e:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <ADC_Init+0xec>)
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	4a14      	ldr	r2, [pc, #80]	; (8000a74 <ADC_Init+0xec>)
 8000a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a28:	6053      	str	r3, [r2, #4]

		//Enable COntinous Mode
		ADC1->CR2 |= (0x1<<ADC_CR2_CONT_Pos);
 8000a2a:	4b12      	ldr	r3, [pc, #72]	; (8000a74 <ADC_Init+0xec>)
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	4a11      	ldr	r2, [pc, #68]	; (8000a74 <ADC_Init+0xec>)
 8000a30:	f043 0302 	orr.w	r3, r3, #2
 8000a34:	6093      	str	r3, [r2, #8]

		/*DMA Based configuration*/
		ADC1->CR2|= (1<<ADC_CR2_DMA_Pos)|(1<<ADC_CR2_DDS_Pos)|(0x1<<1);
 8000a36:	4b0f      	ldr	r3, [pc, #60]	; (8000a74 <ADC_Init+0xec>)
 8000a38:	689b      	ldr	r3, [r3, #8]
 8000a3a:	4a0e      	ldr	r2, [pc, #56]	; (8000a74 <ADC_Init+0xec>)
 8000a3c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000a40:	f043 0302 	orr.w	r3, r3, #2
 8000a44:	6093      	str	r3, [r2, #8]
	//	ADC1->CR2 |= (0x1<<ADC_CR2_EOCS_Pos);


		//Timer Based configuration
		//Enable External Trigger
		ADC1->CR2 |= (0x1<<ADC_CR2_EXTEN_Pos);
 8000a46:	4b0b      	ldr	r3, [pc, #44]	; (8000a74 <ADC_Init+0xec>)
 8000a48:	689b      	ldr	r3, [r3, #8]
 8000a4a:	4a0a      	ldr	r2, [pc, #40]	; (8000a74 <ADC_Init+0xec>)
 8000a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a50:	6093      	str	r3, [r2, #8]

		ADC1->CR2 |= (0x6<<ADC_CR2_EXTSEL_Pos);
 8000a52:	4b08      	ldr	r3, [pc, #32]	; (8000a74 <ADC_Init+0xec>)
 8000a54:	689b      	ldr	r3, [r3, #8]
 8000a56:	4a07      	ldr	r2, [pc, #28]	; (8000a74 <ADC_Init+0xec>)
 8000a58:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000a5c:	6093      	str	r3, [r2, #8]


}
 8000a5e:	bf00      	nop
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40020000 	.word	0x40020000
 8000a70:	40020400 	.word	0x40020400
 8000a74:	40012000 	.word	0x40012000

08000a78 <main>:
int main(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0

	float  ADC_volt;
	ADC_Vals_t ADCVal;
	int i=0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	617b      	str	r3, [r7, #20]

	 DMA_Init();
 8000a82:	f7ff fefd 	bl	8000880 <DMA_Init>
	 ADC_Init();
 8000a86:	f7ff ff7f 	bl	8000988 <ADC_Init>
	 Timer_Init();
 8000a8a:	f7ff ff5d 	bl	8000948 <Timer_Init>
	/*Enable DMA for ADC*/
	DMA2_Stream0->CR |= (0x1<<DMA_SxCR_EN_Pos);
 8000a8e:	4b24      	ldr	r3, [pc, #144]	; (8000b20 <main+0xa8>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a23      	ldr	r2, [pc, #140]	; (8000b20 <main+0xa8>)
 8000a94:	f043 0301 	orr.w	r3, r3, #1
 8000a98:	6013      	str	r3, [r2, #0]


	/*Enable ADC*/
	ADC1->CR2 |=(0x1<<ADC_CR2_ADON_Pos);
 8000a9a:	4b22      	ldr	r3, [pc, #136]	; (8000b24 <main+0xac>)
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	4a21      	ldr	r2, [pc, #132]	; (8000b24 <main+0xac>)
 8000aa0:	f043 0301 	orr.w	r3, r3, #1
 8000aa4:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= (1<<0);
 8000aa6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	6013      	str	r3, [r2, #0]

		/*Multiply with prescaler
		 * data is 12Bit resolution
		 *
		 * */
		for(int j=0;j<0xFFFF;j++);
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61fb      	str	r3, [r7, #28]
 8000aba:	e002      	b.n	8000ac2 <main+0x4a>
 8000abc:	69fb      	ldr	r3, [r7, #28]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	61fb      	str	r3, [r7, #28]
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	ddf7      	ble.n	8000abc <main+0x44>
		for(int i=0;i<4;i++){
 8000acc:	2300      	movs	r3, #0
 8000ace:	61bb      	str	r3, [r7, #24]
 8000ad0:	e01d      	b.n	8000b0e <main+0x96>
		ADC_volt = ((3.3/4095)*data[i]);
 8000ad2:	4a15      	ldr	r2, [pc, #84]	; (8000b28 <main+0xb0>)
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff fdf8 	bl	80006d0 <__aeabi_i2d>
 8000ae0:	a30d      	add	r3, pc, #52	; (adr r3, 8000b18 <main+0xa0>)
 8000ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ae6:	f7ff fb77 	bl	80001d8 <__aeabi_dmul>
 8000aea:	4602      	mov	r2, r0
 8000aec:	460b      	mov	r3, r1
 8000aee:	4610      	mov	r0, r2
 8000af0:	4619      	mov	r1, r3
 8000af2:	f7ff fe57 	bl	80007a4 <__aeabi_d2f>
 8000af6:	4603      	mov	r3, r0
 8000af8:	613b      	str	r3, [r7, #16]
		ADCVal.AN[i] =ADC_volt;
 8000afa:	69bb      	ldr	r3, [r7, #24]
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	3320      	adds	r3, #32
 8000b00:	443b      	add	r3, r7
 8000b02:	3b20      	subs	r3, #32
 8000b04:	693a      	ldr	r2, [r7, #16]
 8000b06:	601a      	str	r2, [r3, #0]
		for(int i=0;i<4;i++){
 8000b08:	69bb      	ldr	r3, [r7, #24]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	61bb      	str	r3, [r7, #24]
 8000b0e:	69bb      	ldr	r3, [r7, #24]
 8000b10:	2b03      	cmp	r3, #3
 8000b12:	ddde      	ble.n	8000ad2 <main+0x5a>
		for(int j=0;j<0xFFFF;j++);
 8000b14:	e7cf      	b.n	8000ab6 <main+0x3e>
 8000b16:	bf00      	nop
 8000b18:	e734d9b4 	.word	0xe734d9b4
 8000b1c:	3f4a680c 	.word	0x3f4a680c
 8000b20:	40026410 	.word	0x40026410
 8000b24:	40012000 	.word	0x40012000
 8000b28:	2000001c 	.word	0x2000001c

08000b2c <DMA2_Stream0_IRQHandler>:


}


void DMA2_Stream0_IRQHandler(void){
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0

if((DMA2->LISR & (1<<5)))
 8000b30:	4b08      	ldr	r3, [pc, #32]	; (8000b54 <DMA2_Stream0_IRQHandler+0x28>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f003 0320 	and.w	r3, r3, #32
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d005      	beq.n	8000b48 <DMA2_Stream0_IRQHandler+0x1c>
{
	DMA2->LIFCR |= DMA_LIFCR_CTCIF0_Msk;
 8000b3c:	4b05      	ldr	r3, [pc, #20]	; (8000b54 <DMA2_Stream0_IRQHandler+0x28>)
 8000b3e:	689b      	ldr	r3, [r3, #8]
 8000b40:	4a04      	ldr	r2, [pc, #16]	; (8000b54 <DMA2_Stream0_IRQHandler+0x28>)
 8000b42:	f043 0320 	orr.w	r3, r3, #32
 8000b46:	6093      	str	r3, [r2, #8]
	//flag1=1;
}
}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	40026400 	.word	0x40026400

08000b58 <Reset_Handler>:
 8000b58:	480d      	ldr	r0, [pc, #52]	; (8000b90 <LoopForever+0x2>)
 8000b5a:	4685      	mov	sp, r0
 8000b5c:	f3af 8000 	nop.w
 8000b60:	480c      	ldr	r0, [pc, #48]	; (8000b94 <LoopForever+0x6>)
 8000b62:	490d      	ldr	r1, [pc, #52]	; (8000b98 <LoopForever+0xa>)
 8000b64:	4a0d      	ldr	r2, [pc, #52]	; (8000b9c <LoopForever+0xe>)
 8000b66:	2300      	movs	r3, #0
 8000b68:	e002      	b.n	8000b70 <LoopCopyDataInit>

08000b6a <CopyDataInit>:
 8000b6a:	58d4      	ldr	r4, [r2, r3]
 8000b6c:	50c4      	str	r4, [r0, r3]
 8000b6e:	3304      	adds	r3, #4

08000b70 <LoopCopyDataInit>:
 8000b70:	18c4      	adds	r4, r0, r3
 8000b72:	428c      	cmp	r4, r1
 8000b74:	d3f9      	bcc.n	8000b6a <CopyDataInit>
 8000b76:	4a0a      	ldr	r2, [pc, #40]	; (8000ba0 <LoopForever+0x12>)
 8000b78:	4c0a      	ldr	r4, [pc, #40]	; (8000ba4 <LoopForever+0x16>)
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	e001      	b.n	8000b82 <LoopFillZerobss>

08000b7e <FillZerobss>:
 8000b7e:	6013      	str	r3, [r2, #0]
 8000b80:	3204      	adds	r2, #4

08000b82 <LoopFillZerobss>:
 8000b82:	42a2      	cmp	r2, r4
 8000b84:	d3fb      	bcc.n	8000b7e <FillZerobss>
 8000b86:	f000 f811 	bl	8000bac <__libc_init_array>
 8000b8a:	f7ff ff75 	bl	8000a78 <main>

08000b8e <LoopForever>:
 8000b8e:	e7fe      	b.n	8000b8e <LoopForever>
 8000b90:	20018000 	.word	0x20018000
 8000b94:	20000000 	.word	0x20000000
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	08000c14 	.word	0x08000c14
 8000ba0:	20000000 	.word	0x20000000
 8000ba4:	20000024 	.word	0x20000024

08000ba8 <ADC_IRQHandler>:
 8000ba8:	e7fe      	b.n	8000ba8 <ADC_IRQHandler>
	...

08000bac <__libc_init_array>:
 8000bac:	b570      	push	{r4, r5, r6, lr}
 8000bae:	4d0d      	ldr	r5, [pc, #52]	; (8000be4 <__libc_init_array+0x38>)
 8000bb0:	4c0d      	ldr	r4, [pc, #52]	; (8000be8 <__libc_init_array+0x3c>)
 8000bb2:	1b64      	subs	r4, r4, r5
 8000bb4:	10a4      	asrs	r4, r4, #2
 8000bb6:	2600      	movs	r6, #0
 8000bb8:	42a6      	cmp	r6, r4
 8000bba:	d109      	bne.n	8000bd0 <__libc_init_array+0x24>
 8000bbc:	4d0b      	ldr	r5, [pc, #44]	; (8000bec <__libc_init_array+0x40>)
 8000bbe:	4c0c      	ldr	r4, [pc, #48]	; (8000bf0 <__libc_init_array+0x44>)
 8000bc0:	f000 f818 	bl	8000bf4 <_init>
 8000bc4:	1b64      	subs	r4, r4, r5
 8000bc6:	10a4      	asrs	r4, r4, #2
 8000bc8:	2600      	movs	r6, #0
 8000bca:	42a6      	cmp	r6, r4
 8000bcc:	d105      	bne.n	8000bda <__libc_init_array+0x2e>
 8000bce:	bd70      	pop	{r4, r5, r6, pc}
 8000bd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bd4:	4798      	blx	r3
 8000bd6:	3601      	adds	r6, #1
 8000bd8:	e7ee      	b.n	8000bb8 <__libc_init_array+0xc>
 8000bda:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bde:	4798      	blx	r3
 8000be0:	3601      	adds	r6, #1
 8000be2:	e7f2      	b.n	8000bca <__libc_init_array+0x1e>
 8000be4:	08000c0c 	.word	0x08000c0c
 8000be8:	08000c0c 	.word	0x08000c0c
 8000bec:	08000c0c 	.word	0x08000c0c
 8000bf0:	08000c10 	.word	0x08000c10

08000bf4 <_init>:
 8000bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bf6:	bf00      	nop
 8000bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bfa:	bc08      	pop	{r3}
 8000bfc:	469e      	mov	lr, r3
 8000bfe:	4770      	bx	lr

08000c00 <_fini>:
 8000c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c02:	bf00      	nop
 8000c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c06:	bc08      	pop	{r3}
 8000c08:	469e      	mov	lr, r3
 8000c0a:	4770      	bx	lr
