Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r2/CP (snl_ffqx1)
   0.23    0.23 v r2/Q (snl_ffqx1)
   0.48    0.71 v u1/Z (snl_bufx1)
   0.25    0.96 v u2/Z (snl_and02x1)
   0.00    0.96 v r3/D (snl_ffqx1)
           0.96   data arrival time

   1.00    1.00   clock clk (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ r3/CP (snl_ffqx1)
  -0.11    0.89   library setup time
           0.89   data required time
---------------------------------------------------------
           0.89   data required time
          -0.96   data arrival time
---------------------------------------------------------
          -0.08   slack (VIOLATED)


Resized 1 instances.
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r2/CP (snl_ffqx1)
   0.31    0.31 v r2/Q (snl_ffqx1)
   0.23    0.54 v u1/Z (snl_bufx8)
   0.15    0.69 v u2/Z (snl_and02x1)
   0.00    0.69 v r3/D (snl_ffqx1)
           0.69   data arrival time

   1.00    1.00   clock clk (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ r3/CP (snl_ffqx1)
  -0.10    0.90   library setup time
           0.90   data required time
---------------------------------------------------------
           0.90   data required time
          -0.69   data arrival time
---------------------------------------------------------
           0.21   slack (MET)


###############################################################################
# reg1.v
###############################################################################

VERSION 5.5 ; 
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN reg1 ;
TECHNOLOGY technology ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( -1000 -1000 ) ( 1000 1000 ) ;


COMPONENTS 5 ;
- r1 snl_ffqx1 ;
- r2 snl_ffqx1 ;
- r3 snl_ffqx1 ;
- u1 snl_bufx8 ;
- u2 snl_and02x1 ;
END COMPONENTS

PINS 6 ;
- in1 + NET in1 + DIRECTION INPUT ;
- in2 + NET in2 + DIRECTION INPUT ;
- clk1 + NET clk1 + DIRECTION INPUT ;
- clk2 + NET clk2 + DIRECTION INPUT ;
- clk3 + NET clk3 + DIRECTION INPUT ;
- out + NET out + DIRECTION OUTPUT ;
END PINS

SPECIALNETS 2 ;
- VSS  ( * VSS )
  + USE GROUND ;
- VDD  ( * VDD )
  + USE POWER ;
END SPECIALNETS

NETS 10 ;
- clk1 ( PIN clk1 ) ( r1 CP ) ;
- clk2 ( PIN clk2 ) ( r2 CP ) ;
- clk3 ( PIN clk3 ) ( r3 CP ) ;
- in1 ( PIN in1 ) ( r1 D ) ;
- in2 ( PIN in2 ) ( r2 D ) ;
- out ( PIN out ) ( r3 Q ) ;
- r1q ( u2 A ) ( r1 Q ) ;
- r2q ( u1 A ) ( r2 Q ) ;
- u1z ( u2 B ) ( u1 Z ) ;
- u2z ( r3 D ) ( u2 Z ) ;
END NETS

END DESIGN
