$date
	Mon Feb  5 16:42:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dlatch_tb $end
$var wire 32 ! Q_t [31:0] $end
$var wire 2 " Q [1:0] $end
$var reg 2 # D [1:0] $end
$var reg 32 $ D_t [31:0] $end
$var reg 1 % EN $end
$var reg 32 & EN_t [31:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
0%
b0 $
bx #
bx "
b0 !
$end
#5000
1%
#10000
b0 #
0%
#15000
b0 "
1%
#20000
b1 #
0%
#25000
b1 "
1%
#30000
b10 #
0%
#35000
b10 "
1%
#40000
b11 #
0%
#45000
b11 "
1%
#50000
0%
b1 &
b1 '
#55000
b1 !
1%
#60000
b0 #
0%
#65000
b0 "
1%
#70000
b1 #
0%
#75000
b1 "
1%
#80000
b10 #
0%
#85000
b10 "
1%
#90000
b11 #
0%
#95000
b11 "
1%
#100000
0%
b10 '
