v 4
file . "full_adder_two_tb.vhdl" "b5ebc54b96b238533aa0c4a7d64048a602dee345" "20240511004744.229":
  entity full_adder_two_tb at 1( 0) + 0 on 25;
  architecture behavior of full_adder_two_tb at 7( 103) + 0 on 26;
file . "full_adder_two.vhdl" "31c93fbba2d66d0701f5bbad94a824b8990da1df" "20240511004744.217":
  entity full_adder_two at 1( 0) + 0 on 23;
  architecture rtl of full_adder_two at 14( 252) + 0 on 24;
