INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_2/project_2_3/project_2_3.sim/sim_1/synth/timing/gcd_core_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_2/project_2_3/project_2_3.srcs/sim_1/imports/lab_2/gcd_core_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core_tb
INFO: [VRFC 10-2458] undeclared symbol gcd_result, assumed default net type wire [C:/Users/carlo/Downloads/lab_2/project_2_3/project_2_3.srcs/sim_1/imports/lab_2/gcd_core_tb.sv:21]
