V 50
K _ singletimer
Y 1
D 0 0 250 200
Z 10
i 9
P 1 0 140 20 140 0 2 0
L 20 140 10 0 2 0 1 0 reset
A 0 150 10 0 2 0 PINTYPE=IN
P 2 0 120 20 120 0 2 0
L 20 120 10 0 2 0 1 0 timeclk
A 0 130 10 0 2 0 PINTYPE=IN
P 3 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 datain[15:0]
A 0 110 10 0 2 0 PINTYPE=IN
P 4 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 work
A 0 90 10 0 2 0 PINTYPE=IN
P 6 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 load
A 0 70 10 0 2 0 PINTYPE=IN
P 7 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 choice
A 0 50 10 0 2 0 PINTYPE=IN
P 5 250 160 230 160 0 3 0
L 140 160 10 0 2 0 1 0 sigtimeup
A 230 170 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=singletimer
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/singletimer.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=singletimer
U 20 -40 10 0 3 0 PINORDER=reset timeclk datain[15:0] work sigtimeup load choice 
b 20 20 230 180
E
