{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 01:52:17 2021 " "Info: Processing started: Fri Apr 23 01:52:17 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off insertion_sorter -c insertion_sorter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off insertion_sorter -c insertion_sorter --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 2 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register array\[0\]\[3\] register array\[3\]\[0\] 119.89 MHz 8.341 ns Internal " "Info: Clock \"clk\" has Internal fmax of 119.89 MHz between source register \"array\[0\]\[3\]\" and destination register \"array\[3\]\[0\]\" (period= 8.341 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.184 ns + Longest register register " "Info: + Longest register to register delay is 8.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns array\[0\]\[3\] 1 REG LC_X52_Y9_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y9_N8; Fanout = 3; REG Node = 'array\[0\]\[3\]'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "" { array[0][3] } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.280 ns) 1.554 ns Mux~170 2 COMB LC_X50_Y8_N5 1 " "Info: 2: + IC(1.274 ns) + CELL(0.280 ns) = 1.554 ns; Loc. = LC_X50_Y8_N5; Fanout = 1; COMB Node = 'Mux~170'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "1.554 ns" { array[0][3] Mux~170 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.366 ns) 2.442 ns Mux~171 3 COMB LC_X51_Y8_N5 4 " "Info: 3: + IC(0.522 ns) + CELL(0.366 ns) = 2.442 ns; Loc. = LC_X51_Y8_N5; Fanout = 4; COMB Node = 'Mux~171'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "0.888 ns" { Mux~170 Mux~171 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.344 ns) 3.933 ns LessThan~127 4 COMB LC_X50_Y9_N3 1 " "Info: 4: + IC(1.147 ns) + CELL(0.344 ns) = 3.933 ns; Loc. = LC_X50_Y9_N3; Fanout = 1; COMB Node = 'LessThan~127'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "1.491 ns" { Mux~171 LessThan~127 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.130 ns) 4.063 ns LessThan~122 5 COMB LC_X50_Y9_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.130 ns) = 4.063 ns; Loc. = LC_X50_Y9_N4; Fanout = 1; COMB Node = 'LessThan~122'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "0.130 ns" { LessThan~127 LessThan~122 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 4.512 ns LessThan~105 6 COMB LC_X50_Y9_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.449 ns) = 4.512 ns; Loc. = LC_X50_Y9_N7; Fanout = 1; COMB Node = 'LessThan~105'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "0.449 ns" { LessThan~122 LessThan~105 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.075 ns) 5.085 ns always0~101 7 COMB LC_X51_Y9_N0 20 " "Info: 7: + IC(0.498 ns) + CELL(0.075 ns) = 5.085 ns; Loc. = LC_X51_Y9_N0; Fanout = 20; COMB Node = 'always0~101'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "0.573 ns" { LessThan~105 always0~101 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.280 ns) 6.365 ns array\[0\]\[0\]~COMBOUT 8 COMB LC_X50_Y10_N7 3 " "Info: 8: + IC(1.000 ns) + CELL(0.280 ns) = 6.365 ns; Loc. = LC_X50_Y10_N7; Fanout = 3; COMB Node = 'array\[0\]\[0\]~COMBOUT'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "1.280 ns" { always0~101 array[0][0]~COMBOUT } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.223 ns) 8.184 ns array\[3\]\[0\] 9 REG LC_X51_Y8_N7 3 " "Info: 9: + IC(1.596 ns) + CELL(0.223 ns) = 8.184 ns; Loc. = LC_X51_Y8_N7; Fanout = 3; REG Node = 'array\[3\]\[0\]'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "1.819 ns" { array[0][0]~COMBOUT array[3][0] } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns 26.23 % " "Info: Total cell delay = 2.147 ns ( 26.23 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.037 ns 73.77 % " "Info: Total interconnect delay = 6.037 ns ( 73.77 % )" {  } {  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "8.184 ns" { array[0][3] Mux~170 Mux~171 LessThan~127 LessThan~122 LessThan~105 always0~101 array[0][0]~COMBOUT array[3][0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "8.184 ns" { array[0][3] Mux~170 Mux~171 LessThan~127 LessThan~122 LessThan~105 always0~101 array[0][0]~COMBOUT array[3][0] } { 0.000ns 1.274ns 0.522ns 1.147ns 0.000ns 0.000ns 0.498ns 1.000ns 1.596ns } { 0.000ns 0.280ns 0.366ns 0.344ns 0.130ns 0.449ns 0.075ns 0.280ns 0.223ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.873 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 80 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 80; CLK Node = 'clk'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "" { clk } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 2 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.542 ns) 2.873 ns array\[3\]\[0\] 2 REG LC_X51_Y8_N7 3 " "Info: 2: + IC(1.606 ns) + CELL(0.542 ns) = 2.873 ns; Loc. = LC_X51_Y8_N7; Fanout = 3; REG Node = 'array\[3\]\[0\]'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.148 ns" { clk array[3][0] } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.10 % " "Info: Total cell delay = 1.267 ns ( 44.10 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.606 ns 55.90 % " "Info: Total interconnect delay = 1.606 ns ( 55.90 % )" {  } {  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.873 ns" { clk array[3][0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.873 ns" { clk clk~out0 array[3][0] } { 0.000ns 0.000ns 1.606ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.864 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 80 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 80; CLK Node = 'clk'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "" { clk } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 2 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.542 ns) 2.864 ns array\[0\]\[3\] 2 REG LC_X52_Y9_N8 3 " "Info: 2: + IC(1.597 ns) + CELL(0.542 ns) = 2.864 ns; Loc. = LC_X52_Y9_N8; Fanout = 3; REG Node = 'array\[0\]\[3\]'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.139 ns" { clk array[0][3] } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.24 % " "Info: Total cell delay = 1.267 ns ( 44.24 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns 55.76 % " "Info: Total interconnect delay = 1.597 ns ( 55.76 % )" {  } {  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.864 ns" { clk array[0][3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~out0 array[0][3] } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.873 ns" { clk array[3][0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.873 ns" { clk clk~out0 array[3][0] } { 0.000ns 0.000ns 1.606ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.864 ns" { clk array[0][3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~out0 array[0][3] } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 18 -1 0 } }  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "8.184 ns" { array[0][3] Mux~170 Mux~171 LessThan~127 LessThan~122 LessThan~105 always0~101 array[0][0]~COMBOUT array[3][0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "8.184 ns" { array[0][3] Mux~170 Mux~171 LessThan~127 LessThan~122 LessThan~105 always0~101 array[0][0]~COMBOUT array[3][0] } { 0.000ns 1.274ns 0.522ns 1.147ns 0.000ns 0.000ns 0.498ns 1.000ns 1.596ns } { 0.000ns 0.280ns 0.366ns 0.344ns 0.130ns 0.449ns 0.075ns 0.280ns 0.223ns } } } { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.873 ns" { clk array[3][0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.873 ns" { clk clk~out0 array[3][0] } { 0.000ns 0.000ns 1.606ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.864 ns" { clk array[0][3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~out0 array[0][3] } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "state\[1\]~reg0 start clk 4.996 ns register " "Info: tsu for register \"state\[1\]~reg0\" (data pin = \"start\", clock pin = \"clk\") is 4.996 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.859 ns + Longest pin register " "Info: + Longest pin to register delay is 7.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns start 1 PIN PIN_R4 3 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_R4; Fanout = 3; PIN Node = 'start'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "" { start } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.645 ns) + CELL(0.280 ns) 5.159 ns Select~1049 2 COMB LC_X52_Y8_N7 1 " "Info: 2: + IC(3.645 ns) + CELL(0.280 ns) = 5.159 ns; Loc. = LC_X52_Y8_N7; Fanout = 1; COMB Node = 'Select~1049'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "3.925 ns" { start Select~1049 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.280 ns) 6.368 ns Select~1050 3 COMB LC_X51_Y9_N4 2 " "Info: 3: + IC(0.929 ns) + CELL(0.280 ns) = 6.368 ns; Loc. = LC_X51_Y9_N4; Fanout = 2; COMB Node = 'Select~1050'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "1.209 ns" { Select~1049 Select~1050 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.319 ns) 7.859 ns state\[1\]~reg0 4 REG LC_X52_Y8_N5 51 " "Info: 4: + IC(1.172 ns) + CELL(0.319 ns) = 7.859 ns; Loc. = LC_X52_Y8_N5; Fanout = 51; REG Node = 'state\[1\]~reg0'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "1.491 ns" { Select~1050 state[1]~reg0 } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 23 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.113 ns 26.89 % " "Info: Total cell delay = 2.113 ns ( 26.89 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.746 ns 73.11 % " "Info: Total interconnect delay = 5.746 ns ( 73.11 % )" {  } {  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "7.859 ns" { start Select~1049 Select~1050 state[1]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.859 ns" { start start~out0 Select~1049 Select~1050 state[1]~reg0 } { 0.000ns 0.000ns 3.645ns 0.929ns 1.172ns } { 0.000ns 1.234ns 0.280ns 0.280ns 0.319ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 23 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.873 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 80 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 80; CLK Node = 'clk'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "" { clk } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 2 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.542 ns) 2.873 ns state\[1\]~reg0 2 REG LC_X52_Y8_N5 51 " "Info: 2: + IC(1.606 ns) + CELL(0.542 ns) = 2.873 ns; Loc. = LC_X52_Y8_N5; Fanout = 51; REG Node = 'state\[1\]~reg0'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.148 ns" { clk state[1]~reg0 } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 23 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.10 % " "Info: Total cell delay = 1.267 ns ( 44.10 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.606 ns 55.90 % " "Info: Total interconnect delay = 1.606 ns ( 55.90 % )" {  } {  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.873 ns" { clk state[1]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.873 ns" { clk clk~out0 state[1]~reg0 } { 0.000ns 0.000ns 1.606ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "7.859 ns" { start Select~1049 Select~1050 state[1]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.859 ns" { start start~out0 Select~1049 Select~1050 state[1]~reg0 } { 0.000ns 0.000ns 3.645ns 0.929ns 1.172ns } { 0.000ns 1.234ns 0.280ns 0.280ns 0.319ns } } } { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.873 ns" { clk state[1]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.873 ns" { clk clk~out0 state[1]~reg0 } { 0.000ns 0.000ns 1.606ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_out_1\[5\] data_out_1\[5\]~reg0 7.522 ns register " "Info: tco from clock \"clk\" to destination pin \"data_out_1\[5\]\" through register \"data_out_1\[5\]~reg0\" is 7.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.862 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 80 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 80; CLK Node = 'clk'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "" { clk } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 2 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.542 ns) 2.862 ns data_out_1\[5\]~reg0 2 REG LC_X52_Y11_N0 1 " "Info: 2: + IC(1.595 ns) + CELL(0.542 ns) = 2.862 ns; Loc. = LC_X52_Y11_N0; Fanout = 1; REG Node = 'data_out_1\[5\]~reg0'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.137 ns" { clk data_out_1[5]~reg0 } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 23 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.27 % " "Info: Total cell delay = 1.267 ns ( 44.27 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.595 ns 55.73 % " "Info: Total interconnect delay = 1.595 ns ( 55.73 % )" {  } {  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.862 ns" { clk data_out_1[5]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.862 ns" { clk clk~out0 data_out_1[5]~reg0 } { 0.000ns 0.000ns 1.595ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 23 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.504 ns + Longest register pin " "Info: + Longest register to pin delay is 4.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out_1\[5\]~reg0 1 REG LC_X52_Y11_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y11_N0; Fanout = 1; REG Node = 'data_out_1\[5\]~reg0'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "" { data_out_1[5]~reg0 } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 23 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(2.376 ns) 4.504 ns data_out_1\[5\] 2 PIN PIN_K6 0 " "Info: 2: + IC(2.128 ns) + CELL(2.376 ns) = 4.504 ns; Loc. = PIN_K6; Fanout = 0; PIN Node = 'data_out_1\[5\]'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "4.504 ns" { data_out_1[5]~reg0 data_out_1[5] } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns 52.75 % " "Info: Total cell delay = 2.376 ns ( 52.75 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns 47.25 % " "Info: Total interconnect delay = 2.128 ns ( 47.25 % )" {  } {  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "4.504 ns" { data_out_1[5]~reg0 data_out_1[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.504 ns" { data_out_1[5]~reg0 data_out_1[5] } { 0.000ns 2.128ns } { 0.000ns 2.376ns } } }  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.862 ns" { clk data_out_1[5]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.862 ns" { clk clk~out0 data_out_1[5]~reg0 } { 0.000ns 0.000ns 1.595ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "4.504 ns" { data_out_1[5]~reg0 data_out_1[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.504 ns" { data_out_1[5]~reg0 data_out_1[5] } { 0.000ns 2.128ns } { 0.000ns 2.376ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "j\[0\] reset clk -0.761 ns register " "Info: th for register \"j\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.761 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 80 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 80; CLK Node = 'clk'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "" { clk } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 2 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.542 ns) 2.864 ns j\[0\] 2 REG LC_X51_Y9_N2 17 " "Info: 2: + IC(1.597 ns) + CELL(0.542 ns) = 2.864 ns; Loc. = LC_X51_Y9_N2; Fanout = 17; REG Node = 'j\[0\]'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.139 ns" { clk j[0] } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 20 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.24 % " "Info: Total cell delay = 1.267 ns ( 44.24 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.597 ns 55.76 % " "Info: Total interconnect delay = 1.597 ns ( 55.76 % )" {  } {  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.864 ns" { clk j[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~out0 j[0] } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 20 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.725 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns reset 1 PIN PIN_L3 71 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 71; PIN Node = 'reset'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "" { reset } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.183 ns) 3.066 ns j\[1\]~415 2 COMB LC_X51_Y9_N1 2 " "Info: 2: + IC(2.055 ns) + CELL(0.183 ns) = 3.066 ns; Loc. = LC_X51_Y9_N1; Fanout = 2; COMB Node = 'j\[1\]~415'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.238 ns" { reset j[1]~415 } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.319 ns) 3.725 ns j\[0\] 3 REG LC_X51_Y9_N2 17 " "Info: 3: + IC(0.340 ns) + CELL(0.319 ns) = 3.725 ns; Loc. = LC_X51_Y9_N2; Fanout = 17; REG Node = 'j\[0\]'" {  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "0.659 ns" { j[1]~415 j[0] } "NODE_NAME" } "" } } { "insertion_sorter.v" "" { Text "V:/lab_3/insertion_sorter/insertion_sorter.v" 20 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns 35.70 % " "Info: Total cell delay = 1.330 ns ( 35.70 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.395 ns 64.30 % " "Info: Total interconnect delay = 2.395 ns ( 64.30 % )" {  } {  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "3.725 ns" { reset j[1]~415 j[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.725 ns" { reset reset~out0 j[1]~415 j[0] } { 0.000ns 0.000ns 2.055ns 0.340ns } { 0.000ns 0.828ns 0.183ns 0.319ns } } }  } 0}  } { { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "2.864 ns" { clk j[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~out0 j[0] } { 0.000ns 0.000ns 1.597ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_3/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_3/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_3/insertion_sorter/" "" "3.725 ns" { reset j[1]~415 j[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.725 ns" { reset reset~out0 j[1]~415 j[0] } { 0.000ns 0.000ns 2.055ns 0.340ns } { 0.000ns 0.828ns 0.183ns 0.319ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 23 01:52:19 2021 " "Info: Processing ended: Fri Apr 23 01:52:19 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
