`timescale 1ns / 1ps

module Conv_1_Channel_TB(

);

    logic clock, reset_n;
    logic signed [17:0] x [27:0][27:0];
    logic signed [17:0] x_pad [29:0][29:0];
    logic signed [17:0] y [27:0][27:0];
    logic signed [17:0] expected [27:0][27:0];
    
    

endmodule
