<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: src/cmsis_include/component/pwm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c30fbef3e6b4ec2d2ec786d2dc2f590e.html">cmsis_include</a></li><li class="navelem"><a class="el" href="dir_cf3f98327ed32b37c04c90509765bc66.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">pwm.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/*                       SAM Software Package License                           */</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/* All rights reserved.                                                         */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/* this software without specific prior written permission.                     */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifndef _SAM3XA_PWM_COMPONENT_</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define _SAM3XA_PWM_COMPONENT_</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structPwmCh__num.html">   41</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structPwmCh__num.html#a6214028091bb04f2fae21b10c204eac7">   42</a></span>  __IO uint32_t <a class="code hl_variable" href="structPwmCh__num.html#a6214028091bb04f2fae21b10c204eac7">PWM_CMR</a>;     </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structPwmCh__num.html#aace480403c8aaff5871ba2e4dd486272">   43</a></span>  __IO uint32_t <a class="code hl_variable" href="structPwmCh__num.html#aace480403c8aaff5871ba2e4dd486272">PWM_CDTY</a>;    </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structPwmCh__num.html#a9a1b5f6fef4c3dd45167a1c048022cdd">   44</a></span>  __O  uint32_t <a class="code hl_variable" href="structPwmCh__num.html#a9a1b5f6fef4c3dd45167a1c048022cdd">PWM_CDTYUPD</a>; </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structPwmCh__num.html#aa931e2fbe63d8e5104cbc6605d4cd19f">   45</a></span>  __IO uint32_t <a class="code hl_variable" href="structPwmCh__num.html#aa931e2fbe63d8e5104cbc6605d4cd19f">PWM_CPRD</a>;    </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structPwmCh__num.html#a4890730c296599df60c71441cd33a173">   46</a></span>  __O  uint32_t <a class="code hl_variable" href="structPwmCh__num.html#a4890730c296599df60c71441cd33a173">PWM_CPRDUPD</a>; </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structPwmCh__num.html#a57f094a421256dd066de5115edb2660e">   47</a></span>  __I  uint32_t <a class="code hl_variable" href="structPwmCh__num.html#a57f094a421256dd066de5115edb2660e">PWM_CCNT</a>;    </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structPwmCh__num.html#af66125bdfd293b434fbb50611edcc735">   48</a></span>  __IO uint32_t <a class="code hl_variable" href="structPwmCh__num.html#af66125bdfd293b434fbb50611edcc735">PWM_DT</a>;      </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structPwmCh__num.html#a078f485478b95cd1e7a168ab5eab8067">   49</a></span>  __O  uint32_t <a class="code hl_variable" href="structPwmCh__num.html#a078f485478b95cd1e7a168ab5eab8067">PWM_DTUPD</a>;   </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>} <a class="code hl_struct" href="structPwmCh__num.html">PwmCh_num</a>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structPwmCmp.html">   52</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structPwmCmp.html#a3aed4d2faffef1fd31542d1dfe2ad100">   53</a></span>  __IO uint32_t <a class="code hl_variable" href="structPwmCmp.html#a3aed4d2faffef1fd31542d1dfe2ad100">PWM_CMPV</a>;    </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structPwmCmp.html#acc0f9de0d0b12b5d9f5b68314f56681d">   54</a></span>  __O  uint32_t <a class="code hl_variable" href="structPwmCmp.html#acc0f9de0d0b12b5d9f5b68314f56681d">PWM_CMPVUPD</a>; </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structPwmCmp.html#a284c659bca7e07ff35fc8c2ec7f6e55b">   55</a></span>  __IO uint32_t <a class="code hl_variable" href="structPwmCmp.html#a284c659bca7e07ff35fc8c2ec7f6e55b">PWM_CMPM</a>;    </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structPwmCmp.html#a47b8bfca2fac66f3f5103a0bc9a1f550">   56</a></span>  __O  uint32_t <a class="code hl_variable" href="structPwmCmp.html#a47b8bfca2fac66f3f5103a0bc9a1f550">PWM_CMPMUPD</a>; </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>} <a class="code hl_struct" href="structPwmCmp.html">PwmCmp</a>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define PWMCMP_NUMBER 8</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define PWMCH_NUM_NUMBER 8</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structPwm.html">   61</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structPwm.html#af44b7c080ed575114213168f370af1fe">   62</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#af44b7c080ed575114213168f370af1fe">PWM_CLK</a>;                      </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structPwm.html#af98a5a75cda31546c3f10d98e40b1df2">   63</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#af98a5a75cda31546c3f10d98e40b1df2">PWM_ENA</a>;                      </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structPwm.html#aa5fa0570cb3649d0b6e68e13ea72858a">   64</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#aa5fa0570cb3649d0b6e68e13ea72858a">PWM_DIS</a>;                      </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structPwm.html#a698461997ab5f9b9b0a768cd6f35727a">   65</a></span>  __I  uint32_t  <a class="code hl_variable" href="structPwm.html#a698461997ab5f9b9b0a768cd6f35727a">PWM_SR</a>;                       </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structPwm.html#a9f7dadba0c48b75b8ae3009d4eed86b2">   66</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#a9f7dadba0c48b75b8ae3009d4eed86b2">PWM_IER1</a>;                     </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structPwm.html#ad62fa8b62132f43ecad377a1a2b4e9e3">   67</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#ad62fa8b62132f43ecad377a1a2b4e9e3">PWM_IDR1</a>;                     </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structPwm.html#a2c3b2b816a7371aa969783b0581a07f1">   68</a></span>  __I  uint32_t  <a class="code hl_variable" href="structPwm.html#a2c3b2b816a7371aa969783b0581a07f1">PWM_IMR1</a>;                     </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structPwm.html#ad51a82155083c0a472e38ec35ead027b">   69</a></span>  __I  uint32_t  <a class="code hl_variable" href="structPwm.html#ad51a82155083c0a472e38ec35ead027b">PWM_ISR1</a>;                     </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structPwm.html#a4af7499a8a8c38dc36a90f07838c235c">   70</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#a4af7499a8a8c38dc36a90f07838c235c">PWM_SCM</a>;                      </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  __I  uint32_t  Reserved1[1];</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structPwm.html#a531917d3f450f7ad0d55e8a2106906fe">   72</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#a531917d3f450f7ad0d55e8a2106906fe">PWM_SCUC</a>;                     </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structPwm.html#af45588bc983b3bd8b68feae558217f4f">   73</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#af45588bc983b3bd8b68feae558217f4f">PWM_SCUP</a>;                     </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structPwm.html#a7f5c3823fd1fd2427eefee31fd075e8e">   74</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#a7f5c3823fd1fd2427eefee31fd075e8e">PWM_SCUPUPD</a>;                  </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structPwm.html#aa42f42c91e02a16ceae07e1ffd29b006">   75</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#aa42f42c91e02a16ceae07e1ffd29b006">PWM_IER2</a>;                     </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structPwm.html#a64e5d011d5618d2a047b9e70dafe8a2a">   76</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#a64e5d011d5618d2a047b9e70dafe8a2a">PWM_IDR2</a>;                     </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structPwm.html#a385a537ddc9c6c395d83d95c1a06ef19">   77</a></span>  __I  uint32_t  <a class="code hl_variable" href="structPwm.html#a385a537ddc9c6c395d83d95c1a06ef19">PWM_IMR2</a>;                     </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structPwm.html#a815d3fa2563b0e4d6e9d0da560689263">   78</a></span>  __I  uint32_t  <a class="code hl_variable" href="structPwm.html#a815d3fa2563b0e4d6e9d0da560689263">PWM_ISR2</a>;                     </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structPwm.html#ab49467577b36a316a1785624f658b983">   79</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#ab49467577b36a316a1785624f658b983">PWM_OOV</a>;                      </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structPwm.html#ae849226c0b45aa1e7a4b6353970f7cc0">   80</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#ae849226c0b45aa1e7a4b6353970f7cc0">PWM_OS</a>;                       </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structPwm.html#aaaeaaa05fb609641fb915fadcc3dc440">   81</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#aaaeaaa05fb609641fb915fadcc3dc440">PWM_OSS</a>;                      </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structPwm.html#afe7ebaa1b564156e7c974cc8743bf6b0">   82</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#afe7ebaa1b564156e7c974cc8743bf6b0">PWM_OSC</a>;                      </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structPwm.html#a7aa925947ae2f13035028966882c7887">   83</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#a7aa925947ae2f13035028966882c7887">PWM_OSSUPD</a>;                   </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structPwm.html#a43a2bcdf60ea492aa45213f1e86df095">   84</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#a43a2bcdf60ea492aa45213f1e86df095">PWM_OSCUPD</a>;                   </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structPwm.html#a00025ddbc45edc6db0c57987237d2851">   85</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#a00025ddbc45edc6db0c57987237d2851">PWM_FMR</a>;                      </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structPwm.html#a4f928b7c529e928cd4ff9607f79cd5fd">   86</a></span>  __I  uint32_t  <a class="code hl_variable" href="structPwm.html#a4f928b7c529e928cd4ff9607f79cd5fd">PWM_FSR</a>;                      </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structPwm.html#acbca535e1afb2eea771be902a805d603">   87</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#acbca535e1afb2eea771be902a805d603">PWM_FCR</a>;                      </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structPwm.html#afbc559f12d88e2534b943236d8e1a28f">   88</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#afbc559f12d88e2534b943236d8e1a28f">PWM_FPV</a>;                      </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structPwm.html#a774bff16b2feb56490d046554f3da695">   89</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#a774bff16b2feb56490d046554f3da695">PWM_FPE1</a>;                     </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structPwm.html#a7d09dcdce6691f49364cdc1a28931b07">   90</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#a7d09dcdce6691f49364cdc1a28931b07">PWM_FPE2</a>;                     </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  __I  uint32_t  Reserved2[2];</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structPwm.html#a5f73618fc6f45fc2e6b5c7618d89cf7a">   92</a></span>  __IO uint32_t  PWM_ELMR[2];                  </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  __I  uint32_t  Reserved3[11];</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structPwm.html#adc82466754e7003ffc6f0017aaef1b41">   94</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#adc82466754e7003ffc6f0017aaef1b41">PWM_SMMR</a>;                     </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  __I  uint32_t  Reserved4[12];</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structPwm.html#a442b89c8b56e3742c6a060979443c6c6">   96</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#a442b89c8b56e3742c6a060979443c6c6">PWM_WPCR</a>;                     </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structPwm.html#ab7152d66306ca3dd7a8847787c220efa">   97</a></span>  __I  uint32_t  <a class="code hl_variable" href="structPwm.html#ab7152d66306ca3dd7a8847787c220efa">PWM_WPSR</a>;                     </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  __I  uint32_t  Reserved5[7];</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structPwm.html#a97838d208b05633395843c6f436e250c">   99</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#a97838d208b05633395843c6f436e250c">PWM_TPR</a>;                      </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structPwm.html#a3c375a70459bfb0beba25e92286cb3c4">  100</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#a3c375a70459bfb0beba25e92286cb3c4">PWM_TCR</a>;                      </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  __I  uint32_t  Reserved6[2];</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structPwm.html#ae882960dac7c43b93dd7c7c65f865086">  102</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#ae882960dac7c43b93dd7c7c65f865086">PWM_TNPR</a>;                     </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structPwm.html#af41ab319e44cd37c0b401f88d917b2db">  103</a></span>  __IO uint32_t  <a class="code hl_variable" href="structPwm.html#af41ab319e44cd37c0b401f88d917b2db">PWM_TNCR</a>;                     </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structPwm.html#aaf35cd9fcf9520cef2798f73f8ad64c9">  104</a></span>  __O  uint32_t  <a class="code hl_variable" href="structPwm.html#aaf35cd9fcf9520cef2798f73f8ad64c9">PWM_PTCR</a>;                     </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structPwm.html#af415db1b2febc3e80ec38090b1b868ce">  105</a></span>  __I  uint32_t  <a class="code hl_variable" href="structPwm.html#af415db1b2febc3e80ec38090b1b868ce">PWM_PTSR</a>;                     </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  __I  uint32_t  Reserved7[2];</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structPwm.html#ad7310a51a3ba7fa81d591518591a1efb">  107</a></span>       <a class="code hl_struct" href="structPwmCmp.html">PwmCmp</a>    PWM_CMP[PWMCMP_NUMBER];       </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  __I  uint32_t  Reserved8[20];</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structPwm.html#abe60a63466a852695d918b9bc5551ef7">  109</a></span>       <a class="code hl_struct" href="structPwmCh__num.html">PwmCh_num</a> PWM_CH_NUM[PWMCH_NUM_NUMBER]; </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>} <a class="code hl_struct" href="structPwm.html">Pwm</a>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/* -------- PWM_CLK : (PWM Offset: 0x00) PWM Clock Register -------- */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define PWM_CLK_DIVA_Pos 0</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define PWM_CLK_DIVA_Msk (0xffu &lt;&lt; PWM_CLK_DIVA_Pos) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define PWM_CLK_DIVA(value) ((PWM_CLK_DIVA_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVA_Pos)))</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define PWM_CLK_PREA_Pos 8</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define PWM_CLK_PREA_Msk (0xfu &lt;&lt; PWM_CLK_PREA_Pos) </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define PWM_CLK_PREA(value) ((PWM_CLK_PREA_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREA_Pos)))</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define PWM_CLK_DIVB_Pos 16</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define PWM_CLK_DIVB_Msk (0xffu &lt;&lt; PWM_CLK_DIVB_Pos) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define PWM_CLK_DIVB(value) ((PWM_CLK_DIVB_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVB_Pos)))</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define PWM_CLK_PREB_Pos 24</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define PWM_CLK_PREB_Msk (0xfu &lt;&lt; PWM_CLK_PREB_Pos) </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define PWM_CLK_PREB(value) ((PWM_CLK_PREB_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREB_Pos)))</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/* -------- PWM_ENA : (PWM Offset: 0x04) PWM Enable Register -------- */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define PWM_ENA_CHID0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define PWM_ENA_CHID1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define PWM_ENA_CHID2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define PWM_ENA_CHID3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define PWM_ENA_CHID4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define PWM_ENA_CHID5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define PWM_ENA_CHID6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define PWM_ENA_CHID7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* -------- PWM_DIS : (PWM Offset: 0x08) PWM Disable Register -------- */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define PWM_DIS_CHID0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define PWM_DIS_CHID1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define PWM_DIS_CHID2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define PWM_DIS_CHID3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define PWM_DIS_CHID4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define PWM_DIS_CHID5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define PWM_DIS_CHID6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define PWM_DIS_CHID7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* -------- PWM_SR : (PWM Offset: 0x0C) PWM Status Register -------- */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define PWM_SR_CHID0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define PWM_SR_CHID1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define PWM_SR_CHID2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define PWM_SR_CHID3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define PWM_SR_CHID4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define PWM_SR_CHID5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define PWM_SR_CHID6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define PWM_SR_CHID7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* -------- PWM_IER1 : (PWM Offset: 0x10) PWM Interrupt Enable Register 1 -------- */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define PWM_IER1_CHID0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define PWM_IER1_CHID1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define PWM_IER1_CHID2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define PWM_IER1_CHID3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define PWM_IER1_CHID4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define PWM_IER1_CHID5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define PWM_IER1_CHID6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define PWM_IER1_CHID7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define PWM_IER1_FCHID0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define PWM_IER1_FCHID1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define PWM_IER1_FCHID2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define PWM_IER1_FCHID3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define PWM_IER1_FCHID4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define PWM_IER1_FCHID5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define PWM_IER1_FCHID6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define PWM_IER1_FCHID7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/* -------- PWM_IDR1 : (PWM Offset: 0x14) PWM Interrupt Disable Register 1 -------- */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define PWM_IDR1_CHID0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define PWM_IDR1_CHID1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define PWM_IDR1_CHID2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define PWM_IDR1_CHID3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define PWM_IDR1_CHID4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define PWM_IDR1_CHID5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define PWM_IDR1_CHID6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define PWM_IDR1_CHID7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define PWM_IDR1_FCHID0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define PWM_IDR1_FCHID1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define PWM_IDR1_FCHID2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define PWM_IDR1_FCHID3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define PWM_IDR1_FCHID4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define PWM_IDR1_FCHID5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define PWM_IDR1_FCHID6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define PWM_IDR1_FCHID7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* -------- PWM_IMR1 : (PWM Offset: 0x18) PWM Interrupt Mask Register 1 -------- */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define PWM_IMR1_CHID0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define PWM_IMR1_CHID1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define PWM_IMR1_CHID2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define PWM_IMR1_CHID3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define PWM_IMR1_CHID4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define PWM_IMR1_CHID5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define PWM_IMR1_CHID6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define PWM_IMR1_CHID7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define PWM_IMR1_FCHID0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define PWM_IMR1_FCHID1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define PWM_IMR1_FCHID2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define PWM_IMR1_FCHID3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define PWM_IMR1_FCHID4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define PWM_IMR1_FCHID5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define PWM_IMR1_FCHID6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define PWM_IMR1_FCHID7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/* -------- PWM_ISR1 : (PWM Offset: 0x1C) PWM Interrupt Status Register 1 -------- */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define PWM_ISR1_CHID0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define PWM_ISR1_CHID1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define PWM_ISR1_CHID2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define PWM_ISR1_CHID3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define PWM_ISR1_CHID4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define PWM_ISR1_CHID5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define PWM_ISR1_CHID6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define PWM_ISR1_CHID7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define PWM_ISR1_FCHID0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define PWM_ISR1_FCHID1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define PWM_ISR1_FCHID2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define PWM_ISR1_FCHID3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define PWM_ISR1_FCHID4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define PWM_ISR1_FCHID5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define PWM_ISR1_FCHID6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define PWM_ISR1_FCHID7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/* -------- PWM_SCM : (PWM Offset: 0x20) PWM Sync Channels Mode Register -------- */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define PWM_SCM_SYNC0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define PWM_SCM_SYNC1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define PWM_SCM_SYNC2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define PWM_SCM_SYNC3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define PWM_SCM_SYNC4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define PWM_SCM_SYNC5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define PWM_SCM_SYNC6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define PWM_SCM_SYNC7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define PWM_SCM_UPDM_Pos 16</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define PWM_SCM_UPDM_Msk (0x3u &lt;&lt; PWM_SCM_UPDM_Pos) </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define PWM_SCM_UPDM(value) ((PWM_SCM_UPDM_Msk &amp; ((value) &lt;&lt; PWM_SCM_UPDM_Pos)))</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define   PWM_SCM_UPDM_MODE0 (0x0u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define   PWM_SCM_UPDM_MODE1 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define   PWM_SCM_UPDM_MODE2 (0x2u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define PWM_SCM_PTRM (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define PWM_SCM_PTRCS_Pos 21</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define PWM_SCM_PTRCS_Msk (0x7u &lt;&lt; PWM_SCM_PTRCS_Pos) </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define PWM_SCM_PTRCS(value) ((PWM_SCM_PTRCS_Msk &amp; ((value) &lt;&lt; PWM_SCM_PTRCS_Pos)))</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/* -------- PWM_SCUC : (PWM Offset: 0x28) PWM Sync Channels Update Control Register -------- */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define PWM_SCUC_UPDULOCK (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/* -------- PWM_SCUP : (PWM Offset: 0x2C) PWM Sync Channels Update Period Register -------- */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define PWM_SCUP_UPR_Pos 0</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define PWM_SCUP_UPR_Msk (0xfu &lt;&lt; PWM_SCUP_UPR_Pos) </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define PWM_SCUP_UPR(value) ((PWM_SCUP_UPR_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPR_Pos)))</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define PWM_SCUP_UPRCNT_Pos 4</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define PWM_SCUP_UPRCNT_Msk (0xfu &lt;&lt; PWM_SCUP_UPRCNT_Pos) </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define PWM_SCUP_UPRCNT(value) ((PWM_SCUP_UPRCNT_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPRCNT_Pos)))</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/* -------- PWM_SCUPUPD : (PWM Offset: 0x30) PWM Sync Channels Update Period Update Register -------- */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define PWM_SCUPUPD_UPRUPD_Pos 0</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define PWM_SCUPUPD_UPRUPD_Msk (0xfu &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos) </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define PWM_SCUPUPD_UPRUPD(value) ((PWM_SCUPUPD_UPRUPD_Msk &amp; ((value) &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos)))</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">/* -------- PWM_IER2 : (PWM Offset: 0x34) PWM Interrupt Enable Register 2 -------- */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define PWM_IER2_WRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define PWM_IER2_ENDTX (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define PWM_IER2_TXBUFE (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define PWM_IER2_UNRE (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define PWM_IER2_CMPM0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define PWM_IER2_CMPM1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define PWM_IER2_CMPM2 (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define PWM_IER2_CMPM3 (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define PWM_IER2_CMPM4 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define PWM_IER2_CMPM5 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define PWM_IER2_CMPM6 (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define PWM_IER2_CMPM7 (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define PWM_IER2_CMPU0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define PWM_IER2_CMPU1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define PWM_IER2_CMPU2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define PWM_IER2_CMPU3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define PWM_IER2_CMPU4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define PWM_IER2_CMPU5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define PWM_IER2_CMPU6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define PWM_IER2_CMPU7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/* -------- PWM_IDR2 : (PWM Offset: 0x38) PWM Interrupt Disable Register 2 -------- */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define PWM_IDR2_WRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define PWM_IDR2_ENDTX (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define PWM_IDR2_TXBUFE (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define PWM_IDR2_UNRE (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define PWM_IDR2_CMPM0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define PWM_IDR2_CMPM1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define PWM_IDR2_CMPM2 (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define PWM_IDR2_CMPM3 (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#define PWM_IDR2_CMPM4 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define PWM_IDR2_CMPM5 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define PWM_IDR2_CMPM6 (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define PWM_IDR2_CMPM7 (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define PWM_IDR2_CMPU0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define PWM_IDR2_CMPU1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define PWM_IDR2_CMPU2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define PWM_IDR2_CMPU3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define PWM_IDR2_CMPU4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define PWM_IDR2_CMPU5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define PWM_IDR2_CMPU6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define PWM_IDR2_CMPU7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/* -------- PWM_IMR2 : (PWM Offset: 0x3C) PWM Interrupt Mask Register 2 -------- */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define PWM_IMR2_WRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define PWM_IMR2_ENDTX (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define PWM_IMR2_TXBUFE (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#define PWM_IMR2_UNRE (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#define PWM_IMR2_CMPM0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define PWM_IMR2_CMPM1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define PWM_IMR2_CMPM2 (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define PWM_IMR2_CMPM3 (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define PWM_IMR2_CMPM4 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define PWM_IMR2_CMPM5 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define PWM_IMR2_CMPM6 (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#define PWM_IMR2_CMPM7 (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define PWM_IMR2_CMPU0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define PWM_IMR2_CMPU1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define PWM_IMR2_CMPU2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#define PWM_IMR2_CMPU3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define PWM_IMR2_CMPU4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define PWM_IMR2_CMPU5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define PWM_IMR2_CMPU6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define PWM_IMR2_CMPU7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/* -------- PWM_ISR2 : (PWM Offset: 0x40) PWM Interrupt Status Register 2 -------- */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define PWM_ISR2_WRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define PWM_ISR2_ENDTX (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define PWM_ISR2_TXBUFE (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define PWM_ISR2_UNRE (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define PWM_ISR2_CMPM0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define PWM_ISR2_CMPM1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define PWM_ISR2_CMPM2 (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define PWM_ISR2_CMPM3 (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define PWM_ISR2_CMPM4 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define PWM_ISR2_CMPM5 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define PWM_ISR2_CMPM6 (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define PWM_ISR2_CMPM7 (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define PWM_ISR2_CMPU0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define PWM_ISR2_CMPU1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define PWM_ISR2_CMPU2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define PWM_ISR2_CMPU3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define PWM_ISR2_CMPU4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define PWM_ISR2_CMPU5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define PWM_ISR2_CMPU6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define PWM_ISR2_CMPU7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/* -------- PWM_OOV : (PWM Offset: 0x44) PWM Output Override Value Register -------- */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define PWM_OOV_OOVH0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define PWM_OOV_OOVH1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define PWM_OOV_OOVH2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define PWM_OOV_OOVH3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define PWM_OOV_OOVH4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#define PWM_OOV_OOVH5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define PWM_OOV_OOVH6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define PWM_OOV_OOVH7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define PWM_OOV_OOVL0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#define PWM_OOV_OOVL1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#define PWM_OOV_OOVL2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define PWM_OOV_OOVL3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define PWM_OOV_OOVL4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define PWM_OOV_OOVL5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#define PWM_OOV_OOVL6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define PWM_OOV_OOVL7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/* -------- PWM_OS : (PWM Offset: 0x48) PWM Output Selection Register -------- */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#define PWM_OS_OSH0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define PWM_OS_OSH1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define PWM_OS_OSH2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define PWM_OS_OSH3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define PWM_OS_OSH4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define PWM_OS_OSH5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define PWM_OS_OSH6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#define PWM_OS_OSH7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define PWM_OS_OSL0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#define PWM_OS_OSL1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define PWM_OS_OSL2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#define PWM_OS_OSL3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">#define PWM_OS_OSL4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define PWM_OS_OSL5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define PWM_OS_OSL6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define PWM_OS_OSL7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/* -------- PWM_OSS : (PWM Offset: 0x4C) PWM Output Selection Set Register -------- */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define PWM_OSS_OSSH0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define PWM_OSS_OSSH1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define PWM_OSS_OSSH2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#define PWM_OSS_OSSH3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define PWM_OSS_OSSH4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define PWM_OSS_OSSH5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#define PWM_OSS_OSSH6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define PWM_OSS_OSSH7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">#define PWM_OSS_OSSL0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#define PWM_OSS_OSSL1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define PWM_OSS_OSSL2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#define PWM_OSS_OSSL3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define PWM_OSS_OSSL4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#define PWM_OSS_OSSL5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define PWM_OSS_OSSL6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#define PWM_OSS_OSSL7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/* -------- PWM_OSC : (PWM Offset: 0x50) PWM Output Selection Clear Register -------- */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#define PWM_OSC_OSCH0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#define PWM_OSC_OSCH1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define PWM_OSC_OSCH2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define PWM_OSC_OSCH3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define PWM_OSC_OSCH4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#define PWM_OSC_OSCH5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define PWM_OSC_OSCH6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define PWM_OSC_OSCH7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define PWM_OSC_OSCL0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define PWM_OSC_OSCL1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define PWM_OSC_OSCL2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define PWM_OSC_OSCL3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define PWM_OSC_OSCL4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#define PWM_OSC_OSCL5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define PWM_OSC_OSCL6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#define PWM_OSC_OSCL7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">/* -------- PWM_OSSUPD : (PWM Offset: 0x54) PWM Output Selection Set Update Register -------- */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPH0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPH1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPH2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPH3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPH4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPH5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPH6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPH7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPL0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPL1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPL2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPL3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPL4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPL5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPL6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#define PWM_OSSUPD_OSSUPL7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/* -------- PWM_OSCUPD : (PWM Offset: 0x58) PWM Output Selection Clear Update Register -------- */</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPH0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPH1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPH2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPH3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPH4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPH5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPH6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPH7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPL0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPL1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPL2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPL3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPL4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPL5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPL6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#define PWM_OSCUPD_OSCUPL7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/* -------- PWM_FMR : (PWM Offset: 0x5C) PWM Fault Mode Register -------- */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#define PWM_FMR_FPOL_Pos 0</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#define PWM_FMR_FPOL_Msk (0xffu &lt;&lt; PWM_FMR_FPOL_Pos) </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">#define PWM_FMR_FPOL(value) ((PWM_FMR_FPOL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FPOL_Pos)))</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#define PWM_FMR_FMOD_Pos 8</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#define PWM_FMR_FMOD_Msk (0xffu &lt;&lt; PWM_FMR_FMOD_Pos) </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#define PWM_FMR_FMOD(value) ((PWM_FMR_FMOD_Msk &amp; ((value) &lt;&lt; PWM_FMR_FMOD_Pos)))</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">#define PWM_FMR_FFIL_Pos 16</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#define PWM_FMR_FFIL_Msk (0xffu &lt;&lt; PWM_FMR_FFIL_Pos) </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define PWM_FMR_FFIL(value) ((PWM_FMR_FFIL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FFIL_Pos)))</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/* -------- PWM_FSR : (PWM Offset: 0x60) PWM Fault Status Register -------- */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#define PWM_FSR_FIV_Pos 0</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor">#define PWM_FSR_FIV_Msk (0xffu &lt;&lt; PWM_FSR_FIV_Pos) </span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#define PWM_FSR_FS_Pos 8</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define PWM_FSR_FS_Msk (0xffu &lt;&lt; PWM_FSR_FS_Pos) </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">/* -------- PWM_FCR : (PWM Offset: 0x64) PWM Fault Clear Register -------- */</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#define PWM_FCR_FCLR_Pos 0</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#define PWM_FCR_FCLR_Msk (0xffu &lt;&lt; PWM_FCR_FCLR_Pos) </span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define PWM_FCR_FCLR(value) ((PWM_FCR_FCLR_Msk &amp; ((value) &lt;&lt; PWM_FCR_FCLR_Pos)))</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/* -------- PWM_FPV : (PWM Offset: 0x68) PWM Fault Protection Value Register -------- */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define PWM_FPV_FPVH0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">#define PWM_FPV_FPVH1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#define PWM_FPV_FPVH2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define PWM_FPV_FPVH3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define PWM_FPV_FPVH4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#define PWM_FPV_FPVH5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">#define PWM_FPV_FPVH6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor">#define PWM_FPV_FPVH7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define PWM_FPV_FPVL0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#define PWM_FPV_FPVL1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define PWM_FPV_FPVL2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#define PWM_FPV_FPVL3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">#define PWM_FPV_FPVL4 (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">#define PWM_FPV_FPVL5 (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">#define PWM_FPV_FPVL6 (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">#define PWM_FPV_FPVL7 (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">/* -------- PWM_FPE1 : (PWM Offset: 0x6C) PWM Fault Protection Enable Register 1 -------- */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#define PWM_FPE1_FPE0_Pos 0</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define PWM_FPE1_FPE0_Msk (0xffu &lt;&lt; PWM_FPE1_FPE0_Pos) </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define PWM_FPE1_FPE0(value) ((PWM_FPE1_FPE0_Msk &amp; ((value) &lt;&lt; PWM_FPE1_FPE0_Pos)))</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define PWM_FPE1_FPE1_Pos 8</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#define PWM_FPE1_FPE1_Msk (0xffu &lt;&lt; PWM_FPE1_FPE1_Pos) </span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">#define PWM_FPE1_FPE1(value) ((PWM_FPE1_FPE1_Msk &amp; ((value) &lt;&lt; PWM_FPE1_FPE1_Pos)))</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#define PWM_FPE1_FPE2_Pos 16</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#define PWM_FPE1_FPE2_Msk (0xffu &lt;&lt; PWM_FPE1_FPE2_Pos) </span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#define PWM_FPE1_FPE2(value) ((PWM_FPE1_FPE2_Msk &amp; ((value) &lt;&lt; PWM_FPE1_FPE2_Pos)))</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#define PWM_FPE1_FPE3_Pos 24</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define PWM_FPE1_FPE3_Msk (0xffu &lt;&lt; PWM_FPE1_FPE3_Pos) </span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#define PWM_FPE1_FPE3(value) ((PWM_FPE1_FPE3_Msk &amp; ((value) &lt;&lt; PWM_FPE1_FPE3_Pos)))</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/* -------- PWM_FPE2 : (PWM Offset: 0x70) PWM Fault Protection Enable Register 2 -------- */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#define PWM_FPE2_FPE4_Pos 0</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define PWM_FPE2_FPE4_Msk (0xffu &lt;&lt; PWM_FPE2_FPE4_Pos) </span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#define PWM_FPE2_FPE4(value) ((PWM_FPE2_FPE4_Msk &amp; ((value) &lt;&lt; PWM_FPE2_FPE4_Pos)))</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">#define PWM_FPE2_FPE5_Pos 8</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#define PWM_FPE2_FPE5_Msk (0xffu &lt;&lt; PWM_FPE2_FPE5_Pos) </span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">#define PWM_FPE2_FPE5(value) ((PWM_FPE2_FPE5_Msk &amp; ((value) &lt;&lt; PWM_FPE2_FPE5_Pos)))</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define PWM_FPE2_FPE6_Pos 16</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">#define PWM_FPE2_FPE6_Msk (0xffu &lt;&lt; PWM_FPE2_FPE6_Pos) </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#define PWM_FPE2_FPE6(value) ((PWM_FPE2_FPE6_Msk &amp; ((value) &lt;&lt; PWM_FPE2_FPE6_Pos)))</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">#define PWM_FPE2_FPE7_Pos 24</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">#define PWM_FPE2_FPE7_Msk (0xffu &lt;&lt; PWM_FPE2_FPE7_Pos) </span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">#define PWM_FPE2_FPE7(value) ((PWM_FPE2_FPE7_Msk &amp; ((value) &lt;&lt; PWM_FPE2_FPE7_Pos)))</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">/* -------- PWM_ELMR[2] : (PWM Offset: 0x7C) PWM Event Line 0 Mode Register -------- */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#define PWM_ELMR_CSEL0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">#define PWM_ELMR_CSEL1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define PWM_ELMR_CSEL2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">#define PWM_ELMR_CSEL3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">#define PWM_ELMR_CSEL4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">#define PWM_ELMR_CSEL5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#define PWM_ELMR_CSEL6 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#define PWM_ELMR_CSEL7 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">/* -------- PWM_SMMR : (PWM Offset: 0xB0) PWM Stepper Motor Mode Register -------- */</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">#define PWM_SMMR_GCEN0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">#define PWM_SMMR_GCEN1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#define PWM_SMMR_GCEN2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#define PWM_SMMR_GCEN3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">#define PWM_SMMR_DOWN0 (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">#define PWM_SMMR_DOWN1 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="preprocessor">#define PWM_SMMR_DOWN2 (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#define PWM_SMMR_DOWN3 (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/* -------- PWM_WPCR : (PWM Offset: 0xE4) PWM Write Protect Control Register -------- */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">#define PWM_WPCR_WPCMD_Pos 0</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">#define PWM_WPCR_WPCMD_Msk (0x3u &lt;&lt; PWM_WPCR_WPCMD_Pos) </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define PWM_WPCR_WPCMD(value) ((PWM_WPCR_WPCMD_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPCMD_Pos)))</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#define PWM_WPCR_WPRG0 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#define PWM_WPCR_WPRG1 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">#define PWM_WPCR_WPRG2 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">#define PWM_WPCR_WPRG3 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#define PWM_WPCR_WPRG4 (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">#define PWM_WPCR_WPRG5 (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">#define PWM_WPCR_WPKEY_Pos 8</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">#define PWM_WPCR_WPKEY_Msk (0xffffffu &lt;&lt; PWM_WPCR_WPKEY_Pos) </span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">#define PWM_WPCR_WPKEY(value) ((PWM_WPCR_WPKEY_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPKEY_Pos)))</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">/* -------- PWM_WPSR : (PWM Offset: 0xE8) PWM Write Protect Status Register -------- */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#define PWM_WPSR_WPSWS0 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">#define PWM_WPSR_WPSWS1 (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">#define PWM_WPSR_WPSWS2 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#define PWM_WPSR_WPSWS3 (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">#define PWM_WPSR_WPSWS4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#define PWM_WPSR_WPSWS5 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">#define PWM_WPSR_WPVS (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#define PWM_WPSR_WPHWS0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="preprocessor">#define PWM_WPSR_WPHWS1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">#define PWM_WPSR_WPHWS2 (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="preprocessor">#define PWM_WPSR_WPHWS3 (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="preprocessor">#define PWM_WPSR_WPHWS4 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">#define PWM_WPSR_WPHWS5 (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="preprocessor">#define PWM_WPSR_WPVSRC_Pos 16</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">#define PWM_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PWM_WPSR_WPVSRC_Pos) </span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">/* -------- PWM_TPR : (PWM Offset: 0x108) Transmit Pointer Register -------- */</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">#define PWM_TPR_TXPTR_Pos 0</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">#define PWM_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; PWM_TPR_TXPTR_Pos) </span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="preprocessor">#define PWM_TPR_TXPTR(value) ((PWM_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; PWM_TPR_TXPTR_Pos)))</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/* -------- PWM_TCR : (PWM Offset: 0x10C) Transmit Counter Register -------- */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="preprocessor">#define PWM_TCR_TXCTR_Pos 0</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">#define PWM_TCR_TXCTR_Msk (0xffffu &lt;&lt; PWM_TCR_TXCTR_Pos) </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="preprocessor">#define PWM_TCR_TXCTR(value) ((PWM_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; PWM_TCR_TXCTR_Pos)))</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/* -------- PWM_TNPR : (PWM Offset: 0x118) Transmit Next Pointer Register -------- */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define PWM_TNPR_TXNPTR_Pos 0</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#define PWM_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; PWM_TNPR_TXNPTR_Pos) </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#define PWM_TNPR_TXNPTR(value) ((PWM_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; PWM_TNPR_TXNPTR_Pos)))</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">/* -------- PWM_TNCR : (PWM Offset: 0x11C) Transmit Next Counter Register -------- */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">#define PWM_TNCR_TXNCTR_Pos 0</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">#define PWM_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; PWM_TNCR_TXNCTR_Pos) </span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">#define PWM_TNCR_TXNCTR(value) ((PWM_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; PWM_TNCR_TXNCTR_Pos)))</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">/* -------- PWM_PTCR : (PWM Offset: 0x120) Transfer Control Register -------- */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#define PWM_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#define PWM_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#define PWM_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#define PWM_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* -------- PWM_PTSR : (PWM Offset: 0x124) Transfer Status Register -------- */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define PWM_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#define PWM_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">/* -------- PWM_CMPV : (PWM Offset: N/A) PWM Comparison 0 Value Register -------- */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">#define PWM_CMPV_CV_Pos 0</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define PWM_CMPV_CV_Msk (0xffffffu &lt;&lt; PWM_CMPV_CV_Pos) </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define PWM_CMPV_CV(value) ((PWM_CMPV_CV_Msk &amp; ((value) &lt;&lt; PWM_CMPV_CV_Pos)))</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#define PWM_CMPV_CVM (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">/* -------- PWM_CMPVUPD : (PWM Offset: N/A) PWM Comparison 0 Value Update Register -------- */</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#define PWM_CMPVUPD_CVUPD_Pos 0</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">#define PWM_CMPVUPD_CVUPD_Msk (0xffffffu &lt;&lt; PWM_CMPVUPD_CVUPD_Pos) </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">#define PWM_CMPVUPD_CVUPD(value) ((PWM_CMPVUPD_CVUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPVUPD_CVUPD_Pos)))</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#define PWM_CMPVUPD_CVMUPD (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">/* -------- PWM_CMPM : (PWM Offset: N/A) PWM Comparison 0 Mode Register -------- */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#define PWM_CMPM_CEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define PWM_CMPM_CTR_Pos 4</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define PWM_CMPM_CTR_Msk (0xfu &lt;&lt; PWM_CMPM_CTR_Pos) </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#define PWM_CMPM_CTR(value) ((PWM_CMPM_CTR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CTR_Pos)))</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#define PWM_CMPM_CPR_Pos 8</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define PWM_CMPM_CPR_Msk (0xfu &lt;&lt; PWM_CMPM_CPR_Pos) </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define PWM_CMPM_CPR(value) ((PWM_CMPM_CPR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CPR_Pos)))</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define PWM_CMPM_CPRCNT_Pos 12</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#define PWM_CMPM_CPRCNT_Msk (0xfu &lt;&lt; PWM_CMPM_CPRCNT_Pos) </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define PWM_CMPM_CPRCNT(value) ((PWM_CMPM_CPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CPRCNT_Pos)))</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define PWM_CMPM_CUPR_Pos 16</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define PWM_CMPM_CUPR_Msk (0xfu &lt;&lt; PWM_CMPM_CUPR_Pos) </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define PWM_CMPM_CUPR(value) ((PWM_CMPM_CUPR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CUPR_Pos)))</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define PWM_CMPM_CUPRCNT_Pos 20</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define PWM_CMPM_CUPRCNT_Msk (0xfu &lt;&lt; PWM_CMPM_CUPRCNT_Pos) </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define PWM_CMPM_CUPRCNT(value) ((PWM_CMPM_CUPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CUPRCNT_Pos)))</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">/* -------- PWM_CMPMUPD : (PWM Offset: N/A) PWM Comparison 0 Mode Update Register -------- */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">#define PWM_CMPMUPD_CENUPD (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#define PWM_CMPMUPD_CTRUPD_Pos 4</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#define PWM_CMPMUPD_CTRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CTRUPD_Pos) </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">#define PWM_CMPMUPD_CTRUPD(value) ((PWM_CMPMUPD_CTRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CTRUPD_Pos)))</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define PWM_CMPMUPD_CPRUPD_Pos 8</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define PWM_CMPMUPD_CPRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CPRUPD_Pos) </span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define PWM_CMPMUPD_CPRUPD(value) ((PWM_CMPMUPD_CPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CPRUPD_Pos)))</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD_Pos 16</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CUPRUPD_Pos) </span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD(value) ((PWM_CMPMUPD_CUPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CUPRUPD_Pos)))</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">/* -------- PWM_CMR : (PWM Offset: N/A) PWM Channel Mode Register -------- */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#define PWM_CMR_CPRE_Pos 0</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define PWM_CMR_CPRE_Msk (0xfu &lt;&lt; PWM_CMR_CPRE_Pos) </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#define PWM_CMR_CPRE(value) ((PWM_CMR_CPRE_Msk &amp; ((value) &lt;&lt; PWM_CMR_CPRE_Pos)))</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_2 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_4 (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_8 (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_16 (0x4u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_32 (0x5u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_64 (0x6u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_128 (0x7u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_256 (0x8u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_512 (0x9u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_1024 (0xAu &lt;&lt; 0) </span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#define   PWM_CMR_CPRE_CLKA (0xBu &lt;&lt; 0) </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#define   PWM_CMR_CPRE_CLKB (0xCu &lt;&lt; 0) </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define PWM_CMR_CALG (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#define PWM_CMR_CPOL (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define PWM_CMR_CES (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">#define PWM_CMR_DTE (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define PWM_CMR_DTHI (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#define PWM_CMR_DTLI (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">/* -------- PWM_CDTY : (PWM Offset: N/A) PWM Channel Duty Cycle Register -------- */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">#define PWM_CDTY_CDTY_Pos 0</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">#define PWM_CDTY_CDTY_Msk (0xffffffu &lt;&lt; PWM_CDTY_CDTY_Pos) </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#define PWM_CDTY_CDTY(value) ((PWM_CDTY_CDTY_Msk &amp; ((value) &lt;&lt; PWM_CDTY_CDTY_Pos)))</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">/* -------- PWM_CDTYUPD : (PWM Offset: N/A) PWM Channel Duty Cycle Update Register -------- */</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD_Pos 0</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD_Msk (0xffffffu &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos) </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD(value) ((PWM_CDTYUPD_CDTYUPD_Msk &amp; ((value) &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos)))</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">/* -------- PWM_CPRD : (PWM Offset: N/A) PWM Channel Period Register -------- */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define PWM_CPRD_CPRD_Pos 0</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#define PWM_CPRD_CPRD_Msk (0xffffffu &lt;&lt; PWM_CPRD_CPRD_Pos) </span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define PWM_CPRD_CPRD(value) ((PWM_CPRD_CPRD_Msk &amp; ((value) &lt;&lt; PWM_CPRD_CPRD_Pos)))</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">/* -------- PWM_CPRDUPD : (PWM Offset: N/A) PWM Channel Period Update Register -------- */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD_Pos 0</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD_Msk (0xffffffu &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos) </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD(value) ((PWM_CPRDUPD_CPRDUPD_Msk &amp; ((value) &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos)))</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">/* -------- PWM_CCNT : (PWM Offset: N/A) PWM Channel Counter Register -------- */</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define PWM_CCNT_CNT_Pos 0</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define PWM_CCNT_CNT_Msk (0xffffffu &lt;&lt; PWM_CCNT_CNT_Pos) </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">/* -------- PWM_DT : (PWM Offset: N/A) PWM Channel Dead Time Register -------- */</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define PWM_DT_DTH_Pos 0</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define PWM_DT_DTH_Msk (0xffffu &lt;&lt; PWM_DT_DTH_Pos) </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define PWM_DT_DTH(value) ((PWM_DT_DTH_Msk &amp; ((value) &lt;&lt; PWM_DT_DTH_Pos)))</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define PWM_DT_DTL_Pos 16</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define PWM_DT_DTL_Msk (0xffffu &lt;&lt; PWM_DT_DTL_Pos) </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define PWM_DT_DTL(value) ((PWM_DT_DTL_Msk &amp; ((value) &lt;&lt; PWM_DT_DTL_Pos)))</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">/* -------- PWM_DTUPD : (PWM Offset: N/A) PWM Channel Dead Time Update Register -------- */</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define PWM_DTUPD_DTHUPD_Pos 0</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define PWM_DTUPD_DTHUPD_Msk (0xffffu &lt;&lt; PWM_DTUPD_DTHUPD_Pos) </span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define PWM_DTUPD_DTHUPD(value) ((PWM_DTUPD_DTHUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTHUPD_Pos)))</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#define PWM_DTUPD_DTLUPD_Pos 16</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#define PWM_DTUPD_DTLUPD_Msk (0xffffu &lt;&lt; PWM_DTUPD_DTLUPD_Pos) </span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#define PWM_DTUPD_DTLUPD(value) ((PWM_DTUPD_DTLUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTLUPD_Pos)))</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_PWM_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPwmCh__num_html"><div class="ttname"><a href="structPwmCh__num.html">PwmCh_num</a></div><div class="ttdoc">PwmCh_num hardware registers.</div><div class="ttdef"><b>Definition:</b> pwm.h:41</div></div>
<div class="ttc" id="astructPwmCh__num_html_a078f485478b95cd1e7a168ab5eab8067"><div class="ttname"><a href="structPwmCh__num.html#a078f485478b95cd1e7a168ab5eab8067">PwmCh_num::PWM_DTUPD</a></div><div class="ttdeci">__O uint32_t PWM_DTUPD</div><div class="ttdoc">(PwmCh_num Offset: 0x1C) PWM Channel Dead Time Update Register</div><div class="ttdef"><b>Definition:</b> pwm.h:49</div></div>
<div class="ttc" id="astructPwmCh__num_html_a4890730c296599df60c71441cd33a173"><div class="ttname"><a href="structPwmCh__num.html#a4890730c296599df60c71441cd33a173">PwmCh_num::PWM_CPRDUPD</a></div><div class="ttdeci">__O uint32_t PWM_CPRDUPD</div><div class="ttdoc">(PwmCh_num Offset: 0x10) PWM Channel Period Update Register</div><div class="ttdef"><b>Definition:</b> pwm.h:46</div></div>
<div class="ttc" id="astructPwmCh__num_html_a57f094a421256dd066de5115edb2660e"><div class="ttname"><a href="structPwmCh__num.html#a57f094a421256dd066de5115edb2660e">PwmCh_num::PWM_CCNT</a></div><div class="ttdeci">__I uint32_t PWM_CCNT</div><div class="ttdoc">(PwmCh_num Offset: 0x14) PWM Channel Counter Register</div><div class="ttdef"><b>Definition:</b> pwm.h:47</div></div>
<div class="ttc" id="astructPwmCh__num_html_a6214028091bb04f2fae21b10c204eac7"><div class="ttname"><a href="structPwmCh__num.html#a6214028091bb04f2fae21b10c204eac7">PwmCh_num::PWM_CMR</a></div><div class="ttdeci">__IO uint32_t PWM_CMR</div><div class="ttdoc">(PwmCh_num Offset: 0x0) PWM Channel Mode Register</div><div class="ttdef"><b>Definition:</b> pwm.h:42</div></div>
<div class="ttc" id="astructPwmCh__num_html_a9a1b5f6fef4c3dd45167a1c048022cdd"><div class="ttname"><a href="structPwmCh__num.html#a9a1b5f6fef4c3dd45167a1c048022cdd">PwmCh_num::PWM_CDTYUPD</a></div><div class="ttdeci">__O uint32_t PWM_CDTYUPD</div><div class="ttdoc">(PwmCh_num Offset: 0x8) PWM Channel Duty Cycle Update Register</div><div class="ttdef"><b>Definition:</b> pwm.h:44</div></div>
<div class="ttc" id="astructPwmCh__num_html_aa931e2fbe63d8e5104cbc6605d4cd19f"><div class="ttname"><a href="structPwmCh__num.html#aa931e2fbe63d8e5104cbc6605d4cd19f">PwmCh_num::PWM_CPRD</a></div><div class="ttdeci">__IO uint32_t PWM_CPRD</div><div class="ttdoc">(PwmCh_num Offset: 0xC) PWM Channel Period Register</div><div class="ttdef"><b>Definition:</b> pwm.h:45</div></div>
<div class="ttc" id="astructPwmCh__num_html_aace480403c8aaff5871ba2e4dd486272"><div class="ttname"><a href="structPwmCh__num.html#aace480403c8aaff5871ba2e4dd486272">PwmCh_num::PWM_CDTY</a></div><div class="ttdeci">__IO uint32_t PWM_CDTY</div><div class="ttdoc">(PwmCh_num Offset: 0x4) PWM Channel Duty Cycle Register</div><div class="ttdef"><b>Definition:</b> pwm.h:43</div></div>
<div class="ttc" id="astructPwmCh__num_html_af66125bdfd293b434fbb50611edcc735"><div class="ttname"><a href="structPwmCh__num.html#af66125bdfd293b434fbb50611edcc735">PwmCh_num::PWM_DT</a></div><div class="ttdeci">__IO uint32_t PWM_DT</div><div class="ttdoc">(PwmCh_num Offset: 0x18) PWM Channel Dead Time Register</div><div class="ttdef"><b>Definition:</b> pwm.h:48</div></div>
<div class="ttc" id="astructPwmCmp_html"><div class="ttname"><a href="structPwmCmp.html">PwmCmp</a></div><div class="ttdoc">PwmCmp hardware registers.</div><div class="ttdef"><b>Definition:</b> pwm.h:52</div></div>
<div class="ttc" id="astructPwmCmp_html_a284c659bca7e07ff35fc8c2ec7f6e55b"><div class="ttname"><a href="structPwmCmp.html#a284c659bca7e07ff35fc8c2ec7f6e55b">PwmCmp::PWM_CMPM</a></div><div class="ttdeci">__IO uint32_t PWM_CMPM</div><div class="ttdoc">(PwmCmp Offset: 0x8) PWM Comparison 0 Mode Register</div><div class="ttdef"><b>Definition:</b> pwm.h:55</div></div>
<div class="ttc" id="astructPwmCmp_html_a3aed4d2faffef1fd31542d1dfe2ad100"><div class="ttname"><a href="structPwmCmp.html#a3aed4d2faffef1fd31542d1dfe2ad100">PwmCmp::PWM_CMPV</a></div><div class="ttdeci">__IO uint32_t PWM_CMPV</div><div class="ttdoc">(PwmCmp Offset: 0x0) PWM Comparison 0 Value Register</div><div class="ttdef"><b>Definition:</b> pwm.h:53</div></div>
<div class="ttc" id="astructPwmCmp_html_a47b8bfca2fac66f3f5103a0bc9a1f550"><div class="ttname"><a href="structPwmCmp.html#a47b8bfca2fac66f3f5103a0bc9a1f550">PwmCmp::PWM_CMPMUPD</a></div><div class="ttdeci">__O uint32_t PWM_CMPMUPD</div><div class="ttdoc">(PwmCmp Offset: 0xC) PWM Comparison 0 Mode Update Register</div><div class="ttdef"><b>Definition:</b> pwm.h:56</div></div>
<div class="ttc" id="astructPwmCmp_html_acc0f9de0d0b12b5d9f5b68314f56681d"><div class="ttname"><a href="structPwmCmp.html#acc0f9de0d0b12b5d9f5b68314f56681d">PwmCmp::PWM_CMPVUPD</a></div><div class="ttdeci">__O uint32_t PWM_CMPVUPD</div><div class="ttdoc">(PwmCmp Offset: 0x4) PWM Comparison 0 Value Update Register</div><div class="ttdef"><b>Definition:</b> pwm.h:54</div></div>
<div class="ttc" id="astructPwm_html"><div class="ttname"><a href="structPwm.html">Pwm</a></div><div class="ttdef"><b>Definition:</b> pwm.h:61</div></div>
<div class="ttc" id="astructPwm_html_a00025ddbc45edc6db0c57987237d2851"><div class="ttname"><a href="structPwm.html#a00025ddbc45edc6db0c57987237d2851">Pwm::PWM_FMR</a></div><div class="ttdeci">__IO uint32_t PWM_FMR</div><div class="ttdoc">(Pwm Offset: 0x5C) PWM Fault Mode Register</div><div class="ttdef"><b>Definition:</b> pwm.h:85</div></div>
<div class="ttc" id="astructPwm_html_a2c3b2b816a7371aa969783b0581a07f1"><div class="ttname"><a href="structPwm.html#a2c3b2b816a7371aa969783b0581a07f1">Pwm::PWM_IMR1</a></div><div class="ttdeci">__I uint32_t PWM_IMR1</div><div class="ttdoc">(Pwm Offset: 0x18) PWM Interrupt Mask Register 1</div><div class="ttdef"><b>Definition:</b> pwm.h:68</div></div>
<div class="ttc" id="astructPwm_html_a385a537ddc9c6c395d83d95c1a06ef19"><div class="ttname"><a href="structPwm.html#a385a537ddc9c6c395d83d95c1a06ef19">Pwm::PWM_IMR2</a></div><div class="ttdeci">__I uint32_t PWM_IMR2</div><div class="ttdoc">(Pwm Offset: 0x3C) PWM Interrupt Mask Register 2</div><div class="ttdef"><b>Definition:</b> pwm.h:77</div></div>
<div class="ttc" id="astructPwm_html_a3c375a70459bfb0beba25e92286cb3c4"><div class="ttname"><a href="structPwm.html#a3c375a70459bfb0beba25e92286cb3c4">Pwm::PWM_TCR</a></div><div class="ttdeci">__IO uint32_t PWM_TCR</div><div class="ttdoc">(Pwm Offset: 0x10C) Transmit Counter Register</div><div class="ttdef"><b>Definition:</b> pwm.h:100</div></div>
<div class="ttc" id="astructPwm_html_a43a2bcdf60ea492aa45213f1e86df095"><div class="ttname"><a href="structPwm.html#a43a2bcdf60ea492aa45213f1e86df095">Pwm::PWM_OSCUPD</a></div><div class="ttdeci">__O uint32_t PWM_OSCUPD</div><div class="ttdoc">(Pwm Offset: 0x58) PWM Output Selection Clear Update Register</div><div class="ttdef"><b>Definition:</b> pwm.h:84</div></div>
<div class="ttc" id="astructPwm_html_a442b89c8b56e3742c6a060979443c6c6"><div class="ttname"><a href="structPwm.html#a442b89c8b56e3742c6a060979443c6c6">Pwm::PWM_WPCR</a></div><div class="ttdeci">__O uint32_t PWM_WPCR</div><div class="ttdoc">(Pwm Offset: 0xE4) PWM Write Protect Control Register</div><div class="ttdef"><b>Definition:</b> pwm.h:96</div></div>
<div class="ttc" id="astructPwm_html_a4af7499a8a8c38dc36a90f07838c235c"><div class="ttname"><a href="structPwm.html#a4af7499a8a8c38dc36a90f07838c235c">Pwm::PWM_SCM</a></div><div class="ttdeci">__IO uint32_t PWM_SCM</div><div class="ttdoc">(Pwm Offset: 0x20) PWM Sync Channels Mode Register</div><div class="ttdef"><b>Definition:</b> pwm.h:70</div></div>
<div class="ttc" id="astructPwm_html_a4f928b7c529e928cd4ff9607f79cd5fd"><div class="ttname"><a href="structPwm.html#a4f928b7c529e928cd4ff9607f79cd5fd">Pwm::PWM_FSR</a></div><div class="ttdeci">__I uint32_t PWM_FSR</div><div class="ttdoc">(Pwm Offset: 0x60) PWM Fault Status Register</div><div class="ttdef"><b>Definition:</b> pwm.h:86</div></div>
<div class="ttc" id="astructPwm_html_a531917d3f450f7ad0d55e8a2106906fe"><div class="ttname"><a href="structPwm.html#a531917d3f450f7ad0d55e8a2106906fe">Pwm::PWM_SCUC</a></div><div class="ttdeci">__IO uint32_t PWM_SCUC</div><div class="ttdoc">(Pwm Offset: 0x28) PWM Sync Channels Update Control Register</div><div class="ttdef"><b>Definition:</b> pwm.h:72</div></div>
<div class="ttc" id="astructPwm_html_a64e5d011d5618d2a047b9e70dafe8a2a"><div class="ttname"><a href="structPwm.html#a64e5d011d5618d2a047b9e70dafe8a2a">Pwm::PWM_IDR2</a></div><div class="ttdeci">__O uint32_t PWM_IDR2</div><div class="ttdoc">(Pwm Offset: 0x38) PWM Interrupt Disable Register 2</div><div class="ttdef"><b>Definition:</b> pwm.h:76</div></div>
<div class="ttc" id="astructPwm_html_a698461997ab5f9b9b0a768cd6f35727a"><div class="ttname"><a href="structPwm.html#a698461997ab5f9b9b0a768cd6f35727a">Pwm::PWM_SR</a></div><div class="ttdeci">__I uint32_t PWM_SR</div><div class="ttdoc">(Pwm Offset: 0x0C) PWM Status Register</div><div class="ttdef"><b>Definition:</b> pwm.h:65</div></div>
<div class="ttc" id="astructPwm_html_a774bff16b2feb56490d046554f3da695"><div class="ttname"><a href="structPwm.html#a774bff16b2feb56490d046554f3da695">Pwm::PWM_FPE1</a></div><div class="ttdeci">__IO uint32_t PWM_FPE1</div><div class="ttdoc">(Pwm Offset: 0x6C) PWM Fault Protection Enable Register 1</div><div class="ttdef"><b>Definition:</b> pwm.h:89</div></div>
<div class="ttc" id="astructPwm_html_a7aa925947ae2f13035028966882c7887"><div class="ttname"><a href="structPwm.html#a7aa925947ae2f13035028966882c7887">Pwm::PWM_OSSUPD</a></div><div class="ttdeci">__O uint32_t PWM_OSSUPD</div><div class="ttdoc">(Pwm Offset: 0x54) PWM Output Selection Set Update Register</div><div class="ttdef"><b>Definition:</b> pwm.h:83</div></div>
<div class="ttc" id="astructPwm_html_a7d09dcdce6691f49364cdc1a28931b07"><div class="ttname"><a href="structPwm.html#a7d09dcdce6691f49364cdc1a28931b07">Pwm::PWM_FPE2</a></div><div class="ttdeci">__IO uint32_t PWM_FPE2</div><div class="ttdoc">(Pwm Offset: 0x70) PWM Fault Protection Enable Register 2</div><div class="ttdef"><b>Definition:</b> pwm.h:90</div></div>
<div class="ttc" id="astructPwm_html_a7f5c3823fd1fd2427eefee31fd075e8e"><div class="ttname"><a href="structPwm.html#a7f5c3823fd1fd2427eefee31fd075e8e">Pwm::PWM_SCUPUPD</a></div><div class="ttdeci">__O uint32_t PWM_SCUPUPD</div><div class="ttdoc">(Pwm Offset: 0x30) PWM Sync Channels Update Period Update Register</div><div class="ttdef"><b>Definition:</b> pwm.h:74</div></div>
<div class="ttc" id="astructPwm_html_a815d3fa2563b0e4d6e9d0da560689263"><div class="ttname"><a href="structPwm.html#a815d3fa2563b0e4d6e9d0da560689263">Pwm::PWM_ISR2</a></div><div class="ttdeci">__I uint32_t PWM_ISR2</div><div class="ttdoc">(Pwm Offset: 0x40) PWM Interrupt Status Register 2</div><div class="ttdef"><b>Definition:</b> pwm.h:78</div></div>
<div class="ttc" id="astructPwm_html_a97838d208b05633395843c6f436e250c"><div class="ttname"><a href="structPwm.html#a97838d208b05633395843c6f436e250c">Pwm::PWM_TPR</a></div><div class="ttdeci">__IO uint32_t PWM_TPR</div><div class="ttdoc">(Pwm Offset: 0x108) Transmit Pointer Register</div><div class="ttdef"><b>Definition:</b> pwm.h:99</div></div>
<div class="ttc" id="astructPwm_html_a9f7dadba0c48b75b8ae3009d4eed86b2"><div class="ttname"><a href="structPwm.html#a9f7dadba0c48b75b8ae3009d4eed86b2">Pwm::PWM_IER1</a></div><div class="ttdeci">__O uint32_t PWM_IER1</div><div class="ttdoc">(Pwm Offset: 0x10) PWM Interrupt Enable Register 1</div><div class="ttdef"><b>Definition:</b> pwm.h:66</div></div>
<div class="ttc" id="astructPwm_html_aa42f42c91e02a16ceae07e1ffd29b006"><div class="ttname"><a href="structPwm.html#aa42f42c91e02a16ceae07e1ffd29b006">Pwm::PWM_IER2</a></div><div class="ttdeci">__O uint32_t PWM_IER2</div><div class="ttdoc">(Pwm Offset: 0x34) PWM Interrupt Enable Register 2</div><div class="ttdef"><b>Definition:</b> pwm.h:75</div></div>
<div class="ttc" id="astructPwm_html_aa5fa0570cb3649d0b6e68e13ea72858a"><div class="ttname"><a href="structPwm.html#aa5fa0570cb3649d0b6e68e13ea72858a">Pwm::PWM_DIS</a></div><div class="ttdeci">__O uint32_t PWM_DIS</div><div class="ttdoc">(Pwm Offset: 0x08) PWM Disable Register</div><div class="ttdef"><b>Definition:</b> pwm.h:64</div></div>
<div class="ttc" id="astructPwm_html_aaaeaaa05fb609641fb915fadcc3dc440"><div class="ttname"><a href="structPwm.html#aaaeaaa05fb609641fb915fadcc3dc440">Pwm::PWM_OSS</a></div><div class="ttdeci">__O uint32_t PWM_OSS</div><div class="ttdoc">(Pwm Offset: 0x4C) PWM Output Selection Set Register</div><div class="ttdef"><b>Definition:</b> pwm.h:81</div></div>
<div class="ttc" id="astructPwm_html_aaf35cd9fcf9520cef2798f73f8ad64c9"><div class="ttname"><a href="structPwm.html#aaf35cd9fcf9520cef2798f73f8ad64c9">Pwm::PWM_PTCR</a></div><div class="ttdeci">__O uint32_t PWM_PTCR</div><div class="ttdoc">(Pwm Offset: 0x120) Transfer Control Register</div><div class="ttdef"><b>Definition:</b> pwm.h:104</div></div>
<div class="ttc" id="astructPwm_html_ab49467577b36a316a1785624f658b983"><div class="ttname"><a href="structPwm.html#ab49467577b36a316a1785624f658b983">Pwm::PWM_OOV</a></div><div class="ttdeci">__IO uint32_t PWM_OOV</div><div class="ttdoc">(Pwm Offset: 0x44) PWM Output Override Value Register</div><div class="ttdef"><b>Definition:</b> pwm.h:79</div></div>
<div class="ttc" id="astructPwm_html_ab7152d66306ca3dd7a8847787c220efa"><div class="ttname"><a href="structPwm.html#ab7152d66306ca3dd7a8847787c220efa">Pwm::PWM_WPSR</a></div><div class="ttdeci">__I uint32_t PWM_WPSR</div><div class="ttdoc">(Pwm Offset: 0xE8) PWM Write Protect Status Register</div><div class="ttdef"><b>Definition:</b> pwm.h:97</div></div>
<div class="ttc" id="astructPwm_html_acbca535e1afb2eea771be902a805d603"><div class="ttname"><a href="structPwm.html#acbca535e1afb2eea771be902a805d603">Pwm::PWM_FCR</a></div><div class="ttdeci">__O uint32_t PWM_FCR</div><div class="ttdoc">(Pwm Offset: 0x64) PWM Fault Clear Register</div><div class="ttdef"><b>Definition:</b> pwm.h:87</div></div>
<div class="ttc" id="astructPwm_html_ad51a82155083c0a472e38ec35ead027b"><div class="ttname"><a href="structPwm.html#ad51a82155083c0a472e38ec35ead027b">Pwm::PWM_ISR1</a></div><div class="ttdeci">__I uint32_t PWM_ISR1</div><div class="ttdoc">(Pwm Offset: 0x1C) PWM Interrupt Status Register 1</div><div class="ttdef"><b>Definition:</b> pwm.h:69</div></div>
<div class="ttc" id="astructPwm_html_ad62fa8b62132f43ecad377a1a2b4e9e3"><div class="ttname"><a href="structPwm.html#ad62fa8b62132f43ecad377a1a2b4e9e3">Pwm::PWM_IDR1</a></div><div class="ttdeci">__O uint32_t PWM_IDR1</div><div class="ttdoc">(Pwm Offset: 0x14) PWM Interrupt Disable Register 1</div><div class="ttdef"><b>Definition:</b> pwm.h:67</div></div>
<div class="ttc" id="astructPwm_html_adc82466754e7003ffc6f0017aaef1b41"><div class="ttname"><a href="structPwm.html#adc82466754e7003ffc6f0017aaef1b41">Pwm::PWM_SMMR</a></div><div class="ttdeci">__IO uint32_t PWM_SMMR</div><div class="ttdoc">(Pwm Offset: 0xB0) PWM Stepper Motor Mode Register</div><div class="ttdef"><b>Definition:</b> pwm.h:94</div></div>
<div class="ttc" id="astructPwm_html_ae849226c0b45aa1e7a4b6353970f7cc0"><div class="ttname"><a href="structPwm.html#ae849226c0b45aa1e7a4b6353970f7cc0">Pwm::PWM_OS</a></div><div class="ttdeci">__IO uint32_t PWM_OS</div><div class="ttdoc">(Pwm Offset: 0x48) PWM Output Selection Register</div><div class="ttdef"><b>Definition:</b> pwm.h:80</div></div>
<div class="ttc" id="astructPwm_html_ae882960dac7c43b93dd7c7c65f865086"><div class="ttname"><a href="structPwm.html#ae882960dac7c43b93dd7c7c65f865086">Pwm::PWM_TNPR</a></div><div class="ttdeci">__IO uint32_t PWM_TNPR</div><div class="ttdoc">(Pwm Offset: 0x118) Transmit Next Pointer Register</div><div class="ttdef"><b>Definition:</b> pwm.h:102</div></div>
<div class="ttc" id="astructPwm_html_af415db1b2febc3e80ec38090b1b868ce"><div class="ttname"><a href="structPwm.html#af415db1b2febc3e80ec38090b1b868ce">Pwm::PWM_PTSR</a></div><div class="ttdeci">__I uint32_t PWM_PTSR</div><div class="ttdoc">(Pwm Offset: 0x124) Transfer Status Register</div><div class="ttdef"><b>Definition:</b> pwm.h:105</div></div>
<div class="ttc" id="astructPwm_html_af41ab319e44cd37c0b401f88d917b2db"><div class="ttname"><a href="structPwm.html#af41ab319e44cd37c0b401f88d917b2db">Pwm::PWM_TNCR</a></div><div class="ttdeci">__IO uint32_t PWM_TNCR</div><div class="ttdoc">(Pwm Offset: 0x11C) Transmit Next Counter Register</div><div class="ttdef"><b>Definition:</b> pwm.h:103</div></div>
<div class="ttc" id="astructPwm_html_af44b7c080ed575114213168f370af1fe"><div class="ttname"><a href="structPwm.html#af44b7c080ed575114213168f370af1fe">Pwm::PWM_CLK</a></div><div class="ttdeci">__IO uint32_t PWM_CLK</div><div class="ttdoc">(Pwm Offset: 0x00) PWM Clock Register</div><div class="ttdef"><b>Definition:</b> pwm.h:62</div></div>
<div class="ttc" id="astructPwm_html_af45588bc983b3bd8b68feae558217f4f"><div class="ttname"><a href="structPwm.html#af45588bc983b3bd8b68feae558217f4f">Pwm::PWM_SCUP</a></div><div class="ttdeci">__IO uint32_t PWM_SCUP</div><div class="ttdoc">(Pwm Offset: 0x2C) PWM Sync Channels Update Period Register</div><div class="ttdef"><b>Definition:</b> pwm.h:73</div></div>
<div class="ttc" id="astructPwm_html_af98a5a75cda31546c3f10d98e40b1df2"><div class="ttname"><a href="structPwm.html#af98a5a75cda31546c3f10d98e40b1df2">Pwm::PWM_ENA</a></div><div class="ttdeci">__O uint32_t PWM_ENA</div><div class="ttdoc">(Pwm Offset: 0x04) PWM Enable Register</div><div class="ttdef"><b>Definition:</b> pwm.h:63</div></div>
<div class="ttc" id="astructPwm_html_afbc559f12d88e2534b943236d8e1a28f"><div class="ttname"><a href="structPwm.html#afbc559f12d88e2534b943236d8e1a28f">Pwm::PWM_FPV</a></div><div class="ttdeci">__IO uint32_t PWM_FPV</div><div class="ttdoc">(Pwm Offset: 0x68) PWM Fault Protection Value Register</div><div class="ttdef"><b>Definition:</b> pwm.h:88</div></div>
<div class="ttc" id="astructPwm_html_afe7ebaa1b564156e7c974cc8743bf6b0"><div class="ttname"><a href="structPwm.html#afe7ebaa1b564156e7c974cc8743bf6b0">Pwm::PWM_OSC</a></div><div class="ttdeci">__O uint32_t PWM_OSC</div><div class="ttdoc">(Pwm Offset: 0x50) PWM Output Selection Clear Register</div><div class="ttdef"><b>Definition:</b> pwm.h:82</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
