vram_end	,	V_341
R300_TX_FORMAT_FL_I16	,	V_258
R300_RB3D_DSTCACHE_CTLSTAT	,	V_58
upper_32_bits	,	F_13
set_page	,	V_31
dev	,	V_33
radeon_gart_table_vram_free	,	F_30
r300_init	,	F_133
num_gpu_pages	,	V_27
aa	,	V_304
ARRAY_SIZE	,	F_86
r100_reloc_pitch_offset	,	F_73
G_000E40_VAP_BUSY	,	F_56
S_0000F0_SOFT_RESET_VAP	,	F_49
"IB initialization failed (%d).\n"	,	L_34
RADEON_SRC_PITCH_OFFSET	,	V_207
radeon_fence	,	V_52
fence_drv	,	V_71
RREG32_PCIE	,	F_8
pr_err	,	F_75
reg_safe_bm	,	V_329
r100_cp_init	,	F_107
R300_TX_FORMAT_Z3Y3X2	,	V_254
R300_RE_SCISSORS_TL	,	V_56
"failed initializing CP (%d).\n"	,	L_33
bios	,	V_352
CHIP_R350	,	V_135
R300_TX_OFFSET_0	,	V_219
color_channel_mask	,	V_295
ASIC_IS_AVIVO	,	F_138
R300_GA_POLY_MODE	,	V_117
RREG32	,	F_4
R300_TX_FORMAT_Z11Y11X10	,	V_269
"No reloc for packet3 %d\n"	,	L_26
RADEON_PCIE_DATA	,	V_9
"Packet3 opcode %x not supported\n"	,	L_28
r300_cs_parse	,	F_80
R300_TX_FORMAT_W2Z10Y10X10	,	V_272
seq	,	V_73
R300_MS_X1_SHIFT	,	V_100
cb	,	V_212
R300_MS_Y4_SHIFT	,	V_110
R300_RB3D_AARESOLVE_OFFSET	,	V_303
i	,	V_12
RADEON_PCIE_TX_DISCARD_RD_ADDR_HI	,	V_47
irq	,	V_347
RADEON_PCIE_TX_GART_START_LO	,	V_36
m	,	V_182
vap_vf_cntl	,	V_231
PACKET3_3D_CLEAR_ZMASK	,	V_323
RADEON_HOST_PATH_CNTL	,	V_66
p	,	V_193
RADEON_WAIT_DMA_GUI_IDLE	,	V_65
"GPU reset succeed\n"	,	L_10
r	,	V_5
R300_TX_FORMAT_FL_I32	,	V_273
"PRIM_WALK must be 3 for IMMD draw\n"	,	L_27
R300_DC_AUTOFLUSH_ENABLE	,	V_138
RADEON_PCIE_LC_LINK_WIDTH_MASK	,	V_177
v	,	V_10
txdepth	,	V_293
rv370_pcie_gart_set_page	,	F_14
pll_errata	,	V_123
"PCIE_TX_GART_START_LO 0x%08x\n"	,	L_13
config	,	V_67
RADEON_TILING_MACRO	,	V_223
PACKET3_3D_DRAW_INDX_2	,	V_321
R300_GA_ENHANCE	,	V_114
RADEON_IS_PCI	,	V_345
opcode	,	V_311
R300_TX_FORMAT_B8G8_B8G8	,	V_265
r300_clock_startup	,	F_93
R300_RB3D_AARESOLVE_PITCH	,	V_306
reg	,	V_3
"Failed to create r100_mc debugfs file.\n"	,	L_30
ret	,	V_144
R300_GB_SELECT	,	V_92
RADEON_ISYNC_CPSCRATCH_IDLEGUI	,	V_88
RADEON_GART_PAGE_READ	,	V_16
radeon_gart_table_vram_pin	,	F_24
radeon_gart_fini	,	F_29
rv370_debugfs_pcie_gart_info_init	,	F_19
count	,	V_316
RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT	,	V_176
gart	,	V_24
G_000E40_GUI_ACTIVE	,	F_44
"PCIE_TX_GART_END_HI 0x%08x\n"	,	L_16
spin_unlock_irqrestore	,	F_5
DRM_ERROR	,	F_20
RADEON_PCIE_LC_RECONFIG_LATER	,	V_179
RADEON_PCIE_LC_SHORT_RECONFIG_EN	,	V_180
RADEON_CP_RB_WPTR	,	V_151
radeon_boot_test_post_card	,	F_140
PACKET3_3D_DRAW_INDX	,	V_320
cmask_filp	,	V_238
rv370_pcie_gart_init	,	F_16
R300_TX_FORMAT_FL_R16G16B16A16	,	V_275
private	,	V_186
RADEON_CFG_ATI_REV_A11	,	V_128
r100_mc_resume	,	F_57
is_atom_bios	,	V_353
R300_RB2D_DSTCACHE_MODE	,	V_137
RADEON_IS_AGP	,	V_162
RADEON_PCIE_TX_GART_BASE	,	V_44
scratch_reg	,	V_72
hard	,	V_140
gtt_end	,	V_39
asic	,	V_28
get_page_entry	,	V_30
RADEON_PCIE_TX_GART_START_HI	,	V_42
"radeon: %d quad pipes, %d Z pipes initialized\n"	,	L_7
radeon_gem_fini	,	F_125
R100_TRACK_COMP_DXT35	,	V_284
RADEON_DST_PITCH_OFFSET	,	V_206
RADEON_GART_PAGE_SNOOP	,	V_20
R300_TXO_MACRO_TILE	,	V_224
radeon_gart_table_vram_alloc	,	F_21
R300_RB3D_ZCACHE_CTLSTAT	,	V_60
R300_TX_FORMAT_D3DMFT_CxV8U8	,	V_264
R300_PTE_UNSNOOPED	,	V_21
RADEON_PCIE_TX_GART_ERROR	,	V_48
dev_private	,	V_189
"failed to reset GPU\n"	,	L_9
R300_PIPE_COUNT_RV350	,	V_83
gb_tile_config	,	V_76
pci_save_state	,	F_47
tex_coord_type	,	V_251
R300_WR_COMP_ENABLE	,	V_300
family	,	V_124
S_000148_MC_FB_TOP	,	F_92
"Invalid color buffer format (%d) !\n"	,	L_21
S_00014C_MC_AGP_TOP	,	F_90
"Forbidden bit TXFORMAT_MSB\n"	,	L_24
ENOMEM	,	V_327
R300_GB_MSPOS1	,	V_106
R300_GB_MSPOS0	,	V_97
S_00000D_FORCE_VIP	,	F_97
RADEON_IS_PCIE	,	V_166
R300_DST_PIPE_CONFIG	,	V_90
radeon_gtt_location	,	F_61
tmp	,	V_11
RADEON_PCIE_TX_DISCARD_RD_ADDR_LO	,	V_45
ib	,	V_201
R_000170_AGP_BASE	,	V_337
pitch	,	V_244
RADEON_RING_TYPE_GFX_INDEX	,	V_346
ddev	,	V_350
rv370_pcie_wreg	,	F_6
radeon_gart_table_vram_unpin	,	F_27
G_000E40_GA_BUSY	,	F_55
r100_enable_bm	,	F_54
RADEON_SW_INT_FIRE	,	V_75
R300_MS_Y2_SHIFT	,	V_103
R300_MS_X4_SHIFT	,	V_109
r100_cs_track	,	V_199
RADEON_PCIE_TX_GART_EN	,	V_49
RADEON_NB_TOM	,	V_160
vram_width	,	V_157
radeon_ib_pool_fini	,	F_124
R100_TRACK_COMP_NONE	,	V_256
r100_cs_parse_packet0	,	F_84
radeon_cs_dump_packet	,	F_72
radeon_bo_list	,	V_197
R_0000F0_RBBM_SOFT_RESET	,	V_152
DRM_INFO	,	F_25
status	,	V_143
RADEON_PCIE_LC_RECONFIG_NOW	,	V_178
z_enabled	,	V_246
R_000148_MC_FB_LOCATION	,	V_340
radeon_cs_packet_next_reloc	,	F_74
r100_cs_track_clear	,	F_82
save	,	V_142
RADEON_ISYNC_WAIT_IDLEGUI	,	V_87
R300_MSBD0_X_SHIFT	,	V_105
"PCIE_TX_GART_CNTL 0x%08x\n"	,	L_11
R300_DEPTHMACROTILE_ENABLE	,	V_247
"Invalid z buffer format (%d) !\n"	,	L_22
radeon_cs_packet_parse	,	F_83
radeon_scratch_init	,	F_135
r300_mc_program	,	F_87
radeon_fence_driver_init	,	F_144
RADEON_GPU_PAGE_MASK	,	V_40
RADEON_TILING_MICRO_SQUARE	,	V_227
R300_TX_FORMAT_Y16X16	,	V_267
"GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n"	,	L_35
R300_PTE_WRITEABLE	,	V_19
length_dw	,	V_334
PACKET3_3D_LOAD_VBPNTR	,	V_312
r100_vga_render_disable	,	F_134
r100_mc_stop	,	F_45
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_4
RADEON_TILING_MICRO	,	V_225
r100_cp_disable	,	F_117
"Failed to wait MC idle before programming MC.\n"	,	L_31
R300_GA_DEADLOCK_CNTL	,	V_115
"failed initializing CP fences (%d).\n"	,	L_32
tlb_flush	,	V_29
R300_BACK_PTYPE_TRIANGE	,	V_119
num_levels	,	V_291
S_0000F0_SOFT_RESET_CP	,	F_52
minor	,	V_188
RADEON_RB_RPTR_WR_ENA	,	V_149
gtt_base_align	,	V_161
gpu_offset	,	V_215
rv370_debugfs_pcie_gart_info	,	F_65
R300_MS_X3_SHIFT	,	V_107
R300_MS_Y3_SHIFT	,	V_108
roundup_h	,	V_286
rv370_pcie_gart_fini	,	F_28
pdev	,	V_133
R300_PIPE_COUNT_R300	,	V_80
R300_PIPE_COUNT_R420	,	V_82
"PCIE_TX_GART_BASE 0x%08x\n"	,	L_12
mb	,	F_10
u32	,	T_4
RADEON_CS_KEEP_TILING_FLAGS	,	V_221
mc	,	V_37
radeon_fence_driver_start_ring	,	F_104
tiling_flags	,	V_222
R_00015C_AGP_BASE_2	,	V_339
agp_base	,	V_338
R300_TX_FORMAT_FL_I16A16	,	V_268
vram_is_ddr	,	V_154
R300_PIPE_COUNT_R420_3P	,	V_81
r100_bm_disable	,	F_48
R300_TX_FORMAT_W8Z8Y8X8	,	V_271
r100_packet3_load_vbpntr	,	F_77
cpp	,	V_245
r300_mc_init	,	F_58
roundup_w	,	V_285
PACKET3_3D_DRAW_IMMD_2	,	V_317
filp	,	V_239
RADEON_PCIE_LC_LINK_WIDTH_X0	,	V_167
aa_dirty	,	V_305
r300_gpu_init	,	F_40
RADEON_PCIE_LC_LINK_WIDTH_X1	,	V_168
r300_fini	,	F_120
RADEON_PCIE_LC_LINK_WIDTH_X2	,	V_169
entry	,	V_22
R300_MSBD0_Y_SHIFT	,	V_104
RADEON_CONFIG_CNTL	,	V_126
RADEON_PCIE_LC_LINK_WIDTH_X4	,	V_170
R300_PIPE_AUTO_CONFIG	,	V_91
spin_lock_irqsave	,	F_2
RADEON_PCIE_LC_LINK_WIDTH_X8	,	V_171
R300_GB_ENABLE	,	V_93
gtt_start	,	V_38
accel_working	,	V_351
R300_TX_FORMAT_X8	,	V_252
R300_PTE_READABLE	,	V_17
R300_TXO_MICRO_TILE_SQUARE	,	V_228
idx_value	,	V_203
rv370_pcie_gart_disable	,	F_26
pkt	,	V_195
"(%s:%d) RBBM_STATUS=0x%08X\n"	,	L_8
radeon_fence_driver_fini	,	F_129
R300_MS_Y1_SHIFT	,	V_101
R300_GA_ROUND_MODE	,	V_120
R300_RB3D_DC_FLUSH	,	V_59
num_cb	,	V_240
r300_packet0_check	,	F_69
R300_GA_FASTSYNC_CNTL	,	V_116
writel	,	F_15
dev_warn	,	F_112
RADEON_ISYNC_ANY2D_IDLE3D	,	V_85
R300_MS_Y0_SHIFT	,	V_99
u64	,	T_5
RADEON_MC_STATUS	,	V_131
radeon_ib_pool_init	,	F_108
R300_MS_X5_SHIFT	,	V_111
S_0000F0_SOFT_RESET_GA	,	F_50
fence	,	V_53
r100_irq_disable	,	F_119
drm_info_node	,	V_184
ring	,	V_55
RADEON_CRTC_GUI_TRIG_VLINE	,	V_205
R300_RE_SCISSORS_BR	,	V_57
rv370_get_pcie_lanes	,	F_64
radeon_agp_init	,	F_142
CONFIG_DEBUG_FS	,	V_190
r100_cs_track_check_pkt3_indx_buffer	,	F_78
R300_GB_TILE_CONFIG	,	V_89
pr_warn	,	F_42
vram_start	,	V_46
PACKET0	,	F_33
lanes	,	V_163
"Unknown packet type %d !\n"	,	L_29
S_00000D_FORCE_VAP	,	F_98
defined	,	F_67
hyperz_filp	,	V_296
height	,	V_290
R300_TX_FORMAT_Z5Y6X5	,	V_260
RADEON_PCIE_TX_GART_END_HI	,	V_43
radeon_asic_reset	,	F_111
"Disabling GPU acceleration\n"	,	L_37
radeon_update_bandwidth_info	,	F_62
r100_restore_sanity	,	F_136
node	,	V_185
link_width_cntl	,	V_164
use_pitch	,	V_292
R300_MS_Y5_SHIFT	,	V_112
max_indx	,	V_233
R300_TX_FORMAT_Z10Y11X11	,	V_270
radeon_combios_init	,	F_139
GFP_KERNEL	,	V_326
device	,	V_134
r300_set_reg_safe	,	F_85
radeon_wb_disable	,	F_118
"RV370 PCIE GART already initialized\n"	,	L_1
r100_cs_packet_parse_vline	,	F_71
PACKET3_NOP	,	V_325
R_00014C_MC_AGP_LOCATION	,	V_336
radeon_legacy_set_clock_gating	,	F_94
R300_TX_FORMAT_Y4X4	,	V_253
R300_TX_FORMAT_ATI2N	,	V_280
r100_pci_gart_fini	,	F_126
seq_printf	,	F_66
RADEON_HDP_READ_BUFFER_INVALIDATE	,	V_70
rdev	,	V_2
rv370_pcie_gart_tlb_flush	,	F_7
radeon_surface_init	,	F_114
reloc	,	V_198
radeon_combios_asic_init	,	F_113
"PCIE_TX_GART_START_HI 0x%08x\n"	,	L_14
R300_TILE_SIZE_16	,	V_78
radeon_atombios_fini	,	F_131
aaresolve	,	V_308
radeon_dynclks	,	V_342
seq_file	,	V_181
R300_MS_X2_SHIFT	,	V_102
"No reloc for ib[%d]=0x%04X\n"	,	L_18
uint32_t	,	T_1
width_11	,	V_287
DRM_UDELAY	,	F_39
radeon_cs_packet	,	V_194
r300_asic_reset	,	F_43
r300_packet3_check	,	F_76
r300_reg_safe_bm	,	V_335
r100_set_common_regs	,	F_101
R100_TRACK_COMP_DXT1	,	V_279
radeon_ring_lock	,	F_35
RADEON_CP_CSQ_CNTL	,	V_147
radeon_bo_init	,	F_145
textures	,	V_229
radeon_device	,	V_1
RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD	,	V_35
mdelay	,	F_51
__iomem	,	T_3
RADEON_GART_PAGE_WRITE	,	V_18
R300_TX_FORMAT_W1Z5Y5X5	,	V_263
r300_errata	,	F_37
"PCIE_TX_GART_END_LO 0x%08x\n"	,	L_15
WREG32_PLL	,	F_99
RADEON_WAIT_3D_IDLECLEAN	,	V_63
cs_flags	,	V_220
radeon_ring	,	V_54
PACKET3_3D_CLEAR_HIZ	,	V_322
"Invalid color buffer format (%d)!\n"	,	L_20
AVIVO_D1MODE_VLINE_START_END	,	V_204
r300_ring_start	,	F_34
R300_TX_FORMAT_G8R8_G8B8	,	V_266
RADEON_PCIE_TX_GART_END_LO	,	V_41
R300_TX_FORMAT_FL_R32G32B32A32	,	V_277
R300_DEPTHMICROTILE_TILED_SQUARE	,	V_249
radeon_pm_fini	,	F_121
WARN	,	F_17
tile_flags	,	V_202
RADEON_ISYNC_ANY3D_IDLE2D	,	V_86
S_00000D_FORCE_CP	,	F_96
R300_MS_X0_SHIFT	,	V_98
"Failed to register debugfs file for PCIE gart !\n"	,	L_2
zb_dirty	,	V_218
r100_pci_gart_disable	,	F_110
idx	,	V_196
CHIP_RV530	,	V_310
R300_TX_FORMAT_W16Z16Y16X16	,	V_274
radeon_get_ib_value	,	F_70
R300_RB3D_COLOROFFSET3	,	V_211
R300_FAST_FILL_ENABLE	,	V_301
radeon_wb_fini	,	F_123
R300_RB3D_COLOROFFSET2	,	V_210
installed	,	V_348
WREG32	,	F_3
CHIP_RV515	,	V_234
R300_RB3D_COLOROFFSET1	,	V_209
R300_TXO_MICRO_TILE	,	V_226
R300_RB3D_COLOROFFSET0	,	V_208
immd_dwords	,	V_315
radeon_irq_kms_init	,	F_105
CHIP_ERRATA_R300_CG	,	V_129
dev_err	,	F_23
r300_suspend	,	F_115
R300_COLOR_MICROTILE_ENABLE	,	V_242
kzalloc	,	F_81
pcie_reg_mask	,	V_8
RADEON_IS_IGP	,	V_159
RADEON_PCIE_TX_GART_INVALIDATE_TLB	,	V_14
mask	,	V_165
R300_TX_FORMAT_DXT5	,	V_283
R300_TX_FORMAT_DXT3	,	V_282
R300_TX_FORMAT_DXT1	,	V_278
"Expecting combios for RS400/RS480 GPU\n"	,	L_36
RADEON_PCIE_LC_LINK_WIDTH_RD_MASK	,	V_175
radeon_cs_parser	,	V_192
R300_MC_IDLE	,	V_132
ptr	,	V_23
R300_TX_FORMAT_Z6Y5X5	,	V_261
r100_mc_save	,	V_141
RADEON_MEM_CNTL	,	V_155
R300_RB3D_AARESOLVE_CTL	,	V_307
S_000148_MC_FB_START	,	F_91
R_000E40_RBBM_STATUS	,	V_145
PACKET3_3D_DRAW_VBUF	,	V_318
S_00014C_MC_AGP_START	,	F_89
radeon_pm_suspend	,	F_116
base	,	V_153
R300_ZC_FLUSH	,	V_61
num_gb_pipes	,	V_79
rv370_pcie_gart_get_page_entry	,	F_11
R300_HIZ_ENABLE	,	V_298
uint64_t	,	T_2
RADEON_GEN_INT_STATUS	,	V_74
dev_info	,	F_46
rv370_set_pcie_lanes	,	F_63
pci_restore_state	,	F_53
radeon_wb_init	,	F_103
drm_device	,	V_187
"PCIE_TX_GART_ERROR 0x%08x\n"	,	L_17
rv370_pcie_gart_info_list	,	V_191
R300_COLOR_TILE_ENABLE	,	V_241
blend_read_enable	,	V_302
radeon_vram_location	,	F_60
"No VRAM object for PCIE GART.\n"	,	L_3
R300_ZC_FREE	,	V_95
R300_DC_DC_DISABLE_IGNORE_PE	,	V_139
R300_GEOMETRY_ROUND_NEAREST	,	V_121
zb	,	V_217
tex_dirty	,	V_230
aper_base	,	V_158
r300_resume	,	F_109
fail	,	V_235
PACKET3_3D_CLEAR_CMASK	,	V_324
radeon_ring_unlock_commit	,	F_36
__func__	,	V_146
R300_ZB_DEPTHOFFSET	,	V_216
CHIP_R420	,	V_281
CHIP_R300	,	V_125
radeon_irq_kms_fini	,	F_128
r300_startup	,	F_100
usec_timeout	,	V_130
R300_TX_FORMAT_Y8X8	,	V_259
kfree	,	F_132
PACKET3_INDX_BUFFER	,	V_313
flags	,	V_4
R_0007C0_CP_STAT	,	V_349
RADEON_PCIE_LC_LINK_WIDTH_CNTL	,	V_174
enabled	,	V_250
rv370_pcie_rreg	,	F_1
r100_pci_gart_enable	,	F_102
R300_COLOR_MICROTILE_SQUARE_ENABLE	,	V_243
R300_RD_COMP_ENABLE	,	V_299
R300_DEPTHMICROTILE_TILED	,	V_248
gtt_size	,	V_50
R300_COLOR_ROUND_NEAREST	,	V_122
radeon_pm_init	,	F_147
vap_alt_nverts	,	V_236
WREG32_PCIE	,	F_9
R300_TX_FORMAT_X16	,	V_257
RADEON_PCIE_INDEX	,	V_7
R300_GB_AA_CONFIG	,	V_96
"Invalid RB3D_CCTL: Cannot enable CMASK.\n"	,	L_19
r100_irq_set	,	F_106
RADEON_CP_RB_RPTR_WR	,	V_150
robj	,	V_25
EINVAL	,	V_34
"Invalid texture format %u\n"	,	L_23
R300_TX_FORMAT_FL_I32A32	,	V_276
R300_MEM_NUM_CHANNELS_MASK	,	V_156
compress_format	,	V_255
width	,	V_289
PACKET3_3D_DRAW_IMMD	,	V_314
hdp_cntl	,	V_69
R300_MSBD1_SHIFT	,	V_113
num_z_pipes	,	V_136
table_size	,	V_26
data	,	V_183
rv370_pcie_gart_enable	,	F_22
table_addr	,	V_32
R300_ENABLE_TILING	,	V_77
r100_cs_track_check	,	F_79
lower_32_bits	,	F_12
RADEON_WAIT_UNTIL	,	V_62
CHIP_RV380	,	V_344
RADEON_CFG_ATI_REV_ID_MASK	,	V_127
RADEON_ISYNC_CNTL	,	V_84
RADEON_CP_RB_CNTL	,	V_148
RREG32_PLL	,	F_95
offset	,	V_213
maxy	,	V_237
chunk_ib	,	V_333
radeon_ring_write	,	F_32
R300_TX_FORMAT_W4Z4Y4X4	,	V_262
reg_safe_bm_size	,	V_330
r100_pci_gart_init	,	F_146
r100_vram_init_sizes	,	F_59
radeon_get_clock_info	,	F_141
RADEON_PCIE_TX_GART_CNTL	,	V_13
RADEON_PACKET_TYPE3	,	V_332
RADEON_WAIT_2D_IDLECLEAN	,	V_64
RADEON_PACKET_TYPE2	,	V_331
r300_fence_ring_emit	,	F_31
R300_ZB_ZPASS_ADDR	,	V_294
R300_RB3D_DC_FREE	,	V_94
r300_mc_wait_for_idle	,	F_38
r100_cp_fini	,	F_122
radeon_get_bios	,	F_137
radeon_bo_fini	,	F_130
PACKET3_3D_DRAW_VBUF_2	,	V_319
r100_gui_wait_for_idle	,	F_41
ready	,	V_51
radeon_agp_disable	,	F_143
radeon_gart_init	,	F_18
addr	,	V_15
track	,	V_200
zb_cb_clear	,	V_297
RADEON_PACKET_TYPE0	,	V_328
radeon_agp_fini	,	F_127
"Failed to wait GUI idle while programming pipes. Bad things might happen.\n"	,	L_5
radeon_debugfs_add_files	,	F_68
r100_debugfs_mc_info_init	,	F_88
RADEON_PCIE_LC_LINK_WIDTH_X16	,	V_173
RADEON_PCIE_LC_LINK_WIDTH_X12	,	V_172
CHIP_RV350	,	V_309
R_00000D_SCLK_CNTL	,	V_343
pcie_idx_lock	,	V_6
cb_dirty	,	V_214
r300	,	V_68
vtx_size	,	V_232
R300_FRONT_PTYPE_TRIANGE	,	V_118
height_11	,	V_288
"Forbidden register 0x%04X in cs at %d (val=%08x)\n"	,	L_25
"Failed to wait MC idle while programming pipes. Bad things might happen.\n"	,	L_6
