Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : Adder
Version: B-2008.09
Date   : Thu May 25 16:51:42 2017
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10
Wire Load Model Mode: top

  Startpoint: Sum_reg[0] (rising edge-triggered flip-flop clocked by clock)
  Endpoint: Sum[0] (output port clocked by clock)
  Path Group: clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  Sum_reg[0]/CK (DFF_X2)                 0.0000     0.0000 r
  Sum_reg[0]/Q (DFF_X2)                  0.1035     0.1035 r
  Sum[0] (out)                           0.0000     0.1035 r
  data arrival time                                 0.1035

  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  output external delay                 -0.5660    -0.5160
  data required time                               -0.5160
  -----------------------------------------------------------
  data required time                               -0.5160
  data arrival time                                -0.1035
  -----------------------------------------------------------
  slack (MET)                                       0.6195


1
