[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~FMULnoRound|LZC",
    "duplicate":"~FMULnoRound|FMULnoRound/aLZC_lzc:LZC",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~FMULnoRound|LZC_1",
    "duplicate":"~FMULnoRound|FMULnoRound/bLZC_lzc:LZC",
    "index":0.5
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FMULnoRound|FMULnoRound>io_toFADD_inter_flags_isInv",
    "sources":[
      "~FMULnoRound|FMULnoRound>io_a",
      "~FMULnoRound|FMULnoRound>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FMULnoRound|FMULnoRound>io_toFADD_fp_prod",
    "sources":[
      "~FMULnoRound|FMULnoRound>io_a",
      "~FMULnoRound|FMULnoRound>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FMULnoRound|FMULnoRound>io_toFADD_inter_flags_isInf",
    "sources":[
      "~FMULnoRound|FMULnoRound>io_a",
      "~FMULnoRound|FMULnoRound>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FMULnoRound|FMULnoRound>io_toFADD_inter_flags_isNaN",
    "sources":[
      "~FMULnoRound|FMULnoRound>io_a",
      "~FMULnoRound|FMULnoRound>io_b"
    ]
  }
]