Program 0 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Skipping memory2c_align.syn.v, seems like a file meant for synthesis
Skipping memory2c.syn.v, seems like a file meant for synthesis
-------------------------------------------------
Step: 2
Compiling the following verilog files: addr16.v alu_arith_block.v alu_control.v alu.v branch_control.v branchjump.v cla16.v cla4.v clkrst.v computewritereg.v control.v decoder3_8.v decode.v dff.v eightmux8_1.v execute.v fetch.v flush.v forwarding.v memory2c_align.v memory2c.v memory.v mux2_1.v mux4_1.v mux8_1.v nand2.v nand3.v non_alu.v nor2.v nor3.v not1.v proc_hier_pbench.v proc_hier.v proc.v reg_cell.v register.v rf_bypass.v rf.v shift_rotate_0.v shift_rotate_2.v shift_rotate_4.v shift_rotate_8.v shift_rotate.v sign_extend.v stall_flush.v stall.v writeback.v xor2.v xor3.v 
Top module: proc_hier_pbench
Compilation log in wsrun.log
Executing rm -rf __work dump.wlf dump.vcd diff.trace diff.ptrace archsim.trace archsim.ptrace verilogsim.trace verilogsim.ptrace
Executing vlib __work
Executing vlog +define+RANDSEED=3 -work __work addr16.v alu_arith_block.v alu_control.v alu.v branch_control.v branchjump.v cla16.v cla4.v clkrst.v computewritereg.v control.v decoder3_8.v decode.v dff.v eightmux8_1.v execute.v fetch.v flush.v forwarding.v memory2c_align.v memory2c.v memory.v mux2_1.v mux4_1.v mux8_1.v nand2.v nand3.v non_alu.v nor2.v nor3.v not1.v proc_hier_pbench.v proc_hier.v proc.v reg_cell.v register.v rf_bypass.v rf.v shift_rotate_0.v shift_rotate_2.v shift_rotate_4.v shift_rotate_8.v shift_rotate.v sign_extend.v stall_flush.v stall.v writeback.v xor2.v xor3.v
Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module addr16
-- Compiling module alu_arith_block
-- Compiling module alu_control
-- Compiling module alu
-- Compiling module branch_control
-- Compiling module branchjump
-- Compiling module cla16
-- Compiling module cla4
-- Compiling module clkrst
-- Compiling module computewritereg
-- Compiling module control
-- Compiling module decoder3_8
-- Compiling module decode
-- Compiling module dff
-- Compiling module eightmux8_1
-- Compiling module execute
-- Compiling module fetch
-- Compiling module flush
-- Compiling module forwarding
-- Compiling module memory2c_align
-- Compiling module memory2c
-- Compiling module memory
-- Compiling module mux2_1
-- Compiling module mux4_1
-- Compiling module mux8_1
-- Compiling module nand2
-- Compiling module nand3
-- Compiling module non_alu
-- Compiling module nor2
-- Compiling module nor3
-- Compiling module not1
-- Compiling module proc_hier_pbench
-- Compiling module proc_hier
-- Compiling module proc
-- Compiling module reg_cell
-- Compiling module register
-- Compiling module rf_bypass
-- Compiling module rf
-- Compiling module shift_rotate_0
-- Compiling module shift_rotate_2
-- Compiling module shift_rotate_4
-- Compiling module shift_rotate_8
-- Compiling module shift_rotate
-- Compiling module sign_extend
-- Compiling module stall_flush
-- Compiling module stall
-- Compiling module writeback
-- Compiling module xor2
-- Compiling module xor3

Top level modules:
	memory2c
	nand2
	nand3
	nor3
	proc_hier_pbench
	xor2
	xor3
-------------------------------------------------
Step: 3
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 4
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 5
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 6
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm.
Program 1 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm.
Program 2 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm.
Program 3 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm.
Program 4 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm.
Program 5 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm.
Program 6 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm.
Program 7 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm.
Program 8 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm.
Program 9 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm.
Program 10 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm.
Program 11 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm.
Program 12 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm.
Program 13 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm.
Program 14 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm.
Program 15 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm.
Program 16 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm.
Program 17 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm.
Program 18 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm.
Program 19 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm.
Program 20 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm.
Program 21 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm.
Program 22 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm.
Program 23 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm.
Program 24 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm.
Program 25 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm.
Program 26 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm.
Program 27 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm.
Program 28 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm.
Program 29 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm.
Program 30 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm.
Program 31 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm.
Program 32 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm.
Program 33 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm.
Program 34 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm.
Program 35 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm.
Program 36 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm.
Program 37 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm.
Program 38 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm.
Program 39 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm.
Program 40 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm.
Program 41 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm.
Program 42 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm.
Program 43 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm.
Program 44 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm.
Program 45 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm.
Program 46 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm.
Program 47 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm.
Program 48 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm.
Program 49 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm.
Program 50 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm.
Program 51 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm.
Program 52 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm.
Program 53 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm.
Program 54 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm.
Program 55 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm.
Program 56 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm.
Program 57 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm.
Program 58 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm.
Program 59 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm.
Program 60 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm.
Program 61 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm.
Program 62 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm.
Program 63 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm.
Program 64 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm.
Program 65 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm.
Program 66 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm.
Program 67 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm.
Program 68 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm.
Program 69 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm.
Program 70 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm.
Program 71 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm.
Program 72 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm.
Program 73 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm.
Program 74 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm.
Program 75 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm.
Program 76 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm.
Program 77 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm.
Program 78 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm.
Program 79 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm.
Program 80 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm.
Program 81 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm.
Program 82 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm.
Program 83 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm.
Program 84 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm.
Program 85 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm.
Program 86 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm.
Program 87 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm.
Program 88 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm.
Program 89 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm.
Program 90 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm.
Program 91 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm.
Program 92 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm.
Program 93 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm.
Program 94 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm.
Program 95 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm.
Program 96 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm.
Program 97 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm.
Program 98 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm.
Program 99 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm.
Program 100 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm.
Program 101 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm.
Program 102 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm.
Program 103 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm.
Program 104 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm.
Program 105 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm.
Program 106 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm.
Program 107 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm.
Program 108 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm.
Program 109 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm.
Program 110 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm.
Program 111 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm.
Program 112 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm.
Program 113 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm.
Program 114 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm.
Program 115 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm.
Program 116 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm.
Program 117 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm.
Program 118 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 11405 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm.
Program 119 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_1.asm.
Program 120 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_2.asm.
Program 121 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_3.asm.
Program 122 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_4.asm.
Program 123 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_5.asm.
Program 124 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_6.asm.
Program 125 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_7.asm.
Program 126 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_8.asm.
Program 127 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_9.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_9.asm.
Program 128 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/siic_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/siic_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
3d2
< REG: 0 VALUE: 0x0000
FAILED. See differences in diff.ptrace. Search for ***DIFF***
RELAX-PASS: Relaxed diff passed. Most likely mutiple writes to memory,
register file, or mulitples reads from memory
Use kompare archsim.ptrace verilogsim.ptrace to see differences side by side.
OR use tkdiff.tcl archsim.ptrace verilogsim.ptrace to see differences side by side.
Open dump.wlf in modelsim using, vsim -view dataset=dump.wlf
Program source listing and raw bits are in loadfile.list. Open using gedit loadfile.lst
Program 129 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_0.asm.
Program 130 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_1.asm.
Program 131 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_2.asm.
Program 132 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_0.asm.
Program 133 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_1.asm.
Program 134 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_2.asm.
Program 135 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_3.asm.
Program 136 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_4.asm.
Program 137 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_5.asm.
Program 138 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_6.asm.
Program 139 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_0.asm.
Program 140 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_1.asm.
Program 141 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_2.asm.
Program 142 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_3.asm.
Program 143 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_4.asm.
Program 144 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_0.asm.
Program 145 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_1.asm.
Program 146 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_2.asm.
Program 147 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_0.asm.
Program 148 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_1.asm.
Program 149 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_2.asm.
Program 150 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_5.asm.
Program 151 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_0.asm.
Program 152 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_1.asm.
Program 153 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_2.asm.
Program 154 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_0.asm.
Program 155 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_10.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_10.asm.
Program 156 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_1.asm.
Program 157 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_2.asm.
Program 158 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_3.asm.
Program 159 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_4.asm.
Program 160 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_5.asm.
Program 161 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_6.asm.
Program 162 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_7.asm.
Program 163 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_8.asm.
Program 164 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_9.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_9.asm.
Program 165 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_0.asm.
Program 166 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_1.asm.
Program 167 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_2.asm.
Program 168 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_0.asm.
Program 169 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1205 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_1.asm.
Program 170 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_2.asm.
Program 171 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_3.asm.
Program 172 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_4.asm.
Program 173 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_5.asm.
Program 174 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_6.asm.
Program 175 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_7.asm.
Program 176 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_0.asm.
Program 177 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_1.asm.
Program 178 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_2.asm.
Program 179 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_0.asm.
Program 180 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_1.asm.
Program 181 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_2.asm.
Program 182 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_3.asm.
Program 183 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_4.asm.
Program 184 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_5.asm.
Program 185 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_6.asm.
Program 186 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_0.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_0.asm.
Program 187 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_10.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_10.asm.
Program 188 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_11.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_11.asm.
Program 189 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_12.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_12.asm.
Program 190 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_13.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_13.asm.
Program 191 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_1.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_1.asm.
Program 192 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_2.asm.
Program 193 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_3.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_3.asm.
Program 194 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_4.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_4.asm.
Program 195 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_5.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_5.asm.
Program 196 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_6.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_6.asm.
Program 197 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_7.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_7.asm.
Program 198 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_8.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_8.asm.
Program 199 /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_9.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.dff
# Loading __work.stall_flush
# Loading __work.stall
# Loading __work.flush
# Loading __work.forwarding
# Loading __work.fetch
# Loading __work.branchjump
# Loading __work.cla16
# Loading __work.cla4
# Loading __work.memory2c_align
# Loading __work.decode
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.register
# Loading __work.reg_cell
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.eightmux8_1
# Loading __work.mux8_1
# Loading __work.mux4_1
# Loading __work.control
# Loading __work.sign_extend
# Loading __work.computewritereg
# Loading __work.execute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_arith_block
# Loading __work.addr16
# Loading __work.shift_rotate
# Loading __work.shift_rotate_0
# Loading __work.shift_rotate_2
# Loading __work.shift_rotate_4
# Loading __work.shift_rotate_8
# Loading __work.non_alu
# Loading __work.branch_control
# Loading __work.memory
# Loading __work.writeback
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 905 ns  Iteration: 0  Instance: /proc_hier_pbench
-------------------------------------------------
Step: 3
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 4
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 5
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_9.asm.
-------------------------------------------------
Final log, saved in summary.log
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_0.asm SUCCESS CPI:1.8 CYCLES:16 ICOUNT:9 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_1.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/add_2.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_0.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_1.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_2.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/addi_3.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_0.asm SUCCESS CPI:2.2 CYCLES:13 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_1.asm SUCCESS CPI:2.2 CYCLES:13 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andn_2.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_0.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_1.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_2.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_3.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/andni_4.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/beqz_0.asm SUCCESS CPI:2.1 CYCLES:21 ICOUNT:10 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_0.asm SUCCESS CPI:4.3 CYCLES:13 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_1.asm SUCCESS CPI:3.0 CYCLES:12 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_2.asm SUCCESS CPI:3.0 CYCLES:12 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bltz_3.asm SUCCESS CPI:5.3 CYCLES:16 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_0.asm SUCCESS CPI:5.0 CYCLES:10 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_2.asm SUCCESS CPI:6.0 CYCLES:12 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_3.asm SUCCESS CPI:6.0 CYCLES:12 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_4.asm SUCCESS CPI:6.0 CYCLES:12 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_5.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/bnez_6.asm SUCCESS CPI:4.3 CYCLES:13 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_0.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_1.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_2.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_3.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_4.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_5.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_6.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_7.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/btr_8.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_0.asm SUCCESS CPI:4.2 CYCLES:17 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_1.asm SUCCESS CPI:4.2 CYCLES:17 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_2.asm SUCCESS CPI:6.0 CYCLES:12 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_3.asm SUCCESS CPI:10.9 CYCLES:11 ICOUNT:1 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/j_4.asm SUCCESS CPI:4.6 CYCLES:23 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_0.asm SUCCESS CPI:6.0 CYCLES:12 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_1.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_10.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_11.asm SUCCESS CPI:2.8 CYCLES:17 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_12.asm SUCCESS CPI:4.2 CYCLES:17 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_15.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_16.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_17.asm SUCCESS CPI:4.7 CYCLES:14 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_19.asm SUCCESS CPI:2.5 CYCLES:15 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_2.asm SUCCESS CPI:6.0 CYCLES:12 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_22.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_24.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_25.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_26.asm SUCCESS CPI:3.7 CYCLES:22 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_27.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_28.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_29.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_3.asm SUCCESS CPI:4.0 CYCLES:12 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_30.asm SUCCESS CPI:3.3 CYCLES:23 ICOUNT:7 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_31.asm SUCCESS CPI:4.2 CYCLES:17 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_32.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_33.asm SUCCESS CPI:5.5 CYCLES:11 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_35.asm SUCCESS CPI:2.8 CYCLES:14 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_36.asm SUCCESS CPI:2.6 CYCLES:21 ICOUNT:8 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_4.asm SUCCESS CPI:3.2 CYCLES:13 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_5.asm SUCCESS CPI:4.0 CYCLES:20 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_6.asm SUCCESS CPI:3.6 CYCLES:18 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jal_8.asm SUCCESS CPI:4.0 CYCLES:12 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_0.asm SUCCESS CPI:5.6 CYCLES:17 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_1.asm SUCCESS CPI:5.3 CYCLES:16 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_11.asm SUCCESS CPI:2.4 CYCLES:19 ICOUNT:8 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_12.asm SUCCESS CPI:4.0 CYCLES:16 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_13.asm SUCCESS CPI:4.0 CYCLES:16 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_14.asm SUCCESS CPI:4.0 CYCLES:16 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_15.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_16.asm SUCCESS CPI:3.7 CYCLES:15 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_17.asm SUCCESS CPI:2.1 CYCLES:17 ICOUNT:8 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_18.asm SUCCESS CPI:2.8 CYCLES:14 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_19.asm SUCCESS CPI:2.4 CYCLES:19 ICOUNT:8 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_2.asm SUCCESS CPI:5.3 CYCLES:16 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_27.asm SUCCESS CPI:2.9 CYCLES:26 ICOUNT:9 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_28.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_29.asm SUCCESS CPI:4.0 CYCLES:12 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_3.asm SUCCESS CPI:5.0 CYCLES:20 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_30.asm SUCCESS CPI:4.0 CYCLES:12 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_31.asm SUCCESS CPI:3.0 CYCLES:24 ICOUNT:8 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_32.asm SUCCESS CPI:3.2 CYCLES:19 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_33.asm SUCCESS CPI:4.0 CYCLES:12 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_34.asm SUCCESS CPI:4.0 CYCLES:12 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_36.asm SUCCESS CPI:4.0 CYCLES:12 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_4.asm SUCCESS CPI:3.1 CYCLES:22 ICOUNT:7 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_5.asm SUCCESS CPI:3.8 CYCLES:19 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_6.asm SUCCESS CPI:3.2 CYCLES:16 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jalr_7.asm SUCCESS CPI:3.8 CYCLES:23 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/jr_0.asm SUCCESS CPI:4.3 CYCLES:13 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_0.asm SUCCESS CPI:2.2 CYCLES:13 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/lbi_1.asm SUCCESS CPI:1.8 CYCLES:16 ICOUNT:9 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_0.asm SUCCESS CPI:2.6 CYCLES:13 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_1.asm SUCCESS CPI:2.6 CYCLES:13 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_2.asm SUCCESS CPI:2.6 CYCLES:13 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ld_3.asm SUCCESS CPI:1.8 CYCLES:18 ICOUNT:10 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_0.asm SUCCESS CPI:1.6 CYCLES:18 ICOUNT:11 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rol_1.asm SUCCESS CPI:1.2 CYCLES:42 ICOUNT:35 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_0.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_1.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_2.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_3.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/roli_4.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_0.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_1.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_2.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_3.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_4.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/ror_6.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/rori_0.asm SUCCESS CPI:1.2 CYCLES:42 ICOUNT:35 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_0.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_1.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sco_2.asm SUCCESS CPI:2.2 CYCLES:13 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_0.asm SUCCESS CPI:1.6 CYCLES:115 ICOUNT:70 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_1.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_2.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_3.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_4.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_5.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_6.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_7.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_8.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/seq_9.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/siic_0.asm RELAX-PASS
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_0.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_1.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slbi_2.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_0.asm SUCCESS CPI:1.2 CYCLES:44 ICOUNT:37 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_1.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_2.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_3.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_4.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_5.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sle_6.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_0.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_1.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_2.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_3.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sll_4.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_0.asm SUCCESS CPI:1.8 CYCLES:16 ICOUNT:9 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_1.asm SUCCESS CPI:2.2 CYCLES:13 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slli_2.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_0.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_1.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_2.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/slt_5.asm SUCCESS CPI:1.7 CYCLES:17 ICOUNT:10 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_0.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_1.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/srli_2.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_0.asm SUCCESS CPI:2.6 CYCLES:13 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_1.asm SUCCESS CPI:2.6 CYCLES:13 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_10.asm SUCCESS CPI:3.7 CYCLES:11 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_2.asm SUCCESS CPI:2.6 CYCLES:13 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_3.asm SUCCESS CPI:2.3 CYCLES:14 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_4.asm SUCCESS CPI:3.7 CYCLES:11 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_5.asm SUCCESS CPI:3.7 CYCLES:11 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_6.asm SUCCESS CPI:3.7 CYCLES:11 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_7.asm SUCCESS CPI:3.7 CYCLES:11 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_8.asm SUCCESS CPI:3.7 CYCLES:11 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/st_9.asm SUCCESS CPI:3.7 CYCLES:11 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_0.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_1.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/stu_2.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_0.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_1.asm SUCCESS CPI:2.2 CYCLES:13 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_2.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_3.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_4.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_5.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_6.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/sub_7.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_0.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_1.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/subi_2.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_0.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_1.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_2.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_3.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_4.asm SUCCESS CPI:2.7 CYCLES:11 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_5.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xor_6.asm SUCCESS CPI:2.4 CYCLES:12 ICOUNT:5 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_0.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_1.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_10.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_11.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_12.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_13.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_2.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_3.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_4.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_5.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_6.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_7.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_8.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
/u/k/a/karu//courses/cs552/spring2013/handouts/testprograms/public/inst_tests/xori_9.asm SUCCESS CPI:3.3 CYCLES:10 ICOUNT:3 IHITRATE: 0 DHITRATE: 0
