/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:58:59 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_IOP_OUT_SPDIF_1_H__
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_H__

/***************************************************************************
 *AUD_FMM_IOP_OUT_SPDIF_1
 ***************************************************************************/
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_STREAM_CFG_0 0x00cb0300 /* [RW] Stream configuration */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_SPDIF_CTRL  0x00cb0320 /* [RW] SPDIF Control */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_SPDIF_CHANSTAT_0 0x00cb0324 /* [RW] Channel status bits word_0 */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_SPDIF_CHANSTAT_1 0x00cb0328 /* [RW] Channel status bits word_1 */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_SPDIF_CHANSTAT_2 0x00cb032c /* [RW] Channel status bits word_2 */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_SPDIF_RAMP_BURST 0x00cb0330 /* [RW] Stream ramp and pause/null burst control */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_SPDIF_RAMP_STEP_IN_OVERWRITE_MODE 0x00cb0334 /* [RW] ramp steps in overwite mode */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_SPDIF_FORMAT_CFG 0x00cb0340 /* [RW] SPDIF formatter configuration */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_MCLK_CFG_0  0x00cb0360 /* [RW] MCLK configuration */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_ESR_STATUS  0x00cb0370 /* [RO] Error Status Register */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_ESR_STATUS_SET 0x00cb0374 /* [WO] Error Set Register */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_ESR_STATUS_CLEAR 0x00cb0378 /* [WO] Error Clear Register */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_ESR_MASK    0x00cb037c /* [RO] Mask Status Register */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_ESR_MASK_SET 0x00cb0380 /* [WO] Mask Set Register */
#define BCHP_AUD_FMM_IOP_OUT_SPDIF_1_ESR_MASK_CLEAR 0x00cb0384 /* [WO] Mask Clear Register */

#endif /* #ifndef BCHP_AUD_FMM_IOP_OUT_SPDIF_1_H__ */

/* End of File */
