$date
	Thu Nov 11 14:58:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " ack $end
$var reg 1 # clk $end
$var reg 1 $ memwr $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#10
0!
1#
#20
1"
0#
#30
1!
1#
#40
1$
0#
#50
0!
1#
#60
0"
0#
#70
1#
#80
0#
