<profile>

<section name = "Vivado HLS Report for 'write_data'" level="0">
<item name = "Date">Tue Jul 17 22:00:46 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">dct_hls</item>
<item name = "Solution">solution2</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 0.59, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">7, 7, 8, 8, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 220, -</column>
<column name="Register">-, -, 120, -, -</column>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="output_r_address0">44, 9, 4, 36</column>
<column name="output_r_address1">44, 9, 4, 36</column>
<column name="output_r_d0">44, 9, 8, 72</column>
<column name="output_r_d1">44, 9, 8, 72</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_0_2_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_0_3_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_1_0_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_1_1_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_1_2_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_1_3_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_2_0_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_2_1_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_2_2_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_2_3_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_3_0_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_3_1_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_3_2_read">8, 0, 8, 0</column>
<column name="ap_port_reg_buf_3_3_read">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="buf_0_0_read">in, 8, ap_none, buf_0_0_read, scalar</column>
<column name="buf_0_1_read">in, 8, ap_none, buf_0_1_read, scalar</column>
<column name="buf_0_2_read">in, 8, ap_none, buf_0_2_read, scalar</column>
<column name="buf_0_3_read">in, 8, ap_none, buf_0_3_read, scalar</column>
<column name="buf_1_0_read">in, 8, ap_none, buf_1_0_read, scalar</column>
<column name="buf_1_1_read">in, 8, ap_none, buf_1_1_read, scalar</column>
<column name="buf_1_2_read">in, 8, ap_none, buf_1_2_read, scalar</column>
<column name="buf_1_3_read">in, 8, ap_none, buf_1_3_read, scalar</column>
<column name="buf_2_0_read">in, 8, ap_none, buf_2_0_read, scalar</column>
<column name="buf_2_1_read">in, 8, ap_none, buf_2_1_read, scalar</column>
<column name="buf_2_2_read">in, 8, ap_none, buf_2_2_read, scalar</column>
<column name="buf_2_3_read">in, 8, ap_none, buf_2_3_read, scalar</column>
<column name="buf_3_0_read">in, 8, ap_none, buf_3_0_read, scalar</column>
<column name="buf_3_1_read">in, 8, ap_none, buf_3_1_read, scalar</column>
<column name="buf_3_2_read">in, 8, ap_none, buf_3_2_read, scalar</column>
<column name="buf_3_3_read">in, 8, ap_none, buf_3_3_read, scalar</column>
<column name="output_r_address0">out, 4, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 8, ap_memory, output_r, array</column>
<column name="output_r_address1">out, 4, ap_memory, output_r, array</column>
<column name="output_r_ce1">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we1">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d1">out, 8, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
