ENTITY ram_mem_data IS
PORT (
  selxi  : in  BIT;
  bit0   : in  BIT;
  nbit0  : in  BIT;
  bit1   : in  BIT;
  nbit1  : in  BIT;
  vdd	 : in  BIT;
  vss	 : in  BIT
);
END ram_mem_data;

ARCHITECTURE VBE OF ram_mem_data IS

BEGIN
  ASSERT (vdd and not (vss))
  REPORT "power supply is missing on ram_mem_data"
  SEVERITY WARNING;

END;
