-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MPSQ_solveNextColumn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n_patches_i : IN STD_LOGIC_VECTOR (7 downto 0);
    n_patches_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    n_patches_o_ap_vld : OUT STD_LOGIC;
    GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    GDn_points_ce0 : OUT STD_LOGIC;
    GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tempArray_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tempArray_ce0 : OUT STD_LOGIC;
    tempArray_we0 : OUT STD_LOGIC;
    tempArray_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    tempArray_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tempArray_ce1 : OUT STD_LOGIC;
    tempArray_we1 : OUT STD_LOGIC;
    tempArray_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ppl : IN STD_LOGIC_VECTOR (31 downto 0);
    GDarrayDecoded_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    GDarrayDecoded_ce0 : OUT STD_LOGIC;
    GDarrayDecoded_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_superpoints_ce0 : OUT STD_LOGIC;
    patches_superpoints_we0 : OUT STD_LOGIC;
    patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    patches_superpoints_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_parameters_ce0 : OUT STD_LOGIC;
    patches_parameters_we0 : OUT STD_LOGIC;
    patches_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_parameters_ce1 : OUT STD_LOGIC;
    patches_parameters_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of MPSQ_solveNextColumn is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_2FAF080 : STD_LOGIC_VECTOR (31 downto 0) := "00000010111110101111000010000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_FF1B1E40 : STD_LOGIC_VECTOR (31 downto 0) := "11111111000110110001111001000000";
    constant ap_const_lv32_14FB1E4 : STD_LOGIC_VECTOR (31 downto 0) := "00000001010011111011000111100100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln690_fu_113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln690_reg_133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln692_fu_125_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_solveNextPatchPair_fu_74_ap_start : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_ap_done : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_ap_idle : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_ap_ready : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_n_patches_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_solveNextPatchPair_fu_74_n_patches_o_ap_vld : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_GDn_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveNextPatchPair_fu_74_GDn_points_ce0 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_tempArray_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_solveNextPatchPair_fu_74_tempArray_ce0 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_tempArray_we0 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_tempArray_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveNextPatchPair_fu_74_tempArray_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_solveNextPatchPair_fu_74_tempArray_ce1 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_tempArray_we1 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_tempArray_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveNextPatchPair_fu_74_GDarrayDecoded_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_solveNextPatchPair_fu_74_GDarrayDecoded_ce0 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_patches_superpoints_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_solveNextPatchPair_fu_74_patches_superpoints_ce0 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_patches_superpoints_we0 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_patches_superpoints_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveNextPatchPair_fu_74_patches_parameters_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_solveNextPatchPair_fu_74_patches_parameters_ce0 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_patches_parameters_we0 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_patches_parameters_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveNextPatchPair_fu_74_patches_parameters_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_solveNextPatchPair_fu_74_patches_parameters_ce1 : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din4 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ce : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_start : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ready : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_done : STD_LOGIC;
    signal grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_z_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_z_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_j : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal z_top_max_V_0_reg_62 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveNextPatchPair_fu_74_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm_state2 : STD_LOGIC;
    signal icmp_ln878_fu_119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component MPSQ_solveNextPatchPair IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_patches_i : IN STD_LOGIC_VECTOR (7 downto 0);
        n_patches_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        n_patches_o_ap_vld : OUT STD_LOGIC;
        GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        GDn_points_ce0 : OUT STD_LOGIC;
        GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tempArray_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        tempArray_ce0 : OUT STD_LOGIC;
        tempArray_we0 : OUT STD_LOGIC;
        tempArray_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        tempArray_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        tempArray_ce1 : OUT STD_LOGIC;
        tempArray_we1 : OUT STD_LOGIC;
        tempArray_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ppl : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        GDarrayDecoded_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        GDarrayDecoded_ce0 : OUT STD_LOGIC;
        GDarrayDecoded_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_superpoints_ce0 : OUT STD_LOGIC;
        patches_superpoints_we0 : OUT STD_LOGIC;
        patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patches_superpoints_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce0 : OUT STD_LOGIC;
        patches_parameters_we0 : OUT STD_LOGIC;
        patches_parameters_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_parameters_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce1 : OUT STD_LOGIC;
        patches_parameters_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din4 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ce : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_start : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ready : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_done : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_idle : IN STD_LOGIC );
    end component;


    component MPSQ_straightLineProjectorFromLayerIJtoK IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        z_i : IN STD_LOGIC_VECTOR (31 downto 0);
        z_j : IN STD_LOGIC_VECTOR (31 downto 0);
        i : IN STD_LOGIC_VECTOR (2 downto 0);
        j : IN STD_LOGIC_VECTOR (2 downto 0);
        k : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_solveNextPatchPair_fu_74 : component MPSQ_solveNextPatchPair
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_solveNextPatchPair_fu_74_ap_start,
        ap_done => grp_solveNextPatchPair_fu_74_ap_done,
        ap_idle => grp_solveNextPatchPair_fu_74_ap_idle,
        ap_ready => grp_solveNextPatchPair_fu_74_ap_ready,
        n_patches_i => n_patches_i,
        n_patches_o => grp_solveNextPatchPair_fu_74_n_patches_o,
        n_patches_o_ap_vld => grp_solveNextPatchPair_fu_74_n_patches_o_ap_vld,
        GDn_points_address0 => grp_solveNextPatchPair_fu_74_GDn_points_address0,
        GDn_points_ce0 => grp_solveNextPatchPair_fu_74_GDn_points_ce0,
        GDn_points_q0 => GDn_points_q0,
        tempArray_address0 => grp_solveNextPatchPair_fu_74_tempArray_address0,
        tempArray_ce0 => grp_solveNextPatchPair_fu_74_tempArray_ce0,
        tempArray_we0 => grp_solveNextPatchPair_fu_74_tempArray_we0,
        tempArray_d0 => grp_solveNextPatchPair_fu_74_tempArray_d0,
        tempArray_address1 => grp_solveNextPatchPair_fu_74_tempArray_address1,
        tempArray_ce1 => grp_solveNextPatchPair_fu_74_tempArray_ce1,
        tempArray_we1 => grp_solveNextPatchPair_fu_74_tempArray_we1,
        tempArray_d1 => grp_solveNextPatchPair_fu_74_tempArray_d1,
        ppl => ppl,
        p_read3 => z_top_max_V_0_reg_62,
        GDarrayDecoded_address0 => grp_solveNextPatchPair_fu_74_GDarrayDecoded_address0,
        GDarrayDecoded_ce0 => grp_solveNextPatchPair_fu_74_GDarrayDecoded_ce0,
        GDarrayDecoded_q0 => GDarrayDecoded_q0,
        patches_superpoints_address0 => grp_solveNextPatchPair_fu_74_patches_superpoints_address0,
        patches_superpoints_ce0 => grp_solveNextPatchPair_fu_74_patches_superpoints_ce0,
        patches_superpoints_we0 => grp_solveNextPatchPair_fu_74_patches_superpoints_we0,
        patches_superpoints_d0 => grp_solveNextPatchPair_fu_74_patches_superpoints_d0,
        patches_superpoints_q0 => patches_superpoints_q0,
        patches_parameters_address0 => grp_solveNextPatchPair_fu_74_patches_parameters_address0,
        patches_parameters_ce0 => grp_solveNextPatchPair_fu_74_patches_parameters_ce0,
        patches_parameters_we0 => grp_solveNextPatchPair_fu_74_patches_parameters_we0,
        patches_parameters_d0 => grp_solveNextPatchPair_fu_74_patches_parameters_d0,
        patches_parameters_q0 => patches_parameters_q0,
        patches_parameters_address1 => grp_solveNextPatchPair_fu_74_patches_parameters_address1,
        patches_parameters_ce1 => grp_solveNextPatchPair_fu_74_patches_parameters_ce1,
        patches_parameters_q1 => patches_parameters_q1,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din1 => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din1,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din2 => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din2,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din3 => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din3,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din4 => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din4,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din5 => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din5,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_dout0 => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_dout0,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ce => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ce,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_start => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_start,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ready => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ready,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_done => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_done,
        grp_straightLineProjectorFromLayerIJtoK_fu_97_p_idle => grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_idle);

    grp_straightLineProjectorFromLayerIJtoK_fu_97 : component MPSQ_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_ready,
        ap_ce => grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_ce,
        z_i => grp_straightLineProjectorFromLayerIJtoK_fu_97_z_i,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_97_z_j,
        i => grp_straightLineProjectorFromLayerIJtoK_fu_97_i,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_97_j,
        k => grp_straightLineProjectorFromLayerIJtoK_fu_97_k,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_solveNextPatchPair_fu_74_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_solveNextPatchPair_fu_74_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_solveNextPatchPair_fu_74_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_solveNextPatchPair_fu_74_ap_ready = ap_const_logic_1)) then 
                    grp_solveNextPatchPair_fu_74_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln690_fu_113_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_logic_1 = ap_NS_fsm_state2))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    z_top_max_V_0_reg_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                z_top_max_V_0_reg_62 <= select_ln692_fu_125_p3;
            elsif (((icmp_ln690_reg_133 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                z_top_max_V_0_reg_62 <= ap_const_lv32_2FAF080;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln690_reg_133 <= icmp_ln690_fu_113_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln690_reg_133, ap_CS_fsm_state2, grp_solveNextPatchPair_fu_74_ap_done, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln690_reg_133 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_solveNextPatchPair_fu_74_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    GDarrayDecoded_address0 <= grp_solveNextPatchPair_fu_74_GDarrayDecoded_address0;
    GDarrayDecoded_ce0 <= grp_solveNextPatchPair_fu_74_GDarrayDecoded_ce0;
    GDn_points_address0 <= grp_solveNextPatchPair_fu_74_GDn_points_address0;
    GDn_points_ce0 <= grp_solveNextPatchPair_fu_74_GDn_points_ce0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_NS_fsm_state2 <= ap_NS_fsm(1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_solveNextPatchPair_fu_74_ap_done, ap_CS_fsm_state5)
    begin
        if ((((grp_solveNextPatchPair_fu_74_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_solveNextPatchPair_fu_74_ap_done, ap_CS_fsm_state5)
    begin
        if (((grp_solveNextPatchPair_fu_74_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_solveNextPatchPair_fu_74_ap_start <= grp_solveNextPatchPair_fu_74_ap_start_reg;
    grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_done <= grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_done;
    grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_dout0 <= grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_return;
    grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_idle;
    grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_ready;

    grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_ce_assign_proc : process(grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_ce <= grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_ce;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start_assign_proc : process(grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_start, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start <= grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_start;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_start_reg;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_97_i_assign_proc : process(icmp_ln690_reg_133, ap_CS_fsm_state2, grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_i <= grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din3;
        elsif (((icmp_ln690_reg_133 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_i <= ap_const_lv3_0;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_i <= ap_const_lv3_0;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_97_j_assign_proc : process(icmp_ln690_reg_133, ap_CS_fsm_state2, grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din4, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_j <= grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din4;
        elsif (((icmp_ln690_reg_133 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_j <= ap_const_lv3_1;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_j <= ap_const_lv3_1;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_97_k_assign_proc : process(icmp_ln690_reg_133, ap_CS_fsm_state2, grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din5, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_k <= grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din5;
        elsif (((icmp_ln690_reg_133 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_k <= ap_const_lv3_5;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_k <= ap_const_lv3_5;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_97_z_i_assign_proc : process(icmp_ln690_reg_133, ap_CS_fsm_state2, grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_z_i <= grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din1;
        elsif (((icmp_ln690_reg_133 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_z_i <= ap_const_lv32_FF1B1E40;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_z_i <= ap_const_lv32_FF1B1E40;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_97_z_j_assign_proc : process(icmp_ln690_reg_133, ap_CS_fsm_state2, grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din2, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_z_j <= grp_solveNextPatchPair_fu_74_grp_straightLineProjectorFromLayerIJtoK_fu_97_p_din2;
        elsif (((icmp_ln690_reg_133 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_z_j <= ap_const_lv32_14FB1E4;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_97_z_j <= ap_const_lv32_14FB1E4;
        end if; 
    end process;

    icmp_ln690_fu_113_p2 <= "1" when (n_patches_i = ap_const_lv8_0) else "0";
    icmp_ln878_fu_119_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_return) > signed(ap_const_lv32_2FAF080)) else "0";

    n_patches_o_assign_proc : process(n_patches_i, grp_solveNextPatchPair_fu_74_n_patches_o, grp_solveNextPatchPair_fu_74_n_patches_o_ap_vld, ap_CS_fsm_state5)
    begin
        if (((grp_solveNextPatchPair_fu_74_n_patches_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            n_patches_o <= grp_solveNextPatchPair_fu_74_n_patches_o;
        else 
            n_patches_o <= n_patches_i;
        end if; 
    end process;


    n_patches_o_ap_vld_assign_proc : process(grp_solveNextPatchPair_fu_74_n_patches_o_ap_vld, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            n_patches_o_ap_vld <= grp_solveNextPatchPair_fu_74_n_patches_o_ap_vld;
        else 
            n_patches_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    patches_parameters_address0 <= grp_solveNextPatchPair_fu_74_patches_parameters_address0;
    patches_parameters_address1 <= grp_solveNextPatchPair_fu_74_patches_parameters_address1;
    patches_parameters_ce0 <= grp_solveNextPatchPair_fu_74_patches_parameters_ce0;
    patches_parameters_ce1 <= grp_solveNextPatchPair_fu_74_patches_parameters_ce1;
    patches_parameters_d0 <= grp_solveNextPatchPair_fu_74_patches_parameters_d0;
    patches_parameters_we0 <= grp_solveNextPatchPair_fu_74_patches_parameters_we0;
    patches_superpoints_address0 <= grp_solveNextPatchPair_fu_74_patches_superpoints_address0;
    patches_superpoints_ce0 <= grp_solveNextPatchPair_fu_74_patches_superpoints_ce0;
    patches_superpoints_d0 <= grp_solveNextPatchPair_fu_74_patches_superpoints_d0;
    patches_superpoints_we0 <= grp_solveNextPatchPair_fu_74_patches_superpoints_we0;
    select_ln692_fu_125_p3 <= 
        ap_const_lv32_2FAF080 when (icmp_ln878_fu_119_p2(0) = '1') else 
        grp_straightLineProjectorFromLayerIJtoK_fu_97_ap_return;
    tempArray_address0 <= grp_solveNextPatchPair_fu_74_tempArray_address0;
    tempArray_address1 <= grp_solveNextPatchPair_fu_74_tempArray_address1;
    tempArray_ce0 <= grp_solveNextPatchPair_fu_74_tempArray_ce0;
    tempArray_ce1 <= grp_solveNextPatchPair_fu_74_tempArray_ce1;
    tempArray_d0 <= grp_solveNextPatchPair_fu_74_tempArray_d0;
    tempArray_d1 <= grp_solveNextPatchPair_fu_74_tempArray_d1;
    tempArray_we0 <= grp_solveNextPatchPair_fu_74_tempArray_we0;
    tempArray_we1 <= grp_solveNextPatchPair_fu_74_tempArray_we1;
end behav;
