// Seed: 1789036565
module module_0 (
    input wire id_0,
    input uwire sample,
    output supply1 module_0
    , id_9,
    input wire id_3,
    output wor id_4,
    output tri1 id_5,
    output supply0 id_6,
    input tri1 id_7
);
  assign id_4 = id_7;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri0 id_2,
    input wand id_3,
    output logic id_4,
    input uwire id_5,
    input supply1 id_6,
    output wor id_7,
    output tri id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wor id_11
    , id_17,
    output supply1 id_12,
    output uwire id_13
    , id_18,
    input supply1 id_14,
    input tri0 id_15
);
  wire id_19, id_20;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_13,
      id_0,
      id_1,
      id_9,
      id_13,
      id_11
  );
  always @((id_2), posedge -1'b0) id_4 = id_14 - id_3;
endmodule
