#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 11 23:45:58 2020
# Process ID: 6372
# Current directory: G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1596 G:\vivado\MCU-5_stage_pipeline\MCU-5_stage_pipeline\MCU_5pipeline\MCU_5pipeline.xpr
# Log file: G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/vivado.log
# Journal file: G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 751.680 ; gain = 164.973
update_compile_order -fileset sources_1
add_files -norecurse G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP.xci
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP.xci': IP name 'data_mem_d_IP' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP.xci' cannot be added to the fileset 'sources_1'.
add_files -norecurse {G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP_stub.v G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP.veo G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP.vho G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP_sim_netlist.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP_stub.v] -no_script -reset -force -quiet
remove_files  G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP_stub.v
export_ip_user_files -of_objects  [get_files G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP_sim_netlist.v] -no_script -reset -force -quiet
remove_files  G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem_d_IP/data_mem_d_IP_sim_netlist.v
add_files -norecurse G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/5_stage_pipeline.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/5_stage_pipeline.v] -no_script -reset -force -quiet
remove_files  G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/5_stage_pipeline.v
add_files -norecurse {G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu_decoder.v G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/main_decoder.v G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/Hazard_unit.v G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/control_unit.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/control_unit/control_unit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/Hazard_Unit/Hazard_unit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/control_unit/alu_decoder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/control_unit/main_decoder.v] -no_script -reset -force -quiet
remove_files  {G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/control_unit/control_unit.v G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/Hazard_Unit/Hazard_unit.v G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/control_unit/alu_decoder.v G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/control_unit/main_decoder.v}
add_files -norecurse G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/Datapath.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/DataPath_modules/design/Datapath.v] -no_script -reset -force -quiet
remove_files  G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/DataPath_modules/design/Datapath.v
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim/data_mem_d_IP.mif'
INFO: [SIM-utils-43] Exported 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim/bubble_all_space_32.coe'
INFO: [SIM-utils-43] Exported 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim/inst_mem_rom_IP.mif'
INFO: [SIM-utils-43] Exported 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim/instructions32_comma.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/DataPath_modules/design/data_mem_d_IP/sim/data_mem_d_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_d_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/DataPath_modules/design/inst_mem_rom_IP/sim/inst_mem_rom_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_rom_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/5_stage_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_stage_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/ALU_Wallace_MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Wallace_MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module five_pipeline_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/Hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUL_16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_32_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_32_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_R
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_5_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu_and_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_and
INFO: [VRFC 10-311] analyzing module alu_or
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module BEC_3
INFO: [VRFC 10-311] analyzing module BEC_4
INFO: [VRFC 10-311] analyzing module BEC_5
INFO: [VRFC 10-311] analyzing module BEC_6
INFO: [VRFC 10-311] analyzing module CLA_2
INFO: [VRFC 10-311] analyzing module CLA_3
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-311] analyzing module CLA_5
INFO: [VRFC 10-311] analyzing module carry_select_adder_16
INFO: [VRFC 10-311] analyzing module carry_select_adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/comparator_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/comparator_1bit_highest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_1bit_highest
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/left_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/right_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a5864acf28d946a4ad9f3f877c60f89e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'a' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/inst_mem.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:164]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:179]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'A' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardAD' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/5_stage_pipeline.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem_rom_IP
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.MUX_32_3_1
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.MUX_5_2_1
Compiling module xil_defaultlib.alu_and
Compiling module xil_defaultlib.alu_or
Compiling module xil_defaultlib.comparator_1bit_highest
Compiling module xil_defaultlib.comparator_1bit
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.CLA_2
Compiling module xil_defaultlib.BEC_3
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.CLA_3
Compiling module xil_defaultlib.BEC_4
Compiling module xil_defaultlib.CLA_4
Compiling module xil_defaultlib.BEC_5
Compiling module xil_defaultlib.CLA_5
Compiling module xil_defaultlib.BEC_6
Compiling module xil_defaultlib.carry_select_adder_16
Compiling module xil_defaultlib.carry_select_adder_32
Compiling module xil_defaultlib.MUX_32
Compiling module xil_defaultlib.left_shift
Compiling module xil_defaultlib.MUX_32_R
Compiling module xil_defaultlib.right_shift
Compiling module xil_defaultlib.MUL_16x1
Compiling module xil_defaultlib.ALU_Wallace_MUL
Compiling module xil_defaultlib.MUX_8_1
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem_d_IP
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.five_pipeline_data_path
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.five_stage_pipeline
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 810.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -view {G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/sim1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/sim1_behav.wcfg
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 884.785 ; gain = 73.797
set_property -dict [list CONFIG.coefficient_file {G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/instructions32_comma.coe}] [get_ips inst_mem_rom_IP]
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/instructions32_comma.coe' provided. It will be converted relative to IP Instance files '../../../../MCU_5pipeline/instructions32_comma.coe'
generate_target all [get_files  G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/DataPath_modules/design/inst_mem_rom_IP/inst_mem_rom_IP.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem_rom_IP'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem_rom_IP'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem_rom_IP'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem_rom_IP'...
catch { config_ip_cache -export [get_ips -all inst_mem_rom_IP] }
export_ip_user_files -of_objects [get_files G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/DataPath_modules/design/inst_mem_rom_IP/inst_mem_rom_IP.xci] -no_script -sync -force -quiet
reset_run inst_mem_rom_IP_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.runs/inst_mem_rom_IP_synth_1

launch_runs -jobs 6 inst_mem_rom_IP_synth_1
[Tue Aug 11 23:57:12 2020] Launched inst_mem_rom_IP_synth_1...
Run output will be captured here: G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.runs/inst_mem_rom_IP_synth_1/runme.log
export_simulation -of_objects [get_files G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/DataPath_modules/design/inst_mem_rom_IP/inst_mem_rom_IP.xci] -directory G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.ip_user_files/sim_scripts -ip_user_files_dir G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.ip_user_files -ipstatic_source_dir G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.cache/compile_simlib/modelsim} {questa=G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.cache/compile_simlib/questa} {riviera=G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.cache/compile_simlib/riviera} {activehdl=G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim/data_mem_d_IP.mif'
INFO: [SIM-utils-43] Exported 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim/bubble_all_space_32.coe'
INFO: [SIM-utils-43] Exported 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim/inst_mem_rom_IP.mif'
INFO: [SIM-utils-43] Exported 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim/instructions32_comma.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/DataPath_modules/design/data_mem_d_IP/sim/data_mem_d_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_d_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/5_stage_pipeline/DataPath_modules/design/inst_mem_rom_IP/sim/inst_mem_rom_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem_rom_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/5_stage_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_stage_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/ALU_Wallace_MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Wallace_MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module five_pipeline_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/Hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUL_16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_32_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_32_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_R
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_5_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/MUX_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu_and_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_and
INFO: [VRFC 10-311] analyzing module alu_or
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module BEC_3
INFO: [VRFC 10-311] analyzing module BEC_4
INFO: [VRFC 10-311] analyzing module BEC_5
INFO: [VRFC 10-311] analyzing module BEC_6
INFO: [VRFC 10-311] analyzing module CLA_2
INFO: [VRFC 10-311] analyzing module CLA_3
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-311] analyzing module CLA_5
INFO: [VRFC 10-311] analyzing module carry_select_adder_16
INFO: [VRFC 10-311] analyzing module carry_select_adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/comparator_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/comparator_1bit_highest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_1bit_highest
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/left_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/right_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a5864acf28d946a4ad9f3f877c60f89e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'a' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/inst_mem.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:164]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:179]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'A' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/alu.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardAD' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/5_stage_pipeline.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/MCU_5pipeline.srcs/sim_1/new/carry_select_adder.v:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem_rom_IP
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.MUX_32_3_1
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.MUX_5_2_1
Compiling module xil_defaultlib.alu_and
Compiling module xil_defaultlib.alu_or
Compiling module xil_defaultlib.comparator_1bit_highest
Compiling module xil_defaultlib.comparator_1bit
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.CLA_2
Compiling module xil_defaultlib.BEC_3
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.CLA_3
Compiling module xil_defaultlib.BEC_4
Compiling module xil_defaultlib.CLA_4
Compiling module xil_defaultlib.BEC_5
Compiling module xil_defaultlib.CLA_5
Compiling module xil_defaultlib.BEC_6
Compiling module xil_defaultlib.carry_select_adder_16
Compiling module xil_defaultlib.carry_select_adder_32
Compiling module xil_defaultlib.MUX_32
Compiling module xil_defaultlib.left_shift
Compiling module xil_defaultlib.MUX_32_R
Compiling module xil_defaultlib.right_shift
Compiling module xil_defaultlib.MUL_16x1
Compiling module xil_defaultlib.ALU_Wallace_MUL
Compiling module xil_defaultlib.MUX_8_1
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem_d_IP
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.five_pipeline_data_path
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.five_stage_pipeline
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 914.410 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 914.410 ; gain = 0.000
save_wave_config {G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/sim1_behav.wcfg}
save_wave_config {G:/vivado/MCU-5_stage_pipeline/MCU-5_stage_pipeline/MCU_5pipeline/sim1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 00:01:48 2020...
