# Loading project DDS_project
# Load canceled
# Compile of oscillator_tb.v was successful.
vsim work.oscillator_tb
# vsim work.oscillator_tb 
# Start time: 16:33:40 on Jun 21,2024
# ** Error: (vsim-3170) Could not find 'oscillator_tb'.
#         Searched libraries:
#             /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/work
# Error loading design
# End time: 16:33:40 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Compile of oscillator_tb.v was successful.
vsim work.oscillator_tb
# vsim work.oscillator_tb 
# Start time: 16:34:58 on Jun 21,2024
# Loading work.oscillator_tb
# Loading work.sampling_control
# Loading work.oscillator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v Line: 29
add wave -position insertpoint  \
sim:/oscillator_tb/out1_o \
sim:/oscillator_tb/out2_o
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v(75)
#    Time: 9335475630 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/oscillator_tb.v line 75
add wave -position insertpoint  \
sim:/oscillator_tb/Fg_CLK_i \
sim:/oscillator_tb/RESETn_i \
sim:/oscillator_tb/IntBTN_i \
sim:/oscillator_tb/Ready_o \
sim:/oscillator_tb/Enable_o \
sim:/oscillator_tb/Mode_o
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:45 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 16:35:46 on Jun 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 9335475630 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 9802249412 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:33 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 16:36:33 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 9335475630 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 9802249412 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:26 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 16:40:26 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8334824974 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8751566223 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:58 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 16:41:58 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8418323638 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8839239820 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:32 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 16:45:32 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Enable'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8418323638 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8839239820 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:52 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 16:45:52 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Enable'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8334824974 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8751566223 ps
add wave -position insertpoint sim:/oscillator_tb/osc_module/a
add wave -position insertpoint sim:/oscillator_tb/osc_module/b
add wave -position insertpoint sim:/oscillator_tb/osc_module/c
add wave -position insertpoint sim:/oscillator_tb/osc_module/out
add wave -position insertpoint sim:/oscillator_tb/osc_module/out1_a
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:52:36 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 16:52:36 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Enable'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8334824974 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8751566223 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:57 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 16:54:58 on Jun 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8418323638 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8839239820 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:28 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 16:56:28 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8418323638 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8839239820 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:51 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 17:23:51 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8334824974 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8751566223 ps
add wave -position insertpoint sim:/oscillator_tb/osc_module/out1
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:02 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 17:30:02 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8334824974 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8751566223 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:34:43 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 17:34:44 on Jun 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /oscillator_tb/osc_module File: 01_testbench/oscillator_tb.v Line: 29
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8334824974 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8751566223 ps
# Compile of oscillator.v failed with 2 errors.
# Compile of oscillator_tb.v was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of oscillator.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:55 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 17:35:55 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.oscillator_tb
# Loading work.sampling_control
# Loading work.oscillator
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(75)
#    Time: 8334824974 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 75
# 0 ps
# 8751566223 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:18 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 17:42:19 on Jun 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# Loading work.oscillator_tb
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(82)
#    Time: 11835268966 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 82
# 0 ps
# 12427032414 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:05 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 17:45:05 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# Loading work.oscillator_tb
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(91)
#    Time: 13585574294 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 91
# 0 ps
# 14264853009 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:29 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 17:45:29 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# Loading work.oscillator_tb
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(91)
#    Time: 21085454294 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 91
# 0 ps
# 22139727009 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:46 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 17:45:46 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# Loading work.oscillator_tb
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(91)
#    Time: 29418654294 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 91
# 0 ps
# 30889587009 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:16 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 17:46:17 on Jun 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "oscillator_tb.vcd"
# Loading work.oscillator_tb
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : 01_testbench/oscillator_tb.v(91)
#    Time: 54418254294 ps  Iteration: 1  Instance: /oscillator_tb
# Break in Module oscillator_tb at 01_testbench/oscillator_tb.v line 91
# 0 ps
# 57139167009 ps
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.v was successful.
# Compile of clk_divider.v was successful.
# Compile of clk_divider_tb.v was successful.
# Compile of pll_module_tb.sv was successful.
# Compile of button_tb.sv was successful.
# Compile of button.v was successful.
# Compile of sampling_control_tb.v was successful.
# Compile of sampling_control.v was successful.
# Compile of oscillator.v was successful.
# Compile of oscillator_tb.v was successful.
# Compile of interpolator.v failed with 3 errors.
# Compile of interpolator_tb.v was successful.
# 13 compiles, 1 failed with 3 errors.
# Compile of interpolator.v failed with 4 errors.
# Compile of interpolator.v failed with 4 errors.
# Compile of interpolator.v failed with 4 errors.
# Compile of interpolator.v failed with 4 errors.
# Compile of interpolator.v failed with 3 errors.
# Compile of interpolator.v was successful.
vsim work.interpolator_tb
# End time: 19:23:18 on Jun 21,2024, Elapsed time: 2:48:20
# Errors: 0, Warnings: 10
# vsim work.interpolator_tb 
# Start time: 19:23:18 on Jun 21,2024
# Loading work.interpolator_tb
# Loading work.sampling_control
# Loading work.oscillator
# Loading work.interpolator
add wave -position insertpoint  \
sim:/interpolator_tb/Fg_CLK_tb \
sim:/interpolator_tb/RESETn_tb \
sim:/interpolator_tb/IntBTN_i \
sim:/interpolator_tb/Ready_o \
sim:/interpolator_tb/Enable_o \
sim:/interpolator_tb/Mode_o \
sim:/interpolator_tb/out1_o \
sim:/interpolator_tb/out2_o \
sim:/interpolator_tb/interpOut_o
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:23:28 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:23:28 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:50 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:24:50 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:31:52 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:31:52 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:26 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:33:26 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
add wave -position insertpoint  \
sim:/interpolator_tb/interp_module/delta_y
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:54 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:33:54 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
# Compile of interpolator.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:39 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:34:40 on Jun 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.sampling_control
# Loading work.interpolator
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
add wave -position insertpoint sim:/interpolator_tb/interp_module/delta_y_buffer
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:38:04 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:38:04 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
add wave -position insertpoint sim:/interpolator_tb/interp_module/interpOut_buffer
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:40 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:39:40 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:41:11 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:41:11 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
add wave -position insertpoint  \
sim:/interpolator_tb/interp_module/Enable_delay
add wave -position insertpoint  \
sim:/interpolator_tb/interp_module/Enable_delay
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:43:40 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:43:40 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
# Compile of interpolator.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:54:28 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:54:28 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.sampling_control
# Loading work.interpolator
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
add wave -position insertpoint sim:/interpolator_tb/interp_module/debug
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:05 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:55:05 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# Loading work.sampling_control
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
# Compile of interpolator.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:56:06 on Jun 21,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# End time: 19:56:06 on Jun 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "interpolator_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.sampling_control
# Loading work.interpolator
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(103)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 103
# 0 ps
# 57139167009 ps
# Compile of interpolator.v was successful.
