// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ShuttleDCache(	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
  input         clock,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
  input         reset,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
  input         auto_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [7:0]  auto_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [63:0] auto_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_out_b_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_out_b_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_out_b_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0] auto_out_b_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_c_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_c_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_c_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_c_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_out_c_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_c_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_out_c_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [63:0] auto_out_c_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [63:0] auto_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_e_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_e_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_out_e_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        io_req_ready,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  input         io_req_valid,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  input  [39:0] io_req_bits_addr,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  input  [6:0]  io_req_bits_tag,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  input  [4:0]  io_req_bits_cmd,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  input  [1:0]  io_req_bits_size,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  input         io_req_bits_signed,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  input  [31:0] io_s1_paddr,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  input         io_s1_kill,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  input  [63:0] io_s1_data_data,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  output        io_s2_nack,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  input         io_s2_kill,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  output        io_resp_valid,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  output        io_resp_bits_has_data,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  output [6:0]  io_resp_bits_tag,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  output [63:0] io_resp_bits_data,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  output [1:0]  io_resp_bits_size,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  output        io_ordered,	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
  output        io_store_pending	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
);

  wire             _io_s2_nack_output;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:515:26]
  wire             s2_valid_masked;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:479:43]
  wire             _GEN;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:328:22, :474:{22,43}]
  wire             nodeOut_d_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:380:{131,148}]
  wire             block_replay;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:350:{114,129}, :355:125, :356:18, :358:87, :359:18]
  reg  [3:0]       s2_tag_match_way;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:244:35]
  wire             _io_req_ready_output;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:225:33, :235:{106,121}, :236:{20,35}]
  wire             _replay_arb_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:518:26]
  wire             _replay_arb_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:518:26]
  wire             _replay_arb_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:518:26]
  wire             _replay_arb_io_out_bits_has_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:518:26]
  wire [6:0]       _replay_arb_io_out_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:518:26]
  wire [63:0]      _replay_arb_io_out_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:518:26]
  wire [1:0]       _replay_arb_io_out_bits_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:518:26]
  wire             _wbArb_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
  wire             _wbArb_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
  wire             _wbArb_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
  wire [19:0]      _wbArb_io_out_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
  wire [5:0]       _wbArb_io_out_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
  wire [2:0]       _wbArb_io_out_bits_source;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
  wire [2:0]       _wbArb_io_out_bits_param;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
  wire [3:0]       _wbArb_io_out_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
  wire             _wbArb_io_out_bits_voluntary;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
  wire             _wbArb_io_chosen;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
  wire             _lfsr_prng_io_out_0;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_1;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire [63:0]      _amoalu_io_out;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:294:22]
  wire             _writeArbs_3_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire             _writeArbs_3_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [3:0]       _writeArbs_3_io_out_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [11:0]      _writeArbs_3_io_out_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [63:0]      _writeArbs_3_io_out_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire             _writeArbs_2_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire             _writeArbs_2_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [3:0]       _writeArbs_2_io_out_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [11:0]      _writeArbs_2_io_out_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [63:0]      _writeArbs_2_io_out_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire             _writeArbs_1_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire             _writeArbs_1_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [3:0]       _writeArbs_1_io_out_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [11:0]      _writeArbs_1_io_out_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [63:0]      _writeArbs_1_io_out_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire             _writeArbs_0_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire             _writeArbs_0_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [3:0]       _writeArbs_0_io_out_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [11:0]      _writeArbs_0_io_out_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire [63:0]      _writeArbs_0_io_out_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
  wire             _readArbs_3_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_3_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_3_io_in_2_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_3_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire [11:0]      _readArbs_3_io_out_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_2_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_2_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_2_io_in_2_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_2_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire [11:0]      _readArbs_2_io_out_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_1_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_1_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_1_io_in_2_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_1_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire [11:0]      _readArbs_1_io_out_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_0_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_0_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_0_io_in_2_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _readArbs_0_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire [11:0]      _readArbs_0_io_out_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
  wire             _datas_3_io_read_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_3_io_resp_0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_3_io_resp_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_3_io_resp_2;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_3_io_resp_3;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire             _datas_2_io_read_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_2_io_resp_0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_2_io_resp_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_2_io_resp_2;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_2_io_resp_3;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire             _datas_1_io_read_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_1_io_resp_0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_1_io_resp_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_1_io_resp_2;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_1_io_resp_3;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire             _datas_0_io_read_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_0_io_resp_0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_0_io_resp_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_0_io_resp_2;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire [63:0]      _datas_0_io_resp_3;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
  wire             _meta_io_read_0_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire             _meta_io_read_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire             _meta_io_write_0_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire             _meta_io_write_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [1:0]       _meta_io_resp_0_0_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [19:0]      _meta_io_resp_0_0_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [1:0]       _meta_io_resp_0_1_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [19:0]      _meta_io_resp_0_1_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [1:0]       _meta_io_resp_0_2_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [19:0]      _meta_io_resp_0_2_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [1:0]       _meta_io_resp_0_3_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [19:0]      _meta_io_resp_0_3_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [1:0]       _meta_io_resp_1_0_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [19:0]      _meta_io_resp_1_0_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [1:0]       _meta_io_resp_1_1_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [19:0]      _meta_io_resp_1_1_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [1:0]       _meta_io_resp_1_2_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [19:0]      _meta_io_resp_1_2_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [1:0]       _meta_io_resp_1_3_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire [19:0]      _meta_io_resp_1_3_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
  wire             _replay_empty_q_io_deq_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
  wire             _replay_empty_q_io_deq_bits_has_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
  wire [6:0]       _replay_empty_q_io_deq_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
  wire [63:0]      _replay_empty_q_io_deq_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
  wire [1:0]       _replay_empty_q_io_deq_bits_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
  wire [3:0]       _replay_empty_q_io_count;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
  wire             _replay_data_q_io_deq_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
  wire             _replay_data_q_io_deq_bits_has_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
  wire [6:0]       _replay_data_q_io_deq_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
  wire [63:0]      _replay_data_q_io_deq_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
  wire [1:0]       _replay_data_q_io_deq_bits_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
  wire [2:0]       _replay_data_q_io_count;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
  wire             _mshrs_io_req_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _mshrs_io_resp_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _mshrs_io_resp_bits_has_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [6:0]       _mshrs_io_resp_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [63:0]      _mshrs_io_resp_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [1:0]       _mshrs_io_resp_bits_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _mshrs_io_secondary_miss;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [3:0]       _mshrs_io_refill_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [11:0]      _mshrs_io_refill_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _mshrs_io_meta_write_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [5:0]       _mshrs_io_meta_write_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [3:0]       _mshrs_io_meta_write_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [1:0]       _mshrs_io_meta_write_bits_data_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [19:0]      _mshrs_io_meta_write_bits_data_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _mshrs_io_replay_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [39:0]      _mshrs_io_replay_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [6:0]       _mshrs_io_replay_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [4:0]       _mshrs_io_replay_bits_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [1:0]       _mshrs_io_replay_bits_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _mshrs_io_replay_bits_signed;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [63:0]      _mshrs_io_replay_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [3:0]       _mshrs_io_replay_way;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _mshrs_io_wb_req_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [19:0]      _mshrs_io_wb_req_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [5:0]       _mshrs_io_wb_req_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [2:0]       _mshrs_io_wb_req_bits_source;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [2:0]       _mshrs_io_wb_req_bits_param;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [3:0]       _mshrs_io_wb_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _mshrs_io_probe_rdy;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _mshrs_io_fence_rdy;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _prober_io_req_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire             _prober_io_rep_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [2:0]       _prober_io_rep_bits_param;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [3:0]       _prober_io_rep_bits_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [2:0]       _prober_io_rep_bits_source;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [31:0]      _prober_io_rep_bits_address;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire             _prober_io_meta_read_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [5:0]       _prober_io_meta_read_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [19:0]      _prober_io_meta_read_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire             _prober_io_meta_write_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [5:0]       _prober_io_meta_write_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [3:0]       _prober_io_meta_write_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [1:0]       _prober_io_meta_write_bits_data_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [19:0]      _prober_io_meta_write_bits_data_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire             _prober_io_wb_req_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [19:0]      _prober_io_wb_req_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [5:0]       _prober_io_wb_req_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [2:0]       _prober_io_wb_req_bits_source;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [2:0]       _prober_io_wb_req_bits_param;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire [3:0]       _prober_io_wb_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
  wire             _wb_io_req_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire             _wb_io_occupied_0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire             _wb_io_occupied_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire [5:0]       _wb_io_meta_read_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire [19:0]      _wb_io_meta_read_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire             _wb_io_data_req_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire [3:0]       _wb_io_data_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire [11:0]      _wb_io_data_req_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire             _wb_io_release_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire [2:0]       _wb_io_release_bits_opcode;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire [2:0]       _wb_io_release_bits_param;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire [3:0]       _wb_io_release_bits_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire [2:0]       _wb_io_release_bits_source;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire [31:0]      _wb_io_release_bits_address;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire [63:0]      _wb_io_release_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire             _s1_valid_T = _io_req_ready_output & io_req_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:225:33, :235:{106,121}, :236:{20,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg              s1_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25]
  reg  [39:0]      s1_req_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
  reg  [6:0]       s1_req_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
  reg  [4:0]       s1_req_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
  reg  [1:0]       s1_req_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
  reg              s1_req_signed;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
  reg              s1_replay_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:143:32]
  reg  [39:0]      s1_replay_req_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32]
  reg  [6:0]       s1_replay_req_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32]
  reg  [4:0]       s1_replay_req_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32]
  reg  [1:0]       s1_replay_req_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32]
  reg              s1_replay_req_signed;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32]
  reg  [63:0]      s1_replay_req_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32]
  reg  [3:0]       s1_replay_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:145:35]
  reg              s1_probe_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:147:31]
  reg  [31:0]      s1_probe_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:148:32]
  reg  [31:0]      s1_wb_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:151:29]
  reg              s2_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:154:25]
  reg  [39:0]      s2_req_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  reg  [6:0]       s2_req_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  reg  [4:0]       s2_req_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  reg  [1:0]       s2_req_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  reg              s2_req_signed;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  reg  [63:0]      s2_req_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  reg              s2_replay_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:158:32]
  reg  [39:0]      s2_replay_req_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  reg  [6:0]       s2_replay_req_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  reg  [4:0]       s2_replay_req_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  reg  [1:0]       s2_replay_req_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  reg              s2_replay_req_signed;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  reg  [63:0]      s2_replay_req_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  reg  [3:0]       s2_replay_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:160:35]
  reg              s3_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:165:25]
  reg  [4:0]       s3_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  reg  [39:0]      s3_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:167:20]
  reg  [63:0]      s3_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:168:20]
  reg  [3:0]       s3_way;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:170:19]
  wire             _s1_write_T_1 = s1_req_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
  reg  [1:0]       stall_ctr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:212:26]
  wire             stall_cpu = (&stall_ctr) | _io_s2_nack_output;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:212:26, :214:{29,45}, :515:26]
  wire             _cpu_skips_read_T_3 = io_req_bits_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32]
  wire             _cpu_skips_read_T_4 = io_req_bits_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49]
  wire             _cpu_skips_read_T_29 = io_req_bits_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cpu_skips_read_T_33 = io_req_bits_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cpu_skips_read_T_34 = io_req_bits_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cpu_skips_read_T_35 = io_req_bits_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cpu_skips_read_T_36 = io_req_bits_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cpu_skips_read_T_40 = io_req_bits_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cpu_skips_read_T_41 = io_req_bits_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cpu_skips_read_T_42 = io_req_bits_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cpu_skips_read_T_43 = io_req_bits_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cpu_skips_read_T_44 = io_req_bits_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [1:0]       _cpu_skips_read_T_53 = {io_req_bits_addr[0] | (|io_req_bits_size), ~(io_req_bits_addr[0])};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{27,42,53}, :21:22, :22:16, generators/shuttle/src/main/scala/dmem/DCache.scala:137:16, :138:25]
  wire [3:0]       _cpu_skips_read_T_54 = {(io_req_bits_addr[1] ? _cpu_skips_read_T_53 : 2'h0) | {2{io_req_bits_size[1]}}, io_req_bits_addr[1] ? 2'h0 : _cpu_skips_read_T_53};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/shuttle/src/main/scala/dmem/DCache.scala:212:26]
  wire             cpu_skips_read = io_req_bits_cmd == 5'h2 | io_req_bits_cmd == 5'h3 | (_cpu_skips_read_T_3 | _cpu_skips_read_T_4 | _cpu_skips_read_T_29 | _cpu_skips_read_T_33 | _cpu_skips_read_T_34 | _cpu_skips_read_T_35 | _cpu_skips_read_T_36 | _cpu_skips_read_T_40 | _cpu_skips_read_T_41 | _cpu_skips_read_T_42 | _cpu_skips_read_T_43 | _cpu_skips_read_T_44) & ~(io_req_bits_cmd == 5'h0 | io_req_bits_cmd == 5'h10 | io_req_bits_cmd == 5'h6 | _cpu_skips_read_T_29 | _cpu_skips_read_T_33 | _cpu_skips_read_T_34 | _cpu_skips_read_T_35 | _cpu_skips_read_T_36 | _cpu_skips_read_T_40 | _cpu_skips_read_T_41 | _cpu_skips_read_T_42 | _cpu_skips_read_T_43 | _cpu_skips_read_T_44) & (&{(io_req_bits_addr[2] ? _cpu_skips_read_T_54 : 4'h0) | {4{&io_req_bits_size}}, io_req_bits_addr[2] ? 4'h0 : _cpu_skips_read_T_54});	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:{35,52}, :89:68, :90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:224:31, :228:52, :229:{33,58}, :230:77, :253:27]
  wire             _readArbs_0_io_in_0_valid_T = io_req_bits_addr[4:3] == 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :212:26, :232:88]
  wire             _readArbs_1_io_in_0_valid_T = io_req_bits_addr[4:3] == 2'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :232:88]
  wire             _readArbs_2_io_in_0_valid_T = io_req_bits_addr[4:3] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :232:88]
  assign _io_req_ready_output = ~(stall_cpu | ~_readArbs_3_io_in_0_ready & (&(io_req_bits_addr[4:3])) & ~cpu_skips_read | ~_readArbs_2_io_in_0_ready & _readArbs_2_io_in_0_valid_T & ~cpu_skips_read | ~_readArbs_1_io_in_0_ready & _readArbs_1_io_in_0_valid_T & ~cpu_skips_read | ~_readArbs_0_io_in_0_ready & _readArbs_0_io_in_0_valid_T & ~cpu_skips_read) & _meta_io_read_1_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :194:20, :201:43, :214:45, :225:33, :228:52, :232:{88,112}, :235:{42,86,106,121}, :236:{20,35}]
  reg  [3:0]       s2_probe_tag_match_way;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:245:41]
  reg  [1:0]       s2_hit_state_r_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:247:74]
  reg  [1:0]       s2_hit_state_r_1_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:247:74]
  reg  [1:0]       s2_hit_state_r_2_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:247:74]
  reg  [1:0]       s2_hit_state_r_3_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:247:74]
  wire [1:0]       mshrs_io_req_bits_old_meta_meta_coh_state = (s2_tag_match_way[0] ? s2_hit_state_r_state : 2'h0) | (s2_tag_match_way[1] ? s2_hit_state_r_1_state : 2'h0) | (s2_tag_match_way[2] ? s2_hit_state_r_2_state : 2'h0) | (s2_tag_match_way[3] ? s2_hit_state_r_3_state : 2'h0);	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:212:26, :244:35, :247:74, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  reg  [1:0]       s2_probe_hit_state_r_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:248:86]
  reg  [1:0]       s2_probe_hit_state_r_1_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:248:86]
  reg  [1:0]       s2_probe_hit_state_r_2_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:248:86]
  reg  [1:0]       s2_probe_hit_state_r_3_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:248:86]
  wire             _mshrs_io_req_valid_T_31 = s2_req_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _mshrs_io_req_valid_T_32 = s2_req_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             s2_sc = s2_req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _cache_resp_bits_has_data_T_7 = s2_req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _cache_resp_bits_has_data_T_8 = s2_req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _cache_resp_bits_has_data_T_9 = s2_req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _cache_resp_bits_has_data_T_10 = s2_req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _cache_resp_bits_has_data_T_14 = s2_req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _cache_resp_bits_has_data_T_15 = s2_req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _cache_resp_bits_has_data_T_16 = s2_req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _cache_resp_bits_has_data_T_17 = s2_req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _cache_resp_bits_has_data_T_18 = s2_req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _mshrs_io_req_valid_T_3 = s2_req_cmd == 5'h3;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:52, :91:54, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             s2_lr = s2_req_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:71, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire [3:0]       _r_T = {_mshrs_io_req_valid_T_31 | _mshrs_io_req_valid_T_32 | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18, _mshrs_io_req_valid_T_31 | _mshrs_io_req_valid_T_32 | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18 | _mshrs_io_req_valid_T_3 | s2_lr, mshrs_io_req_bits_old_meta_meta_coh_state};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, :91:{54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [1:0]       _r_T_27 = {1'h0, _r_T == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:138:25]
  wire [15:0][1:0] _GEN_0 = {{2'h3}, {2'h3}, {2'h2}, {_r_T_27}, {_r_T_27}, {_r_T_27}, {_r_T_27}, {_r_T_27}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:{35,52}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20, generators/shuttle/src/main/scala/dmem/DCache.scala:212:26]
  wire             _s2_hit_T = (|s2_tag_match_way) & (_r_T == 4'h3 | _r_T == 4'h2 | _r_T == 4'h1 | _r_T == 4'h7 | _r_T == 4'h6 | (&_r_T) | _r_T == 4'hE);	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, :60:10, :61:10, :62:10, :63:10, :64:10, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:244:35, :246:39, :250:29]
  wire             s2_hit = _s2_hit_T & mshrs_io_req_bits_old_meta_meta_coh_state == _GEN_0[_r_T];	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:46:46, :58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20, generators/shuttle/src/main/scala/dmem/DCache.scala:250:{29,50}, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg  [4:0]       lrsc_count;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:253:27]
  reg  [33:0]      lrsc_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:255:22]
  wire             s2_replay_lr = s2_replay_req_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32, :257:57]
  wire             s2_replay_sc = s2_replay_req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32, :257:86]
  wire             s2_lrsc_addr_match = (|(lrsc_count[4:2])) & lrsc_addr == s2_req_addr[39:6];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :253:27, :254:31, :255:22, :258:{39,52,69}]
  wire             s2_sc_fail = s2_sc & ~s2_lrsc_addr_match;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66, generators/shuttle/src/main/scala/dmem/DCache.scala:258:39, :259:{26,29}]
  reg  [63:0]      s2_data_0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:280:24]
  reg  [63:0]      s2_data_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:280:24]
  reg  [63:0]      s2_data_2;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:280:24]
  reg  [63:0]      s2_data_3;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:280:24]
  reg  [63:0]      s2_replay_data_0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:281:31]
  reg  [63:0]      s2_replay_data_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:281:31]
  reg  [63:0]      s2_replay_data_2;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:281:31]
  reg  [63:0]      s2_replay_data_3;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:281:31]
  reg  [63:0]      s2_wb_data_0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:282:27]
  reg  [63:0]      s2_wb_data_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:282:27]
  reg  [63:0]      s2_wb_data_2;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:282:27]
  reg  [63:0]      s2_wb_data_3;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:282:27]
  reg  [3:0]       s2_wb_data_muxed_REG;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:285:47]
  reg  [3:0]       s2_wb_data_muxed_REG_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:285:39]
  wire             cache_resp_valid = s2_valid_masked & s2_hit;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:250:50, :290:39, :479:43]
  wire             s2_core_write = cache_resp_valid & ~s2_sc_fail & (_mshrs_io_req_valid_T_31 | _mshrs_io_req_valid_T_32 | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:259:26, :290:{39,52,64}]
  wire             _replay_empty_resp_valid_T_7 = s2_replay_req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire             _replay_empty_resp_valid_T_8 = s2_replay_req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire             _replay_empty_resp_valid_T_9 = s2_replay_req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire             _replay_empty_resp_valid_T_10 = s2_replay_req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire             _replay_empty_resp_valid_T_14 = s2_replay_req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire             _replay_empty_resp_valid_T_15 = s2_replay_req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire             _replay_empty_resp_valid_T_16 = s2_replay_req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire             _replay_empty_resp_valid_T_17 = s2_replay_req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire             _replay_empty_resp_valid_T_18 = s2_replay_req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire             s2_replay_write = s2_replay_valid & ~s2_replay_sc & (s2_replay_req_cmd == 5'h1 | s2_replay_req_cmd == 5'h11 | s2_replay_sc | _replay_empty_resp_valid_T_7 | _replay_empty_resp_valid_T_8 | _replay_empty_resp_valid_T_9 | _replay_empty_resp_valid_T_10 | _replay_empty_resp_valid_T_14 | _replay_empty_resp_valid_T_15 | _replay_empty_resp_valid_T_16 | _replay_empty_resp_valid_T_17 | _replay_empty_resp_valid_T_18);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:158:32, :159:32, :257:86, :291:{44,63}]
  reg  [3:0]       s2_replaced_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:318:37]
  reg  [1:0]       s2_repl_meta_r_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:319:76]
  reg  [19:0]      s2_repl_meta_r_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:319:76]
  reg  [1:0]       s2_repl_meta_r_1_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:319:76]
  reg  [19:0]      s2_repl_meta_r_1_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:319:76]
  reg  [1:0]       s2_repl_meta_r_2_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:319:76]
  reg  [19:0]      s2_repl_meta_r_2_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:319:76]
  reg  [1:0]       s2_repl_meta_r_3_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:319:76]
  reg  [19:0]      s2_repl_meta_r_3_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:319:76]
  wire             _cache_resp_bits_has_data_T = s2_req_cmd == 5'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :253:27]
  wire             _cache_resp_bits_has_data_T_1 = s2_req_cmd == 5'h10;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire             _replay_skips_read_T_3 = _mshrs_io_replay_bits_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_4 = _mshrs_io_replay_bits_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_29 = _mshrs_io_replay_bits_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_33 = _mshrs_io_replay_bits_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_34 = _mshrs_io_replay_bits_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_35 = _mshrs_io_replay_bits_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_36 = _mshrs_io_replay_bits_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_40 = _mshrs_io_replay_bits_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_41 = _mshrs_io_replay_bits_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_42 = _mshrs_io_replay_bits_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_43 = _mshrs_io_replay_bits_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire             _replay_skips_read_T_44 = _mshrs_io_replay_bits_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
  wire [1:0]       _replay_skips_read_T_53 = {_mshrs_io_replay_bits_addr[0] | (|_mshrs_io_replay_bits_size), ~(_mshrs_io_replay_bits_addr[0])};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{27,42,53}, :21:22, :22:16, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :137:16, :138:25]
  wire [3:0]       _replay_skips_read_T_54 = {(_mshrs_io_replay_bits_addr[1] ? _replay_skips_read_T_53 : 2'h0) | {2{_mshrs_io_replay_bits_size[1]}}, _mshrs_io_replay_bits_addr[1] ? 2'h0 : _replay_skips_read_T_53};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :212:26]
  wire             replay_skips_read = _mshrs_io_replay_bits_cmd == 5'h2 | _mshrs_io_replay_bits_cmd == 5'h3 | (_replay_skips_read_T_3 | _replay_skips_read_T_4 | _replay_skips_read_T_29 | _replay_skips_read_T_33 | _replay_skips_read_T_34 | _replay_skips_read_T_35 | _replay_skips_read_T_36 | _replay_skips_read_T_40 | _replay_skips_read_T_41 | _replay_skips_read_T_42 | _replay_skips_read_T_43 | _replay_skips_read_T_44) & ~(_mshrs_io_replay_bits_cmd == 5'h0 | _mshrs_io_replay_bits_cmd == 5'h10 | _mshrs_io_replay_bits_cmd == 5'h6 | _replay_skips_read_T_29 | _replay_skips_read_T_33 | _replay_skips_read_T_34 | _replay_skips_read_T_35 | _replay_skips_read_T_36 | _replay_skips_read_T_40 | _replay_skips_read_T_41 | _replay_skips_read_T_42 | _replay_skips_read_T_43 | _replay_skips_read_T_44) & (&{(_mshrs_io_replay_bits_addr[2] ? _replay_skips_read_T_54 : 4'h0) | {4{&_mshrs_io_replay_bits_size}}, _mshrs_io_replay_bits_addr[2] ? 4'h0 : _replay_skips_read_T_54});	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:{35,52}, :89:68, :90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :224:31, :253:27, :342:64, :343:{42,76}, :344:95]
  wire             _readArbs_0_io_in_1_valid_T = _mshrs_io_replay_bits_addr[4:3] == 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :133:21, :212:26, :347:102]
  wire             _readArbs_0_io_in_1_valid_T_3 = _mshrs_io_replay_valid & _readArbs_0_io_in_1_valid_T & ~replay_skips_read;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :342:64, :347:{102,109,112}]
  wire             _readArbs_1_io_in_1_valid_T = _mshrs_io_replay_bits_addr[4:3] == 2'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :133:21, :347:102]
  wire             _readArbs_1_io_in_1_valid_T_3 = _mshrs_io_replay_valid & _readArbs_1_io_in_1_valid_T & ~replay_skips_read;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :342:64, :347:{102,109,112}]
  wire             _readArbs_2_io_in_1_valid_T = _mshrs_io_replay_bits_addr[4:3] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :133:21, :347:102]
  wire             _readArbs_2_io_in_1_valid_T_3 = _mshrs_io_replay_valid & _readArbs_2_io_in_1_valid_T & ~replay_skips_read;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :342:64, :347:{102,109,112}]
  wire             _readArbs_3_io_in_1_valid_T_3 = _mshrs_io_replay_valid & (&(_mshrs_io_replay_bits_addr[4:3])) & ~replay_skips_read;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :133:21, :342:64, :347:{102,109,112}]
  wire             _GEN_1 = (_replay_skips_read_T_3 | _replay_skips_read_T_4 | _replay_skips_read_T_29 | _replay_skips_read_T_33 | _replay_skips_read_T_34 | _replay_skips_read_T_35 | _replay_skips_read_T_36 | _replay_skips_read_T_40 | _replay_skips_read_T_41 | _replay_skips_read_T_42 | _replay_skips_read_T_43 | _replay_skips_read_T_44) & _s1_valid_T & (_cpu_skips_read_T_3 | _cpu_skips_read_T_4 | _cpu_skips_read_T_29 | _cpu_skips_read_T_33 | _cpu_skips_read_T_34 | _cpu_skips_read_T_35 | _cpu_skips_read_T_36 | _cpu_skips_read_T_40 | _cpu_skips_read_T_41 | _cpu_skips_read_T_42 | _cpu_skips_read_T_43 | _cpu_skips_read_T_44);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:358:58, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign block_replay = _GEN_1 | _replay_data_q_io_count[2] | _replay_empty_q_io_count > 4'h9 | ~_readArbs_3_io_in_1_ready & (&(_mshrs_io_replay_bits_addr[4:3])) & ~replay_skips_read | ~_readArbs_2_io_in_1_ready & _readArbs_2_io_in_1_valid_T & ~replay_skips_read | ~_readArbs_1_io_in_1_ready & _readArbs_1_io_in_1_valid_T & ~replay_skips_read | ~_readArbs_0_io_in_1_ready & _readArbs_0_io_in_1_valid_T & ~replay_skips_read;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :133:21, :134:29, :135:30, :201:43, :342:64, :347:{102,112}, :350:{44,91,114,129}, :355:{32,91,125}, :356:18, :358:{58,87}, :359:18]
  assign nodeOut_d_ready = ~(~_writeArbs_3_io_in_1_ready & (&(_mshrs_io_refill_addr[4:3])) & auto_out_d_bits_opcode[0] | ~_writeArbs_2_io_in_1_ready & _mshrs_io_refill_addr[4:3] == 2'h2 & auto_out_d_bits_opcode[0] | ~_writeArbs_1_io_in_1_ready & _mshrs_io_refill_addr[4:3] == 2'h1 & auto_out_d_bits_opcode[0]) & ~(~_writeArbs_0_io_in_1_ready & _mshrs_io_refill_addr[4:3] == 2'h0 & auto_out_d_bits_opcode[0]);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :133:21, :137:16, :138:25, :203:44, :212:26, :379:18, :380:{47,101,112,131,148}]
  wire             _writeArbs_3_io_in_1_valid_T = auto_out_d_valid & auto_out_d_bits_opcode[0];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, generators/shuttle/src/main/scala/dmem/DCache.scala:384:79]
  wire             _writeArbs_0_io_in_1_valid_T_6 = _writeArbs_3_io_in_1_valid_T & ~(auto_out_d_bits_source[2]) & _mshrs_io_refill_addr[4:3] == 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :133:21, :212:26, :384:79, :385:{62,77}, :386:71]
  wire             _writeArbs_1_io_in_1_valid_T_6 = _writeArbs_3_io_in_1_valid_T & ~(auto_out_d_bits_source[2]) & _mshrs_io_refill_addr[4:3] == 2'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :133:21, :384:79, :385:{62,77}, :386:71]
  wire             _writeArbs_2_io_in_1_valid_T_6 = _writeArbs_3_io_in_1_valid_T & ~(auto_out_d_bits_source[2]) & _mshrs_io_refill_addr[4:3] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :133:21, :384:79, :385:{62,77}, :386:71]
  wire             _writeArbs_3_io_in_1_valid_T_6 = _writeArbs_3_io_in_1_valid_T & ~(auto_out_d_bits_source[2]) & (&(_mshrs_io_refill_addr[4:3]));	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :133:21, :384:79, :385:{62,77}, :386:71]
  reg  [1:0]       prober_wb;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:398:26]
  wire             occupied = prober_wb[0] & _wb_io_occupied_0 | prober_wb[1] & _wb_io_occupied_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18, :398:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire             _GEN_2 = (|prober_wb) ? ~occupied : _wbArb_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21, :397:18, :398:26, :402:{19,28}, :404:{28,31}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _readArbs_0_io_in_2_valid_T_3 = _wb_io_data_req_valid & _wb_io_data_req_bits_addr[4:3] == 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :131:18, :212:26, :414:{84,121}]
  wire             _readArbs_1_io_in_2_valid_T_3 = _wb_io_data_req_valid & _wb_io_data_req_bits_addr[4:3] == 2'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :131:18, :414:{84,121}]
  wire             _readArbs_2_io_in_2_valid_T_3 = _wb_io_data_req_valid & _wb_io_data_req_bits_addr[4:3] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :131:18, :414:{84,121}]
  wire             _readArbs_3_io_in_2_valid_T_3 = _wb_io_data_req_valid & (&(_wb_io_data_req_bits_addr[4:3]));	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :131:18, :414:{84,121}]
  wire             _GEN_3 = ~(~_readArbs_3_io_in_2_ready & (&(_wb_io_data_req_bits_addr[4:3])) | ~_readArbs_2_io_in_2_ready & _wb_io_data_req_bits_addr[4:3] == 2'h2 | ~_readArbs_1_io_in_2_ready & _wb_io_data_req_bits_addr[4:3] == 2'h1) & ~(~_readArbs_0_io_in_2_ready & _wb_io_data_req_bits_addr[4:3] == 2'h0);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :131:18, :137:16, :138:25, :201:43, :212:26, :416:51, :418:24, :419:{64,101,113,136}]
  reg  [8:0]       beatsLeft;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
  wire             idle = beatsLeft == 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, :82:69, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14]
  wire             winner_1 = ~_wb_io_release_valid & _prober_io_rep_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, generators/shuttle/src/main/scala/dmem/DCache.scala:131:18, :132:22]
  wire             _nodeOut_c_valid_T = _wb_io_release_valid | _prober_io_rep_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:31, generators/shuttle/src/main/scala/dmem/DCache.scala:131:18, :132:22]
  `ifndef SYNTHESIS	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:180:9]
    always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:180:9]
      if (~reset & ~(~s1_valid | ~_s1_write_T_1)) begin	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :180:{9,10,20,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:180:9]
          $error("Assertion failed\n    at DCache.scala:180 assert(!s1_valid || !s1_req.cmd.isOneOf(M_PWR))\n");	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:180:9]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:180:9]
          $fatal;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:180:9]
      end
      if (~reset & s2_core_write & s2_replay_write) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:180:9, :290:64, :291:63, :292:9]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:292:9]
          $error("Assertion failed\n    at DCache.scala:292 assert(!(s2_core_write && s2_replay_write))\n");	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:292:9]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:292:9]
          $fatal;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:292:9]
      end
      if (~reset & ~(~_wb_io_release_valid | ~winner_1)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :77:{13,56,59,62}, generators/shuttle/src/main/scala/dmem/DCache.scala:131:18, :180:9]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
      end
      if (~reset & ~(~_nodeOut_c_valid_T | _wb_io_release_valid | winner_1)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :79:{14,15,31,36}, generators/shuttle/src/main/scala/dmem/DCache.scala:131:18, :180:9]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg              state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg              state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  wire             muxState_0 = idle ? _wb_io_release_valid : state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :89:25, generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire             muxState_1 = idle ? winner_1 : state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  wire             nodeOut_c_valid = idle ? _nodeOut_c_valid_T : state_0 & _wb_io_release_valid | state_1 & _prober_io_rep_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, generators/shuttle/src/main/scala/dmem/DCache.scala:131:18, :132:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg              s4_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:424:25]
  reg  [39:0]      s4_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:425:26]
  reg  [4:0]       s4_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  reg  [63:0]      s4_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:427:26]
  wire [4:0]       bypass_sources_0_2 = s2_core_write ? s2_req_cmd : s2_replay_req_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :159:32, :290:64, :429:43]
  reg  [63:0]      s2_store_bypass_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:435:33]
  reg              s2_store_bypass;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:436:28]
  reg  [63:0]      s2_replay_store_bypass_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:437:40]
  reg              s2_replay_store_bypass;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:438:35]
  wire [63:0]      s2_data_word = s2_store_bypass ? s2_store_bypass_data : (s2_tag_match_way[0] ? s2_data_0 : 64'h0) | (s2_tag_match_way[1] ? s2_data_1 : 64'h0) | (s2_tag_match_way[2] ? s2_data_2 : 64'h0) | (s2_tag_match_way[3] ? s2_data_3 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :132:22, :135:30, :244:35, :280:24, :435:33, :436:28, :456:25, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire [63:0]      s2_replay_data_word = s2_replay_store_bypass ? s2_replay_store_bypass_data : (s2_replay_way_en[0] ? s2_replay_data_0 : 64'h0) | (s2_replay_way_en[1] ? s2_replay_data_1 : 64'h0) | (s2_replay_way_en[2] ? s2_replay_data_2 : 64'h0) | (s2_replay_way_en[3] ? s2_replay_data_3 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :132:22, :135:30, :160:35, :281:31, :437:40, :438:35, :458:32, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire [1:0]       _amoalu_io_mask_T = {s2_req_addr[0] | (|s2_req_size), ~(s2_req_addr[0])};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{27,42,53}, :21:22, :22:16, generators/shuttle/src/main/scala/dmem/DCache.scala:137:16, :138:25, :155:25]
  wire [3:0]       _amoalu_io_mask_T_1 = {(s2_req_addr[1] ? _amoalu_io_mask_T : 2'h0) | {2{s2_req_size[1]}}, s2_req_addr[1] ? 2'h0 : _amoalu_io_mask_T};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :212:26]
  wire [1:0]       _amoalu_io_mask_T_3 = {s2_replay_req_addr[0] | (|s2_replay_req_size), ~(s2_replay_req_addr[0])};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{27,42,53}, :21:22, :22:16, generators/shuttle/src/main/scala/dmem/DCache.scala:137:16, :138:25, :159:32]
  wire [3:0]       _amoalu_io_mask_T_4 = {(s2_replay_req_addr[1] ? _amoalu_io_mask_T_3 : 2'h0) | {2{s2_replay_req_size[1]}}, s2_replay_req_addr[1] ? 2'h0 : _amoalu_io_mask_T_3};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32, :212:26]
  reg  [5:0]       s1_nack_REG;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:472:55]
  reg              s1_nack_REG_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:472:98]
  reg              s2_nack_hit;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:473:30]
  assign _GEN = ~s2_nack_hit & s2_valid_masked & ~s2_hit & (s2_req_cmd == 5'h2 | _mshrs_io_req_valid_T_3 | _cache_resp_bits_has_data_T | _cache_resp_bits_has_data_T_1 | s2_lr | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18 | _mshrs_io_req_valid_T_31 | _mshrs_io_req_valid_T_32);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, :90:{32,49,66}, :91:{54,71}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :250:50, :328:{22,44,101}, :473:30, :474:{22,43}, :479:43]
  reg              s2_nack_probe_r;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:477:47]
  reg              s2_nack_probe_r_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:477:47]
  wire             s2_nack = s2_nack_hit | s2_hit & _mshrs_io_secondary_miss | ~s2_hit & ~_mshrs_io_req_ready | ~s2_hit & s2_nack_probe_r_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :250:50, :328:44, :473:30, :475:31, :476:{30,33}, :477:{31,47}, :478:63]
  assign s2_valid_masked = s2_valid & ~s2_nack & ~io_s2_kill;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:154:25, :478:63, :479:{34,43,46}]
  wire [31:0]      cache_resp_bits_data_zeroed = s2_req_addr[2] ? s2_data_word[63:32] : s2_data_word[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:27, :42:{24,37,55}, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :456:25]
  wire [15:0]      cache_resp_bits_data_zeroed_1 = s2_req_addr[1] ? cache_resp_bits_data_zeroed[31:16] : cache_resp_bits_data_zeroed[15:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:27, :42:{24,37,55}, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
  wire [7:0]       cache_resp_bits_data_zeroed_2 = s2_sc ? 8'h0 : s2_req_addr[0] ? cache_resp_bits_data_zeroed_1[15:8] : cache_resp_bits_data_zeroed_1[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:27, :42:{24,37,55}, :44:23, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :155:25]
  wire             _replay_empty_resp_valid_T = s2_replay_req_cmd == 5'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32, :253:27]
  wire             _replay_empty_resp_valid_T_1 = s2_replay_req_cmd == 5'h10;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire [31:0]      replay_data_resp_bits_data_zeroed = s2_replay_req_addr[2] ? s2_replay_data_word[63:32] : s2_replay_data_word[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:27, :42:{24,37,55}, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32, :458:32]
  wire [15:0]      replay_data_resp_bits_data_zeroed_1 = s2_replay_req_addr[1] ? replay_data_resp_bits_data_zeroed[31:16] : replay_data_resp_bits_data_zeroed[15:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:27, :42:{24,37,55}, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
  wire [7:0]       replay_data_resp_bits_data_zeroed_2 = s2_replay_sc ? 8'h0 : s2_replay_req_addr[0] ? replay_data_resp_bits_data_zeroed_1[15:8] : replay_data_resp_bits_data_zeroed_1[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:27, :42:{24,37,55}, :44:23, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :159:32, :257:86]
  reg              mshrs_io_resp_ready_REG;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:513:33]
  assign _io_s2_nack_output = s2_valid & s2_nack;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:154:25, :478:63, :515:26]
  wire             _GEN_4 = ~_mshrs_io_resp_valid & ~cache_resp_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :290:39, :522:{9,29,32}]
  wire [26:0]      _decode_T = 27'hFFF << _wb_io_release_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71, generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
  wire             _s1_replay_way_en_T = ~block_replay & _mshrs_io_replay_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :346:28, :350:{114,129}, :355:125, :356:18, :358:87, :359:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _s2_nack_probe_T_1 = _meta_io_read_0_ready & _prober_io_meta_read_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22, :194:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_5 = s2_valid_masked & s2_lr;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:71, generators/shuttle/src/main/scala/dmem/DCache.scala:262:25, :479:43]
  wire             _GEN_6 = s2_replay_valid & s2_replay_lr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:158:32, :257:57, :266:25]
  wire             _s2_data_T = s1_req_addr[4:3] == 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :139:25, :212:26, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_data_T_1 = s1_req_addr[4:3] == 2'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :139:25, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_data_T_2 = s1_req_addr[4:3] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :139:25, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_replay_data_T = s1_replay_req_addr[4:3] == 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :144:32, :212:26, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_replay_data_T_1 = s1_replay_req_addr[4:3] == 2'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :144:32, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_replay_data_T_2 = s1_replay_req_addr[4:3] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :144:32, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_wb_data_T = s1_wb_addr[4:3] == 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :151:29, :212:26, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_wb_data_T_1 = s1_wb_addr[4:3] == 2'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :151:29, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_wb_data_T_2 = s1_wb_addr[4:3] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :151:29, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             bypass_sources_0_1 = s2_core_write | s2_replay_write;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:290:64, :291:63, :293:29]
  wire [1:0]       _GEN_7 = {_lfsr_prng_io_out_1, _lfsr_prng_io_out_0};	// @[src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire [36:0]      bypass_sources_0_3 = s2_core_write ? s2_req_addr[39:3] : s2_replay_req_addr[39:3];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :159:32, :290:64, :429:94]
  wire [36:0]      _GEN_8 = {8'h0, io_s1_paddr[31:3]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :433:{60,75}]
  wire             _replay_bypasses_T_4 = bypass_sources_0_2 == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_5 = bypass_sources_0_2 == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_7 = bypass_sources_0_2 == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_9 = bypass_sources_0_2 == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_10 = bypass_sources_0_2 == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_11 = bypass_sources_0_2 == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_12 = bypass_sources_0_2 == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_16 = bypass_sources_0_2 == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_17 = bypass_sources_0_2 == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_18 = bypass_sources_0_2 == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_19 = bypass_sources_0_2 == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             _replay_bypasses_T_20 = bypass_sources_0_2 == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
  wire             bypasses_0_1 = bypass_sources_0_1 & _GEN_8 == bypass_sources_0_3 & (_replay_bypasses_T_4 | _replay_bypasses_T_5 | _replay_bypasses_T_7 | _replay_bypasses_T_9 | _replay_bypasses_T_10 | _replay_bypasses_T_11 | _replay_bypasses_T_12 | _replay_bypasses_T_16 | _replay_bypasses_T_17 | _replay_bypasses_T_18 | _replay_bypasses_T_19 | _replay_bypasses_T_20);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:293:29, :429:94, :433:{75,100}]
  wire             _replay_bypasses_T_31 = s3_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_32 = s3_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_34 = s3_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_36 = s3_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_37 = s3_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_38 = s3_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_39 = s3_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_43 = s3_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_44 = s3_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_45 = s3_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_46 = s3_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             _replay_bypasses_T_47 = s3_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:166:19]
  wire             bypasses_1_1 = s3_valid & _GEN_8 == s3_addr[39:3] & (_replay_bypasses_T_31 | _replay_bypasses_T_32 | _replay_bypasses_T_34 | _replay_bypasses_T_36 | _replay_bypasses_T_37 | _replay_bypasses_T_38 | _replay_bypasses_T_39 | _replay_bypasses_T_43 | _replay_bypasses_T_44 | _replay_bypasses_T_45 | _replay_bypasses_T_46 | _replay_bypasses_T_47);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:119:42, :165:25, :167:20, :433:{75,100}]
  wire             _replay_bypasses_T_58 = s4_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_59 = s4_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_61 = s4_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_63 = s4_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_64 = s4_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_65 = s4_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_66 = s4_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_70 = s4_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_71 = s4_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_72 = s4_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_73 = s4_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             _replay_bypasses_T_74 = s4_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:426:25]
  wire             replay_bypasses_0_1 = bypass_sources_0_1 & s1_replay_req_addr[39:3] == bypass_sources_0_3 & (_replay_bypasses_T_4 | _replay_bypasses_T_5 | _replay_bypasses_T_7 | _replay_bypasses_T_9 | _replay_bypasses_T_10 | _replay_bypasses_T_11 | _replay_bypasses_T_12 | _replay_bypasses_T_16 | _replay_bypasses_T_17 | _replay_bypasses_T_18 | _replay_bypasses_T_19 | _replay_bypasses_T_20);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:119:42, :144:32, :293:29, :429:94, :434:{89,114}]
  wire             replay_bypasses_1_1 = s3_valid & s1_replay_req_addr[39:3] == s3_addr[39:3] & (_replay_bypasses_T_31 | _replay_bypasses_T_32 | _replay_bypasses_T_34 | _replay_bypasses_T_36 | _replay_bypasses_T_37 | _replay_bypasses_T_38 | _replay_bypasses_T_39 | _replay_bypasses_T_43 | _replay_bypasses_T_44 | _replay_bypasses_T_45 | _replay_bypasses_T_46 | _replay_bypasses_T_47);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:119:42, :144:32, :165:25, :167:20, :434:{89,114}]
  wire             _GEN_9 = bypasses_0_1 | bypasses_1_1 | s4_valid & _GEN_8 == s4_addr[39:3] & (_replay_bypasses_T_58 | _replay_bypasses_T_59 | _replay_bypasses_T_61 | _replay_bypasses_T_63 | _replay_bypasses_T_64 | _replay_bypasses_T_65 | _replay_bypasses_T_66 | _replay_bypasses_T_70 | _replay_bypasses_T_71 | _replay_bypasses_T_72 | _replay_bypasses_T_73 | _replay_bypasses_T_74);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:424:25, :425:26, :433:{75,84,100}, :441:38]
  wire             _GEN_10 = replay_bypasses_0_1 | replay_bypasses_1_1 | s4_valid & s1_replay_req_addr[39:3] == s4_addr[39:3] & (_replay_bypasses_T_58 | _replay_bypasses_T_59 | _replay_bypasses_T_61 | _replay_bypasses_T_63 | _replay_bypasses_T_64 | _replay_bypasses_T_65 | _replay_bypasses_T_66 | _replay_bypasses_T_70 | _replay_bypasses_T_71 | _replay_bypasses_T_72 | _replay_bypasses_T_73 | _replay_bypasses_T_74);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:119:42, :144:32, :424:25, :425:26, :433:84, :434:{89,114}, :448:45]
  always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
    if (reset) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
      s1_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25]
      s1_replay_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :143:32]
      s1_probe_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :147:31]
      s2_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :154:25]
      s2_replay_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :158:32]
      s3_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :165:25]
      stall_ctr <= 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:212:26]
      lrsc_count <= 5'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:253:27]
      prober_wb <= 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:212:26, :398:26]
      beatsLeft <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :82:69, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14]
      state_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/DCache.scala:138:25]
      state_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/DCache.scala:138:25]
      s4_valid <= 1'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :424:25]
    end
    else begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
      s1_valid <= _s1_valid_T;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s1_replay_valid <= _s1_replay_way_en_T;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:143:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s1_probe_valid <= _s2_nack_probe_T_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:147:31, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s2_valid <= s1_valid & ~io_s1_kill & s1_req_cmd != 5'h14;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :139:25, :141:37, :142:30, :154:{25,42}]
      s2_replay_valid <= s1_replay_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:143:32, :158:32]
      s3_valid <= bypass_sources_0_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:165:25, :293:29]
      if (io_req_valid & (_readArbs_3_io_in_2_valid_T_3 & ~_readArbs_3_io_in_2_ready | _readArbs_2_io_in_2_valid_T_3 & ~_readArbs_2_io_in_2_ready | _readArbs_1_io_in_2_valid_T_3 & ~_readArbs_1_io_in_2_ready | _readArbs_0_io_in_2_valid_T_3 & ~_readArbs_0_io_in_2_ready | _writeArbs_3_io_in_1_valid_T_6 & ~_writeArbs_3_io_in_1_ready | _writeArbs_2_io_in_1_valid_T_6 & ~_writeArbs_2_io_in_1_ready | _writeArbs_1_io_in_1_valid_T_6 & ~_writeArbs_1_io_in_1_ready | _writeArbs_0_io_in_1_valid_T_6 & ~_writeArbs_0_io_in_1_ready | _GEN_1 | _readArbs_3_io_in_1_valid_T_3 & ~_readArbs_3_io_in_1_ready | _readArbs_2_io_in_1_valid_T_3 & ~_readArbs_2_io_in_1_ready | _readArbs_1_io_in_1_valid_T_3 & ~_readArbs_1_io_in_1_ready | _readArbs_0_io_in_1_valid_T_3 & ~_readArbs_0_io_in_1_ready))	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43, :203:44, :215:22, :347:109, :350:44, :351:{48,70,84}, :358:{58,87}, :360:17, :380:47, :385:77, :392:{49,71,85}, :414:84, :416:{48,51,70,84}]
        stall_ctr <= stall_ctr + 2'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:212:26, :216:28]
      else	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:215:22]
        stall_ctr <= 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:212:26]
      if (s2_valid_masked & ~_s2_hit_T & s2_lrsc_addr_match | s2_replay_valid & (|lrsc_count) | s2_valid_masked & (|lrsc_count))	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:158:32, :250:29, :253:27, :258:39, :261:20, :266:42, :270:{25,46}, :271:16, :273:{25,46}, :274:16, :276:{28,65,88}, :277:16, :479:43]
        lrsc_count <= 5'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:253:27]
      else if (_GEN_6 | _GEN_5)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:261:27, :262:{25,35}, :263:16, :266:{25,42}, :267:16]
        lrsc_count <= 5'h1D;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:253:27, :263:16]
      else if (|lrsc_count)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:253:27, :261:20]
        lrsc_count <= lrsc_count - 5'h1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:253:27, :261:54]
      if ((|prober_wb) & ~occupied)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:398:26, :399:32, :402:{19,28}, :404:31, :405:22, :406:17, src/main/scala/chisel3/util/Mux.scala:30:73]
        prober_wb <= 2'h0;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:212:26, :398:26]
      else if (_GEN_2 & _prober_io_wb_req_valid)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22, :397:18, :402:28, :404:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        prober_wb <= 2'h1 << _wbArb_io_chosen;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:396:21, :398:26, src/main/scala/chisel3/util/OneHot.scala:58:35]
      if (idle & auto_out_c_ready)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :62:24]
        beatsLeft <= _wb_io_release_valid & _wb_io_release_bits_opcode[0] ? ~(_decode_T[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :82:69, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:102:36, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}, generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
      else	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:62:24]
        beatsLeft <= beatsLeft - {8'h0, auto_out_c_ready & nodeOut_c_valid};	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (idle) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28]
        state_0 <= _wb_io_release_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
        state_1 <= winner_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
      end
      s4_valid <= s3_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:165:25, :424:25]
    end
    if (io_req_valid) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14]
      s1_req_addr <= io_req_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
      s1_req_tag <= io_req_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
      s1_req_cmd <= io_req_bits_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
      s1_req_size <= io_req_bits_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
      s1_req_signed <= io_req_bits_signed;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25]
    end
    if (_s1_replay_way_en_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s1_replay_req_addr <= _mshrs_io_replay_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :144:32]
      s1_replay_req_tag <= _mshrs_io_replay_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :144:32]
      s1_replay_req_cmd <= _mshrs_io_replay_bits_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :144:32]
      s1_replay_req_size <= _mshrs_io_replay_bits_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :144:32]
      s1_replay_req_signed <= _mshrs_io_replay_bits_signed;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :144:32]
      s1_replay_req_data <= _mshrs_io_replay_bits_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :144:32]
      s1_replay_way_en <= _mshrs_io_replay_way;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :145:35]
    end
    if (_s2_nack_probe_T_1)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s1_probe_addr <= {_prober_io_meta_read_bits_tag, _prober_io_meta_read_bits_idx, 6'h0};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22, :148:{32,97}]
    if (_GEN_3 & _wb_io_data_req_valid)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18, :419:{113,136}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s1_wb_addr <= {_wb_io_meta_read_bits_tag, {_wb_io_meta_read_bits_idx, 6'h0} | _wb_io_data_req_bits_addr};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18, :148:97, :151:{29,104}]
    if (s1_valid) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25]
      s2_req_addr <= {8'h0, io_s1_paddr};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :155:25, :189:17]
      s2_req_tag <= s1_req_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25, :155:25]
      s2_req_cmd <= s1_req_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25, :155:25]
      s2_req_size <= s1_req_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25, :155:25]
      s2_req_signed <= s1_req_signed;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:139:25, :155:25]
      s2_tag_match_way <= {_meta_io_resp_1_3_tag == io_s1_paddr[31:12] & (|_meta_io_resp_1_3_coh_state), _meta_io_resp_1_2_tag == io_s1_paddr[31:12] & (|_meta_io_resp_1_2_coh_state), _meta_io_resp_1_1_tag == io_s1_paddr[31:12] & (|_meta_io_resp_1_1_coh_state), _meta_io_resp_1_0_tag == io_s1_paddr[31:12] & (|_meta_io_resp_1_0_coh_state)};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :240:{62,75}, :241:{62,96}, :244:35]
      s2_hit_state_r_state <= _meta_io_resp_1_0_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :247:74]
      s2_hit_state_r_1_state <= _meta_io_resp_1_1_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :247:74]
      s2_hit_state_r_2_state <= _meta_io_resp_1_2_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :247:74]
      s2_hit_state_r_3_state <= _meta_io_resp_1_3_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :247:74]
      s2_replaced_way_en <= 4'h1 << {2'h0, _lfsr_prng_io_out_1, _lfsr_prng_io_out_0};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:212:26, :318:37, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/chisel3/util/random/PRNG.scala:91:22]
      s2_store_bypass <= _GEN_9;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:436:28, :441:38]
      s2_nack_hit <= _io_s2_nack_output | s1_req_addr[11:6] == _prober_io_meta_write_bits_idx & ~_prober_io_req_ready | s1_req_addr[11:6] == s1_nack_REG & ~s1_nack_REG_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22, :139:25, :314:27, :471:{44,78,81,102}, :472:{44,55,87,90,98}, :473:30, :515:26]
    end
    if (s1_valid & (s1_req_cmd == 5'h1 | _s1_write_T_1 | s1_req_cmd == 5'h7 | s1_req_cmd == 5'h4 | s1_req_cmd == 5'h9 | s1_req_cmd == 5'hA | s1_req_cmd == 5'hB | s1_req_cmd == 5'h8 | s1_req_cmd == 5'hC | s1_req_cmd == 5'hD | s1_req_cmd == 5'hE | s1_req_cmd == 5'hF))	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :139:25, :185:18]
      s2_req_data <= io_s1_data_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
    else if (s1_valid)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25]
      s2_req_data <= 64'h0;	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :132:22, :135:30, :155:25, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (s1_replay_valid) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:143:32]
      s2_replay_req_addr <= s1_replay_req_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32, :159:32]
      s2_replay_req_tag <= s1_replay_req_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32, :159:32]
      s2_replay_req_cmd <= s1_replay_req_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32, :159:32]
      s2_replay_req_size <= s1_replay_req_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32, :159:32]
      s2_replay_req_signed <= s1_replay_req_signed;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32, :159:32]
      s2_replay_req_data <= s1_replay_req_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:144:32, :159:32]
      s2_replay_way_en <= s1_replay_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:145:35, :160:35]
      s2_replay_store_bypass <= _GEN_10;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:438:35, :448:45]
    end
    if (bypass_sources_0_1) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:293:29]
      s3_cmd <= s2_core_write ? s2_req_cmd : s2_replay_req_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :159:32, :166:19, :290:64, :297:18]
      s3_addr <= s2_core_write ? s2_req_addr : s2_replay_req_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :159:32, :167:20, :290:64, :296:19]
      s3_data <= _amoalu_io_out;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:168:20, :294:22]
      s3_way <= s2_core_write ? s2_tag_match_way : s2_replay_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:160:35, :170:19, :244:35, :290:64, :299:18]
    end
    if (s1_probe_valid) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:147:31]
      s2_probe_tag_match_way <= {_meta_io_resp_0_3_tag == s1_probe_addr[31:12] & (|_meta_io_resp_0_3_coh_state), _meta_io_resp_0_2_tag == s1_probe_addr[31:12] & (|_meta_io_resp_0_2_coh_state), _meta_io_resp_0_1_tag == s1_probe_addr[31:12] & (|_meta_io_resp_0_1_coh_state), _meta_io_resp_0_0_tag == s1_probe_addr[31:12] & (|_meta_io_resp_0_0_coh_state)};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/shuttle/src/main/scala/dmem/DCache.scala:148:32, :194:20, :242:{74,93}, :243:{74,114}, :245:41]
      s2_probe_hit_state_r_state <= _meta_io_resp_0_0_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :248:86]
      s2_probe_hit_state_r_1_state <= _meta_io_resp_0_1_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :248:86]
      s2_probe_hit_state_r_2_state <= _meta_io_resp_0_2_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :248:86]
      s2_probe_hit_state_r_3_state <= _meta_io_resp_0_3_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :248:86]
    end
    if (_GEN_6)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:266:25]
      lrsc_addr <= s2_replay_req_addr[39:6];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32, :255:22, :268:37]
    else if (_GEN_5)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:262:25]
      lrsc_addr <= s2_req_addr[39:6];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :255:22, :258:69]
    s2_data_0 <= (_s2_data_T ? _datas_0_io_resp_0 : 64'h0) | (_s2_data_T_1 ? _datas_1_io_resp_0 : 64'h0) | (_s2_data_T_2 ? _datas_2_io_resp_0 : 64'h0) | ((&(s1_req_addr[4:3])) ? _datas_3_io_resp_0 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :139:25, :199:49, :280:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_data_1 <= (_s2_data_T ? _datas_0_io_resp_1 : 64'h0) | (_s2_data_T_1 ? _datas_1_io_resp_1 : 64'h0) | (_s2_data_T_2 ? _datas_2_io_resp_1 : 64'h0) | ((&(s1_req_addr[4:3])) ? _datas_3_io_resp_1 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :139:25, :199:49, :280:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_data_2 <= (_s2_data_T ? _datas_0_io_resp_2 : 64'h0) | (_s2_data_T_1 ? _datas_1_io_resp_2 : 64'h0) | (_s2_data_T_2 ? _datas_2_io_resp_2 : 64'h0) | ((&(s1_req_addr[4:3])) ? _datas_3_io_resp_2 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :139:25, :199:49, :280:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_data_3 <= (_s2_data_T ? _datas_0_io_resp_3 : 64'h0) | (_s2_data_T_1 ? _datas_1_io_resp_3 : 64'h0) | (_s2_data_T_2 ? _datas_2_io_resp_3 : 64'h0) | ((&(s1_req_addr[4:3])) ? _datas_3_io_resp_3 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :139:25, :199:49, :280:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_replay_data_0 <= (_s2_replay_data_T ? _datas_0_io_resp_0 : 64'h0) | (_s2_replay_data_T_1 ? _datas_1_io_resp_0 : 64'h0) | (_s2_replay_data_T_2 ? _datas_2_io_resp_0 : 64'h0) | ((&(s1_replay_req_addr[4:3])) ? _datas_3_io_resp_0 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :144:32, :199:49, :281:31, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_replay_data_1 <= (_s2_replay_data_T ? _datas_0_io_resp_1 : 64'h0) | (_s2_replay_data_T_1 ? _datas_1_io_resp_1 : 64'h0) | (_s2_replay_data_T_2 ? _datas_2_io_resp_1 : 64'h0) | ((&(s1_replay_req_addr[4:3])) ? _datas_3_io_resp_1 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :144:32, :199:49, :281:31, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_replay_data_2 <= (_s2_replay_data_T ? _datas_0_io_resp_2 : 64'h0) | (_s2_replay_data_T_1 ? _datas_1_io_resp_2 : 64'h0) | (_s2_replay_data_T_2 ? _datas_2_io_resp_2 : 64'h0) | ((&(s1_replay_req_addr[4:3])) ? _datas_3_io_resp_2 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :144:32, :199:49, :281:31, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_replay_data_3 <= (_s2_replay_data_T ? _datas_0_io_resp_3 : 64'h0) | (_s2_replay_data_T_1 ? _datas_1_io_resp_3 : 64'h0) | (_s2_replay_data_T_2 ? _datas_2_io_resp_3 : 64'h0) | ((&(s1_replay_req_addr[4:3])) ? _datas_3_io_resp_3 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :144:32, :199:49, :281:31, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_wb_data_0 <= (_s2_wb_data_T ? _datas_0_io_resp_0 : 64'h0) | (_s2_wb_data_T_1 ? _datas_1_io_resp_0 : 64'h0) | (_s2_wb_data_T_2 ? _datas_2_io_resp_0 : 64'h0) | ((&(s1_wb_addr[4:3])) ? _datas_3_io_resp_0 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :151:29, :199:49, :282:27, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_wb_data_1 <= (_s2_wb_data_T ? _datas_0_io_resp_1 : 64'h0) | (_s2_wb_data_T_1 ? _datas_1_io_resp_1 : 64'h0) | (_s2_wb_data_T_2 ? _datas_2_io_resp_1 : 64'h0) | ((&(s1_wb_addr[4:3])) ? _datas_3_io_resp_1 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :151:29, :199:49, :282:27, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_wb_data_2 <= (_s2_wb_data_T ? _datas_0_io_resp_2 : 64'h0) | (_s2_wb_data_T_1 ? _datas_1_io_resp_2 : 64'h0) | (_s2_wb_data_T_2 ? _datas_2_io_resp_2 : 64'h0) | ((&(s1_wb_addr[4:3])) ? _datas_3_io_resp_2 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :151:29, :199:49, :282:27, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_wb_data_3 <= (_s2_wb_data_T ? _datas_0_io_resp_3 : 64'h0) | (_s2_wb_data_T_1 ? _datas_1_io_resp_3 : 64'h0) | (_s2_wb_data_T_2 ? _datas_2_io_resp_3 : 64'h0) | ((&(s1_wb_addr[4:3])) ? _datas_3_io_resp_3 : 64'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :119:{42,76}, :132:22, :135:30, :151:29, :199:49, :282:27, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    s2_wb_data_muxed_REG <= _wb_io_data_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18, :285:47]
    s2_wb_data_muxed_REG_1 <= s2_wb_data_muxed_REG;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:285:{39,47}]
    if (s1_valid & _GEN_7 == 2'h0) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :212:26, :319:{103,124}, src/main/scala/chisel3/util/OneHot.scala:58:35]
      s2_repl_meta_r_coh_state <= _meta_io_resp_1_0_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :319:76]
      s2_repl_meta_r_tag <= _meta_io_resp_1_0_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :319:76]
    end
    if (s1_valid & _GEN_7 == 2'h1) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :319:{103,124}, src/main/scala/chisel3/util/OneHot.scala:58:35]
      s2_repl_meta_r_1_coh_state <= _meta_io_resp_1_1_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :319:76]
      s2_repl_meta_r_1_tag <= _meta_io_resp_1_1_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :319:76]
    end
    if (s1_valid & _GEN_7 == 2'h2) begin	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :319:{103,124}, src/main/scala/chisel3/util/OneHot.scala:58:35]
      s2_repl_meta_r_2_coh_state <= _meta_io_resp_1_2_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :319:76]
      s2_repl_meta_r_2_tag <= _meta_io_resp_1_2_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :319:76]
    end
    if (s1_valid & (&_GEN_7)) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :319:{103,124}, src/main/scala/chisel3/util/OneHot.scala:58:35]
      s2_repl_meta_r_3_coh_state <= _meta_io_resp_1_3_coh_state;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :319:76]
      s2_repl_meta_r_3_tag <= _meta_io_resp_1_3_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20, :319:76]
    end
    if (s3_valid) begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:165:25]
      s4_addr <= s3_addr;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:167:20, :425:26]
      s4_cmd <= s3_cmd;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:166:19, :426:25]
      s4_data <= s3_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:168:20, :427:26]
    end
    if (s1_valid & _GEN_9)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :435:33, :439:19, :441:{38,44}, :442:28]
      s2_store_bypass_data <= bypasses_0_1 ? _amoalu_io_out : bypasses_1_1 ? s3_data : s4_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:168:20, :294:22, :427:26, :433:100, :435:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (s1_replay_valid & _GEN_10)	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:143:32, :437:40, :446:26, :448:{45,51}, :449:35]
      s2_replay_store_bypass_data <= replay_bypasses_0_1 ? _amoalu_io_out : replay_bypasses_1_1 ? s3_data : s4_data;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:168:20, :294:22, :427:26, :434:114, :437:40, src/main/scala/chisel3/util/Mux.scala:50:70]
    s1_nack_REG <= _prober_io_meta_write_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22, :472:55]
    s1_nack_REG_1 <= _prober_io_req_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22, :472:98]
    s2_nack_probe_r <= _s2_nack_probe_T_1;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:477:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s2_nack_probe_r_1 <= s2_nack_probe_r;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:477:47]
    mshrs_io_resp_ready_REG <= ~s1_valid & ~s1_replay_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:138:25, :143:32, :180:10, :513:{33,44,47}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:94];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
    initial begin	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
        `INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
        for (logic [6:0] i = 7'h0; i < 7'h5F; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
        end	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
        s1_valid = _RANDOM[7'h0][0];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :138:25]
        s1_req_addr = {_RANDOM[7'h0][31:1], _RANDOM[7'h1][8:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :138:25, :139:25]
        s1_req_tag = _RANDOM[7'h1][15:9];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :139:25]
        s1_req_cmd = _RANDOM[7'h1][20:16];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :139:25]
        s1_req_size = _RANDOM[7'h1][22:21];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :139:25]
        s1_req_signed = _RANDOM[7'h1][23];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :139:25]
        s1_replay_valid = _RANDOM[7'h4][0];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :143:32]
        s1_replay_req_addr = {_RANDOM[7'h4][31:1], _RANDOM[7'h5][8:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :143:32, :144:32]
        s1_replay_req_tag = _RANDOM[7'h5][15:9];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :144:32]
        s1_replay_req_cmd = _RANDOM[7'h5][20:16];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :144:32]
        s1_replay_req_size = _RANDOM[7'h5][22:21];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :144:32]
        s1_replay_req_signed = _RANDOM[7'h5][23];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :144:32]
        s1_replay_req_data = {_RANDOM[7'h5][31:24], _RANDOM[7'h6], _RANDOM[7'h7][23:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :144:32]
        s1_replay_way_en = _RANDOM[7'h9][3:0];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :145:35]
        s1_probe_valid = _RANDOM[7'h9][4];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :145:35, :147:31]
        s1_probe_addr = {_RANDOM[7'h9][31:5], _RANDOM[7'hA][4:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :145:35, :148:32]
        s1_wb_addr = {_RANDOM[7'hA][31:10], _RANDOM[7'hB][9:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :148:32, :151:29]
        s2_valid = _RANDOM[7'hB][10];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :151:29, :154:25]
        s2_req_addr = {_RANDOM[7'hB][31:11], _RANDOM[7'hC][18:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :151:29, :155:25]
        s2_req_tag = _RANDOM[7'hC][25:19];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :155:25]
        s2_req_cmd = _RANDOM[7'hC][30:26];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :155:25]
        s2_req_size = {_RANDOM[7'hC][31], _RANDOM[7'hD][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :155:25]
        s2_req_signed = _RANDOM[7'hD][1];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :155:25]
        s2_req_data = {_RANDOM[7'hD][31:2], _RANDOM[7'hE], _RANDOM[7'hF][1:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :155:25]
        s2_replay_valid = _RANDOM[7'hF][10];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :155:25, :158:32]
        s2_replay_req_addr = {_RANDOM[7'hF][31:11], _RANDOM[7'h10][18:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :155:25, :159:32]
        s2_replay_req_tag = _RANDOM[7'h10][25:19];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :159:32]
        s2_replay_req_cmd = _RANDOM[7'h10][30:26];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :159:32]
        s2_replay_req_size = {_RANDOM[7'h10][31], _RANDOM[7'h11][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :159:32]
        s2_replay_req_signed = _RANDOM[7'h11][1];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :159:32]
        s2_replay_req_data = {_RANDOM[7'h11][31:2], _RANDOM[7'h12], _RANDOM[7'h13][1:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :159:32]
        s2_replay_way_en = _RANDOM[7'h14][13:10];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :160:35]
        s3_valid = _RANDOM[7'h15][14];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :165:25]
        s3_cmd = _RANDOM[7'h15][19:15];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :165:25, :166:19]
        s3_addr = {_RANDOM[7'h15][31:20], _RANDOM[7'h16][27:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :165:25, :167:20]
        s3_data = {_RANDOM[7'h16][31:28], _RANDOM[7'h17], _RANDOM[7'h18][27:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :167:20, :168:20]
        s3_way = _RANDOM[7'h18][31:28];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :168:20, :170:19]
        stall_ctr = _RANDOM[7'h19][1:0];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26]
        s2_tag_match_way = _RANDOM[7'h19][5:2];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :244:35]
        s2_probe_tag_match_way = _RANDOM[7'h19][9:6];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :245:41]
        s2_hit_state_r_state = _RANDOM[7'h19][11:10];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :247:74]
        s2_hit_state_r_1_state = _RANDOM[7'h19][13:12];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :247:74]
        s2_hit_state_r_2_state = _RANDOM[7'h19][15:14];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :247:74]
        s2_hit_state_r_3_state = _RANDOM[7'h19][17:16];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :247:74]
        s2_probe_hit_state_r_state = _RANDOM[7'h19][19:18];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :248:86]
        s2_probe_hit_state_r_1_state = _RANDOM[7'h19][21:20];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :248:86]
        s2_probe_hit_state_r_2_state = _RANDOM[7'h19][23:22];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :248:86]
        s2_probe_hit_state_r_3_state = _RANDOM[7'h19][25:24];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :248:86]
        lrsc_count = _RANDOM[7'h19][30:26];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :253:27]
        lrsc_addr = {_RANDOM[7'h19][31], _RANDOM[7'h1A], _RANDOM[7'h1B][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :212:26, :255:22]
        s2_data_0 = {_RANDOM[7'h1B][31:1], _RANDOM[7'h1C], _RANDOM[7'h1D][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :255:22, :280:24]
        s2_data_1 = {_RANDOM[7'h1D][31:1], _RANDOM[7'h1E], _RANDOM[7'h1F][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :280:24]
        s2_data_2 = {_RANDOM[7'h1F][31:1], _RANDOM[7'h20], _RANDOM[7'h21][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :280:24]
        s2_data_3 = {_RANDOM[7'h21][31:1], _RANDOM[7'h22], _RANDOM[7'h23][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :280:24]
        s2_replay_data_0 = {_RANDOM[7'h23][31:1], _RANDOM[7'h24], _RANDOM[7'h25][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :280:24, :281:31]
        s2_replay_data_1 = {_RANDOM[7'h25][31:1], _RANDOM[7'h26], _RANDOM[7'h27][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :281:31]
        s2_replay_data_2 = {_RANDOM[7'h27][31:1], _RANDOM[7'h28], _RANDOM[7'h29][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :281:31]
        s2_replay_data_3 = {_RANDOM[7'h29][31:1], _RANDOM[7'h2A], _RANDOM[7'h2B][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :281:31]
        s2_wb_data_0 = {_RANDOM[7'h2B][31:1], _RANDOM[7'h2C], _RANDOM[7'h2D][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :281:31, :282:27]
        s2_wb_data_1 = {_RANDOM[7'h2D][31:1], _RANDOM[7'h2E], _RANDOM[7'h2F][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :282:27]
        s2_wb_data_2 = {_RANDOM[7'h2F][31:1], _RANDOM[7'h30], _RANDOM[7'h31][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :282:27]
        s2_wb_data_3 = {_RANDOM[7'h31][31:1], _RANDOM[7'h32], _RANDOM[7'h33][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :282:27]
        s2_wb_data_muxed_REG = _RANDOM[7'h33][4:1];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :282:27, :285:47]
        s2_wb_data_muxed_REG_1 = _RANDOM[7'h33][8:5];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :282:27, :285:39]
        s2_replaced_way_en = _RANDOM[7'h53][18:15];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :318:37]
        s2_repl_meta_r_coh_state = _RANDOM[7'h53][20:19];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :318:37, :319:76]
        s2_repl_meta_r_tag = {_RANDOM[7'h53][31:21], _RANDOM[7'h54][8:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :318:37, :319:76]
        s2_repl_meta_r_1_coh_state = _RANDOM[7'h54][10:9];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76]
        s2_repl_meta_r_1_tag = _RANDOM[7'h54][30:11];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76]
        s2_repl_meta_r_2_coh_state = {_RANDOM[7'h54][31], _RANDOM[7'h55][0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76]
        s2_repl_meta_r_2_tag = _RANDOM[7'h55][20:1];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76]
        s2_repl_meta_r_3_coh_state = _RANDOM[7'h55][22:21];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76]
        s2_repl_meta_r_3_tag = {_RANDOM[7'h55][31:23], _RANDOM[7'h56][10:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76]
        prober_wb = _RANDOM[7'h56][14:13];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76, :398:26]
        beatsLeft = _RANDOM[7'h56][23:15];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76]
        state_0 = _RANDOM[7'h56][24];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76]
        state_1 = _RANDOM[7'h56][25];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76]
        s4_valid = _RANDOM[7'h56][26];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76, :424:25]
        s4_addr = {_RANDOM[7'h56][31:27], _RANDOM[7'h57], _RANDOM[7'h58][2:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :319:76, :425:26]
        s4_cmd = _RANDOM[7'h58][7:3];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :425:26, :426:25]
        s4_data = {_RANDOM[7'h58][31:8], _RANDOM[7'h59], _RANDOM[7'h5A][7:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :425:26, :427:26]
        s2_store_bypass_data = {_RANDOM[7'h5A][31:8], _RANDOM[7'h5B], _RANDOM[7'h5C][7:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :427:26, :435:33]
        s2_store_bypass = _RANDOM[7'h5C][8];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :435:33, :436:28]
        s2_replay_store_bypass_data = {_RANDOM[7'h5C][31:9], _RANDOM[7'h5D], _RANDOM[7'h5E][8:0]};	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :435:33, :437:40]
        s2_replay_store_bypass = _RANDOM[7'h5E][9];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :437:40, :438:35]
        s1_nack_REG = _RANDOM[7'h5E][15:10];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :437:40, :472:55]
        s1_nack_REG_1 = _RANDOM[7'h5E][16];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :437:40, :472:98]
        s2_nack_hit = _RANDOM[7'h5E][17];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :437:40, :473:30]
        s2_nack_probe_r = _RANDOM[7'h5E][18];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :437:40, :477:47]
        s2_nack_probe_r_1 = _RANDOM[7'h5E][19];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :437:40, :477:47]
        mshrs_io_resp_ready_REG = _RANDOM[7'h5E][20];	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :437:40, :513:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiWritebackUnit wb (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
    .clock                   (clock),
    .reset                   (reset),
    .io_req_ready            (_wb_io_req_ready),
    .io_req_valid            (_wbArb_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
    .io_req_bits_tag         (_wbArb_io_out_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
    .io_req_bits_idx         (_wbArb_io_out_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
    .io_req_bits_source      (_wbArb_io_out_bits_source),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
    .io_req_bits_param       (_wbArb_io_out_bits_param),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
    .io_req_bits_way_en      (_wbArb_io_out_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
    .io_req_bits_voluntary   (_wbArb_io_out_bits_voluntary),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
    .io_occupied_0           (_wb_io_occupied_0),
    .io_occupied_1           (_wb_io_occupied_1),
    .io_meta_read_bits_idx   (_wb_io_meta_read_bits_idx),
    .io_meta_read_bits_tag   (_wb_io_meta_read_bits_tag),
    .io_data_req_ready       (_GEN_3),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:419:{113,136}]
    .io_data_req_valid       (_wb_io_data_req_valid),
    .io_data_req_bits_way_en (_wb_io_data_req_bits_way_en),
    .io_data_req_bits_addr   (_wb_io_data_req_bits_addr),
    .io_data_resp            ((s2_wb_data_muxed_REG_1[0] ? s2_wb_data_0 : 64'h0) | (s2_wb_data_muxed_REG_1[1] ? s2_wb_data_1 : 64'h0) | (s2_wb_data_muxed_REG_1[2] ? s2_wb_data_2 : 64'h0) | (s2_wb_data_muxed_REG_1[3] ? s2_wb_data_3 : 64'h0)),	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/shuttle/src/main/scala/dmem/DCache.scala:101:14, :132:22, :135:30, :282:27, :285:39, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_release_ready        (auto_out_c_ready & (idle | state_0)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :92:24, :94:31]
    .io_release_valid        (_wb_io_release_valid),
    .io_release_bits_opcode  (_wb_io_release_bits_opcode),
    .io_release_bits_param   (_wb_io_release_bits_param),
    .io_release_bits_size    (_wb_io_release_bits_size),
    .io_release_bits_source  (_wb_io_release_bits_source),
    .io_release_bits_address (_wb_io_release_bits_address),
    .io_release_bits_data    (_wb_io_release_bits_data)
  );
  ProbeUnit prober (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .clock                             (clock),
    .reset                             (reset),
    .io_req_ready                      (_prober_io_req_ready),
    .io_req_valid                      (auto_out_b_valid & ~(|(lrsc_count[4:2]))),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:253:27, :254:31, :364:{41,44}]
    .io_req_bits_param                 (auto_out_b_bits_param),
    .io_req_bits_size                  (auto_out_b_bits_size),
    .io_req_bits_source                (auto_out_b_bits_source),
    .io_req_bits_address               (auto_out_b_bits_address),
    .io_rep_ready                      (auto_out_c_ready & (idle ? ~_wb_io_release_valid : state_1)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
    .io_rep_valid                      (_prober_io_rep_valid),
    .io_rep_bits_param                 (_prober_io_rep_bits_param),
    .io_rep_bits_size                  (_prober_io_rep_bits_size),
    .io_rep_bits_source                (_prober_io_rep_bits_source),
    .io_rep_bits_address               (_prober_io_rep_bits_address),
    .io_meta_read_ready                (_meta_io_read_0_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
    .io_meta_read_valid                (_prober_io_meta_read_valid),
    .io_meta_read_bits_idx             (_prober_io_meta_read_bits_idx),
    .io_meta_read_bits_tag             (_prober_io_meta_read_bits_tag),
    .io_meta_write_ready               (_meta_io_write_1_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
    .io_meta_write_valid               (_prober_io_meta_write_valid),
    .io_meta_write_bits_idx            (_prober_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en         (_prober_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state (_prober_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag       (_prober_io_meta_write_bits_data_tag),
    .io_wb_req_ready                   (_GEN_2),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:397:18, :402:28, :404:28]
    .io_wb_req_valid                   (_prober_io_wb_req_valid),
    .io_wb_req_bits_tag                (_prober_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                (_prober_io_wb_req_bits_idx),
    .io_wb_req_bits_source             (_prober_io_wb_req_bits_source),
    .io_wb_req_bits_param              (_prober_io_wb_req_bits_param),
    .io_wb_req_bits_way_en             (_prober_io_wb_req_bits_way_en),
    .io_way_en                         (s2_probe_tag_match_way),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:245:41]
    .io_mshr_rdy                       (_mshrs_io_probe_rdy),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_block_state_state              ((s2_probe_tag_match_way[0] ? s2_probe_hit_state_r_state : 2'h0) | (s2_probe_tag_match_way[1] ? s2_probe_hit_state_r_1_state : 2'h0) | (s2_probe_tag_match_way[2] ? s2_probe_hit_state_r_2_state : 2'h0) | (s2_probe_tag_match_way[3] ? s2_probe_hit_state_r_3_state : 2'h0))	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:212:26, :245:41, :248:86, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  );
  ShuttleDCacheMSHRFile mshrs (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .clock                             (clock),
    .reset                             (reset),
    .io_req_ready                      (_mshrs_io_req_ready),
    .io_req_valid                      (_GEN),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:328:22, :474:{22,43}]
    .io_req_bits_addr                  (s2_req_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
    .io_req_bits_tag                   (s2_req_tag),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
    .io_req_bits_cmd                   (s2_req_cmd),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
    .io_req_bits_size                  (s2_req_size),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
    .io_req_bits_signed                (s2_req_signed),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
    .io_req_bits_data                  (s2_req_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
    .io_req_bits_tag_match             (|s2_tag_match_way),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:244:35, :246:39]
    .io_req_bits_old_meta_coh_state    ((|s2_tag_match_way) ? mshrs_io_req_bits_old_meta_meta_coh_state : (s2_replaced_way_en[0] ? s2_repl_meta_r_coh_state : 2'h0) | (s2_replaced_way_en[1] ? s2_repl_meta_r_1_coh_state : 2'h0) | (s2_replaced_way_en[2] ? s2_repl_meta_r_2_coh_state : 2'h0) | (s2_replaced_way_en[3] ? s2_repl_meta_r_3_coh_state : 2'h0)),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:212:26, :244:35, :246:39, :318:37, :319:76, :332:36, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_old_meta_tag          ((s2_replaced_way_en[0] ? s2_repl_meta_r_tag : 20'h0) | (s2_replaced_way_en[1] ? s2_repl_meta_r_1_tag : 20'h0) | (s2_replaced_way_en[2] ? s2_repl_meta_r_2_tag : 20'h0) | (s2_replaced_way_en[3] ? s2_repl_meta_r_3_tag : 20'h0)),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:223:28, :318:37, :319:76, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_way_en                ((|s2_tag_match_way) ? s2_tag_match_way : s2_replaced_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:244:35, :246:39, :318:37, :333:34]
    .io_req_data                       (s2_req_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25]
    .io_probe_addr                     ({_prober_io_meta_read_bits_tag, _prober_io_meta_read_bits_idx, 6'h0}),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22, :148:97, :334:90]
    .io_resp_ready                     (mshrs_io_resp_ready_REG),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:513:33]
    .io_resp_valid                     (_mshrs_io_resp_valid),
    .io_resp_bits_has_data             (_mshrs_io_resp_bits_has_data),
    .io_resp_bits_tag                  (_mshrs_io_resp_bits_tag),
    .io_resp_bits_data                 (_mshrs_io_resp_bits_data),
    .io_resp_bits_size                 (_mshrs_io_resp_bits_size),
    .io_secondary_miss                 (_mshrs_io_secondary_miss),
    .io_mem_acquire_ready              (auto_out_a_ready),
    .io_mem_acquire_valid              (auto_out_a_valid),
    .io_mem_acquire_bits_opcode        (auto_out_a_bits_opcode),
    .io_mem_acquire_bits_param         (auto_out_a_bits_param),
    .io_mem_acquire_bits_size          (auto_out_a_bits_size),
    .io_mem_acquire_bits_source        (auto_out_a_bits_source),
    .io_mem_acquire_bits_address       (auto_out_a_bits_address),
    .io_mem_acquire_bits_mask          (auto_out_a_bits_mask),
    .io_mem_acquire_bits_data          (auto_out_a_bits_data),
    .io_mem_grant_valid                (nodeOut_d_ready & auto_out_d_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:380:{131,148}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_mem_grant_bits_opcode          (auto_out_d_bits_opcode),
    .io_mem_grant_bits_param           (auto_out_d_bits_param),
    .io_mem_grant_bits_size            (auto_out_d_bits_size),
    .io_mem_grant_bits_source          (auto_out_d_bits_source),
    .io_mem_grant_bits_sink            (auto_out_d_bits_sink),
    .io_mem_grant_bits_data            (auto_out_d_bits_data),
    .io_mem_finish_ready               (auto_out_e_ready),
    .io_mem_finish_valid               (auto_out_e_valid),
    .io_mem_finish_bits_sink           (auto_out_e_bits_sink),
    .io_refill_way_en                  (_mshrs_io_refill_way_en),
    .io_refill_addr                    (_mshrs_io_refill_addr),
    .io_meta_write_ready               (_meta_io_write_0_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
    .io_meta_write_valid               (_mshrs_io_meta_write_valid),
    .io_meta_write_bits_idx            (_mshrs_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en         (_mshrs_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state (_mshrs_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag       (_mshrs_io_meta_write_bits_data_tag),
    .io_replay_ready                   (~block_replay),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:346:28, :350:{114,129}, :355:125, :356:18, :358:87, :359:18]
    .io_replay_valid                   (_mshrs_io_replay_valid),
    .io_replay_bits_addr               (_mshrs_io_replay_bits_addr),
    .io_replay_bits_tag                (_mshrs_io_replay_bits_tag),
    .io_replay_bits_cmd                (_mshrs_io_replay_bits_cmd),
    .io_replay_bits_size               (_mshrs_io_replay_bits_size),
    .io_replay_bits_signed             (_mshrs_io_replay_bits_signed),
    .io_replay_bits_data               (_mshrs_io_replay_bits_data),
    .io_replay_way                     (_mshrs_io_replay_way),
    .io_wb_req_ready                   (_wbArb_io_in_1_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
    .io_wb_req_valid                   (_mshrs_io_wb_req_valid),
    .io_wb_req_bits_tag                (_mshrs_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                (_mshrs_io_wb_req_bits_idx),
    .io_wb_req_bits_source             (_mshrs_io_wb_req_bits_source),
    .io_wb_req_bits_param              (_mshrs_io_wb_req_bits_param),
    .io_wb_req_bits_way_en             (_mshrs_io_wb_req_bits_way_en),
    .io_probe_rdy                      (_mshrs_io_probe_rdy),
    .io_fence_rdy                      (_mshrs_io_fence_rdy),
    .io_store_pending                  (io_store_pending)
  );
  Queue6_ShuttleDMemResp replay_data_q (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
    .clock                (clock),
    .reset                (reset),
    .io_enq_valid         (s2_replay_valid & (_replay_empty_resp_valid_T | _replay_empty_resp_valid_T_1 | s2_replay_lr | s2_replay_sc | _replay_empty_resp_valid_T_7 | _replay_empty_resp_valid_T_8 | _replay_empty_resp_valid_T_9 | _replay_empty_resp_valid_T_10 | _replay_empty_resp_valid_T_14 | _replay_empty_resp_valid_T_15 | _replay_empty_resp_valid_T_16 | _replay_empty_resp_valid_T_17 | _replay_empty_resp_valid_T_18)),	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:158:32, :257:{57,86}, :489:45]
    .io_enq_bits_tag      (s2_replay_req_tag),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
    .io_enq_bits_data     ({s2_replay_req_size == 2'h0 | s2_replay_sc ? {56{s2_replay_req_signed & replay_data_resp_bits_data_zeroed_2[7]}} : {s2_replay_req_size == 2'h1 ? {48{s2_replay_req_signed & replay_data_resp_bits_data_zeroed_1[15]}} : {s2_replay_req_size == 2'h2 ? {32{s2_replay_req_signed & replay_data_resp_bits_data_zeroed[31]}} : s2_replay_data_word[63:32], replay_data_resp_bits_data_zeroed[31:16]}, replay_data_resp_bits_data_zeroed_1[15:8]}, replay_data_resp_bits_data_zeroed_2[7:1], replay_data_resp_bits_data_zeroed_2[0] | s2_replay_sc}),	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :44:23, :45:{20,26,34,49,72,81,94}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:159:32, :212:26, :257:86, :458:32, :493:53]
    .io_enq_bits_size     (s2_replay_req_size),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
    .io_deq_ready         (_replay_arb_io_in_0_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:518:26]
    .io_deq_valid         (_replay_data_q_io_deq_valid),
    .io_deq_bits_has_data (_replay_data_q_io_deq_bits_has_data),
    .io_deq_bits_tag      (_replay_data_q_io_deq_bits_tag),
    .io_deq_bits_data     (_replay_data_q_io_deq_bits_data),
    .io_deq_bits_size     (_replay_data_q_io_deq_bits_size),
    .io_count             (_replay_data_q_io_count)
  );
  Queue12_ShuttleDMemResp replay_empty_q (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
    .clock                (clock),
    .reset                (reset),
    .io_enq_valid         (s2_replay_valid & ~(_replay_empty_resp_valid_T | _replay_empty_resp_valid_T_1 | s2_replay_lr | s2_replay_sc | _replay_empty_resp_valid_T_7 | _replay_empty_resp_valid_T_8 | _replay_empty_resp_valid_T_9 | _replay_empty_resp_valid_T_10 | _replay_empty_resp_valid_T_14 | _replay_empty_resp_valid_T_15 | _replay_empty_resp_valid_T_16 | _replay_empty_resp_valid_T_17 | _replay_empty_resp_valid_T_18)),	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:158:32, :257:{57,86}, :500:{46,49}]
    .io_enq_bits_tag      (s2_replay_req_tag),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
    .io_enq_bits_size     (s2_replay_req_size),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:159:32]
    .io_deq_ready         (_replay_arb_io_in_1_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:518:26]
    .io_deq_valid         (_replay_empty_q_io_deq_valid),
    .io_deq_bits_has_data (_replay_empty_q_io_deq_bits_has_data),
    .io_deq_bits_tag      (_replay_empty_q_io_deq_bits_tag),
    .io_deq_bits_data     (_replay_empty_q_io_deq_bits_data),
    .io_deq_bits_size     (_replay_empty_q_io_deq_bits_size),
    .io_count             (_replay_empty_q_io_count)
  );
  L1MetadataArrayBanked meta (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:194:20]
    .clock                          (clock),
    .reset                          (reset),
    .io_read_0_ready                (_meta_io_read_0_ready),
    .io_read_0_valid                (_prober_io_meta_read_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_read_0_bits_idx             (_prober_io_meta_read_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_read_1_ready                (_meta_io_read_1_ready),
    .io_read_1_valid                (io_req_valid & ~stall_cpu),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:214:45, :221:{41,44}]
    .io_read_1_bits_idx             (io_req_bits_addr[11:6]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:222:{28,48}]
    .io_write_0_ready               (_meta_io_write_0_ready),
    .io_write_0_valid               (_mshrs_io_meta_write_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_write_0_bits_idx            (_mshrs_io_meta_write_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_write_0_bits_way_en         (_mshrs_io_meta_write_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_write_0_bits_data_coh_state (_mshrs_io_meta_write_bits_data_coh_state),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_write_0_bits_data_tag       (_mshrs_io_meta_write_bits_data_tag),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_write_1_ready               (_meta_io_write_1_ready),
    .io_write_1_valid               (_prober_io_meta_write_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_write_1_bits_idx            (_prober_io_meta_write_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_write_1_bits_way_en         (_prober_io_meta_write_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_write_1_bits_data_coh_state (_prober_io_meta_write_bits_data_coh_state),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_write_1_bits_data_tag       (_prober_io_meta_write_bits_data_tag),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_resp_0_0_coh_state          (_meta_io_resp_0_0_coh_state),
    .io_resp_0_0_tag                (_meta_io_resp_0_0_tag),
    .io_resp_0_1_coh_state          (_meta_io_resp_0_1_coh_state),
    .io_resp_0_1_tag                (_meta_io_resp_0_1_tag),
    .io_resp_0_2_coh_state          (_meta_io_resp_0_2_coh_state),
    .io_resp_0_2_tag                (_meta_io_resp_0_2_tag),
    .io_resp_0_3_coh_state          (_meta_io_resp_0_3_coh_state),
    .io_resp_0_3_tag                (_meta_io_resp_0_3_tag),
    .io_resp_1_0_coh_state          (_meta_io_resp_1_0_coh_state),
    .io_resp_1_0_tag                (_meta_io_resp_1_0_tag),
    .io_resp_1_1_coh_state          (_meta_io_resp_1_1_coh_state),
    .io_resp_1_1_tag                (_meta_io_resp_1_1_tag),
    .io_resp_1_2_coh_state          (_meta_io_resp_1_2_coh_state),
    .io_resp_1_2_tag                (_meta_io_resp_1_2_tag),
    .io_resp_1_3_coh_state          (_meta_io_resp_1_3_coh_state),
    .io_resp_1_3_tag                (_meta_io_resp_1_3_tag)
  );
  DataArrayBank datas_0 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
    .clock                (clock),
    .io_read_ready        (_datas_0_io_read_ready),
    .io_read_valid        (_readArbs_0_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_read_bits_addr    (_readArbs_0_io_out_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_write_valid       (_writeArbs_0_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_way_en (_writeArbs_0_io_out_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_addr   (_writeArbs_0_io_out_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_data   (_writeArbs_0_io_out_bits_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_resp_0            (_datas_0_io_resp_0),
    .io_resp_1            (_datas_0_io_resp_1),
    .io_resp_2            (_datas_0_io_resp_2),
    .io_resp_3            (_datas_0_io_resp_3)
  );
  DataArrayBank datas_1 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
    .clock                (clock),
    .io_read_ready        (_datas_1_io_read_ready),
    .io_read_valid        (_readArbs_1_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_read_bits_addr    (_readArbs_1_io_out_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_write_valid       (_writeArbs_1_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_way_en (_writeArbs_1_io_out_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_addr   (_writeArbs_1_io_out_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_data   (_writeArbs_1_io_out_bits_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_resp_0            (_datas_1_io_resp_0),
    .io_resp_1            (_datas_1_io_resp_1),
    .io_resp_2            (_datas_1_io_resp_2),
    .io_resp_3            (_datas_1_io_resp_3)
  );
  DataArrayBank datas_2 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
    .clock                (clock),
    .io_read_ready        (_datas_2_io_read_ready),
    .io_read_valid        (_readArbs_2_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_read_bits_addr    (_readArbs_2_io_out_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_write_valid       (_writeArbs_2_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_way_en (_writeArbs_2_io_out_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_addr   (_writeArbs_2_io_out_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_data   (_writeArbs_2_io_out_bits_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_resp_0            (_datas_2_io_resp_0),
    .io_resp_1            (_datas_2_io_resp_1),
    .io_resp_2            (_datas_2_io_resp_2),
    .io_resp_3            (_datas_2_io_resp_3)
  );
  DataArrayBank datas_3 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
    .clock                (clock),
    .io_read_ready        (_datas_3_io_read_ready),
    .io_read_valid        (_readArbs_3_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_read_bits_addr    (_readArbs_3_io_out_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_write_valid       (_writeArbs_3_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_way_en (_writeArbs_3_io_out_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_addr   (_writeArbs_3_io_out_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_write_bits_data   (_writeArbs_3_io_out_bits_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_resp_0            (_datas_3_io_resp_0),
    .io_resp_1            (_datas_3_io_resp_1),
    .io_resp_2            (_datas_3_io_resp_2),
    .io_resp_3            (_datas_3_io_resp_3)
  );
  Arbiter3_L1DataReadReq readArbs_0 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_in_0_ready     (_readArbs_0_io_in_0_ready),
    .io_in_0_valid     (io_req_valid & _readArbs_0_io_in_0_valid_T & ~stall_cpu & ~cpu_skips_read),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:214:45, :221:44, :228:52, :232:{88,109,112}]
    .io_in_0_bits_addr (io_req_bits_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:233:43]
    .io_in_1_ready     (_readArbs_0_io_in_1_ready),
    .io_in_1_valid     (_readArbs_0_io_in_1_valid_T_3),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:347:109]
    .io_in_1_bits_addr (_mshrs_io_replay_bits_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :348:41]
    .io_in_2_ready     (_readArbs_0_io_in_2_ready),
    .io_in_2_valid     (_readArbs_0_io_in_2_valid_T_3),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:414:84]
    .io_in_2_bits_addr (_wb_io_data_req_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
    .io_out_ready      (_datas_0_io_read_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
    .io_out_valid      (_readArbs_0_io_out_valid),
    .io_out_bits_addr  (_readArbs_0_io_out_bits_addr)
  );
  Arbiter3_L1DataReadReq readArbs_1 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_in_0_ready     (_readArbs_1_io_in_0_ready),
    .io_in_0_valid     (io_req_valid & _readArbs_1_io_in_0_valid_T & ~stall_cpu & ~cpu_skips_read),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:214:45, :221:44, :228:52, :232:{88,109,112}]
    .io_in_0_bits_addr (io_req_bits_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:233:43]
    .io_in_1_ready     (_readArbs_1_io_in_1_ready),
    .io_in_1_valid     (_readArbs_1_io_in_1_valid_T_3),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:347:109]
    .io_in_1_bits_addr (_mshrs_io_replay_bits_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :348:41]
    .io_in_2_ready     (_readArbs_1_io_in_2_ready),
    .io_in_2_valid     (_readArbs_1_io_in_2_valid_T_3),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:414:84]
    .io_in_2_bits_addr (_wb_io_data_req_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
    .io_out_ready      (_datas_1_io_read_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
    .io_out_valid      (_readArbs_1_io_out_valid),
    .io_out_bits_addr  (_readArbs_1_io_out_bits_addr)
  );
  Arbiter3_L1DataReadReq readArbs_2 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_in_0_ready     (_readArbs_2_io_in_0_ready),
    .io_in_0_valid     (io_req_valid & _readArbs_2_io_in_0_valid_T & ~stall_cpu & ~cpu_skips_read),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:214:45, :221:44, :228:52, :232:{88,109,112}]
    .io_in_0_bits_addr (io_req_bits_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:233:43]
    .io_in_1_ready     (_readArbs_2_io_in_1_ready),
    .io_in_1_valid     (_readArbs_2_io_in_1_valid_T_3),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:347:109]
    .io_in_1_bits_addr (_mshrs_io_replay_bits_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :348:41]
    .io_in_2_ready     (_readArbs_2_io_in_2_ready),
    .io_in_2_valid     (_readArbs_2_io_in_2_valid_T_3),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:414:84]
    .io_in_2_bits_addr (_wb_io_data_req_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
    .io_out_ready      (_datas_2_io_read_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
    .io_out_valid      (_readArbs_2_io_out_valid),
    .io_out_bits_addr  (_readArbs_2_io_out_bits_addr)
  );
  Arbiter3_L1DataReadReq readArbs_3 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:201:43]
    .io_in_0_ready     (_readArbs_3_io_in_0_ready),
    .io_in_0_valid     (io_req_valid & (&(io_req_bits_addr[4:3])) & ~stall_cpu & ~cpu_skips_read),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :214:45, :221:44, :228:52, :232:{88,109,112}]
    .io_in_0_bits_addr (io_req_bits_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:233:43]
    .io_in_1_ready     (_readArbs_3_io_in_1_ready),
    .io_in_1_valid     (_readArbs_3_io_in_1_valid_T_3),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:347:109]
    .io_in_1_bits_addr (_mshrs_io_replay_bits_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :348:41]
    .io_in_2_ready     (_readArbs_3_io_in_2_ready),
    .io_in_2_valid     (_readArbs_3_io_in_2_valid_T_3),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:414:84]
    .io_in_2_bits_addr (_wb_io_data_req_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
    .io_out_ready      (_datas_3_io_read_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:199:49]
    .io_out_valid      (_readArbs_3_io_out_valid),
    .io_out_bits_addr  (_readArbs_3_io_out_bits_addr)
  );
  Arbiter2_L1DataWriteReq writeArbs_0 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_in_0_valid       (s3_valid & s3_addr[4:3] == 2'h0),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :165:25, :167:20, :212:26, :304:{26,41}]
    .io_in_0_bits_way_en (s3_way),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:170:19]
    .io_in_0_bits_addr   (s3_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:167:20, :305:18]
    .io_in_0_bits_data   (s3_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:168:20]
    .io_in_1_ready       (_writeArbs_0_io_in_1_ready),
    .io_in_1_valid       (_writeArbs_0_io_in_1_valid_T_6),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:385:77]
    .io_in_1_bits_way_en (_mshrs_io_refill_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_addr   (_mshrs_io_refill_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_data   (auto_out_d_bits_data),
    .io_out_valid        (_writeArbs_0_io_out_valid),
    .io_out_bits_way_en  (_writeArbs_0_io_out_bits_way_en),
    .io_out_bits_addr    (_writeArbs_0_io_out_bits_addr),
    .io_out_bits_data    (_writeArbs_0_io_out_bits_data)
  );
  Arbiter2_L1DataWriteReq writeArbs_1 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_in_0_valid       (s3_valid & s3_addr[4:3] == 2'h1),	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :165:25, :167:20, :304:{26,41}]
    .io_in_0_bits_way_en (s3_way),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:170:19]
    .io_in_0_bits_addr   (s3_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:167:20, :305:18]
    .io_in_0_bits_data   (s3_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:168:20]
    .io_in_1_ready       (_writeArbs_1_io_in_1_ready),
    .io_in_1_valid       (_writeArbs_1_io_in_1_valid_T_6),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:385:77]
    .io_in_1_bits_way_en (_mshrs_io_refill_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_addr   (_mshrs_io_refill_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_data   (auto_out_d_bits_data),
    .io_out_valid        (_writeArbs_1_io_out_valid),
    .io_out_bits_way_en  (_writeArbs_1_io_out_bits_way_en),
    .io_out_bits_addr    (_writeArbs_1_io_out_bits_addr),
    .io_out_bits_data    (_writeArbs_1_io_out_bits_data)
  );
  Arbiter2_L1DataWriteReq writeArbs_2 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_in_0_valid       (s3_valid & s3_addr[4:3] == 2'h2),	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :165:25, :167:20, :304:{26,41}]
    .io_in_0_bits_way_en (s3_way),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:170:19]
    .io_in_0_bits_addr   (s3_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:167:20, :305:18]
    .io_in_0_bits_data   (s3_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:168:20]
    .io_in_1_ready       (_writeArbs_2_io_in_1_ready),
    .io_in_1_valid       (_writeArbs_2_io_in_1_valid_T_6),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:385:77]
    .io_in_1_bits_way_en (_mshrs_io_refill_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_addr   (_mshrs_io_refill_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_data   (auto_out_d_bits_data),
    .io_out_valid        (_writeArbs_2_io_out_valid),
    .io_out_bits_way_en  (_writeArbs_2_io_out_bits_way_en),
    .io_out_bits_addr    (_writeArbs_2_io_out_bits_addr),
    .io_out_bits_data    (_writeArbs_2_io_out_bits_data)
  );
  Arbiter2_L1DataWriteReq writeArbs_3 (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:203:44]
    .io_in_0_valid       (s3_valid & (&(s3_addr[4:3]))),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:119:{42,76}, :165:25, :167:20, :304:{26,41}]
    .io_in_0_bits_way_en (s3_way),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:170:19]
    .io_in_0_bits_addr   (s3_addr[11:0]),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:167:20, :305:18]
    .io_in_0_bits_data   (s3_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:168:20]
    .io_in_1_ready       (_writeArbs_3_io_in_1_ready),
    .io_in_1_valid       (_writeArbs_3_io_in_1_valid_T_6),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:385:77]
    .io_in_1_bits_way_en (_mshrs_io_refill_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_addr   (_mshrs_io_refill_addr),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_data   (auto_out_d_bits_data),
    .io_out_valid        (_writeArbs_3_io_out_valid),
    .io_out_bits_way_en  (_writeArbs_3_io_out_bits_way_en),
    .io_out_bits_addr    (_writeArbs_3_io_out_bits_addr),
    .io_out_bits_data    (_writeArbs_3_io_out_bits_data)
  );
  AMOALU amoalu (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:294:22]
    .io_mask (s2_core_write ? {(s2_req_addr[2] ? _amoalu_io_mask_T_1 : 4'h0) | {4{&s2_req_size}}, s2_req_addr[2] ? 4'h0 : _amoalu_io_mask_T_1} : {(s2_replay_req_addr[2] ? _amoalu_io_mask_T_4 : 4'h0) | {4{&s2_replay_req_size}}, s2_replay_req_addr[2] ? 4'h0 : _amoalu_io_mask_T_4}),	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :159:32, :224:31, :290:64, :462:24]
    .io_cmd  (bypass_sources_0_2),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:429:43]
    .io_lhs  (s2_core_write ? s2_data_word : s2_replay_data_word),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:290:64, :456:25, :458:32, :466:23]
    .io_rhs  (s2_core_write ? s2_req_data : s2_replay_req_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:155:25, :159:32, :290:64, :467:23]
    .io_out  (_amoalu_io_out)
  );
  MaxPeriodFibonacciLFSR lfsr_prng (	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
    .clock        (clock),
    .reset        (reset),
    .io_increment (_mshrs_io_req_ready & _GEN),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21, :328:22, :474:{22,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (_lfsr_prng_io_out_1),
    .io_out_2     (/* unused */),
    .io_out_3     (/* unused */),
    .io_out_4     (/* unused */),
    .io_out_5     (/* unused */),
    .io_out_6     (/* unused */),
    .io_out_7     (/* unused */),
    .io_out_8     (/* unused */),
    .io_out_9     (/* unused */),
    .io_out_10    (/* unused */),
    .io_out_11    (/* unused */),
    .io_out_12    (/* unused */),
    .io_out_13    (/* unused */),
    .io_out_14    (/* unused */),
    .io_out_15    (/* unused */)
  );
  Arbiter2_WritebackReq wbArb (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:396:21]
    .io_in_0_ready         (_wbArb_io_in_0_ready),
    .io_in_0_valid         (_prober_io_wb_req_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_in_0_bits_tag      (_prober_io_wb_req_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_in_0_bits_idx      (_prober_io_wb_req_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_in_0_bits_source   (_prober_io_wb_req_bits_source),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_in_0_bits_param    (_prober_io_wb_req_bits_param),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_in_0_bits_way_en   (_prober_io_wb_req_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:132:22]
    .io_in_1_ready         (_wbArb_io_in_1_ready),
    .io_in_1_valid         (_mshrs_io_wb_req_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_tag      (_mshrs_io_wb_req_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_idx      (_mshrs_io_wb_req_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_source   (_mshrs_io_wb_req_bits_source),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_param    (_mshrs_io_wb_req_bits_param),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_in_1_bits_way_en   (_mshrs_io_wb_req_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:133:21]
    .io_out_ready          (_wb_io_req_ready),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:131:18]
    .io_out_valid          (_wbArb_io_out_valid),
    .io_out_bits_tag       (_wbArb_io_out_bits_tag),
    .io_out_bits_idx       (_wbArb_io_out_bits_idx),
    .io_out_bits_source    (_wbArb_io_out_bits_source),
    .io_out_bits_param     (_wbArb_io_out_bits_param),
    .io_out_bits_way_en    (_wbArb_io_out_bits_way_en),
    .io_out_bits_voluntary (_wbArb_io_out_bits_voluntary),
    .io_chosen             (_wbArb_io_chosen)
  );
  Arbiter2_ShuttleDMemResp replay_arb (	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:518:26]
    .io_in_0_ready         (_replay_arb_io_in_0_ready),
    .io_in_0_valid         (_replay_data_q_io_deq_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
    .io_in_0_bits_has_data (_replay_data_q_io_deq_bits_has_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
    .io_in_0_bits_tag      (_replay_data_q_io_deq_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
    .io_in_0_bits_data     (_replay_data_q_io_deq_bits_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
    .io_in_0_bits_size     (_replay_data_q_io_deq_bits_size),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:134:29]
    .io_in_1_ready         (_replay_arb_io_in_1_ready),
    .io_in_1_valid         (_replay_empty_q_io_deq_valid),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
    .io_in_1_bits_has_data (_replay_empty_q_io_deq_bits_has_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
    .io_in_1_bits_tag      (_replay_empty_q_io_deq_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
    .io_in_1_bits_data     (_replay_empty_q_io_deq_bits_data),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
    .io_in_1_bits_size     (_replay_empty_q_io_deq_bits_size),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:135:30]
    .io_out_ready          (_GEN_4),	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:522:29]
    .io_out_valid          (_replay_arb_io_out_valid),
    .io_out_bits_has_data  (_replay_arb_io_out_bits_has_data),
    .io_out_bits_tag       (_replay_arb_io_out_bits_tag),
    .io_out_bits_data      (_replay_arb_io_out_bits_data),
    .io_out_bits_size      (_replay_arb_io_out_bits_size)
  );
  assign auto_out_b_ready = _prober_io_req_ready & ~(|(lrsc_count[4:2]));	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :132:22, :253:27, :254:31, :364:44, :365:41]
  assign auto_out_c_valid = nodeOut_c_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7]
  assign auto_out_c_bits_opcode = (muxState_0 ? _wb_io_release_bits_opcode : 3'h0) | {muxState_1, 2'h0};	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :131:18, :212:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_param = (muxState_0 ? _wb_io_release_bits_param : 3'h0) | (muxState_1 ? _prober_io_rep_bits_param : 3'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :131:18, :132:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_size = (muxState_0 ? _wb_io_release_bits_size : 4'h0) | (muxState_1 ? _prober_io_rep_bits_size : 4'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :131:18, :132:22, :224:31, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_source = (muxState_0 ? _wb_io_release_bits_source : 3'h0) | (muxState_1 ? _prober_io_rep_bits_source : 3'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :131:18, :132:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_address = (muxState_0 ? _wb_io_release_bits_address : 32'h0) | (muxState_1 ? _prober_io_rep_bits_address : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:45:49, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :131:18, :132:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_data = muxState_0 ? _wb_io_release_bits_data : 64'h0;	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :101:14, :131:18, :132:22, :135:30, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_d_ready = nodeOut_d_ready;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :380:{131,148}]
  assign io_req_ready = _io_req_ready_output;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :225:33, :235:{106,121}, :236:{20,35}]
  assign io_s2_nack = _io_s2_nack_output;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :515:26]
  assign io_resp_valid = _GEN_4 ? _replay_arb_io_out_valid : mshrs_io_resp_ready_REG ? _mshrs_io_resp_valid : cache_resp_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :133:21, :290:39, :513:33, :516:{11,17}, :518:26, :522:{29,51}, :524:19]
  assign io_resp_bits_has_data = _GEN_4 ? _replay_arb_io_out_bits_has_data : mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_has_data : _cache_resp_bits_has_data_T | _cache_resp_bits_has_data_T_1 | s2_lr | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:89:68, :90:66, :91:71, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :133:21, :513:33, :516:{11,17}, :518:26, :522:{29,51}, :525:18]
  assign io_resp_bits_tag = _GEN_4 ? _replay_arb_io_out_bits_tag : mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_tag : s2_req_tag;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :133:21, :155:25, :513:33, :516:{11,17}, :518:26, :522:{29,51}, :525:18]
  assign io_resp_bits_data = _GEN_4 ? _replay_arb_io_out_bits_data : mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_data : {s2_req_size == 2'h0 | s2_sc ? {56{s2_req_signed & cache_resp_bits_data_zeroed_2[7]}} : {s2_req_size == 2'h1 ? {48{s2_req_signed & cache_resp_bits_data_zeroed_1[15]}} : {s2_req_size == 2'h2 ? {32{s2_req_signed & cache_resp_bits_data_zeroed[31]}} : s2_data_word[63:32], cache_resp_bits_data_zeroed[31:16]}, cache_resp_bits_data_zeroed_1[15:8]}, cache_resp_bits_data_zeroed_2[7:1], cache_resp_bits_data_zeroed_2[0] | s2_sc_fail};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :44:23, :45:{20,26,34,49,72,81,94}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:35, :90:66, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :133:21, :155:25, :212:26, :259:26, :456:25, :486:40, :513:33, :516:{11,17}, :518:26, :522:{29,51}, :525:18]
  assign io_resp_bits_size = _GEN_4 ? _replay_arb_io_out_bits_size : mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_size : s2_req_size;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :133:21, :155:25, :513:33, :516:{11,17}, :518:26, :522:{29,51}, :525:18]
  assign io_ordered = _mshrs_io_fence_rdy & ~s1_valid & ~s2_valid & ~s1_replay_valid & ~s2_replay_valid & ~_replay_arb_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/DCache.scala:97:7, :133:21, :138:25, :143:32, :154:25, :158:32, :180:10, :513:47, :518:26, :529:{52,85,102,105}]
endmodule

