# do {tb_fpga_top_config_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.tb_fpga_top_config xil_defaultlib.glbl 
# Start time: 22:06:14 on Nov 05,2025
# Loading xil_defaultlib.tb_fpga_top_config
# Loading xil_defaultlib.fpga_top
# Loading xil_defaultlib.input_synchronizer
# Loading xil_defaultlib.debounce
# Loading xil_defaultlib.logic_analyzer_core
# Loading xil_defaultlib.sample_buffer
# Loading xil_defaultlib.uart_bram_streamer
# Loading xil_defaultlib.uart_tx
# Loading xil_defaultlib.test_signal_gen
# Loading xil_defaultlib.ila
# Loading xil_defaultlib.glbl
# ** Warning: (vsim-3017) ../../../../../sim/tb_fpga_top_config.v(42): [TFMPC] - Too few port connections. Expected 13, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top_config/u_dut File: ../../../../../src/fpga_top.v
# ** Warning: (vsim-3722) ../../../../../sim/tb_fpga_top_config.v(42): [TFMPC] - Missing connection for port 'led_capturing'.
# ** Warning: (vsim-3722) ../../../../../sim/tb_fpga_top_config.v(42): [TFMPC] - Missing connection for port 'led_triggered'.
# ** Warning: (vsim-3722) ../../../../../sim/tb_fpga_top_config.v(42): [TFMPC] - Missing connection for port 'led_done'.
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# [TB] Logging to uart_dump.log
run -all
# =================================================
# Current Config | Selected CH: 0 | Trigger Mode: 0
# CH | Code
#  0 | 101 <- Selected
#  1 | 000            
#  2 | 000            
#  3 | 000            
#  4 | 000            
#  5 | 000            
#  6 | 000            
#  7 | 000            
# =================================================
# [TB] Observing internal signals (pattern=1)...
# [TB] UART direct monitor launched (internal tx_valid/tx_data)...
# [TB] Capture started, waiting for completion...
# [TB] capture_done=1, trigger_index=1
# [TB] Waiting for UART streamer busy...
# [TB] UART streamer busy=1 (transmitting) at t=200800000
# [TB] UART streamer busy=0 (done) at t=89230570000
# [TB] UART captured 2054 bytes (>=2054)
# [TB] Header OK: 55 AA LEN=2048(0x0800) TRIG=1
# [TB] Frame Length correct: 2048 bytes
# [TB] Simulation finished.
# ** Note: $finish    : ../../../../../sim/tb_fpga_top_config.v(270)
#    Time: 89281570 ns  Iteration: 0  Instance: /tb_fpga_top_config
# 1
# Break in NamedBeginStat main at ../../../../../sim/tb_fpga_top_config.v line 270
# End time: 22:51:45 on Nov 05,2025, Elapsed time: 0:45:31
# Errors: 0, Warnings: 4
