// Seed: 2302033884
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout supply1 id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_1 - -1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output supply0 id_2
    , id_5,
    output tri id_3
);
  logic id_6, id_7;
  wire id_8;
  assign id_6 = id_1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_8,
      id_5,
      id_5,
      id_8,
      id_5
  );
  parameter id_9 = 1;
  always @(negedge -1 or posedge 1) begin : LABEL_0
    if (1 * 1 + 1'b0 || 1) id_6 = id_7;
  end
  assign id_5 = id_1;
  assign id_2 = $realtime && 1;
endmodule
