<!DOCTYPE html>
<!--[if lt IE 7]>      <html class="no-js lt-ie9 lt-ie8 lt-ie7"> <![endif]-->
<!--[if IE 7]>         <html class="no-js lt-ie9 lt-ie8"> <![endif]-->
<!--[if IE 8]>         <html class="no-js lt-ie9"> <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js"> <!--<![endif]-->
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <title>Hare Krishna (HK) Verma</title>
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">

        <link rel="stylesheet" href="css/normalize.css">
        <link rel="stylesheet" href="css/font-awesome.css">
        <link rel="stylesheet" href="css/bootstrap.min.css">
        <link rel="stylesheet" href="css/templatehk-style.css">
        <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/font-awesome/4.4.0/css/font-awesome.min.css">
        <script src="js/vendor/modernizr-2.6.2.min.js"></script>
	<script>
	  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
	  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
	  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
	  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

	  ga('create', 'UA-76127422-1', 'auto');
	  ga('send', 'pageview');

	</script>

    </head>
    <body>
        <!--[if lt IE 7]>
            <p class="browsehappy">You are using an <strong>outdated</strong> browser. Please <a href="http://browsehappy.com/">upgrade your browser</a> to improve your experience.</p>
        <![endif]-->

        <div class="responsive-header visible-xs visible-sm">
            <div class="container">
                <div class="row">
                    <div class="col-md-12">
                        <div class="top-section">
                            <div class="profile-image">
                                <img src="img/profile.jpg" alt="HK">
                            </div>
                            <div class="profile-content">
                                <h3 class="profile-title">HK (Hare Krishna) Verma</h3>
                                <p class="profile-description">Technologist | Big Data Analytics | Accelerated Computing | ML | AI</p>
                            </div>
                        </div>
                    </div>
                </div>
                <a href="#" class="toggle-menu"><i class="fa fa-bars"></i></a>
                <div class="main-navigation responsive-menu">
                    <ul class="navigation">
                        <li><a href="#top"><i class="fa fa-home"></i>Home</a></li>
                        <li><a href="#experience"><i class="fa fa-user"></i>Experience</a></li>
			<li><a href="#patents"><i class="fa fa-paperclip"></i>Patents</a></li>
			<li><a href="#publications"><i class="fa fa-paperclip"></i>Publications</a></li>
                        <li><a href="#contact"><i class="fa fa-envelope"></i>Contact Me</a></li>
                    </ul>
                </div>
            </div>
        </div>

        <!-- SIDEBAR -->
        <div class="sidebar-menu hidden-xs hidden-sm">
            <div class="top-section">
                <div class="profile-image">
                    <img src="img/profile.jpg" alt="HK">
                </div>
                <h3 class="profile-title">HK (Hare Krishna) Verma</h3>
                <p class="profile-description">Technologist | Big Data Analytics | Accelerated Computing | ML | AI</p>
            </div> <!-- top-section -->
            <div class="main-navigation">
                <ul class="navigation">
                    <li><a href="#top"><i class="fa fa-globe"></i>Home</a></li>
                    <li><a href="#experience"><i class="fa fa-pencil"></i>Experience</a></li>
                    <li><a href="#patents"><i class="fa fa-paperclip"></i>Patents</a></li>
		    <li><a href="#publications"><i class="fa fa-paperclip"></i>Publications</a></li>
                    <li><a href="#contact"><i class="fa fa-link"></i>Contact Me</a></li>
                </ul>
            </div> <!-- .main-navigation -->
            <div class="social-icons">
                <ul>
                  <li><a href="https://www.linkedin.com/in/hk-verma-2546901" target="_blank"><i class="fa fa-linkedin"></i></a></li>
                  <li><a href="https://medium.com/@hkverma"><i class="fa fa-medium"></i></a></li>
                  <!-- <li><a href="http://www.facebook.com/hkverma" target="_blank"><i class="fa fa-facebook"></i></a></li> -->
                  <!-- <li><a href="#"><i class="fa fa-twitter"></i></a></li> -->
                  <li><a href="mailto:hkverma@gmail.com?Subject=Hello"><i class="fa fa-google-plus"></i></a></li>
                    <!-- <li><a href="#"><i class="fa fa-youtube"></i></a></li> -->
                    <!-- <li><a href="#"><i class="fa fa-rss"></i></a></li> -->
                </ul>
            </div> <!-- .social-icons -->
        </div> <!-- .sidebar-menu -->


        <div class="banner-bg" id="top">
            <div class="banner-overlay"></div>
            <div class="welcome-text">
                <h2>Introduction</h2>
                <h5>
                  I thrive on working with passionate teams to push the boundaries of technology and deliver innovative solutions. Throughout my career, I have led teams and made deep technical contributions to building complex software, silicon, and systems across markets such as data, AI/ML, compute, and communications.
                  <br><br>
                  With more than 38 issued patents, I bring a broad and deep technical background across silicon, software, and large-scale systems. My work is driven by a constant curiosity to explore and apply emerging technologies.
                  <br><br>
                  At Microsoft, I led the delivery of highly optimized software solutions for heterogeneous platforms, enabling breakthrough performance in big data, analytics, databases, and machine learning/AI. Leveraging my deep hardware expertise, I collaborated closely with hyperscale customers to ensure efficient, real-world deployments. I previously co-founded Velogix, a Silicon Valley startup backed by top-tier venture capital that built an integrated platform delivering state-of-the-art programmable compute acceleration. Velogix was acqui-hired by IDT, where the technology was used in communications products. Earlier in my career, I worked extensively on FPGA platforms and hardware at Xilinx, now AMD, contributing to a range of advanced FPGA solutions.
                  <br><br>
                </h5>
            </div>
        </div>

        <!-- MAIN CONTENT -->
        <div class="main-content">
            <div class="fluid-container">

                <div class="content-wrapper">

                    <!-- experience -->
                    <div class="page-section" id="experience">
                    <div class="row">
                        <div class="col-md-12">
                            <h4 class="widget-title">Experience HighLights</h4>
			    <p>
			      <ul style="list-style-type:disc">
				<li>20+ years of experience with excellent breadth in the areas of software  engineering including large software development, engineering management and processor/FPGA design knowledge</li>
				<li>Lead with hands-on experience  to bring efficient data center heterogeneous solutions in the application areas of big data, data analytics and  machine learning for hyper scale customers optimizing for best utilizations of CPU, memory, networking and storage</li>
                                <li>Lead for Microsoft Azure big data software development and acceleration</li>
				<li>Developed accelerated Postgres database for Amazon F1 cloud</li>
				<li>Excellent at developing, analyzing and fixing system, processor and accelerator architecture issues</li>
				<li>Good knowledge of Big Data Analytics and ML algorithm and tools like Spark</li>
				<li>Hold 38 issued US patents, more pending. Presented  tutorials and papers at conferences</li>
				<li>Presented solutions to key hyperscale customers for successful technology adoptions</li>
				<li>Co-founded Velogix in Bay Area, a next generation  floating point accelerator solution company, successfully raised capital from top-tier VCs, delivered successful software and silicon as Chief Architect and VP</li>
				<li>Defined and led micro-architecture for Intel Xeon-D Server integrating network on processor die</li>
				<li>Bachelor in Technology in Electrical Engineering from Indian Institute of Technology, Madras; Master in Computer Engineering from University of California at Santa Barbara</li>
			      </ul>
			    </p>
			    <hr>
			    <h5>Feb 2020 - Nov 2024, Microsoft, Principal Software Engineer</h5>
                            <ul>
                              <li>Operationalized and supported Azure distributed platform hosting AI and data products.</li>                              
                              <li>Led Azure Fabric Spark development, delivering a performance-optimized, accelerated solution for big data and AI.</li>                              
                              <li>Designed and implemented an intelligent caching mechanism, enhancing Azure Storage and Spark performance.</li>
			    </ul>
			    <hr>
                            
			    <h5>Feb 2020 - Nov 2024, Microsoft, Principal Software Engineer</h5>
                            <ul>
                              <li>Operationalized and supported Azure distributed platform hosting AI and data products.</li>                              
                              <li>Led Azure Fabric Spark development, delivering a performance-optimized, accelerated solution for big data and AI.</li>                              
                              <li>Designed and implemented an intelligent caching mechanism, enhancing Azure Storage and Spark performance.</li>
			    </ul>
			    <hr>
			    <h5>May 2016 - Dec 2019, Xilinx, Distinguished Software Engineer</h5>
                            <ul>
                              <li>Led the development of a heterogeneous computing data-center software solution, enabling successful accelerator solution adoption by multiple hyperscale customers.</li>
                              <li>Developed an accelerated PostgreSQL data solution for AWS FPGA F1 and SmartSSD platforms.</li>
                              <li>Architected SQL query modules for filtering and joining, enabling high-performance queries for leading in-memory databases.</li>
                              <li>Designed a high-performance Key-Value database on hardware with HBM memory.</li>
                              <li>Designed a high-performance streaming analytics solution for Spark to detect personal data using a hardware-based search engine.</li>
                              <li>Developed an accelerated machine learning clustering solution for big data predictive analytics.</li>
                            </ul>
			    <hr>
			    <h5>Apr 2011 – Aug 2015, Sr Silicon Architect, Xeon Server Group, Intel India, Bangalore</h5>
                            <ul>
                              <li>Led micro-architecture and validation for Intel Xeon-D server SoCs, integrating high-performance Ethernet directly into the CPU.</li>
                              <li>Drove cross-functional bug resolution for Xeon Broadwell processors across teams in the US, Israel, and India, resolving 1,400+ features and defects across 10+ tape-ins to deliver platform-qualified Xeon silicon.</li>
                            </ul>
			    <p>Led Intel micro-architecture and validation for Xeon Broadwell server CPUs. Defined and implemented Ethernet  on Xeon CPU for Xeon-D products</p>
			    <hr>
			    <h5>March 2007- Mar 2011, Director, Electronic Design, IDT, San Jose</h5>
                            <ul>
                              <li>Joined IDT with the Velogix core team following an acquisition to deliver programmable, application-specific standard products (ASSPs) for wireless infrastructure markets.</li>
                              <li>Started an India engineering center and led a geographically distributed team across San Jose and India to successfully deliver silicon and design software.</li>
                              <li>Defined product specifications and system architecture, translating customer requirements into detailed technical designs.</li>
                              <li>Engaged directly with global customers through on-site visits to incorporate real-world requirements into product development.</li>
                              <li>Delivered first-pass–success silicon using state-of-the-art EDA tools, with silicon bring-up performed in the Bangalore lab.</li>
                              <li>Led and contributed to the full FPGA-style software flow, including synthesis, mapping, place-and-route, and bitstream generation.</li>
                            </ul>
			    <hr>
			    <h5>Oct 2002-Feb 2007 Co-founder, VP Engineering, Board Observer Velogix Inc (Formerly Flexlogics), Santa Clara CA, USA</h5>
                            <ul>
                              <li>Co-founded Velogix and raised $19M from top-tier venture capital firms to build a next-generation high-performance, high-capacity programmable logic IC and design software platform. Scaled the company from two co-founders to a 38-person team and directly led hardware, architecture, and key stakeholder engagements. Delivered silicon-proven, market-optimized programmable logic on a 90 nm CMOS process, along with a scalable RTL-to-bitstream design platform supporting multi-million-gate designs.</li>
                              <li>Specified, architected, and designed Velogix silicon on a 90 nm CMOS process, achieving 2× the performance of a leading industry solution. Led the architecture and implementation of the signal-processing engine, on-chip memory subsystems, clock management (PLL, output counters), and I/O blocks.</li>
                              <li>Architected and developed Velogix software tools to translate hardware designs into configuration bitstreams, enabling an end-to-end customer-owned toolchain. Managed technical and business partnerships with IP vendors (PLL, DLL, fixed- and floating-point MACs, I/O buffers), EDA tool vendors, and TSMC as the CMOS foundry partner.</li>
                            </ul>
			    <hr>
			    <h5>Dec 1993-September 2002, Staff Software Engineer, Xilinx Inc, San Jose, CA, USA</h5>
			    <ul>
                              <li>Architected and developed the Xilinx Core Generator tool from the ground up in C++, adopted by over 20,000 customers.</li>
                              <li>Introduced and implemented innovative techniques for efficient DSP on FPGAs within Xilinx synthesis tools.</li>
                              <li>Implemented, verified, and characterized the Physical Coding Sublayer (PCS) for SerDes designs, enhancing the XST HDL synthesizer with optimized memory, multiplexer, and arithmetic macros for DSP and telecom applications.</li>
                            </ul>
			    <hr>
			    <h5>June 1992-Dec 1993, MS, Computer Engineering UC Santa Barbara</h5>
			    <h5>June 1988-June 1992, BTech, Electrical Engineering IIT Madras</h5>
			    <br>
<!--			    <h5>Please see <a href="Resume_HK_Verma.pdf">my resume or CV</a> for more resume details</h5> -->
                        </div>
                    </div> <!-- #experience -->
                    </div>
		    <hr>

                    <!-- PATENTS -->
                    <div class="page-section" id="patents">
                    <div class="row">
                        <div class="col-md-12">
                            <h4 class="widget-title">PATENTS</h4>
                            <p>You can search for patents under my name in <a href="http://patents.google.com">google patents</a> <a href="https://www.linkedin.com/in/hk-verma">My linkedin profile</a> also has some patents listed.</p>
                        </div>
                    </div>
		    </div> <!-- .patents-holder -->
		    <hr>

                    <!-- PUBLICATIONS -->
                    <div class="page-section" id="publications">
                    <div class="row">
                        <div class="col-md-12">
                            <h4 class="widget-title">PUBLICATIONS</h4>
			    <p><a href="https://www.flashmemorysummit.com/English/Collaterals/Proceedings/2018/20180809_COMP-301-1_Verma.pdf">Adding FPGA-based Acceleration to Flash Memory for Real-Time Analytics</a></p>
			    <p><a href="https://www.flashmemorysummit.com/English/Collaterals/Proceedings/2017/20170810_S303C_Verma.pdf">Database Acceleration Solution Using FPGAs and Integrated Flash Storage</a></p>
			    <p><a href="VDAT_Validation_Tutorial.pdf">VDAT Pre-silicon Validation Tutorial 2012</a></p>
			    <p><a href="velogix.pdf"><span class=SpellE>Velogix</span> Technology Paper</a></p>
			    <p><a href="EDPS_Velogix.pdf"><span class=SpellE>Velogix</span> Technology Presentation</a></p>
			    <p><a href="ieee99tut/index.html">IEEE Tutorial on DSP on FPGAs</a></p>
			    <p><a href="xapp208.pdf">Xilinx DCT Application Note</a></p>
			    <p><a href="fft_icspat.pdf">FFT on Xilinx FPGAs, ICSPAT Conference</a></p>
			    <p><a href="fir_paper.pdf">FIR Compiler on Xilinx FPGAs</a></p>
                        </div>
                    </div>
		    </div> <!-- .publications-holder -->
		    <hr>

                    <!-- CONTACT -->
                    <div class="page-section" id="contact">
                    <div class="row">
                        <div class="col-md-12">
                            <h4 class="widget-title">PLACES TO TALK WITH ME</h4>
                            <p>Please send me email at <mark><i>hkverma@gmail.com</i></mark> You can contact me on my social links .</p>
                        </div>
			<div class="my-social-icons">
			<ul>
			    <li><a href="https://www.linkedin.com/in/hk-verma-2546901" target="_blank"><i class="fa fa-linkedin"></i></a></li>
			    <li><a href="mailto:hkverma@gmail.com?Subject=Hello"><i class="fa fa-google-plus"></i></a></li>
			    <li><a href="https://medium.com/@hkverma"><i class="fa fa-medium"></i></a></li>
			</ul>
			</div>
                    </div>
                    </div>
                    <hr>
                    <div class="row" id="footer">
                        <div class="col-md-12 text-center">
                            <p class="copyright-text">Copyright &copy; 2016 HK Verma</p>
                        </div>
                    </div>

                </div>

            </div>
        </div>

        <script src="js/vendor/jquery-1.10.2.min.js"></script>
        <script src="js/min/plugins.min.js"></script>
        <script src="js/min/main.min.js"></script>

    </body>
</html>
