#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x596f7ee1dcb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x596f7ee0be00 .scope module, "RCAS_TB" "RCAS_TB" 3 1;
 .timescale 0 0;
v0x596f7ee40c90_0 .var "A", 3 0;
v0x596f7ee40d70_0 .var "B", 3 0;
v0x596f7ee40e40_0 .net "Cout", 3 0, L_0x596f7ee44f60;  1 drivers
v0x596f7ee40f40_0 .net "S", 3 0, L_0x596f7ee44d30;  1 drivers
v0x596f7ee41010_0 .var "ctrl", 0 0;
S_0x596f7ee1b9d0 .scope module, "rcas" "ripple_carry" 3 5, 4 10 0, S_0x596f7ee0be00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "CTRL";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 4 "Cout";
P_0x596f7ee0c670 .param/l "SIZE" 0 4 10, +C4<00000000000000000000000000000100>;
L_0x596f7ee43f70 .functor XOR 1, L_0x596f7ee44110, v0x596f7ee41010_0, C4<0>, C4<0>;
v0x596f7ee40380_0 .net "A", 3 0, v0x596f7ee40c90_0;  1 drivers
v0x596f7ee40480_0 .net "B", 3 0, v0x596f7ee40d70_0;  1 drivers
v0x596f7ee40560_0 .net/2u "Bc", 3 0, L_0x596f7ee43fe0;  1 drivers
v0x596f7ee40650_0 .net "CTRL", 0 0, v0x596f7ee41010_0;  1 drivers
v0x596f7ee40720_0 .net "Cout", 3 0, L_0x596f7ee44f60;  alias, 1 drivers
v0x596f7ee407e0_0 .net "S", 3 0, L_0x596f7ee44d30;  alias, 1 drivers
v0x596f7ee408c0_0 .net *"_ivl_34", 0 0, L_0x596f7ee44110;  1 drivers
v0x596f7ee409a0_0 .net *"_ivl_35", 0 0, L_0x596f7ee43f70;  1 drivers
v0x596f7ee40a80_0 .net/2u *"_ivl_37", 0 0, L_0x596f7ee44230;  1 drivers
L_0x596f7ee41100 .part v0x596f7ee40d70_0, 1, 1;
L_0x596f7ee41c80 .part v0x596f7ee40c90_0, 1, 1;
L_0x596f7ee41db0 .part L_0x596f7ee43fe0, 1, 1;
L_0x596f7ee41ee0 .part L_0x596f7ee44f60, 0, 1;
L_0x596f7ee42040 .part v0x596f7ee40d70_0, 2, 1;
L_0x596f7ee42b80 .part v0x596f7ee40c90_0, 2, 1;
L_0x596f7ee42cf0 .part L_0x596f7ee43fe0, 2, 1;
L_0x596f7ee42e20 .part L_0x596f7ee44f60, 1, 1;
L_0x596f7ee42fa0 .part v0x596f7ee40d70_0, 3, 1;
L_0x596f7ee43a60 .part v0x596f7ee40c90_0, 3, 1;
L_0x596f7ee43c80 .part L_0x596f7ee43fe0, 3, 1;
L_0x596f7ee43db0 .part L_0x596f7ee44f60, 2, 1;
L_0x596f7ee43fe0 .concat8 [ 1 1 1 1], L_0x596f7ee44230, L_0x596f7ee41240, L_0x596f7ee421e0, L_0x596f7ee43140;
L_0x596f7ee44110 .part v0x596f7ee40d70_0, 0, 1;
L_0x596f7ee44230 .cast/2 1, L_0x596f7ee43f70;
L_0x596f7ee44ad0 .part v0x596f7ee40c90_0, 0, 1;
L_0x596f7ee44c00 .part L_0x596f7ee43fe0, 0, 1;
L_0x596f7ee44d30 .concat8 [ 1 1 1 1], L_0x596f7ee442d0, L_0x596f7ee41330, L_0x596f7ee42280, L_0x596f7ee431e0;
L_0x596f7ee44f60 .concat8 [ 1 1 1 1], L_0x596f7ee44370, L_0x596f7ee413d0, L_0x596f7ee42320, L_0x596f7ee43280;
S_0x596f7ee0ffd0 .scope module, "fa0" "full_adder" 4 17, 4 1 0, S_0x596f7ee1b9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x596f7ee44410 .functor XOR 1, L_0x596f7ee44ad0, L_0x596f7ee44c00, C4<0>, C4<0>;
L_0x596f7ee44480 .functor XOR 1, L_0x596f7ee44410, v0x596f7ee41010_0, C4<0>, C4<0>;
L_0x596f7ee44540 .functor AND 1, L_0x596f7ee44ad0, L_0x596f7ee44c00, C4<1>, C4<1>;
L_0x596f7ee44650 .functor AND 1, L_0x596f7ee44c00, v0x596f7ee41010_0, C4<1>, C4<1>;
L_0x596f7ee446c0 .functor OR 1, L_0x596f7ee44540, L_0x596f7ee44650, C4<0>, C4<0>;
L_0x596f7ee447d0 .functor AND 1, L_0x596f7ee44ad0, v0x596f7ee41010_0, C4<1>, C4<1>;
L_0x596f7ee44880 .functor OR 1, L_0x596f7ee446c0, L_0x596f7ee447d0, C4<0>, C4<0>;
v0x596f7ee0c890_0 .net *"_ivl_11", 0 0, L_0x596f7ee446c0;  1 drivers
v0x596f7ee08770_0 .net *"_ivl_13", 0 0, L_0x596f7ee447d0;  1 drivers
v0x596f7ee04650_0 .net *"_ivl_15", 0 0, L_0x596f7ee44880;  1 drivers
v0x596f7ee0c4f0_0 .net *"_ivl_17", 1 0, L_0x596f7ee44990;  1 drivers
v0x596f7ee083d0_0 .net *"_ivl_3", 0 0, L_0x596f7ee44410;  1 drivers
v0x596f7ee04280_0 .net *"_ivl_5", 0 0, L_0x596f7ee44480;  1 drivers
v0x596f7ee1b740_0 .net *"_ivl_7", 0 0, L_0x596f7ee44540;  1 drivers
v0x596f7ee3c200_0 .net *"_ivl_9", 0 0, L_0x596f7ee44650;  1 drivers
v0x596f7ee3c2e0_0 .net "a", 0 0, L_0x596f7ee44ad0;  1 drivers
v0x596f7ee3c3a0_0 .net "b", 0 0, L_0x596f7ee44c00;  1 drivers
v0x596f7ee3c460_0 .net "cin", 0 0, v0x596f7ee41010_0;  alias, 1 drivers
v0x596f7ee3c520_0 .net "cout", 0 0, L_0x596f7ee44370;  1 drivers
v0x596f7ee3c5e0_0 .net "sum", 0 0, L_0x596f7ee442d0;  1 drivers
L_0x596f7ee442d0 .part L_0x596f7ee44990, 1, 1;
L_0x596f7ee44370 .part L_0x596f7ee44990, 0, 1;
L_0x596f7ee44990 .concat [ 1 1 0 0], L_0x596f7ee44880, L_0x596f7ee44480;
S_0x596f7ee3c740 .scope generate, "genblk1[1]" "genblk1[1]" 4 19, 4 19 0, S_0x596f7ee1b9d0;
 .timescale 0 0;
P_0x596f7ee3c910 .param/l "g" 1 4 19, +C4<01>;
L_0x596f7ee1be50 .functor XOR 1, L_0x596f7ee41100, v0x596f7ee41010_0, C4<0>, C4<0>;
v0x596f7ee3d810_0 .net *"_ivl_0", 0 0, L_0x596f7ee41100;  1 drivers
v0x596f7ee3d910_0 .net *"_ivl_1", 0 0, L_0x596f7ee1be50;  1 drivers
v0x596f7ee3d9f0_0 .net/2u *"_ivl_3", 0 0, L_0x596f7ee41240;  1 drivers
L_0x596f7ee41240 .cast/2 1, L_0x596f7ee1be50;
S_0x596f7ee3c9d0 .scope module, "fa" "full_adder" 4 21, 4 1 0, S_0x596f7ee3c740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x596f7ee1bec0 .functor XOR 1, L_0x596f7ee41c80, L_0x596f7ee41db0, C4<0>, C4<0>;
L_0x596f7ee41550 .functor XOR 1, L_0x596f7ee1bec0, L_0x596f7ee41ee0, C4<0>, C4<0>;
L_0x596f7ee41640 .functor AND 1, L_0x596f7ee41c80, L_0x596f7ee41db0, C4<1>, C4<1>;
L_0x596f7ee41780 .functor AND 1, L_0x596f7ee41db0, L_0x596f7ee41ee0, C4<1>, C4<1>;
L_0x596f7ee41870 .functor OR 1, L_0x596f7ee41640, L_0x596f7ee41780, C4<0>, C4<0>;
L_0x596f7ee41980 .functor AND 1, L_0x596f7ee41c80, L_0x596f7ee41ee0, C4<1>, C4<1>;
L_0x596f7ee41a30 .functor OR 1, L_0x596f7ee41870, L_0x596f7ee41980, C4<0>, C4<0>;
v0x596f7ee3cc60_0 .net *"_ivl_11", 0 0, L_0x596f7ee41870;  1 drivers
v0x596f7ee3cd60_0 .net *"_ivl_13", 0 0, L_0x596f7ee41980;  1 drivers
v0x596f7ee3ce40_0 .net *"_ivl_15", 0 0, L_0x596f7ee41a30;  1 drivers
v0x596f7ee3cf00_0 .net *"_ivl_17", 1 0, L_0x596f7ee41b40;  1 drivers
v0x596f7ee3cfe0_0 .net *"_ivl_3", 0 0, L_0x596f7ee1bec0;  1 drivers
v0x596f7ee3d110_0 .net *"_ivl_5", 0 0, L_0x596f7ee41550;  1 drivers
v0x596f7ee3d1f0_0 .net *"_ivl_7", 0 0, L_0x596f7ee41640;  1 drivers
v0x596f7ee3d2d0_0 .net *"_ivl_9", 0 0, L_0x596f7ee41780;  1 drivers
v0x596f7ee3d3b0_0 .net "a", 0 0, L_0x596f7ee41c80;  1 drivers
v0x596f7ee3d470_0 .net "b", 0 0, L_0x596f7ee41db0;  1 drivers
v0x596f7ee3d530_0 .net "cin", 0 0, L_0x596f7ee41ee0;  1 drivers
v0x596f7ee3d5f0_0 .net "cout", 0 0, L_0x596f7ee413d0;  1 drivers
v0x596f7ee3d6b0_0 .net "sum", 0 0, L_0x596f7ee41330;  1 drivers
L_0x596f7ee41330 .part L_0x596f7ee41b40, 1, 1;
L_0x596f7ee413d0 .part L_0x596f7ee41b40, 0, 1;
L_0x596f7ee41b40 .concat [ 1 1 0 0], L_0x596f7ee41a30, L_0x596f7ee41550;
S_0x596f7ee3dab0 .scope generate, "genblk1[2]" "genblk1[2]" 4 19, 4 19 0, S_0x596f7ee1b9d0;
 .timescale 0 0;
P_0x596f7ee3dc90 .param/l "g" 1 4 19, +C4<010>;
L_0x596f7ee420e0 .functor XOR 1, L_0x596f7ee42040, v0x596f7ee41010_0, C4<0>, C4<0>;
v0x596f7ee3ec80_0 .net *"_ivl_0", 0 0, L_0x596f7ee42040;  1 drivers
v0x596f7ee3ed80_0 .net *"_ivl_1", 0 0, L_0x596f7ee420e0;  1 drivers
v0x596f7ee3ee60_0 .net/2u *"_ivl_3", 0 0, L_0x596f7ee421e0;  1 drivers
L_0x596f7ee421e0 .cast/2 1, L_0x596f7ee420e0;
S_0x596f7ee3dd50 .scope module, "fa" "full_adder" 4 21, 4 1 0, S_0x596f7ee3dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x596f7ee42410 .functor XOR 1, L_0x596f7ee42b80, L_0x596f7ee42cf0, C4<0>, C4<0>;
L_0x596f7ee42480 .functor XOR 1, L_0x596f7ee42410, L_0x596f7ee42e20, C4<0>, C4<0>;
L_0x596f7ee42540 .functor AND 1, L_0x596f7ee42b80, L_0x596f7ee42cf0, C4<1>, C4<1>;
L_0x596f7ee42680 .functor AND 1, L_0x596f7ee42cf0, L_0x596f7ee42e20, C4<1>, C4<1>;
L_0x596f7ee42770 .functor OR 1, L_0x596f7ee42540, L_0x596f7ee42680, C4<0>, C4<0>;
L_0x596f7ee42880 .functor AND 1, L_0x596f7ee42b80, L_0x596f7ee42e20, C4<1>, C4<1>;
L_0x596f7ee42930 .functor OR 1, L_0x596f7ee42770, L_0x596f7ee42880, C4<0>, C4<0>;
v0x596f7ee3e010_0 .net *"_ivl_11", 0 0, L_0x596f7ee42770;  1 drivers
v0x596f7ee3e110_0 .net *"_ivl_13", 0 0, L_0x596f7ee42880;  1 drivers
v0x596f7ee3e1f0_0 .net *"_ivl_15", 0 0, L_0x596f7ee42930;  1 drivers
v0x596f7ee3e2e0_0 .net *"_ivl_17", 1 0, L_0x596f7ee42a40;  1 drivers
v0x596f7ee3e3c0_0 .net *"_ivl_3", 0 0, L_0x596f7ee42410;  1 drivers
v0x596f7ee3e4f0_0 .net *"_ivl_5", 0 0, L_0x596f7ee42480;  1 drivers
v0x596f7ee3e5d0_0 .net *"_ivl_7", 0 0, L_0x596f7ee42540;  1 drivers
v0x596f7ee3e6b0_0 .net *"_ivl_9", 0 0, L_0x596f7ee42680;  1 drivers
v0x596f7ee3e790_0 .net "a", 0 0, L_0x596f7ee42b80;  1 drivers
v0x596f7ee3e8e0_0 .net "b", 0 0, L_0x596f7ee42cf0;  1 drivers
v0x596f7ee3e9a0_0 .net "cin", 0 0, L_0x596f7ee42e20;  1 drivers
v0x596f7ee3ea60_0 .net "cout", 0 0, L_0x596f7ee42320;  1 drivers
v0x596f7ee3eb20_0 .net "sum", 0 0, L_0x596f7ee42280;  1 drivers
L_0x596f7ee42280 .part L_0x596f7ee42a40, 1, 1;
L_0x596f7ee42320 .part L_0x596f7ee42a40, 0, 1;
L_0x596f7ee42a40 .concat [ 1 1 0 0], L_0x596f7ee42930, L_0x596f7ee42480;
S_0x596f7ee3ef20 .scope generate, "genblk1[3]" "genblk1[3]" 4 19, 4 19 0, S_0x596f7ee1b9d0;
 .timescale 0 0;
P_0x596f7ee3f0d0 .param/l "g" 1 4 19, +C4<011>;
L_0x596f7ee430d0 .functor XOR 1, L_0x596f7ee42fa0, v0x596f7ee41010_0, C4<0>, C4<0>;
v0x596f7ee400e0_0 .net *"_ivl_0", 0 0, L_0x596f7ee42fa0;  1 drivers
v0x596f7ee401e0_0 .net *"_ivl_1", 0 0, L_0x596f7ee430d0;  1 drivers
v0x596f7ee402c0_0 .net/2u *"_ivl_3", 0 0, L_0x596f7ee43140;  1 drivers
L_0x596f7ee43140 .cast/2 1, L_0x596f7ee430d0;
S_0x596f7ee3f1b0 .scope module, "fa" "full_adder" 4 21, 4 1 0, S_0x596f7ee3ef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x596f7ee43320 .functor XOR 1, L_0x596f7ee43a60, L_0x596f7ee43c80, C4<0>, C4<0>;
L_0x596f7ee43390 .functor XOR 1, L_0x596f7ee43320, L_0x596f7ee43db0, C4<0>, C4<0>;
L_0x596f7ee43450 .functor AND 1, L_0x596f7ee43a60, L_0x596f7ee43c80, C4<1>, C4<1>;
L_0x596f7ee43560 .functor AND 1, L_0x596f7ee43c80, L_0x596f7ee43db0, C4<1>, C4<1>;
L_0x596f7ee43650 .functor OR 1, L_0x596f7ee43450, L_0x596f7ee43560, C4<0>, C4<0>;
L_0x596f7ee43760 .functor AND 1, L_0x596f7ee43a60, L_0x596f7ee43db0, C4<1>, C4<1>;
L_0x596f7ee43810 .functor OR 1, L_0x596f7ee43650, L_0x596f7ee43760, C4<0>, C4<0>;
v0x596f7ee3f470_0 .net *"_ivl_11", 0 0, L_0x596f7ee43650;  1 drivers
v0x596f7ee3f570_0 .net *"_ivl_13", 0 0, L_0x596f7ee43760;  1 drivers
v0x596f7ee3f650_0 .net *"_ivl_15", 0 0, L_0x596f7ee43810;  1 drivers
v0x596f7ee3f740_0 .net *"_ivl_17", 1 0, L_0x596f7ee43920;  1 drivers
v0x596f7ee3f820_0 .net *"_ivl_3", 0 0, L_0x596f7ee43320;  1 drivers
v0x596f7ee3f950_0 .net *"_ivl_5", 0 0, L_0x596f7ee43390;  1 drivers
v0x596f7ee3fa30_0 .net *"_ivl_7", 0 0, L_0x596f7ee43450;  1 drivers
v0x596f7ee3fb10_0 .net *"_ivl_9", 0 0, L_0x596f7ee43560;  1 drivers
v0x596f7ee3fbf0_0 .net "a", 0 0, L_0x596f7ee43a60;  1 drivers
v0x596f7ee3fd40_0 .net "b", 0 0, L_0x596f7ee43c80;  1 drivers
v0x596f7ee3fe00_0 .net "cin", 0 0, L_0x596f7ee43db0;  1 drivers
v0x596f7ee3fec0_0 .net "cout", 0 0, L_0x596f7ee43280;  1 drivers
v0x596f7ee3ff80_0 .net "sum", 0 0, L_0x596f7ee431e0;  1 drivers
L_0x596f7ee431e0 .part L_0x596f7ee43920, 1, 1;
L_0x596f7ee43280 .part L_0x596f7ee43920, 0, 1;
L_0x596f7ee43920 .concat [ 1 1 0 0], L_0x596f7ee43810, L_0x596f7ee43390;
    .scope S_0x596f7ee0be00;
T_0 ;
    %vpi_call/w 3 7 "$monitor", "CTRL=%b: A = %b, B = %b --> S = %b, Cout[3] = %b", v0x596f7ee41010_0, v0x596f7ee40c90_0, v0x596f7ee40d70_0, v0x596f7ee40f40_0, &PV<v0x596f7ee40e40_0, 3, 1> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x596f7ee41010_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x596f7ee40c90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x596f7ee40d70_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x596f7ee40c90_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x596f7ee40d70_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x596f7ee40c90_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x596f7ee40d70_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x596f7ee40c90_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x596f7ee40d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x596f7ee41010_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x596f7ee40c90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x596f7ee40d70_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x596f7ee40c90_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x596f7ee40d70_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x596f7ee40c90_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x596f7ee40d70_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x596f7ee40c90_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x596f7ee40d70_0, 0, 4;
    %delay 3, 0;
    %vpi_call/w 3 19 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x596f7ee0be00;
T_1 ;
    %vpi_call/w 3 22 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "ripple_carry_tb.sv";
    "ripple_carry.sv";
