Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Dec  2 19:11:31 2024
| Host         : babushkacoloD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file minesweeper_top_timing_summary_routed.rpt -pb minesweeper_top_timing_summary_routed.pb -rpx minesweeper_top_timing_summary_routed.rpx -warn_on_violation
| Design       : minesweeper_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks  1           
HPDR-1     Warning           Port pin direction inconsistency         4           
LUTAR-1    Warning           LUT drives async reset alert             1           
TIMING-16  Warning           Large setup violation                    454         
TIMING-18  Warning           Missing input or output delay            16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.961    -2027.937                    454                 1937        0.060        0.000                      0                 1937       16.670        0.000                       0                  1289  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 41.660}     83.330          12.000          
  CLKFBIN       {0.000 41.665}     83.330          12.000          
  renderer_n_0  {0.000 19.860}     39.720          25.176          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          63.607        0.000                      0                 1293        0.060        0.000                      0                 1293       16.670        0.000                       0                   759  
  CLKFBIN                                                                                                                                                        16.670        0.000                       0                     2  
  renderer_n_0        8.234        0.000                      0                  158        0.274        0.000                      0                  158       19.360        0.000                       0                   528  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   renderer_n_0       -4.961    -2027.937                    454                  454        0.080        0.000                      0                  454  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             79.466        0.000                      0                   32        0.501        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        renderer_n_0                
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       63.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.607ns  (required time - arrival time)
  Source:                 game/mine_map_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[62][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.371ns  (logic 2.181ns (11.259%)  route 17.190ns (88.741%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 88.300 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.739     5.283    game/clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  game/mine_map_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.739 f  game/mine_map_reg[59]/Q
                         net (fo=10, routed)          7.467    13.205    game/mine_map[59]
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.152    13.357 f  game/number_map[9][3]_i_322/O
                         net (fo=2, routed)           0.850    14.207    game/number_map[9][3]_i_322_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.533 f  game/number_map[9][3]_i_267/O
                         net (fo=1, routed)           0.000    14.533    game/number_map[9][3]_i_267_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    14.747 f  game/number_map_reg[9][3]_i_197/O
                         net (fo=1, routed)           0.000    14.747    game/number_map_reg[9][3]_i_197_n_0
    SLICE_X14Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    14.835 f  game/number_map_reg[9][3]_i_112/O
                         net (fo=1, routed)           0.794    15.629    game/number_map_reg[9][3]_i_112_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I5_O)        0.319    15.948 r  game/number_map[9][3]_i_56/O
                         net (fo=2, routed)           0.893    16.841    game/number_map[9][3]_i_56_n_0
    SLICE_X20Y105        LUT3 (Prop_lut3_I0_O)        0.150    16.991 r  game/number_map[9][3]_i_19/O
                         net (fo=2, routed)           1.159    18.149    game/number_map[9][3]_i_19_n_0
    SLICE_X23Y103        LUT5 (Prop_lut5_I2_O)        0.326    18.475 r  game/number_map[9][3]_i_6/O
                         net (fo=3, routed)           0.829    19.305    game/number_map[9][3]_i_6_n_0
    SLICE_X24Y103        LUT5 (Prop_lut5_I3_O)        0.150    19.455 r  game/number_map[9][1]_i_1/O
                         net (fo=64, routed)          5.200    24.654    game/number_map[9][1]_i_1_n_0
    SLICE_X27Y116        FDRE                                         r  game/number_map_reg[62][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.605    88.300    game/clk_IBUF_BUFG
    SLICE_X27Y116        FDRE                                         r  game/number_map_reg[62][1]/C
                         clock pessimism              0.266    88.566    
                         clock uncertainty           -0.035    88.531    
    SLICE_X27Y116        FDRE (Setup_fdre_C_D)       -0.269    88.262    game/number_map_reg[62][1]
  -------------------------------------------------------------------
                         required time                         88.262    
                         arrival time                         -24.654    
  -------------------------------------------------------------------
                         slack                                 63.607    

Slack (MET) :             63.890ns  (required time - arrival time)
  Source:                 game/mine_map_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[61][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.075ns  (logic 2.181ns (11.434%)  route 16.894ns (88.566%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 88.300 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.739     5.283    game/clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  game/mine_map_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.739 f  game/mine_map_reg[59]/Q
                         net (fo=10, routed)          7.467    13.205    game/mine_map[59]
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.152    13.357 f  game/number_map[9][3]_i_322/O
                         net (fo=2, routed)           0.850    14.207    game/number_map[9][3]_i_322_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.533 f  game/number_map[9][3]_i_267/O
                         net (fo=1, routed)           0.000    14.533    game/number_map[9][3]_i_267_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    14.747 f  game/number_map_reg[9][3]_i_197/O
                         net (fo=1, routed)           0.000    14.747    game/number_map_reg[9][3]_i_197_n_0
    SLICE_X14Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    14.835 f  game/number_map_reg[9][3]_i_112/O
                         net (fo=1, routed)           0.794    15.629    game/number_map_reg[9][3]_i_112_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I5_O)        0.319    15.948 r  game/number_map[9][3]_i_56/O
                         net (fo=2, routed)           0.893    16.841    game/number_map[9][3]_i_56_n_0
    SLICE_X20Y105        LUT3 (Prop_lut3_I0_O)        0.150    16.991 r  game/number_map[9][3]_i_19/O
                         net (fo=2, routed)           1.159    18.149    game/number_map[9][3]_i_19_n_0
    SLICE_X23Y103        LUT5 (Prop_lut5_I2_O)        0.326    18.475 r  game/number_map[9][3]_i_6/O
                         net (fo=3, routed)           0.829    19.305    game/number_map[9][3]_i_6_n_0
    SLICE_X24Y103        LUT5 (Prop_lut5_I3_O)        0.150    19.455 r  game/number_map[9][1]_i_1/O
                         net (fo=64, routed)          4.903    24.358    game/number_map[9][1]_i_1_n_0
    SLICE_X28Y115        FDRE                                         r  game/number_map_reg[61][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.605    88.300    game/clk_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  game/number_map_reg[61][1]/C
                         clock pessimism              0.266    88.566    
                         clock uncertainty           -0.035    88.531    
    SLICE_X28Y115        FDRE (Setup_fdre_C_D)       -0.283    88.248    game/number_map_reg[61][1]
  -------------------------------------------------------------------
                         required time                         88.248    
                         arrival time                         -24.358    
  -------------------------------------------------------------------
                         slack                                 63.890    

Slack (MET) :             64.030ns  (required time - arrival time)
  Source:                 game/mine_map_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[52][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.858ns  (logic 2.181ns (11.565%)  route 16.677ns (88.435%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 88.295 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.739     5.283    game/clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  game/mine_map_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.739 f  game/mine_map_reg[59]/Q
                         net (fo=10, routed)          7.467    13.205    game/mine_map[59]
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.152    13.357 f  game/number_map[9][3]_i_322/O
                         net (fo=2, routed)           0.850    14.207    game/number_map[9][3]_i_322_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.533 f  game/number_map[9][3]_i_267/O
                         net (fo=1, routed)           0.000    14.533    game/number_map[9][3]_i_267_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    14.747 f  game/number_map_reg[9][3]_i_197/O
                         net (fo=1, routed)           0.000    14.747    game/number_map_reg[9][3]_i_197_n_0
    SLICE_X14Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    14.835 f  game/number_map_reg[9][3]_i_112/O
                         net (fo=1, routed)           0.794    15.629    game/number_map_reg[9][3]_i_112_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I5_O)        0.319    15.948 r  game/number_map[9][3]_i_56/O
                         net (fo=2, routed)           0.893    16.841    game/number_map[9][3]_i_56_n_0
    SLICE_X20Y105        LUT3 (Prop_lut3_I0_O)        0.150    16.991 r  game/number_map[9][3]_i_19/O
                         net (fo=2, routed)           1.159    18.149    game/number_map[9][3]_i_19_n_0
    SLICE_X23Y103        LUT5 (Prop_lut5_I2_O)        0.326    18.475 r  game/number_map[9][3]_i_6/O
                         net (fo=3, routed)           0.829    19.305    game/number_map[9][3]_i_6_n_0
    SLICE_X24Y103        LUT5 (Prop_lut5_I3_O)        0.150    19.455 r  game/number_map[9][1]_i_1/O
                         net (fo=64, routed)          4.686    24.141    game/number_map[9][1]_i_1_n_0
    SLICE_X37Y117        FDRE                                         r  game/number_map_reg[52][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.600    88.295    game/clk_IBUF_BUFG
    SLICE_X37Y117        FDRE                                         r  game/number_map_reg[52][1]/C
                         clock pessimism              0.195    88.490    
                         clock uncertainty           -0.035    88.454    
    SLICE_X37Y117        FDRE (Setup_fdre_C_D)       -0.283    88.171    game/number_map_reg[52][1]
  -------------------------------------------------------------------
                         required time                         88.171    
                         arrival time                         -24.141    
  -------------------------------------------------------------------
                         slack                                 64.030    

Slack (MET) :             64.031ns  (required time - arrival time)
  Source:                 game/mine_map_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[45][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.857ns  (logic 2.181ns (11.566%)  route 16.676ns (88.434%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 88.295 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.739     5.283    game/clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  game/mine_map_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.739 f  game/mine_map_reg[59]/Q
                         net (fo=10, routed)          7.467    13.205    game/mine_map[59]
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.152    13.357 f  game/number_map[9][3]_i_322/O
                         net (fo=2, routed)           0.850    14.207    game/number_map[9][3]_i_322_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.533 f  game/number_map[9][3]_i_267/O
                         net (fo=1, routed)           0.000    14.533    game/number_map[9][3]_i_267_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    14.747 f  game/number_map_reg[9][3]_i_197/O
                         net (fo=1, routed)           0.000    14.747    game/number_map_reg[9][3]_i_197_n_0
    SLICE_X14Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    14.835 f  game/number_map_reg[9][3]_i_112/O
                         net (fo=1, routed)           0.794    15.629    game/number_map_reg[9][3]_i_112_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I5_O)        0.319    15.948 r  game/number_map[9][3]_i_56/O
                         net (fo=2, routed)           0.893    16.841    game/number_map[9][3]_i_56_n_0
    SLICE_X20Y105        LUT3 (Prop_lut3_I0_O)        0.150    16.991 r  game/number_map[9][3]_i_19/O
                         net (fo=2, routed)           1.159    18.149    game/number_map[9][3]_i_19_n_0
    SLICE_X23Y103        LUT5 (Prop_lut5_I2_O)        0.326    18.475 r  game/number_map[9][3]_i_6/O
                         net (fo=3, routed)           0.829    19.305    game/number_map[9][3]_i_6_n_0
    SLICE_X24Y103        LUT5 (Prop_lut5_I3_O)        0.150    19.455 r  game/number_map[9][1]_i_1/O
                         net (fo=64, routed)          4.685    24.140    game/number_map[9][1]_i_1_n_0
    SLICE_X39Y117        FDRE                                         r  game/number_map_reg[45][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.600    88.295    game/clk_IBUF_BUFG
    SLICE_X39Y117        FDRE                                         r  game/number_map_reg[45][1]/C
                         clock pessimism              0.195    88.490    
                         clock uncertainty           -0.035    88.454    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)       -0.283    88.171    game/number_map_reg[45][1]
  -------------------------------------------------------------------
                         required time                         88.171    
                         arrival time                         -24.140    
  -------------------------------------------------------------------
                         slack                                 64.031    

Slack (MET) :             64.075ns  (required time - arrival time)
  Source:                 game/mine_map_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[57][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.925ns  (logic 2.181ns (11.525%)  route 16.744ns (88.475%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.739     5.283    game/clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  game/mine_map_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.739 f  game/mine_map_reg[59]/Q
                         net (fo=10, routed)          7.467    13.205    game/mine_map[59]
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.152    13.357 f  game/number_map[9][3]_i_322/O
                         net (fo=2, routed)           0.850    14.207    game/number_map[9][3]_i_322_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.533 f  game/number_map[9][3]_i_267/O
                         net (fo=1, routed)           0.000    14.533    game/number_map[9][3]_i_267_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    14.747 f  game/number_map_reg[9][3]_i_197/O
                         net (fo=1, routed)           0.000    14.747    game/number_map_reg[9][3]_i_197_n_0
    SLICE_X14Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    14.835 f  game/number_map_reg[9][3]_i_112/O
                         net (fo=1, routed)           0.794    15.629    game/number_map_reg[9][3]_i_112_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I5_O)        0.319    15.948 r  game/number_map[9][3]_i_56/O
                         net (fo=2, routed)           0.893    16.841    game/number_map[9][3]_i_56_n_0
    SLICE_X20Y105        LUT3 (Prop_lut3_I0_O)        0.150    16.991 r  game/number_map[9][3]_i_19/O
                         net (fo=2, routed)           1.159    18.149    game/number_map[9][3]_i_19_n_0
    SLICE_X23Y103        LUT5 (Prop_lut5_I2_O)        0.326    18.475 r  game/number_map[9][3]_i_6/O
                         net (fo=3, routed)           0.829    19.305    game/number_map[9][3]_i_6_n_0
    SLICE_X24Y103        LUT5 (Prop_lut5_I3_O)        0.150    19.455 r  game/number_map[9][1]_i_1/O
                         net (fo=64, routed)          4.753    24.208    game/number_map[9][1]_i_1_n_0
    SLICE_X30Y114        FDRE                                         r  game/number_map_reg[57][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.604    88.299    game/clk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  game/number_map_reg[57][1]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X30Y114        FDRE (Setup_fdre_C_D)       -0.247    88.283    game/number_map_reg[57][1]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                         -24.208    
  -------------------------------------------------------------------
                         slack                                 64.075    

Slack (MET) :             64.205ns  (required time - arrival time)
  Source:                 game/mine_map_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[47][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.717ns  (logic 2.181ns (11.652%)  route 16.536ns (88.348%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 88.293 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.739     5.283    game/clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  game/mine_map_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.739 f  game/mine_map_reg[59]/Q
                         net (fo=10, routed)          7.467    13.205    game/mine_map[59]
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.152    13.357 f  game/number_map[9][3]_i_322/O
                         net (fo=2, routed)           0.850    14.207    game/number_map[9][3]_i_322_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.533 f  game/number_map[9][3]_i_267/O
                         net (fo=1, routed)           0.000    14.533    game/number_map[9][3]_i_267_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    14.747 f  game/number_map_reg[9][3]_i_197/O
                         net (fo=1, routed)           0.000    14.747    game/number_map_reg[9][3]_i_197_n_0
    SLICE_X14Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    14.835 f  game/number_map_reg[9][3]_i_112/O
                         net (fo=1, routed)           0.794    15.629    game/number_map_reg[9][3]_i_112_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I5_O)        0.319    15.948 r  game/number_map[9][3]_i_56/O
                         net (fo=2, routed)           0.893    16.841    game/number_map[9][3]_i_56_n_0
    SLICE_X20Y105        LUT3 (Prop_lut3_I0_O)        0.150    16.991 r  game/number_map[9][3]_i_19/O
                         net (fo=2, routed)           1.159    18.149    game/number_map[9][3]_i_19_n_0
    SLICE_X23Y103        LUT5 (Prop_lut5_I2_O)        0.326    18.475 r  game/number_map[9][3]_i_6/O
                         net (fo=3, routed)           0.829    19.305    game/number_map[9][3]_i_6_n_0
    SLICE_X24Y103        LUT5 (Prop_lut5_I3_O)        0.150    19.455 r  game/number_map[9][1]_i_1/O
                         net (fo=64, routed)          4.545    24.000    game/number_map[9][1]_i_1_n_0
    SLICE_X38Y118        FDRE                                         r  game/number_map_reg[47][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.598    88.293    game/clk_IBUF_BUFG
    SLICE_X38Y118        FDRE                                         r  game/number_map_reg[47][1]/C
                         clock pessimism              0.195    88.488    
                         clock uncertainty           -0.035    88.452    
    SLICE_X38Y118        FDRE (Setup_fdre_C_D)       -0.247    88.205    game/number_map_reg[47][1]
  -------------------------------------------------------------------
                         required time                         88.205    
                         arrival time                         -24.000    
  -------------------------------------------------------------------
                         slack                                 64.205    

Slack (MET) :             64.333ns  (required time - arrival time)
  Source:                 game/mine_map_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[53][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.556ns  (logic 2.181ns (11.753%)  route 16.375ns (88.247%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 88.296 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.739     5.283    game/clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  game/mine_map_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.739 f  game/mine_map_reg[59]/Q
                         net (fo=10, routed)          7.467    13.205    game/mine_map[59]
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.152    13.357 f  game/number_map[9][3]_i_322/O
                         net (fo=2, routed)           0.850    14.207    game/number_map[9][3]_i_322_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.533 f  game/number_map[9][3]_i_267/O
                         net (fo=1, routed)           0.000    14.533    game/number_map[9][3]_i_267_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    14.747 f  game/number_map_reg[9][3]_i_197/O
                         net (fo=1, routed)           0.000    14.747    game/number_map_reg[9][3]_i_197_n_0
    SLICE_X14Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    14.835 f  game/number_map_reg[9][3]_i_112/O
                         net (fo=1, routed)           0.794    15.629    game/number_map_reg[9][3]_i_112_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I5_O)        0.319    15.948 r  game/number_map[9][3]_i_56/O
                         net (fo=2, routed)           0.893    16.841    game/number_map[9][3]_i_56_n_0
    SLICE_X20Y105        LUT3 (Prop_lut3_I0_O)        0.150    16.991 r  game/number_map[9][3]_i_19/O
                         net (fo=2, routed)           1.159    18.149    game/number_map[9][3]_i_19_n_0
    SLICE_X23Y103        LUT5 (Prop_lut5_I2_O)        0.326    18.475 r  game/number_map[9][3]_i_6/O
                         net (fo=3, routed)           0.829    19.305    game/number_map[9][3]_i_6_n_0
    SLICE_X24Y103        LUT5 (Prop_lut5_I3_O)        0.150    19.455 r  game/number_map[9][1]_i_1/O
                         net (fo=64, routed)          4.385    23.839    game/number_map[9][1]_i_1_n_0
    SLICE_X36Y116        FDRE                                         r  game/number_map_reg[53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.601    88.296    game/clk_IBUF_BUFG
    SLICE_X36Y116        FDRE                                         r  game/number_map_reg[53][1]/C
                         clock pessimism              0.195    88.491    
                         clock uncertainty           -0.035    88.455    
    SLICE_X36Y116        FDRE (Setup_fdre_C_D)       -0.283    88.172    game/number_map_reg[53][1]
  -------------------------------------------------------------------
                         required time                         88.172    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 64.333    

Slack (MET) :             64.373ns  (required time - arrival time)
  Source:                 game/mine_map_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[58][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.805ns  (logic 2.123ns (11.289%)  route 16.682ns (88.711%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 88.298 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.739     5.283    game/clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  game/mine_map_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.739 f  game/mine_map_reg[59]/Q
                         net (fo=10, routed)          7.467    13.205    game/mine_map[59]
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.152    13.357 f  game/number_map[9][3]_i_322/O
                         net (fo=2, routed)           0.850    14.207    game/number_map[9][3]_i_322_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.533 f  game/number_map[9][3]_i_267/O
                         net (fo=1, routed)           0.000    14.533    game/number_map[9][3]_i_267_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    14.747 f  game/number_map_reg[9][3]_i_197/O
                         net (fo=1, routed)           0.000    14.747    game/number_map_reg[9][3]_i_197_n_0
    SLICE_X14Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    14.835 f  game/number_map_reg[9][3]_i_112/O
                         net (fo=1, routed)           0.794    15.629    game/number_map_reg[9][3]_i_112_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I5_O)        0.319    15.948 r  game/number_map[9][3]_i_56/O
                         net (fo=2, routed)           0.893    16.841    game/number_map[9][3]_i_56_n_0
    SLICE_X20Y105        LUT3 (Prop_lut3_I2_O)        0.124    16.965 r  game/number_map[9][3]_i_18/O
                         net (fo=3, routed)           0.559    17.523    game/number_map[9][3]_i_18_n_0
    SLICE_X23Y103        LUT4 (Prop_lut4_I1_O)        0.118    17.641 r  game/number_map[9][3]_i_9/O
                         net (fo=4, routed)           0.795    18.436    game/number_map[9][3]_i_9_n_0
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.326    18.762 r  game/number_map[9][0]_i_1/O
                         net (fo=64, routed)          5.326    24.088    game/number_map[9][0]_i_1_n_0
    SLICE_X35Y114        FDRE                                         r  game/number_map_reg[58][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.603    88.298    game/clk_IBUF_BUFG
    SLICE_X35Y114        FDRE                                         r  game/number_map_reg[58][0]/C
                         clock pessimism              0.266    88.564    
                         clock uncertainty           -0.035    88.529    
    SLICE_X35Y114        FDRE (Setup_fdre_C_D)       -0.067    88.462    game/number_map_reg[58][0]
  -------------------------------------------------------------------
                         required time                         88.462    
                         arrival time                         -24.088    
  -------------------------------------------------------------------
                         slack                                 64.373    

Slack (MET) :             64.431ns  (required time - arrival time)
  Source:                 game/mine_map_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[59][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.747ns  (logic 2.123ns (11.324%)  route 16.624ns (88.676%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 88.298 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.739     5.283    game/clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  game/mine_map_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.739 f  game/mine_map_reg[59]/Q
                         net (fo=10, routed)          7.467    13.205    game/mine_map[59]
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.152    13.357 f  game/number_map[9][3]_i_322/O
                         net (fo=2, routed)           0.850    14.207    game/number_map[9][3]_i_322_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.533 f  game/number_map[9][3]_i_267/O
                         net (fo=1, routed)           0.000    14.533    game/number_map[9][3]_i_267_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    14.747 f  game/number_map_reg[9][3]_i_197/O
                         net (fo=1, routed)           0.000    14.747    game/number_map_reg[9][3]_i_197_n_0
    SLICE_X14Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    14.835 f  game/number_map_reg[9][3]_i_112/O
                         net (fo=1, routed)           0.794    15.629    game/number_map_reg[9][3]_i_112_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I5_O)        0.319    15.948 r  game/number_map[9][3]_i_56/O
                         net (fo=2, routed)           0.893    16.841    game/number_map[9][3]_i_56_n_0
    SLICE_X20Y105        LUT3 (Prop_lut3_I2_O)        0.124    16.965 r  game/number_map[9][3]_i_18/O
                         net (fo=3, routed)           0.559    17.523    game/number_map[9][3]_i_18_n_0
    SLICE_X23Y103        LUT4 (Prop_lut4_I1_O)        0.118    17.641 r  game/number_map[9][3]_i_9/O
                         net (fo=4, routed)           0.795    18.436    game/number_map[9][3]_i_9_n_0
    SLICE_X24Y103        LUT4 (Prop_lut4_I2_O)        0.326    18.762 r  game/number_map[9][0]_i_1/O
                         net (fo=64, routed)          5.268    24.030    game/number_map[9][0]_i_1_n_0
    SLICE_X33Y115        FDRE                                         r  game/number_map_reg[59][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.603    88.298    game/clk_IBUF_BUFG
    SLICE_X33Y115        FDRE                                         r  game/number_map_reg[59][0]/C
                         clock pessimism              0.266    88.564    
                         clock uncertainty           -0.035    88.529    
    SLICE_X33Y115        FDRE (Setup_fdre_C_D)       -0.067    88.462    game/number_map_reg[59][0]
  -------------------------------------------------------------------
                         required time                         88.462    
                         arrival time                         -24.030    
  -------------------------------------------------------------------
                         slack                                 64.431    

Slack (MET) :             64.473ns  (required time - arrival time)
  Source:                 game/mine_map_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/number_map_reg[54][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.413ns  (logic 2.181ns (11.845%)  route 16.232ns (88.155%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 88.293 - 83.330 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.739     5.283    game/clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  game/mine_map_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.739 f  game/mine_map_reg[59]/Q
                         net (fo=10, routed)          7.467    13.205    game/mine_map[59]
    SLICE_X15Y105        LUT3 (Prop_lut3_I2_O)        0.152    13.357 f  game/number_map[9][3]_i_322/O
                         net (fo=2, routed)           0.850    14.207    game/number_map[9][3]_i_322_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.326    14.533 f  game/number_map[9][3]_i_267/O
                         net (fo=1, routed)           0.000    14.533    game/number_map[9][3]_i_267_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    14.747 f  game/number_map_reg[9][3]_i_197/O
                         net (fo=1, routed)           0.000    14.747    game/number_map_reg[9][3]_i_197_n_0
    SLICE_X14Y104        MUXF8 (Prop_muxf8_I1_O)      0.088    14.835 f  game/number_map_reg[9][3]_i_112/O
                         net (fo=1, routed)           0.794    15.629    game/number_map_reg[9][3]_i_112_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I5_O)        0.319    15.948 r  game/number_map[9][3]_i_56/O
                         net (fo=2, routed)           0.893    16.841    game/number_map[9][3]_i_56_n_0
    SLICE_X20Y105        LUT3 (Prop_lut3_I0_O)        0.150    16.991 r  game/number_map[9][3]_i_19/O
                         net (fo=2, routed)           1.159    18.149    game/number_map[9][3]_i_19_n_0
    SLICE_X23Y103        LUT5 (Prop_lut5_I2_O)        0.326    18.475 r  game/number_map[9][3]_i_6/O
                         net (fo=3, routed)           0.829    19.305    game/number_map[9][3]_i_6_n_0
    SLICE_X24Y103        LUT5 (Prop_lut5_I3_O)        0.150    19.455 r  game/number_map[9][1]_i_1/O
                         net (fo=64, routed)          4.242    23.696    game/number_map[9][1]_i_1_n_0
    SLICE_X37Y118        FDRE                                         r  game/number_map_reg[54][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.598    88.293    game/clk_IBUF_BUFG
    SLICE_X37Y118        FDRE                                         r  game/number_map_reg[54][1]/C
                         clock pessimism              0.195    88.488    
                         clock uncertainty           -0.035    88.452    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)       -0.283    88.169    game/number_map_reg[54][1]
  -------------------------------------------------------------------
                         required time                         88.169    
                         arrival time                         -23.696    
  -------------------------------------------------------------------
                         slack                                 64.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 game/cnt_mines_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_mines_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.326%)  route 0.122ns (23.674%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.469    game/clk_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  game/cnt_mines_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  game/cnt_mines_reg[19]/Q
                         net (fo=3, routed)           0.122     1.731    game/cnt_mines_reg_n_0_[19]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.891 r  game/cnt_mines_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    game/cnt_mines_reg[20]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.930 r  game/cnt_mines_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    game/cnt_mines_reg[24]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  game/cnt_mines_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    game/in14[25]
    SLICE_X13Y100        FDRE                                         r  game/cnt_mines_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.921     2.071    game/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  game/cnt_mines_reg[25]/C
                         clock pessimism             -0.250     1.820    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.925    game/cnt_mines_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 game/cnt_mines_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_mines_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.820%)  route 0.122ns (23.180%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.469    game/clk_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  game/cnt_mines_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  game/cnt_mines_reg[19]/Q
                         net (fo=3, routed)           0.122     1.731    game/cnt_mines_reg_n_0_[19]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.891 r  game/cnt_mines_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    game/cnt_mines_reg[20]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.930 r  game/cnt_mines_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    game/cnt_mines_reg[24]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.996 r  game/cnt_mines_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.996    game/in14[27]
    SLICE_X13Y100        FDRE                                         r  game/cnt_mines_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.921     2.071    game/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  game/cnt_mines_reg[27]/C
                         clock pessimism             -0.250     1.820    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.925    game/cnt_mines_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 game/cnt_mines_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_mines_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.869%)  route 0.122ns (22.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.469    game/clk_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  game/cnt_mines_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  game/cnt_mines_reg[19]/Q
                         net (fo=3, routed)           0.122     1.731    game/cnt_mines_reg_n_0_[19]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.891 r  game/cnt_mines_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    game/cnt_mines_reg[20]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.930 r  game/cnt_mines_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    game/cnt_mines_reg[24]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.021 r  game/cnt_mines_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.021    game/in14[26]
    SLICE_X13Y100        FDRE                                         r  game/cnt_mines_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.921     2.071    game/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  game/cnt_mines_reg[26]/C
                         clock pessimism             -0.250     1.820    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.925    game/cnt_mines_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 game/cnt_mines_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_mines_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.869%)  route 0.122ns (22.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.469    game/clk_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  game/cnt_mines_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  game/cnt_mines_reg[19]/Q
                         net (fo=3, routed)           0.122     1.731    game/cnt_mines_reg_n_0_[19]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.891 r  game/cnt_mines_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    game/cnt_mines_reg[20]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.930 r  game/cnt_mines_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    game/cnt_mines_reg[24]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.021 r  game/cnt_mines_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.021    game/in14[28]
    SLICE_X13Y100        FDRE                                         r  game/cnt_mines_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.921     2.071    game/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  game/cnt_mines_reg[28]/C
                         clock pessimism             -0.250     1.820    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.925    game/cnt_mines_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 game/cnt_mines_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_mines_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.989%)  route 0.122ns (22.011%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.469    game/clk_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  game/cnt_mines_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  game/cnt_mines_reg[19]/Q
                         net (fo=3, routed)           0.122     1.731    game/cnt_mines_reg_n_0_[19]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.891 r  game/cnt_mines_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    game/cnt_mines_reg[20]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.930 r  game/cnt_mines_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    game/cnt_mines_reg[24]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  game/cnt_mines_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    game/cnt_mines_reg[28]_i_1_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.024 r  game/cnt_mines_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     2.024    game/in14[29]
    SLICE_X13Y101        FDRE                                         r  game/cnt_mines_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.921     2.071    game/clk_IBUF_BUFG
    SLICE_X13Y101        FDRE                                         r  game/cnt_mines_reg[29]/C
                         clock pessimism             -0.250     1.820    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.105     1.925    game/cnt_mines_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 game/ms_rng/cur_seed_reg[48]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[53]_srl5_game_ms_rng_cur_seed_reg_c_3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.449%)  route 0.176ns (55.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/ms_rng/clk_IBUF_BUFG
    SLICE_X17Y115        FDPE                                         r  game/ms_rng/cur_seed_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.687 r  game/ms_rng/cur_seed_reg[48]/Q
                         net (fo=1, routed)           0.176     1.863    game/ms_rng/cur_seed_reg_n_0_[48]
    SLICE_X14Y115        SRL16E                                       r  game/ms_rng/cur_seed_reg[53]_srl5_game_ms_rng_cur_seed_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.914     2.064    game/ms_rng/clk_IBUF_BUFG
    SLICE_X14Y115        SRL16E                                       r  game/ms_rng/cur_seed_reg[53]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
                         clock pessimism             -0.483     1.580    
    SLICE_X14Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.763    game/ms_rng/cur_seed_reg[53]_srl5_game_ms_rng_cur_seed_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 game/cnt_mines_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/cnt_mines_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.416%)  route 0.122ns (21.584%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.469    game/clk_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  game/cnt_mines_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  game/cnt_mines_reg[19]/Q
                         net (fo=3, routed)           0.122     1.731    game/cnt_mines_reg_n_0_[19]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.891 r  game/cnt_mines_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    game/cnt_mines_reg[20]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.930 r  game/cnt_mines_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    game/cnt_mines_reg[24]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  game/cnt_mines_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    game/cnt_mines_reg[28]_i_1_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.035 r  game/cnt_mines_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.035    game/in14[31]
    SLICE_X13Y101        FDRE                                         r  game/cnt_mines_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.921     2.071    game/clk_IBUF_BUFG
    SLICE_X13Y101        FDRE                                         r  game/cnt_mines_reg[31]/C
                         clock pessimism             -0.250     1.820    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.105     1.925    game/cnt_mines_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 game/ms_rng/cur_seed_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y115        FDCE                                         r  game/ms_rng/cur_seed_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDCE (Prop_fdce_C_Q)         0.141     1.687 r  game/ms_rng/cur_seed_reg[33]/Q
                         net (fo=65, routed)          0.111     1.798    game/ms_rng/random_o[33]
    SLICE_X14Y115        SRL16E                                       r  game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.914     2.064    game/ms_rng/clk_IBUF_BUFG
    SLICE_X14Y115        SRL16E                                       r  game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/CLK
                         clock pessimism             -0.503     1.560    
    SLICE_X14Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.675    game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 game/ms_rng/cur_seed_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.637     1.541    game/ms_rng/clk_IBUF_BUFG
    SLICE_X15Y120        FDPE                                         r  game/ms_rng/cur_seed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.682 r  game/ms_rng/cur_seed_reg[16]/Q
                         net (fo=1, routed)           0.116     1.798    game/ms_rng/cur_seed_reg_n_0_[16]
    SLICE_X14Y120        SRL16E                                       r  game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.909     2.059    game/ms_rng/clk_IBUF_BUFG
    SLICE_X14Y120        SRL16E                                       r  game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
                         clock pessimism             -0.504     1.554    
    SLICE_X14Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.669    game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 game/ms_rng/cur_seed_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.637     1.541    game/ms_rng/clk_IBUF_BUFG
    SLICE_X16Y120        FDCE                                         r  game/ms_rng/cur_seed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y120        FDCE (Prop_fdce_C_Q)         0.141     1.682 r  game/ms_rng/cur_seed_reg[7]/Q
                         net (fo=1, routed)           0.065     1.747    game/ms_rng/cur_seed_reg_n_0_[7]
    SLICE_X16Y120        FDPE                                         r  game/ms_rng/cur_seed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.908     2.058    game/ms_rng/clk_IBUF_BUFG
    SLICE_X16Y120        FDPE                                         r  game/ms_rng/cur_seed_reg[8]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X16Y120        FDPE (Hold_fdpe_C_D)         0.075     1.616    game/ms_rng/cur_seed_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0    clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         83.330      82.330     SLICE_X18Y118    key_IOBUF[3]_inst_i_1/C
Min Period        n/a     FDSE/C             n/a            1.000         83.330      82.330     SLICE_X21Y117    key_OBUFT[4]_inst_i_1/C
Min Period        n/a     FDSE/C             n/a            1.000         83.330      82.330     SLICE_X18Y118    key_OBUFT[5]_inst_i_1/C
Min Period        n/a     FDSE/C             n/a            1.000         83.330      82.330     SLICE_X21Y117    key_OBUFT[6]_inst_i_1/C
Min Period        n/a     FDSE/C             n/a            1.000         83.330      82.330     SLICE_X18Y118    key_OBUFT[7]_inst_i_1/C
Min Period        n/a     FDRE/C             n/a            1.000         83.330      82.330     SLICE_X32Y106    game/FSM_sequential_ms_init_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.330      82.330     SLICE_X33Y106    game/FSM_sequential_ms_init_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.330      82.330     SLICE_X32Y106    game/FSM_sequential_ms_init_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y120    game/ms_rng/cur_seed_reg[13]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y120    game/ms_rng/cur_seed_reg[13]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y120    game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y120    game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y115    game/ms_rng/cur_seed_reg[29]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y115    game/ms_rng/cur_seed_reg[29]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y115    game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         41.670      40.690     SLICE_X14Y115    game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X1Y0  renderer/cmt/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y120    game/ms_rng/cur_seed_reg[13]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y120    game/ms_rng/cur_seed_reg[13]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y120    game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y120    game/ms_rng/cur_seed_reg[21]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y115    game/ms_rng/cur_seed_reg[29]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y115    game/ms_rng/cur_seed_reg[29]_srl5_game_ms_rng_cur_seed_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y115    game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         41.660      40.680     SLICE_X14Y115    game/ms_rng/cur_seed_reg[37]_srl4_game_ms_rng_cur_seed_reg_c_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { renderer/cmt/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X1Y0  renderer/cmt/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X1Y0  renderer/cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X1Y0  renderer/cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X1Y0  renderer/cmt/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  renderer_n_0
  To Clock:  renderer_n_0

Setup :            0  Failing Endpoints,  Worst Slack        8.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.234ns  (required time - arrival time)
  Source:                 renderer/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        31.082ns  (logic 9.729ns (31.301%)  route 21.353ns (68.699%))
  Logic Levels:           35  (CARRY4=16 LUT2=1 LUT3=3 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.997ns = ( 47.717 - 39.720 ) 
    Source Clock Delay      (SCD):    8.501ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.537     8.501    renderer/clkfx
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478     8.979 r  renderer/hcount_reg[2]/Q
                         net (fo=85, routed)          1.087    10.066    renderer/hcount_reg[2]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.323    10.389 r  renderer/red[1]_i_22/O
                         net (fo=42, routed)          1.009    11.398    renderer/red[1]_i_22_n_0
    SLICE_X40Y84         LUT4 (Prop_lut4_I3_O)        0.352    11.750 r  renderer/pixel_addr[3]_i_9/O
                         net (fo=95, routed)          1.629    13.379    renderer/pixel_addr[3]_i_9_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.352    13.731 f  renderer/red[1]_i_741/O
                         net (fo=23, routed)          1.078    14.809    renderer/red[1]_i_741_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.326    15.135 r  renderer/red[1]_i_551/O
                         net (fo=16, routed)          0.918    16.053    renderer/red[1]_i_551_n_0
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.177 r  renderer/red[1]_i_1120/O
                         net (fo=1, routed)           0.000    16.177    renderer/red[1]_i_1120_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.709 r  renderer/red_reg[1]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    16.709    renderer/red_reg[1]_i_1062_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  renderer/red_reg[1]_i_999/CO[3]
                         net (fo=1, routed)           0.000    16.823    renderer/red_reg[1]_i_999_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  renderer/red_reg[1]_i_920/CO[3]
                         net (fo=1, routed)           0.000    16.937    renderer/red_reg[1]_i_920_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  renderer/red_reg[1]_i_732/CO[3]
                         net (fo=1, routed)           0.000    17.051    renderer/red_reg[1]_i_732_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  renderer/red_reg[1]_i_742/CO[3]
                         net (fo=1, routed)           0.000    17.165    renderer/red_reg[1]_i_742_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.387 r  renderer/red_reg[1]_i_595/O[0]
                         net (fo=2, routed)           0.988    18.375    renderer/red_reg[1]_i_595_n_7
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.327    18.702 r  renderer/red[1]_i_435/O
                         net (fo=2, routed)           0.982    19.683    renderer/red[1]_i_435_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.348    20.031 r  renderer/red[1]_i_439/O
                         net (fo=1, routed)           0.000    20.031    renderer/red[1]_i_439_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.544 r  renderer/red_reg[1]_i_313/CO[3]
                         net (fo=1, routed)           0.000    20.544    renderer/red_reg[1]_i_313_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.661 r  renderer/red_reg[1]_i_309/CO[3]
                         net (fo=1, routed)           0.000    20.661    renderer/red_reg[1]_i_309_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.778 r  renderer/red_reg[1]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.778    renderer/red_reg[1]_i_444_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.017 r  renderer/blue_reg[1]_i_208/O[2]
                         net (fo=2, routed)           0.795    21.812    renderer/blue_reg[1]_i_208_n_5
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.301    22.113 r  renderer/blue[1]_i_166/O
                         net (fo=2, routed)           0.497    22.610    renderer/blue[1]_i_166_n_0
    SLICE_X43Y89         LUT4 (Prop_lut4_I3_O)        0.124    22.734 r  renderer/blue[1]_i_170/O
                         net (fo=1, routed)           0.000    22.734    renderer/blue[1]_i_170_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.266 r  renderer/blue_reg[1]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.266    renderer/blue_reg[1]_i_114_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.488 r  renderer/red_reg[1]_i_305/O[0]
                         net (fo=6, routed)           0.696    24.184    renderer/red_reg[1]_i_305_n_7
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.299    24.483 r  renderer/red[1]_i_390/O
                         net (fo=1, routed)           0.000    24.483    renderer/red[1]_i_390_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.033 r  renderer/red_reg[1]_i_304/CO[3]
                         net (fo=1, routed)           0.000    25.033    renderer/red_reg[1]_i_304_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.367 r  renderer/red_reg[1]_i_228/O[1]
                         net (fo=3, routed)           0.957    26.323    renderer/red_reg[1]_i_228_n_6
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.303    26.626 r  renderer/red[1]_i_299/O
                         net (fo=1, routed)           0.000    26.626    renderer/red[1]_i_299_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.118 r  renderer/red_reg[1]_i_226/CO[1]
                         net (fo=36, routed)          0.534    27.652    renderer/red_reg[1]_i_226_n_2
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.332    27.984 r  renderer/red[1]_i_241/O
                         net (fo=1, routed)           0.596    28.580    renderer/red[1]_i_241_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    28.951 f  renderer/red_reg[1]_i_146/O[0]
                         net (fo=2, routed)           0.752    29.703    renderer/red_reg[1]_i_146_n_7
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.299    30.002 r  renderer/red[1]_i_140/O
                         net (fo=101, routed)         1.673    31.675    renderer/red[1]_i_140_n_0
    SLICE_X36Y117        LUT6 (Prop_lut6_I2_O)        0.124    31.799 f  renderer/red[1]_i_198/O
                         net (fo=1, routed)           1.112    32.911    renderer/red[1]_i_198_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    33.035 f  renderer/red[1]_i_119/O
                         net (fo=1, routed)           1.333    34.367    renderer/red[1]_i_119_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.124    34.491 r  renderer/red[1]_i_54/O
                         net (fo=12, routed)          2.651    37.142    renderer/red[1]_i_54_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I2_O)        0.124    37.266 f  renderer/red[1]_i_26/O
                         net (fo=1, routed)           1.397    38.663    renderer/red[1]_i_26_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    38.787 r  renderer/red[1]_i_11/O
                         net (fo=1, routed)           0.672    39.459    renderer/red[1]_i_11_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.124    39.583 r  renderer/red[1]_i_3/O
                         net (fo=1, routed)           0.000    39.583    renderer/red[1]_i_3_n_0
    SLICE_X33Y76         FDRE                                         r  renderer/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.420    47.717    renderer/clkfx
    SLICE_X33Y76         FDRE                                         r  renderer/red_reg[1]/C
                         clock pessimism              0.394    48.111    
                         clock uncertainty           -0.323    47.788    
    SLICE_X33Y76         FDRE (Setup_fdre_C_D)        0.029    47.817    renderer/red_reg[1]
  -------------------------------------------------------------------
                         required time                         47.817    
                         arrival time                         -39.583    
  -------------------------------------------------------------------
                         slack                                  8.234    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 renderer/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        30.928ns  (logic 9.729ns (31.456%)  route 21.199ns (68.544%))
  Logic Levels:           35  (CARRY4=16 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 47.715 - 39.720 ) 
    Source Clock Delay      (SCD):    8.501ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.537     8.501    renderer/clkfx
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478     8.979 r  renderer/hcount_reg[2]/Q
                         net (fo=85, routed)          1.087    10.066    renderer/hcount_reg[2]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.323    10.389 r  renderer/red[1]_i_22/O
                         net (fo=42, routed)          1.009    11.398    renderer/red[1]_i_22_n_0
    SLICE_X40Y84         LUT4 (Prop_lut4_I3_O)        0.352    11.750 r  renderer/pixel_addr[3]_i_9/O
                         net (fo=95, routed)          1.629    13.379    renderer/pixel_addr[3]_i_9_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.352    13.731 f  renderer/red[1]_i_741/O
                         net (fo=23, routed)          1.078    14.809    renderer/red[1]_i_741_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.326    15.135 r  renderer/red[1]_i_551/O
                         net (fo=16, routed)          0.918    16.053    renderer/red[1]_i_551_n_0
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.177 r  renderer/red[1]_i_1120/O
                         net (fo=1, routed)           0.000    16.177    renderer/red[1]_i_1120_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.709 r  renderer/red_reg[1]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    16.709    renderer/red_reg[1]_i_1062_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  renderer/red_reg[1]_i_999/CO[3]
                         net (fo=1, routed)           0.000    16.823    renderer/red_reg[1]_i_999_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  renderer/red_reg[1]_i_920/CO[3]
                         net (fo=1, routed)           0.000    16.937    renderer/red_reg[1]_i_920_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  renderer/red_reg[1]_i_732/CO[3]
                         net (fo=1, routed)           0.000    17.051    renderer/red_reg[1]_i_732_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  renderer/red_reg[1]_i_742/CO[3]
                         net (fo=1, routed)           0.000    17.165    renderer/red_reg[1]_i_742_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.387 r  renderer/red_reg[1]_i_595/O[0]
                         net (fo=2, routed)           0.988    18.375    renderer/red_reg[1]_i_595_n_7
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.327    18.702 r  renderer/red[1]_i_435/O
                         net (fo=2, routed)           0.982    19.683    renderer/red[1]_i_435_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.348    20.031 r  renderer/red[1]_i_439/O
                         net (fo=1, routed)           0.000    20.031    renderer/red[1]_i_439_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.544 r  renderer/red_reg[1]_i_313/CO[3]
                         net (fo=1, routed)           0.000    20.544    renderer/red_reg[1]_i_313_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.661 r  renderer/red_reg[1]_i_309/CO[3]
                         net (fo=1, routed)           0.000    20.661    renderer/red_reg[1]_i_309_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.778 r  renderer/red_reg[1]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.778    renderer/red_reg[1]_i_444_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.017 r  renderer/blue_reg[1]_i_208/O[2]
                         net (fo=2, routed)           0.795    21.812    renderer/blue_reg[1]_i_208_n_5
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.301    22.113 r  renderer/blue[1]_i_166/O
                         net (fo=2, routed)           0.497    22.610    renderer/blue[1]_i_166_n_0
    SLICE_X43Y89         LUT4 (Prop_lut4_I3_O)        0.124    22.734 r  renderer/blue[1]_i_170/O
                         net (fo=1, routed)           0.000    22.734    renderer/blue[1]_i_170_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.266 r  renderer/blue_reg[1]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.266    renderer/blue_reg[1]_i_114_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.488 r  renderer/red_reg[1]_i_305/O[0]
                         net (fo=6, routed)           0.696    24.184    renderer/red_reg[1]_i_305_n_7
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.299    24.483 r  renderer/red[1]_i_390/O
                         net (fo=1, routed)           0.000    24.483    renderer/red[1]_i_390_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.033 r  renderer/red_reg[1]_i_304/CO[3]
                         net (fo=1, routed)           0.000    25.033    renderer/red_reg[1]_i_304_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.367 r  renderer/red_reg[1]_i_228/O[1]
                         net (fo=3, routed)           0.957    26.323    renderer/red_reg[1]_i_228_n_6
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.303    26.626 r  renderer/red[1]_i_299/O
                         net (fo=1, routed)           0.000    26.626    renderer/red[1]_i_299_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.118 r  renderer/red_reg[1]_i_226/CO[1]
                         net (fo=36, routed)          0.534    27.652    renderer/red_reg[1]_i_226_n_2
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.332    27.984 r  renderer/red[1]_i_241/O
                         net (fo=1, routed)           0.596    28.580    renderer/red[1]_i_241_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    28.951 f  renderer/red_reg[1]_i_146/O[0]
                         net (fo=2, routed)           0.752    29.703    renderer/red_reg[1]_i_146_n_7
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.299    30.002 r  renderer/red[1]_i_140/O
                         net (fo=101, routed)         1.673    31.675    renderer/red[1]_i_140_n_0
    SLICE_X36Y117        LUT6 (Prop_lut6_I2_O)        0.124    31.799 f  renderer/red[1]_i_198/O
                         net (fo=1, routed)           1.112    32.911    renderer/red[1]_i_198_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    33.035 f  renderer/red[1]_i_119/O
                         net (fo=1, routed)           1.333    34.367    renderer/red[1]_i_119_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.124    34.491 r  renderer/red[1]_i_54/O
                         net (fo=12, routed)          2.632    37.123    renderer/red[1]_i_54_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I2_O)        0.124    37.247 f  renderer/green[1]_i_7/O
                         net (fo=1, routed)           1.110    38.358    renderer/green[1]_i_7_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    38.482 f  renderer/green[1]_i_4/O
                         net (fo=1, routed)           0.824    39.306    renderer/green[1]_i_4_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I3_O)        0.124    39.430 r  renderer/green[1]_i_1/O
                         net (fo=1, routed)           0.000    39.430    renderer/green[1]_i_1_n_0
    SLICE_X33Y75         FDRE                                         r  renderer/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.418    47.715    renderer/clkfx
    SLICE_X33Y75         FDRE                                         r  renderer/green_reg[1]/C
                         clock pessimism              0.394    48.109    
                         clock uncertainty           -0.323    47.786    
    SLICE_X33Y75         FDRE (Setup_fdre_C_D)        0.029    47.815    renderer/green_reg[1]
  -------------------------------------------------------------------
                         required time                         47.815    
                         arrival time                         -39.430    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 renderer/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        30.903ns  (logic 9.729ns (31.482%)  route 21.174ns (68.518%))
  Logic Levels:           35  (CARRY4=16 LUT2=1 LUT3=3 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.997ns = ( 47.717 - 39.720 ) 
    Source Clock Delay      (SCD):    8.501ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.537     8.501    renderer/clkfx
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478     8.979 r  renderer/hcount_reg[2]/Q
                         net (fo=85, routed)          1.087    10.066    renderer/hcount_reg[2]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.323    10.389 r  renderer/red[1]_i_22/O
                         net (fo=42, routed)          1.009    11.398    renderer/red[1]_i_22_n_0
    SLICE_X40Y84         LUT4 (Prop_lut4_I3_O)        0.352    11.750 r  renderer/pixel_addr[3]_i_9/O
                         net (fo=95, routed)          1.629    13.379    renderer/pixel_addr[3]_i_9_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.352    13.731 f  renderer/red[1]_i_741/O
                         net (fo=23, routed)          1.078    14.809    renderer/red[1]_i_741_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.326    15.135 r  renderer/red[1]_i_551/O
                         net (fo=16, routed)          0.918    16.053    renderer/red[1]_i_551_n_0
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.177 r  renderer/red[1]_i_1120/O
                         net (fo=1, routed)           0.000    16.177    renderer/red[1]_i_1120_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.709 r  renderer/red_reg[1]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    16.709    renderer/red_reg[1]_i_1062_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  renderer/red_reg[1]_i_999/CO[3]
                         net (fo=1, routed)           0.000    16.823    renderer/red_reg[1]_i_999_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  renderer/red_reg[1]_i_920/CO[3]
                         net (fo=1, routed)           0.000    16.937    renderer/red_reg[1]_i_920_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  renderer/red_reg[1]_i_732/CO[3]
                         net (fo=1, routed)           0.000    17.051    renderer/red_reg[1]_i_732_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  renderer/red_reg[1]_i_742/CO[3]
                         net (fo=1, routed)           0.000    17.165    renderer/red_reg[1]_i_742_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.387 r  renderer/red_reg[1]_i_595/O[0]
                         net (fo=2, routed)           0.988    18.375    renderer/red_reg[1]_i_595_n_7
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.327    18.702 r  renderer/red[1]_i_435/O
                         net (fo=2, routed)           0.982    19.683    renderer/red[1]_i_435_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.348    20.031 r  renderer/red[1]_i_439/O
                         net (fo=1, routed)           0.000    20.031    renderer/red[1]_i_439_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.544 r  renderer/red_reg[1]_i_313/CO[3]
                         net (fo=1, routed)           0.000    20.544    renderer/red_reg[1]_i_313_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.661 r  renderer/red_reg[1]_i_309/CO[3]
                         net (fo=1, routed)           0.000    20.661    renderer/red_reg[1]_i_309_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.778 r  renderer/red_reg[1]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.778    renderer/red_reg[1]_i_444_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.017 r  renderer/blue_reg[1]_i_208/O[2]
                         net (fo=2, routed)           0.795    21.812    renderer/blue_reg[1]_i_208_n_5
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.301    22.113 r  renderer/blue[1]_i_166/O
                         net (fo=2, routed)           0.497    22.610    renderer/blue[1]_i_166_n_0
    SLICE_X43Y89         LUT4 (Prop_lut4_I3_O)        0.124    22.734 r  renderer/blue[1]_i_170/O
                         net (fo=1, routed)           0.000    22.734    renderer/blue[1]_i_170_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.266 r  renderer/blue_reg[1]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.266    renderer/blue_reg[1]_i_114_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.488 r  renderer/red_reg[1]_i_305/O[0]
                         net (fo=6, routed)           0.696    24.184    renderer/red_reg[1]_i_305_n_7
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.299    24.483 r  renderer/red[1]_i_390/O
                         net (fo=1, routed)           0.000    24.483    renderer/red[1]_i_390_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.033 r  renderer/red_reg[1]_i_304/CO[3]
                         net (fo=1, routed)           0.000    25.033    renderer/red_reg[1]_i_304_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.367 r  renderer/red_reg[1]_i_228/O[1]
                         net (fo=3, routed)           0.957    26.323    renderer/red_reg[1]_i_228_n_6
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.303    26.626 r  renderer/red[1]_i_299/O
                         net (fo=1, routed)           0.000    26.626    renderer/red[1]_i_299_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.118 r  renderer/red_reg[1]_i_226/CO[1]
                         net (fo=36, routed)          0.534    27.652    renderer/red_reg[1]_i_226_n_2
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.332    27.984 r  renderer/red[1]_i_241/O
                         net (fo=1, routed)           0.596    28.580    renderer/red[1]_i_241_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    28.951 f  renderer/red_reg[1]_i_146/O[0]
                         net (fo=2, routed)           0.752    29.703    renderer/red_reg[1]_i_146_n_7
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.299    30.002 r  renderer/red[1]_i_140/O
                         net (fo=101, routed)         1.673    31.675    renderer/red[1]_i_140_n_0
    SLICE_X36Y117        LUT6 (Prop_lut6_I2_O)        0.124    31.799 f  renderer/red[1]_i_198/O
                         net (fo=1, routed)           1.112    32.911    renderer/red[1]_i_198_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    33.035 f  renderer/red[1]_i_119/O
                         net (fo=1, routed)           1.333    34.367    renderer/red[1]_i_119_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.124    34.491 r  renderer/red[1]_i_54/O
                         net (fo=12, routed)          2.460    36.951    renderer/red[1]_i_54_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    37.075 f  renderer/red[0]_i_6/O
                         net (fo=1, routed)           1.299    38.375    renderer/red[0]_i_6_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    38.499 r  renderer/red[0]_i_3/O
                         net (fo=1, routed)           0.782    39.280    renderer/red[0]_i_3_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.124    39.404 r  renderer/red[0]_i_1/O
                         net (fo=1, routed)           0.000    39.404    renderer/red[0]_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  renderer/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.420    47.717    renderer/clkfx
    SLICE_X33Y76         FDRE                                         r  renderer/red_reg[0]/C
                         clock pessimism              0.394    48.111    
                         clock uncertainty           -0.323    47.788    
    SLICE_X33Y76         FDRE (Setup_fdre_C_D)        0.031    47.819    renderer/red_reg[0]
  -------------------------------------------------------------------
                         required time                         47.819    
                         arrival time                         -39.404    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 renderer/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        30.544ns  (logic 9.729ns (31.853%)  route 20.815ns (68.147%))
  Logic Levels:           35  (CARRY4=16 LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 47.715 - 39.720 ) 
    Source Clock Delay      (SCD):    8.501ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.537     8.501    renderer/clkfx
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478     8.979 r  renderer/hcount_reg[2]/Q
                         net (fo=85, routed)          1.087    10.066    renderer/hcount_reg[2]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.323    10.389 r  renderer/red[1]_i_22/O
                         net (fo=42, routed)          1.009    11.398    renderer/red[1]_i_22_n_0
    SLICE_X40Y84         LUT4 (Prop_lut4_I3_O)        0.352    11.750 r  renderer/pixel_addr[3]_i_9/O
                         net (fo=95, routed)          1.629    13.379    renderer/pixel_addr[3]_i_9_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.352    13.731 f  renderer/red[1]_i_741/O
                         net (fo=23, routed)          1.078    14.809    renderer/red[1]_i_741_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.326    15.135 r  renderer/red[1]_i_551/O
                         net (fo=16, routed)          0.918    16.053    renderer/red[1]_i_551_n_0
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.177 r  renderer/red[1]_i_1120/O
                         net (fo=1, routed)           0.000    16.177    renderer/red[1]_i_1120_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.709 r  renderer/red_reg[1]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    16.709    renderer/red_reg[1]_i_1062_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  renderer/red_reg[1]_i_999/CO[3]
                         net (fo=1, routed)           0.000    16.823    renderer/red_reg[1]_i_999_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  renderer/red_reg[1]_i_920/CO[3]
                         net (fo=1, routed)           0.000    16.937    renderer/red_reg[1]_i_920_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  renderer/red_reg[1]_i_732/CO[3]
                         net (fo=1, routed)           0.000    17.051    renderer/red_reg[1]_i_732_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  renderer/red_reg[1]_i_742/CO[3]
                         net (fo=1, routed)           0.000    17.165    renderer/red_reg[1]_i_742_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.387 r  renderer/red_reg[1]_i_595/O[0]
                         net (fo=2, routed)           0.988    18.375    renderer/red_reg[1]_i_595_n_7
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.327    18.702 r  renderer/red[1]_i_435/O
                         net (fo=2, routed)           0.982    19.683    renderer/red[1]_i_435_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.348    20.031 r  renderer/red[1]_i_439/O
                         net (fo=1, routed)           0.000    20.031    renderer/red[1]_i_439_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.544 r  renderer/red_reg[1]_i_313/CO[3]
                         net (fo=1, routed)           0.000    20.544    renderer/red_reg[1]_i_313_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.661 r  renderer/red_reg[1]_i_309/CO[3]
                         net (fo=1, routed)           0.000    20.661    renderer/red_reg[1]_i_309_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.778 r  renderer/red_reg[1]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.778    renderer/red_reg[1]_i_444_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.017 r  renderer/blue_reg[1]_i_208/O[2]
                         net (fo=2, routed)           0.795    21.812    renderer/blue_reg[1]_i_208_n_5
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.301    22.113 r  renderer/blue[1]_i_166/O
                         net (fo=2, routed)           0.497    22.610    renderer/blue[1]_i_166_n_0
    SLICE_X43Y89         LUT4 (Prop_lut4_I3_O)        0.124    22.734 r  renderer/blue[1]_i_170/O
                         net (fo=1, routed)           0.000    22.734    renderer/blue[1]_i_170_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.266 r  renderer/blue_reg[1]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.266    renderer/blue_reg[1]_i_114_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.488 r  renderer/red_reg[1]_i_305/O[0]
                         net (fo=6, routed)           0.696    24.184    renderer/red_reg[1]_i_305_n_7
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.299    24.483 r  renderer/red[1]_i_390/O
                         net (fo=1, routed)           0.000    24.483    renderer/red[1]_i_390_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.033 r  renderer/red_reg[1]_i_304/CO[3]
                         net (fo=1, routed)           0.000    25.033    renderer/red_reg[1]_i_304_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.367 r  renderer/red_reg[1]_i_228/O[1]
                         net (fo=3, routed)           0.957    26.323    renderer/red_reg[1]_i_228_n_6
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.303    26.626 r  renderer/red[1]_i_299/O
                         net (fo=1, routed)           0.000    26.626    renderer/red[1]_i_299_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.118 r  renderer/red_reg[1]_i_226/CO[1]
                         net (fo=36, routed)          0.534    27.652    renderer/red_reg[1]_i_226_n_2
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.332    27.984 r  renderer/red[1]_i_241/O
                         net (fo=1, routed)           0.596    28.580    renderer/red[1]_i_241_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    28.951 f  renderer/red_reg[1]_i_146/O[0]
                         net (fo=2, routed)           0.752    29.703    renderer/red_reg[1]_i_146_n_7
    SLICE_X38Y93         LUT5 (Prop_lut5_I4_O)        0.299    30.002 r  renderer/red[1]_i_140/O
                         net (fo=101, routed)         1.673    31.675    renderer/red[1]_i_140_n_0
    SLICE_X36Y117        LUT6 (Prop_lut6_I2_O)        0.124    31.799 f  renderer/red[1]_i_198/O
                         net (fo=1, routed)           1.112    32.911    renderer/red[1]_i_198_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    33.035 f  renderer/red[1]_i_119/O
                         net (fo=1, routed)           1.333    34.367    renderer/red[1]_i_119_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.124    34.491 r  renderer/red[1]_i_54/O
                         net (fo=12, routed)          2.455    36.946    renderer/red[1]_i_54_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    37.070 f  renderer/green[0]_i_6/O
                         net (fo=1, routed)           1.074    38.144    renderer/green[0]_i_6_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.124    38.268 f  renderer/green[0]_i_4/O
                         net (fo=1, routed)           0.653    38.921    renderer/green[0]_i_4_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I3_O)        0.124    39.045 r  renderer/green[0]_i_1/O
                         net (fo=1, routed)           0.000    39.045    renderer/green[0]_i_1_n_0
    SLICE_X33Y75         FDRE                                         r  renderer/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.418    47.715    renderer/clkfx
    SLICE_X33Y75         FDRE                                         r  renderer/green_reg[0]/C
                         clock pessimism              0.394    48.109    
                         clock uncertainty           -0.323    47.786    
    SLICE_X33Y75         FDRE (Setup_fdre_C_D)        0.031    47.817    renderer/green_reg[0]
  -------------------------------------------------------------------
                         required time                         47.817    
                         arrival time                         -39.045    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 renderer/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        30.572ns  (logic 10.438ns (34.143%)  route 20.134ns (65.857%))
  Logic Levels:           36  (CARRY4=17 LUT2=1 LUT3=3 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 47.716 - 39.720 ) 
    Source Clock Delay      (SCD):    8.501ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.537     8.501    renderer/clkfx
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478     8.979 r  renderer/hcount_reg[2]/Q
                         net (fo=85, routed)          1.087    10.066    renderer/hcount_reg[2]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.323    10.389 r  renderer/red[1]_i_22/O
                         net (fo=42, routed)          1.009    11.398    renderer/red[1]_i_22_n_0
    SLICE_X40Y84         LUT4 (Prop_lut4_I3_O)        0.352    11.750 r  renderer/pixel_addr[3]_i_9/O
                         net (fo=95, routed)          1.629    13.379    renderer/pixel_addr[3]_i_9_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.352    13.731 f  renderer/red[1]_i_741/O
                         net (fo=23, routed)          1.078    14.809    renderer/red[1]_i_741_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.326    15.135 r  renderer/red[1]_i_551/O
                         net (fo=16, routed)          0.918    16.053    renderer/red[1]_i_551_n_0
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.177 r  renderer/red[1]_i_1120/O
                         net (fo=1, routed)           0.000    16.177    renderer/red[1]_i_1120_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.709 r  renderer/red_reg[1]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    16.709    renderer/red_reg[1]_i_1062_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  renderer/red_reg[1]_i_999/CO[3]
                         net (fo=1, routed)           0.000    16.823    renderer/red_reg[1]_i_999_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  renderer/red_reg[1]_i_920/CO[3]
                         net (fo=1, routed)           0.000    16.937    renderer/red_reg[1]_i_920_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  renderer/red_reg[1]_i_732/CO[3]
                         net (fo=1, routed)           0.000    17.051    renderer/red_reg[1]_i_732_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  renderer/red_reg[1]_i_742/CO[3]
                         net (fo=1, routed)           0.000    17.165    renderer/red_reg[1]_i_742_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.387 r  renderer/red_reg[1]_i_595/O[0]
                         net (fo=2, routed)           0.988    18.375    renderer/red_reg[1]_i_595_n_7
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.327    18.702 r  renderer/red[1]_i_435/O
                         net (fo=2, routed)           0.982    19.683    renderer/red[1]_i_435_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.348    20.031 r  renderer/red[1]_i_439/O
                         net (fo=1, routed)           0.000    20.031    renderer/red[1]_i_439_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.544 r  renderer/red_reg[1]_i_313/CO[3]
                         net (fo=1, routed)           0.000    20.544    renderer/red_reg[1]_i_313_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.661 r  renderer/red_reg[1]_i_309/CO[3]
                         net (fo=1, routed)           0.000    20.661    renderer/red_reg[1]_i_309_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.778 r  renderer/red_reg[1]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.778    renderer/red_reg[1]_i_444_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.017 r  renderer/blue_reg[1]_i_208/O[2]
                         net (fo=2, routed)           0.795    21.812    renderer/blue_reg[1]_i_208_n_5
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.301    22.113 r  renderer/blue[1]_i_166/O
                         net (fo=2, routed)           0.497    22.610    renderer/blue[1]_i_166_n_0
    SLICE_X43Y89         LUT4 (Prop_lut4_I3_O)        0.124    22.734 r  renderer/blue[1]_i_170/O
                         net (fo=1, routed)           0.000    22.734    renderer/blue[1]_i_170_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.266 r  renderer/blue_reg[1]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.266    renderer/blue_reg[1]_i_114_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.488 r  renderer/red_reg[1]_i_305/O[0]
                         net (fo=6, routed)           0.696    24.184    renderer/red_reg[1]_i_305_n_7
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.299    24.483 r  renderer/red[1]_i_390/O
                         net (fo=1, routed)           0.000    24.483    renderer/red[1]_i_390_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.033 r  renderer/red_reg[1]_i_304/CO[3]
                         net (fo=1, routed)           0.000    25.033    renderer/red_reg[1]_i_304_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.367 r  renderer/red_reg[1]_i_228/O[1]
                         net (fo=3, routed)           0.957    26.323    renderer/red_reg[1]_i_228_n_6
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.303    26.626 r  renderer/red[1]_i_299/O
                         net (fo=1, routed)           0.000    26.626    renderer/red[1]_i_299_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.118 r  renderer/red_reg[1]_i_226/CO[1]
                         net (fo=36, routed)          0.534    27.652    renderer/red_reg[1]_i_226_n_2
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.332    27.984 r  renderer/red[1]_i_241/O
                         net (fo=1, routed)           0.596    28.580    renderer/red[1]_i_241_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    29.251 r  renderer/red_reg[1]_i_146/O[2]
                         net (fo=1, routed)           0.410    29.661    renderer/red_reg[1]_i_146_n_5
    SLICE_X39Y88         LUT5 (Prop_lut5_I4_O)        0.302    29.963 r  renderer/red[1]_i_69/O
                         net (fo=3, routed)           0.588    30.551    renderer/red[1]_i_69_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I0_O)        0.124    30.675 r  renderer/red[1]_i_72/O
                         net (fo=1, routed)           0.000    30.675    renderer/red[1]_i_72_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    30.902 r  renderer/red_reg[1]_i_32/O[1]
                         net (fo=28, routed)          2.006    32.909    renderer/red_reg[1]_i_32_n_6
    SLICE_X35Y115        LUT6 (Prop_lut6_I2_O)        0.303    33.212 r  renderer/red[1]_i_122/O
                         net (fo=1, routed)           0.876    34.087    renderer/red[1]_i_122_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.124    34.211 r  renderer/red[1]_i_55/O
                         net (fo=12, routed)          2.727    36.938    renderer/red[1]_i_55_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.062 f  renderer/blue[0]_i_7/O
                         net (fo=1, routed)           0.946    38.008    renderer/blue[0]_i_7_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    38.132 r  renderer/blue[0]_i_4/O
                         net (fo=1, routed)           0.817    38.949    renderer/blue[0]_i_4_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.124    39.073 r  renderer/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    39.073    renderer/blue[0]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.419    47.716    renderer/clkfx
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[0]/C
                         clock pessimism              0.394    48.110    
                         clock uncertainty           -0.323    47.787    
    SLICE_X34Y76         FDRE (Setup_fdre_C_D)        0.079    47.866    renderer/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         47.866    
                         arrival time                         -39.073    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 renderer/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        30.335ns  (logic 10.438ns (34.409%)  route 19.897ns (65.591%))
  Logic Levels:           36  (CARRY4=17 LUT2=1 LUT3=3 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 47.716 - 39.720 ) 
    Source Clock Delay      (SCD):    8.501ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.537     8.501    renderer/clkfx
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478     8.979 r  renderer/hcount_reg[2]/Q
                         net (fo=85, routed)          1.087    10.066    renderer/hcount_reg[2]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.323    10.389 r  renderer/red[1]_i_22/O
                         net (fo=42, routed)          1.009    11.398    renderer/red[1]_i_22_n_0
    SLICE_X40Y84         LUT4 (Prop_lut4_I3_O)        0.352    11.750 r  renderer/pixel_addr[3]_i_9/O
                         net (fo=95, routed)          1.629    13.379    renderer/pixel_addr[3]_i_9_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.352    13.731 f  renderer/red[1]_i_741/O
                         net (fo=23, routed)          1.078    14.809    renderer/red[1]_i_741_n_0
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.326    15.135 r  renderer/red[1]_i_551/O
                         net (fo=16, routed)          0.918    16.053    renderer/red[1]_i_551_n_0
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.124    16.177 r  renderer/red[1]_i_1120/O
                         net (fo=1, routed)           0.000    16.177    renderer/red[1]_i_1120_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.709 r  renderer/red_reg[1]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    16.709    renderer/red_reg[1]_i_1062_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  renderer/red_reg[1]_i_999/CO[3]
                         net (fo=1, routed)           0.000    16.823    renderer/red_reg[1]_i_999_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  renderer/red_reg[1]_i_920/CO[3]
                         net (fo=1, routed)           0.000    16.937    renderer/red_reg[1]_i_920_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  renderer/red_reg[1]_i_732/CO[3]
                         net (fo=1, routed)           0.000    17.051    renderer/red_reg[1]_i_732_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  renderer/red_reg[1]_i_742/CO[3]
                         net (fo=1, routed)           0.000    17.165    renderer/red_reg[1]_i_742_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.387 r  renderer/red_reg[1]_i_595/O[0]
                         net (fo=2, routed)           0.988    18.375    renderer/red_reg[1]_i_595_n_7
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.327    18.702 r  renderer/red[1]_i_435/O
                         net (fo=2, routed)           0.982    19.683    renderer/red[1]_i_435_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.348    20.031 r  renderer/red[1]_i_439/O
                         net (fo=1, routed)           0.000    20.031    renderer/red[1]_i_439_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.544 r  renderer/red_reg[1]_i_313/CO[3]
                         net (fo=1, routed)           0.000    20.544    renderer/red_reg[1]_i_313_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.661 r  renderer/red_reg[1]_i_309/CO[3]
                         net (fo=1, routed)           0.000    20.661    renderer/red_reg[1]_i_309_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.778 r  renderer/red_reg[1]_i_444/CO[3]
                         net (fo=1, routed)           0.000    20.778    renderer/red_reg[1]_i_444_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.017 r  renderer/blue_reg[1]_i_208/O[2]
                         net (fo=2, routed)           0.795    21.812    renderer/blue_reg[1]_i_208_n_5
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.301    22.113 r  renderer/blue[1]_i_166/O
                         net (fo=2, routed)           0.497    22.610    renderer/blue[1]_i_166_n_0
    SLICE_X43Y89         LUT4 (Prop_lut4_I3_O)        0.124    22.734 r  renderer/blue[1]_i_170/O
                         net (fo=1, routed)           0.000    22.734    renderer/blue[1]_i_170_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.266 r  renderer/blue_reg[1]_i_114/CO[3]
                         net (fo=1, routed)           0.000    23.266    renderer/blue_reg[1]_i_114_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.488 r  renderer/red_reg[1]_i_305/O[0]
                         net (fo=6, routed)           0.696    24.184    renderer/red_reg[1]_i_305_n_7
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.299    24.483 r  renderer/red[1]_i_390/O
                         net (fo=1, routed)           0.000    24.483    renderer/red[1]_i_390_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.033 r  renderer/red_reg[1]_i_304/CO[3]
                         net (fo=1, routed)           0.000    25.033    renderer/red_reg[1]_i_304_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.367 r  renderer/red_reg[1]_i_228/O[1]
                         net (fo=3, routed)           0.957    26.323    renderer/red_reg[1]_i_228_n_6
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.303    26.626 r  renderer/red[1]_i_299/O
                         net (fo=1, routed)           0.000    26.626    renderer/red[1]_i_299_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.118 r  renderer/red_reg[1]_i_226/CO[1]
                         net (fo=36, routed)          0.534    27.652    renderer/red_reg[1]_i_226_n_2
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.332    27.984 r  renderer/red[1]_i_241/O
                         net (fo=1, routed)           0.596    28.580    renderer/red[1]_i_241_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    29.251 r  renderer/red_reg[1]_i_146/O[2]
                         net (fo=1, routed)           0.410    29.661    renderer/red_reg[1]_i_146_n_5
    SLICE_X39Y88         LUT5 (Prop_lut5_I4_O)        0.302    29.963 r  renderer/red[1]_i_69/O
                         net (fo=3, routed)           0.588    30.551    renderer/red[1]_i_69_n_0
    SLICE_X37Y92         LUT4 (Prop_lut4_I0_O)        0.124    30.675 r  renderer/red[1]_i_72/O
                         net (fo=1, routed)           0.000    30.675    renderer/red[1]_i_72_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    30.902 r  renderer/red_reg[1]_i_32/O[1]
                         net (fo=28, routed)          2.006    32.909    renderer/red_reg[1]_i_32_n_6
    SLICE_X35Y115        LUT6 (Prop_lut6_I2_O)        0.303    33.212 r  renderer/red[1]_i_122/O
                         net (fo=1, routed)           0.876    34.087    renderer/red[1]_i_122_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.124    34.211 r  renderer/red[1]_i_55/O
                         net (fo=12, routed)          2.719    36.930    renderer/red[1]_i_55_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.054 f  renderer/blue[1]_i_24/O
                         net (fo=1, routed)           0.829    37.884    renderer/blue[1]_i_24_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    38.008 r  renderer/blue[1]_i_10/O
                         net (fo=1, routed)           0.704    38.712    renderer/blue[1]_i_10_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.124    38.836 r  renderer/blue[1]_i_3/O
                         net (fo=1, routed)           0.000    38.836    renderer/blue[1]_i_3_n_0
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.419    47.716    renderer/clkfx
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[1]/C
                         clock pessimism              0.394    48.110    
                         clock uncertainty           -0.323    47.787    
    SLICE_X34Y76         FDRE (Setup_fdre_C_D)        0.081    47.868    renderer/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                         -38.836    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             11.754ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/blue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        27.003ns  (logic 12.209ns (45.213%)  route 14.794ns (54.787%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 47.716 - 39.720 ) 
    Source Clock Delay      (SCD):    8.506ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.542     8.506    renderer/clkfx
    SLICE_X41Y80         FDRE                                         r  renderer/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.419     8.925 r  renderer/vcount_reg[3]/Q
                         net (fo=25, routed)          1.043     9.969    renderer/vcount_reg[3]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.327    10.296 r  renderer/red[1]_i_16/O
                         net (fo=16, routed)          0.649    10.945    renderer/red[1]_i_16_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.322    11.267 r  renderer/pixel_addr[11]_i_25/O
                         net (fo=105, routed)         0.546    11.813    renderer/red[1]_i_649_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.860    12.673 r  renderer/red_reg[1]_i_698/CO[3]
                         net (fo=1, routed)           0.000    12.673    renderer/red_reg[1]_i_698_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.996 r  renderer/red_reg[1]_i_697/O[1]
                         net (fo=31, routed)          1.660    14.656    renderer/red_reg[1]_i_697_n_6
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.334    14.990 r  renderer/red[1]_i_508/O
                         net (fo=14, routed)          1.151    16.140    renderer/red[1]_i_508_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I0_O)        0.348    16.488 r  renderer/red[1]_i_1053/O
                         net (fo=1, routed)           0.000    16.488    renderer/red[1]_i_1053_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.886 r  renderer/red_reg[1]_i_979/CO[3]
                         net (fo=1, routed)           0.000    16.886    renderer/red_reg[1]_i_979_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  renderer/red_reg[1]_i_852/CO[3]
                         net (fo=1, routed)           0.000    17.000    renderer/red_reg[1]_i_852_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  renderer/red_reg[1]_i_681/CO[3]
                         net (fo=1, routed)           0.000    17.114    renderer/red_reg[1]_i_681_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.427 r  renderer/red_reg[1]_i_699/O[3]
                         net (fo=2, routed)           0.888    18.316    renderer/red_reg[1]_i_699_n_4
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.335    18.651 r  renderer/red[1]_i_523/O
                         net (fo=2, routed)           0.690    19.340    renderer/red[1]_i_523_n_0
    SLICE_X35Y84         LUT4 (Prop_lut4_I3_O)        0.327    19.667 r  renderer/red[1]_i_527/O
                         net (fo=1, routed)           0.000    19.667    renderer/red[1]_i_527_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.068 r  renderer/red_reg[1]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.068    renderer/red_reg[1]_i_358_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.402 r  renderer/red_reg[1]_i_354/O[1]
                         net (fo=2, routed)           0.586    20.988    renderer/red_reg[1]_i_354_n_6
    SLICE_X32Y85         LUT3 (Prop_lut3_I0_O)        0.332    21.320 r  renderer/red[1]_i_253/O
                         net (fo=2, routed)           0.648    21.969    renderer/red[1]_i_253_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I3_O)        0.327    22.296 r  renderer/red[1]_i_257/O
                         net (fo=1, routed)           0.000    22.296    renderer/red[1]_i_257_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.697 r  renderer/red_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    22.697    renderer/red_reg[1]_i_152_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.031 r  renderer/red_reg[1]_i_247/O[1]
                         net (fo=6, routed)           0.961    23.992    renderer/red_reg[1]_i_247_n_6
    SLICE_X30Y83         LUT2 (Prop_lut2_I0_O)        0.303    24.295 r  renderer/red[1]_i_1043/O
                         net (fo=1, routed)           0.000    24.295    renderer/red[1]_i_1043_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.675 r  renderer/red_reg[1]_i_973/CO[3]
                         net (fo=1, routed)           0.000    24.675    renderer/red_reg[1]_i_973_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.792 r  renderer/red_reg[1]_i_819/CO[3]
                         net (fo=1, routed)           0.000    24.792    renderer/red_reg[1]_i_819_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.909 r  renderer/red_reg[1]_i_653/CO[3]
                         net (fo=1, routed)           0.000    24.909    renderer/red_reg[1]_i_653_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.232 r  renderer/red_reg[1]_i_466/O[1]
                         net (fo=3, routed)           0.731    25.963    renderer/red_reg[1]_i_466_n_6
    SLICE_X28Y84         LUT3 (Prop_lut3_I0_O)        0.300    26.263 r  renderer/red[1]_i_642/O
                         net (fo=1, routed)           0.572    26.835    renderer/red[1]_i_642_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.544 r  renderer/red_reg[1]_i_450/CO[3]
                         net (fo=1, routed)           0.000    27.544    renderer/red_reg[1]_i_450_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.658 r  renderer/red_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000    27.658    renderer/red_reg[1]_i_332_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.815 r  renderer/red_reg[1]_i_249/CO[1]
                         net (fo=37, routed)          0.575    28.390    renderer/red_reg[1]_i_249_n_2
    SLICE_X29Y87         LUT6 (Prop_lut6_I4_O)        0.329    28.719 r  renderer/red[1]_i_265/O
                         net (fo=1, routed)           0.402    29.121    renderer/red[1]_i_265_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    29.777 r  renderer/red_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    29.777    renderer/red_reg[1]_i_154_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  renderer/blue_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    29.891    renderer/blue_reg[1]_i_137_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  renderer/blue_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.005    renderer/blue_reg[1]_i_98_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.339 f  renderer/blue_reg[1]_i_95/O[1]
                         net (fo=1, routed)           1.194    31.533    renderer/blue_reg[1]_i_95_n_6
    SLICE_X14Y90         LUT6 (Prop_lut6_I3_O)        0.303    31.836 r  renderer/blue[1]_i_57/O
                         net (fo=1, routed)           0.000    31.836    renderer/blue[1]_i_57_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.349 r  renderer/blue_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.349    renderer/blue_reg[1]_i_40_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.578 r  renderer/blue_reg[1]_i_20/CO[2]
                         net (fo=1, routed)           1.413    33.991    renderer/blue_reg[1]_i_20_n_1
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.310    34.301 r  renderer/blue[1]_i_5/O
                         net (fo=5, routed)           0.583    34.884    renderer/blue[1]_i_5_n_0
    SLICE_X33Y76         LUT4 (Prop_lut4_I1_O)        0.124    35.008 r  renderer/blue[1]_i_1/O
                         net (fo=2, routed)           0.502    35.509    renderer/blue[1]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.419    47.716    renderer/clkfx
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[0]/C
                         clock pessimism              0.394    48.110    
                         clock uncertainty           -0.323    47.787    
    SLICE_X34Y76         FDRE (Setup_fdre_C_R)       -0.524    47.263    renderer/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         47.263    
                         arrival time                         -35.509    
  -------------------------------------------------------------------
                         slack                                 11.754    

Slack (MET) :             11.754ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/blue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        27.003ns  (logic 12.209ns (45.213%)  route 14.794ns (54.787%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 47.716 - 39.720 ) 
    Source Clock Delay      (SCD):    8.506ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.542     8.506    renderer/clkfx
    SLICE_X41Y80         FDRE                                         r  renderer/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.419     8.925 r  renderer/vcount_reg[3]/Q
                         net (fo=25, routed)          1.043     9.969    renderer/vcount_reg[3]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.327    10.296 r  renderer/red[1]_i_16/O
                         net (fo=16, routed)          0.649    10.945    renderer/red[1]_i_16_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.322    11.267 r  renderer/pixel_addr[11]_i_25/O
                         net (fo=105, routed)         0.546    11.813    renderer/red[1]_i_649_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.860    12.673 r  renderer/red_reg[1]_i_698/CO[3]
                         net (fo=1, routed)           0.000    12.673    renderer/red_reg[1]_i_698_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.996 r  renderer/red_reg[1]_i_697/O[1]
                         net (fo=31, routed)          1.660    14.656    renderer/red_reg[1]_i_697_n_6
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.334    14.990 r  renderer/red[1]_i_508/O
                         net (fo=14, routed)          1.151    16.140    renderer/red[1]_i_508_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I0_O)        0.348    16.488 r  renderer/red[1]_i_1053/O
                         net (fo=1, routed)           0.000    16.488    renderer/red[1]_i_1053_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.886 r  renderer/red_reg[1]_i_979/CO[3]
                         net (fo=1, routed)           0.000    16.886    renderer/red_reg[1]_i_979_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.000 r  renderer/red_reg[1]_i_852/CO[3]
                         net (fo=1, routed)           0.000    17.000    renderer/red_reg[1]_i_852_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  renderer/red_reg[1]_i_681/CO[3]
                         net (fo=1, routed)           0.000    17.114    renderer/red_reg[1]_i_681_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.427 r  renderer/red_reg[1]_i_699/O[3]
                         net (fo=2, routed)           0.888    18.316    renderer/red_reg[1]_i_699_n_4
    SLICE_X35Y84         LUT3 (Prop_lut3_I1_O)        0.335    18.651 r  renderer/red[1]_i_523/O
                         net (fo=2, routed)           0.690    19.340    renderer/red[1]_i_523_n_0
    SLICE_X35Y84         LUT4 (Prop_lut4_I3_O)        0.327    19.667 r  renderer/red[1]_i_527/O
                         net (fo=1, routed)           0.000    19.667    renderer/red[1]_i_527_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.068 r  renderer/red_reg[1]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.068    renderer/red_reg[1]_i_358_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.402 r  renderer/red_reg[1]_i_354/O[1]
                         net (fo=2, routed)           0.586    20.988    renderer/red_reg[1]_i_354_n_6
    SLICE_X32Y85         LUT3 (Prop_lut3_I0_O)        0.332    21.320 r  renderer/red[1]_i_253/O
                         net (fo=2, routed)           0.648    21.969    renderer/red[1]_i_253_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I3_O)        0.327    22.296 r  renderer/red[1]_i_257/O
                         net (fo=1, routed)           0.000    22.296    renderer/red[1]_i_257_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.697 r  renderer/red_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    22.697    renderer/red_reg[1]_i_152_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.031 r  renderer/red_reg[1]_i_247/O[1]
                         net (fo=6, routed)           0.961    23.992    renderer/red_reg[1]_i_247_n_6
    SLICE_X30Y83         LUT2 (Prop_lut2_I0_O)        0.303    24.295 r  renderer/red[1]_i_1043/O
                         net (fo=1, routed)           0.000    24.295    renderer/red[1]_i_1043_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.675 r  renderer/red_reg[1]_i_973/CO[3]
                         net (fo=1, routed)           0.000    24.675    renderer/red_reg[1]_i_973_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.792 r  renderer/red_reg[1]_i_819/CO[3]
                         net (fo=1, routed)           0.000    24.792    renderer/red_reg[1]_i_819_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.909 r  renderer/red_reg[1]_i_653/CO[3]
                         net (fo=1, routed)           0.000    24.909    renderer/red_reg[1]_i_653_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.232 r  renderer/red_reg[1]_i_466/O[1]
                         net (fo=3, routed)           0.731    25.963    renderer/red_reg[1]_i_466_n_6
    SLICE_X28Y84         LUT3 (Prop_lut3_I0_O)        0.300    26.263 r  renderer/red[1]_i_642/O
                         net (fo=1, routed)           0.572    26.835    renderer/red[1]_i_642_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    27.544 r  renderer/red_reg[1]_i_450/CO[3]
                         net (fo=1, routed)           0.000    27.544    renderer/red_reg[1]_i_450_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.658 r  renderer/red_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000    27.658    renderer/red_reg[1]_i_332_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.815 r  renderer/red_reg[1]_i_249/CO[1]
                         net (fo=37, routed)          0.575    28.390    renderer/red_reg[1]_i_249_n_2
    SLICE_X29Y87         LUT6 (Prop_lut6_I4_O)        0.329    28.719 r  renderer/red[1]_i_265/O
                         net (fo=1, routed)           0.402    29.121    renderer/red[1]_i_265_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    29.777 r  renderer/red_reg[1]_i_154/CO[3]
                         net (fo=1, routed)           0.000    29.777    renderer/red_reg[1]_i_154_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  renderer/blue_reg[1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    29.891    renderer/blue_reg[1]_i_137_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  renderer/blue_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.005    renderer/blue_reg[1]_i_98_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.339 f  renderer/blue_reg[1]_i_95/O[1]
                         net (fo=1, routed)           1.194    31.533    renderer/blue_reg[1]_i_95_n_6
    SLICE_X14Y90         LUT6 (Prop_lut6_I3_O)        0.303    31.836 r  renderer/blue[1]_i_57/O
                         net (fo=1, routed)           0.000    31.836    renderer/blue[1]_i_57_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.349 r  renderer/blue_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    32.349    renderer/blue_reg[1]_i_40_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.578 r  renderer/blue_reg[1]_i_20/CO[2]
                         net (fo=1, routed)           1.413    33.991    renderer/blue_reg[1]_i_20_n_1
    SLICE_X37Y76         LUT6 (Prop_lut6_I5_O)        0.310    34.301 r  renderer/blue[1]_i_5/O
                         net (fo=5, routed)           0.583    34.884    renderer/blue[1]_i_5_n_0
    SLICE_X33Y76         LUT4 (Prop_lut4_I1_O)        0.124    35.008 r  renderer/blue[1]_i_1/O
                         net (fo=2, routed)           0.502    35.509    renderer/blue[1]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.419    47.716    renderer/clkfx
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[1]/C
                         clock pessimism              0.394    48.110    
                         clock uncertainty           -0.323    47.787    
    SLICE_X34Y76         FDRE (Setup_fdre_C_R)       -0.524    47.263    renderer/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         47.263    
                         arrival time                         -35.509    
  -------------------------------------------------------------------
                         slack                                 11.754    

Slack (MET) :             16.636ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/pixel_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        22.797ns  (logic 9.715ns (42.616%)  route 13.082ns (57.384%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT3=2 LUT4=3 LUT5=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.000ns = ( 47.720 - 39.720 ) 
    Source Clock Delay      (SCD):    8.506ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.542     8.506    renderer/clkfx
    SLICE_X41Y80         FDRE                                         r  renderer/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.419     8.925 r  renderer/vcount_reg[3]/Q
                         net (fo=25, routed)          1.043     9.969    renderer/vcount_reg[3]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.327    10.296 r  renderer/red[1]_i_16/O
                         net (fo=16, routed)          0.649    10.945    renderer/red[1]_i_16_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.322    11.267 r  renderer/pixel_addr[11]_i_25/O
                         net (fo=105, routed)         0.546    11.813    renderer/red[1]_i_649_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.860    12.673 r  renderer/red_reg[1]_i_698/CO[3]
                         net (fo=1, routed)           0.000    12.673    renderer/red_reg[1]_i_698_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.996 r  renderer/red_reg[1]_i_697/O[1]
                         net (fo=31, routed)          1.660    14.656    renderer/red_reg[1]_i_697_n_6
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.334    14.990 r  renderer/red[1]_i_508/O
                         net (fo=14, routed)          0.958    15.948    renderer/red[1]_i_508_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I0_O)        0.348    16.296 r  renderer/pixel_addr[11]_i_212/O
                         net (fo=1, routed)           0.000    16.296    renderer/pixel_addr[11]_i_212_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.676 r  renderer/pixel_addr_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    16.676    renderer/pixel_addr_reg[11]_i_176_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.915 r  renderer/pixel_addr_reg[11]_i_147/O[2]
                         net (fo=3, routed)           1.235    18.150    renderer/pixel_addr_reg[11]_i_147_n_5
    SLICE_X40Y84         LUT5 (Prop_lut5_I0_O)        0.301    18.451 r  renderer/pixel_addr[11]_i_106/O
                         net (fo=2, routed)           0.792    19.243    renderer/pixel_addr[11]_i_106_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I0_O)        0.124    19.367 r  renderer/pixel_addr[11]_i_110/O
                         net (fo=1, routed)           0.000    19.367    renderer/pixel_addr[11]_i_110_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.791 r  renderer/pixel_addr_reg[11]_i_75/O[1]
                         net (fo=2, routed)           0.766    20.557    renderer/pixel_addr_reg[11]_i_75_n_6
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.332    20.889 r  renderer/pixel_addr[11]_i_64/O
                         net (fo=2, routed)           0.690    21.579    renderer/pixel_addr[11]_i_64_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.327    21.906 r  renderer/pixel_addr[11]_i_68/O
                         net (fo=1, routed)           0.000    21.906    renderer/pixel_addr[11]_i_68_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.307 r  renderer/pixel_addr_reg[11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.307    renderer/pixel_addr_reg[11]_i_55_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  renderer/pixel_addr_reg[11]_i_54/O[1]
                         net (fo=2, routed)           0.774    23.415    renderer/pixel_addr_reg[11]_i_54_n_6
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    24.142 r  renderer/pixel_addr_reg[11]_i_43/O[1]
                         net (fo=1, routed)           1.367    25.509    renderer/pixel_addr_reg[11]_i_43_n_6
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.303    25.812 r  renderer/pixel_addr[11]_i_38/O
                         net (fo=1, routed)           0.000    25.812    renderer/pixel_addr[11]_i_38_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.392 r  renderer/pixel_addr_reg[11]_i_24/O[2]
                         net (fo=5, routed)           0.758    27.150    renderer/pixel_addr_reg[11]_i_24_n_5
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.302    27.452 r  renderer/pixel_addr[11]_i_34/O
                         net (fo=1, routed)           0.452    27.904    renderer/pixel_addr[11]_i_34_n_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I4_O)        0.124    28.028 r  renderer/pixel_addr[11]_i_23/O
                         net (fo=1, routed)           0.286    28.315    renderer/pixel_addr[11]_i_23_n_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.117    28.432 r  renderer/pixel_addr[11]_i_11/O
                         net (fo=2, routed)           0.351    28.783    renderer/A[7]
    SLICE_X39Y77         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.663    29.446 r  renderer/pixel_addr_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.446    29.892    renderer/pixel_addr_reg[11]_i_4_n_4
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554    30.446 r  renderer/pixel_addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.307    30.753    renderer/a1[11]
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.302    31.055 r  renderer/pixel_addr[11]_i_6/O
                         net (fo=1, routed)           0.000    31.055    renderer/pixel_addr[11]_i_6_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    31.303 r  renderer/pixel_addr_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.000    31.303    renderer/a0[11]
    SLICE_X40Y77         FDRE                                         r  renderer/pixel_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.423    47.720    renderer/clkfx
    SLICE_X40Y77         FDRE                                         r  renderer/pixel_addr_reg[11]/C
                         clock pessimism              0.480    48.199    
                         clock uncertainty           -0.323    47.877    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.062    47.939    renderer/pixel_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         47.939    
                         arrival time                         -31.303    
  -------------------------------------------------------------------
                         slack                                 16.636    

Slack (MET) :             17.021ns  (required time - arrival time)
  Source:                 renderer/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/pixel_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (renderer_n_0 rise@39.720ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        22.411ns  (logic 9.734ns (43.434%)  route 12.677ns (56.566%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=3 LUT5=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.000ns = ( 47.720 - 39.720 ) 
    Source Clock Delay      (SCD):    8.506ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.542     8.506    renderer/clkfx
    SLICE_X41Y80         FDRE                                         r  renderer/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.419     8.925 r  renderer/vcount_reg[3]/Q
                         net (fo=25, routed)          1.043     9.969    renderer/vcount_reg[3]
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.327    10.296 r  renderer/red[1]_i_16/O
                         net (fo=16, routed)          0.649    10.945    renderer/red[1]_i_16_n_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.322    11.267 r  renderer/pixel_addr[11]_i_25/O
                         net (fo=105, routed)         0.546    11.813    renderer/red[1]_i_649_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.860    12.673 r  renderer/red_reg[1]_i_698/CO[3]
                         net (fo=1, routed)           0.000    12.673    renderer/red_reg[1]_i_698_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.996 r  renderer/red_reg[1]_i_697/O[1]
                         net (fo=31, routed)          1.660    14.656    renderer/red_reg[1]_i_697_n_6
    SLICE_X34Y91         LUT4 (Prop_lut4_I1_O)        0.334    14.990 r  renderer/red[1]_i_508/O
                         net (fo=14, routed)          0.958    15.948    renderer/red[1]_i_508_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I0_O)        0.348    16.296 r  renderer/pixel_addr[11]_i_212/O
                         net (fo=1, routed)           0.000    16.296    renderer/pixel_addr[11]_i_212_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.676 r  renderer/pixel_addr_reg[11]_i_176/CO[3]
                         net (fo=1, routed)           0.000    16.676    renderer/pixel_addr_reg[11]_i_176_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.915 r  renderer/pixel_addr_reg[11]_i_147/O[2]
                         net (fo=3, routed)           1.235    18.150    renderer/pixel_addr_reg[11]_i_147_n_5
    SLICE_X40Y84         LUT5 (Prop_lut5_I0_O)        0.301    18.451 r  renderer/pixel_addr[11]_i_106/O
                         net (fo=2, routed)           0.792    19.243    renderer/pixel_addr[11]_i_106_n_0
    SLICE_X39Y85         LUT4 (Prop_lut4_I0_O)        0.124    19.367 r  renderer/pixel_addr[11]_i_110/O
                         net (fo=1, routed)           0.000    19.367    renderer/pixel_addr[11]_i_110_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.791 r  renderer/pixel_addr_reg[11]_i_75/O[1]
                         net (fo=2, routed)           0.766    20.557    renderer/pixel_addr_reg[11]_i_75_n_6
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.332    20.889 r  renderer/pixel_addr[11]_i_64/O
                         net (fo=2, routed)           0.690    21.579    renderer/pixel_addr[11]_i_64_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.327    21.906 r  renderer/pixel_addr[11]_i_68/O
                         net (fo=1, routed)           0.000    21.906    renderer/pixel_addr[11]_i_68_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.307 r  renderer/pixel_addr_reg[11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.307    renderer/pixel_addr_reg[11]_i_55_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.641 r  renderer/pixel_addr_reg[11]_i_54/O[1]
                         net (fo=2, routed)           0.774    23.415    renderer/pixel_addr_reg[11]_i_54_n_6
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    24.142 r  renderer/pixel_addr_reg[11]_i_43/O[1]
                         net (fo=1, routed)           1.367    25.509    renderer/pixel_addr_reg[11]_i_43_n_6
    SLICE_X37Y78         LUT2 (Prop_lut2_I1_O)        0.303    25.812 r  renderer/pixel_addr[11]_i_38/O
                         net (fo=1, routed)           0.000    25.812    renderer/pixel_addr[11]_i_38_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.392 r  renderer/pixel_addr_reg[11]_i_24/O[2]
                         net (fo=5, routed)           0.423    26.815    renderer/pixel_addr_reg[11]_i_24_n_5
    SLICE_X39Y77         LUT5 (Prop_lut5_I3_O)        0.295    27.110 r  renderer/blue[1]_i_33/O
                         net (fo=3, routed)           0.452    27.562    renderer/A[4]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.332    27.894 r  renderer/pixel_addr[11]_i_17/O
                         net (fo=1, routed)           0.000    27.894    renderer/pixel_addr[11]_i_17_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.318 r  renderer/pixel_addr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.661    28.979    renderer/pixel_addr_reg[11]_i_4_n_6
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    29.706 r  renderer/pixel_addr_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.660    30.366    renderer/a1[10]
    SLICE_X40Y77         LUT2 (Prop_lut2_I1_O)        0.303    30.669 r  renderer/pixel_addr[11]_i_7/O
                         net (fo=1, routed)           0.000    30.669    renderer/pixel_addr[11]_i_7_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    30.917 r  renderer/pixel_addr_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    30.917    renderer/a0[10]
    SLICE_X40Y77         FDRE                                         r  renderer/pixel_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    42.993    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.084 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457    44.542    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.625 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581    46.206    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.297 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.423    47.720    renderer/clkfx
    SLICE_X40Y77         FDRE                                         r  renderer/pixel_addr_reg[10]/C
                         clock pessimism              0.480    48.199    
                         clock uncertainty           -0.323    47.877    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.062    47.939    renderer/pixel_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         47.939    
                         arrival time                         -30.917    
  -------------------------------------------------------------------
                         slack                                 17.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 renderer/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.203%)  route 0.192ns (50.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.553     2.567    renderer/clkfx
    SLICE_X41Y80         FDRE                                         r  renderer/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     2.708 r  renderer/vcount_reg[2]/Q
                         net (fo=65, routed)          0.192     2.900    renderer/vcount_reg[2]
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.945 r  renderer/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     2.945    renderer/p_0_in[5]
    SLICE_X40Y79         FDRE                                         r  renderer/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.820     3.397    renderer/clkfx
    SLICE_X40Y79         FDRE                                         r  renderer/vcount_reg[5]/C
                         clock pessimism             -0.817     2.580    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.091     2.671    renderer/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 renderer/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.940%)  route 0.194ns (51.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.551     2.565    renderer/clkfx
    SLICE_X40Y78         FDRE                                         r  renderer/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     2.706 r  renderer/vcount_reg[0]/Q
                         net (fo=47, routed)          0.194     2.900    renderer/vcount_reg[0]
    SLICE_X41Y79         LUT5 (Prop_lut5_I4_O)        0.045     2.945 r  renderer/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.945    renderer/p_0_in[4]
    SLICE_X41Y79         FDRE                                         r  renderer/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.820     3.397    renderer/clkfx
    SLICE_X41Y79         FDRE                                         r  renderer/vcount_reg[4]/C
                         clock pessimism             -0.817     2.580    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.091     2.671    renderer/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 renderer/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.207ns (50.644%)  route 0.202ns (49.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.550     2.564    renderer/clkfx
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     2.728 r  renderer/hcount_reg[1]/Q
                         net (fo=42, routed)          0.202     2.930    renderer/hcount_reg[1]
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.043     2.973 r  renderer/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     2.973    renderer/hcount[2]_i_1_n_0
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.817     3.394    renderer/clkfx
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[2]/C
                         clock pessimism             -0.830     2.564    
    SLICE_X46Y76         FDRE (Hold_fdre_C_D)         0.131     2.695    renderer/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 renderer/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.923%)  route 0.207ns (53.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.550     2.564    renderer/clkfx
    SLICE_X45Y76         FDRE                                         r  renderer/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     2.705 r  renderer/hcount_reg[3]/Q
                         net (fo=43, routed)          0.207     2.912    renderer/hcount_reg[3]
    SLICE_X45Y76         LUT5 (Prop_lut5_I4_O)        0.042     2.954 r  renderer/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.954    renderer/hcount[4]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  renderer/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.817     3.394    renderer/clkfx
    SLICE_X45Y76         FDRE                                         r  renderer/hcount_reg[4]/C
                         clock pessimism             -0.830     2.564    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.107     2.671    renderer/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 renderer/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.553     2.567    renderer/clkfx
    SLICE_X41Y80         FDRE                                         r  renderer/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.128     2.695 r  renderer/vcount_reg[3]/Q
                         net (fo=25, routed)          0.161     2.857    renderer/vcount_reg[3]
    SLICE_X41Y80         LUT4 (Prop_lut4_I0_O)        0.102     2.959 r  renderer/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     2.959    renderer/p_0_in[3]
    SLICE_X41Y80         FDRE                                         r  renderer/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.821     3.398    renderer/clkfx
    SLICE_X41Y80         FDRE                                         r  renderer/vcount_reg[3]/C
                         clock pessimism             -0.831     2.567    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.107     2.674    renderer/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 renderer/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.214%)  route 0.234ns (52.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.552     2.566    renderer/clkfx
    SLICE_X46Y77         FDRE                                         r  renderer/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     2.730 r  renderer/hcount_reg[5]/Q
                         net (fo=16, routed)          0.234     2.964    renderer/hcount_reg[5]
    SLICE_X42Y77         LUT3 (Prop_lut3_I1_O)        0.045     3.009 r  renderer/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000     3.009    renderer/hcount[6]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  renderer/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.817     3.395    renderer/clkfx
    SLICE_X42Y77         FDRE                                         r  renderer/hcount_reg[6]/C
                         clock pessimism             -0.797     2.598    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.121     2.719    renderer/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 renderer/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.884%)  route 0.202ns (49.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.550     2.564    renderer/clkfx
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     2.728 r  renderer/hcount_reg[1]/Q
                         net (fo=42, routed)          0.202     2.930    renderer/hcount_reg[1]
    SLICE_X46Y76         LUT2 (Prop_lut2_I0_O)        0.045     2.975 r  renderer/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000     2.975    renderer/hcount[1]_i_1_n_0
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.817     3.394    renderer/clkfx
    SLICE_X46Y76         FDRE                                         r  renderer/hcount_reg[1]/C
                         clock pessimism             -0.830     2.564    
    SLICE_X46Y76         FDRE (Hold_fdre_C_D)         0.120     2.684    renderer/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 renderer/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.246ns (59.444%)  route 0.168ns (40.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.552     2.566    renderer/clkfx
    SLICE_X42Y79         FDRE                                         r  renderer/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.148     2.714 r  renderer/hcount_reg[8]/Q
                         net (fo=48, routed)          0.168     2.882    renderer/hcount_reg[8]
    SLICE_X42Y79         LUT6 (Prop_lut6_I1_O)        0.098     2.980 r  renderer/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000     2.980    renderer/hcount[9]_i_2_n_0
    SLICE_X42Y79         FDRE                                         r  renderer/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.820     3.397    renderer/clkfx
    SLICE_X42Y79         FDRE                                         r  renderer/hcount_reg[9]/C
                         clock pessimism             -0.831     2.566    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.121     2.687    renderer/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 renderer/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.170%)  route 0.222ns (54.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.553     2.567    renderer/clkfx
    SLICE_X40Y80         FDRE                                         r  renderer/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     2.708 r  renderer/vcount_reg[6]/Q
                         net (fo=23, routed)          0.222     2.930    renderer/vcount_reg[6]
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.042     2.972 r  renderer/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     2.972    renderer/p_0_in[7]
    SLICE_X40Y80         FDRE                                         r  renderer/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.821     3.398    renderer/clkfx
    SLICE_X40Y80         FDRE                                         r  renderer/vcount_reg[7]/C
                         clock pessimism             -0.831     2.567    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.107     2.674    renderer/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 renderer/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            renderer/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - renderer_n_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.328%)  route 0.207ns (52.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.550     2.564    renderer/clkfx
    SLICE_X45Y76         FDRE                                         r  renderer/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     2.705 r  renderer/hcount_reg[3]/Q
                         net (fo=43, routed)          0.207     2.912    renderer/hcount_reg[3]
    SLICE_X45Y76         LUT4 (Prop_lut4_I0_O)        0.045     2.957 r  renderer/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     2.957    renderer/hcount[3]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  renderer/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.817     3.394    renderer/clkfx
    SLICE_X45Y76         FDRE                                         r  renderer/hcount_reg[3]/C
                         clock pessimism             -0.830     2.564    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.091     2.655    renderer/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         renderer_n_0
Waveform(ns):       { 0.000 19.860 }
Period(ns):         39.720
Sources:            { renderer/cmt/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.720      37.565     BUFGCTRL_X0Y1    mine_map_infx_reg[63]_i_1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.720      38.471     MMCME2_ADV_X1Y0  renderer/cmt/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X34Y76     renderer/blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X34Y76     renderer/blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X32Y93     renderer/cursor_x_infx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X30Y94     renderer/cursor_x_infx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X15Y92     renderer/cursor_x_infx_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X11Y88     renderer/cursor_y_infx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X11Y88     renderer/cursor_y_infx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X11Y88     renderer/cursor_y_infx_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.720      173.640    MMCME2_ADV_X1Y0  renderer/cmt/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X34Y76     renderer/blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X34Y76     renderer/blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X34Y76     renderer/blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X34Y76     renderer/blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X32Y93     renderer/cursor_x_infx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X32Y93     renderer/cursor_x_infx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X30Y94     renderer/cursor_x_infx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X30Y94     renderer/cursor_x_infx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X15Y92     renderer/cursor_x_infx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X15Y92     renderer/cursor_x_infx_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X34Y76     renderer/blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X34Y76     renderer/blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X34Y76     renderer/blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X34Y76     renderer/blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X32Y93     renderer/cursor_x_infx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X32Y93     renderer/cursor_x_infx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X30Y94     renderer/cursor_x_infx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X30Y94     renderer/cursor_x_infx_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X15Y92     renderer/cursor_x_infx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X15Y92     renderer/cursor_x_infx_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  renderer_n_0

Setup :          454  Failing Endpoints,  Worst Slack       -4.961ns,  Total Violation    -2027.937ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.961ns  (required time - arrival time)
  Source:                 game/number_map_reg[38][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[38][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.268ns  (logic 0.518ns (7.127%)  route 6.750ns (92.873%))
  Logic Levels:           0  
  Clock Path Skew:        3.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.180ns = ( 4258.215 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 4255.104 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.730  4255.104    game/clk_IBUF_BUFG
    SLICE_X38Y113        FDRE                                         r  game/number_map_reg[38][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.518  4255.623 r  game/number_map_reg[38][0]/Q
                         net (fo=3, routed)           6.750  4262.373    renderer/number_map_in[38][0]
    SLICE_X39Y113        FDRE                                         r  renderer/number_map_infx_reg[38][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.603  4258.215    renderer/clkfx
    SLICE_X39Y113        FDRE                                         r  renderer/number_map_infx_reg[38][0]/C
                         clock pessimism              0.179  4258.394    
                         clock uncertainty           -0.921  4257.473    
    SLICE_X39Y113        FDRE (Setup_fdre_C_D)       -0.061  4257.412    renderer/number_map_infx_reg[38][0]
  -------------------------------------------------------------------
                         required time                       4257.412    
                         arrival time                       -4262.373    
  -------------------------------------------------------------------
                         slack                                 -4.961    

Slack (VIOLATED) :        -4.929ns  (required time - arrival time)
  Source:                 game/flag_map_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/flag_map_infx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.225ns  (logic 0.456ns (6.311%)  route 6.769ns (93.689%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 4258.047 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 4254.928 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.554  4254.928    game/clk_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  game/flag_map_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456  4255.384 r  game/flag_map_reg[1]/Q
                         net (fo=4, routed)           6.769  4262.154    renderer/flag_map_in[1]
    SLICE_X32Y99         FDRE                                         r  renderer/flag_map_infx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.436  4258.047    renderer/clkfx
    SLICE_X32Y99         FDRE                                         r  renderer/flag_map_infx_reg[1]/C
                         clock pessimism              0.179  4258.227    
                         clock uncertainty           -0.921  4257.306    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)       -0.081  4257.225    renderer/flag_map_infx_reg[1]
  -------------------------------------------------------------------
                         required time                       4257.224    
                         arrival time                       -4262.153    
  -------------------------------------------------------------------
                         slack                                 -4.929    

Slack (VIOLATED) :        -4.914ns  (required time - arrival time)
  Source:                 game/number_map_reg[51][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[51][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.189ns  (logic 0.518ns (7.206%)  route 6.671ns (92.794%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.177ns = ( 4258.212 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.270ns = ( 4255.100 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.726  4255.101    game/clk_IBUF_BUFG
    SLICE_X34Y117        FDRE                                         r  game/number_map_reg[51][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.518  4255.619 r  game/number_map_reg[51][0]/Q
                         net (fo=3, routed)           6.671  4262.290    renderer/number_map_in[51][0]
    SLICE_X35Y117        FDRE                                         r  renderer/number_map_infx_reg[51][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.600  4258.212    renderer/clkfx
    SLICE_X35Y117        FDRE                                         r  renderer/number_map_infx_reg[51][0]/C
                         clock pessimism              0.179  4258.391    
                         clock uncertainty           -0.921  4257.470    
    SLICE_X35Y117        FDRE (Setup_fdre_C_D)       -0.095  4257.375    renderer/number_map_infx_reg[51][0]
  -------------------------------------------------------------------
                         required time                       4257.375    
                         arrival time                       -4262.289    
  -------------------------------------------------------------------
                         slack                                 -4.914    

Slack (VIOLATED) :        -4.913ns  (required time - arrival time)
  Source:                 game/flag_map_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/flag_map_infx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.230ns  (logic 0.456ns (6.307%)  route 6.774ns (93.693%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 4258.047 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 4254.928 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.554  4254.928    game/clk_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  game/flag_map_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.456  4255.384 r  game/flag_map_reg[4]/Q
                         net (fo=4, routed)           6.774  4262.158    renderer/flag_map_in[4]
    SLICE_X31Y98         FDRE                                         r  renderer/flag_map_infx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.436  4258.047    renderer/clkfx
    SLICE_X31Y98         FDRE                                         r  renderer/flag_map_infx_reg[4]/C
                         clock pessimism              0.179  4258.227    
                         clock uncertainty           -0.921  4257.306    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)       -0.061  4257.245    renderer/flag_map_infx_reg[4]
  -------------------------------------------------------------------
                         required time                       4257.244    
                         arrival time                       -4262.157    
  -------------------------------------------------------------------
                         slack                                 -4.913    

Slack (VIOLATED) :        -4.911ns  (required time - arrival time)
  Source:                 game/flag_map_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/flag_map_infx_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.213ns  (logic 0.518ns (7.181%)  route 6.695ns (92.819%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.184ns = ( 4258.219 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 4255.107 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.733  4255.107    game/clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  game/flag_map_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518  4255.625 r  game/flag_map_reg[41]/Q
                         net (fo=4, routed)           6.695  4262.321    renderer/flag_map_in[41]
    SLICE_X33Y109        FDRE                                         r  renderer/flag_map_infx_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.607  4258.219    renderer/clkfx
    SLICE_X33Y109        FDRE                                         r  renderer/flag_map_infx_reg[41]/C
                         clock pessimism              0.179  4258.398    
                         clock uncertainty           -0.921  4257.477    
    SLICE_X33Y109        FDRE (Setup_fdre_C_D)       -0.067  4257.410    renderer/flag_map_infx_reg[41]
  -------------------------------------------------------------------
                         required time                       4257.410    
                         arrival time                       -4262.320    
  -------------------------------------------------------------------
                         slack                                 -4.911    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 game/flag_map_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/flag_map_infx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.206ns  (logic 0.456ns (6.328%)  route 6.750ns (93.672%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.015ns = ( 4258.049 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 4254.929 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.555  4254.929    game/clk_IBUF_BUFG
    SLICE_X28Y98         FDRE                                         r  game/flag_map_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.456  4255.385 r  game/flag_map_reg[13]/Q
                         net (fo=4, routed)           6.750  4262.135    renderer/flag_map_in[13]
    SLICE_X29Y98         FDRE                                         r  renderer/flag_map_infx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.438  4258.049    renderer/clkfx
    SLICE_X29Y98         FDRE                                         r  renderer/flag_map_infx_reg[13]/C
                         clock pessimism              0.179  4258.229    
                         clock uncertainty           -0.921  4257.308    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)       -0.081  4257.227    renderer/flag_map_infx_reg[13]
  -------------------------------------------------------------------
                         required time                       4257.227    
                         arrival time                       -4262.135    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.906ns  (required time - arrival time)
  Source:                 game/number_map_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.180ns  (logic 0.456ns (6.351%)  route 6.724ns (93.649%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.014ns = ( 4258.048 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 4254.928 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.554  4254.928    game/clk_IBUF_BUFG
    SLICE_X41Y95         FDRE                                         r  game/number_map_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456  4255.384 r  game/number_map_reg[7][3]/Q
                         net (fo=3, routed)           6.724  4262.108    renderer/number_map_in[7][3]
    SLICE_X40Y95         FDRE                                         r  renderer/number_map_infx_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.437  4258.048    renderer/clkfx
    SLICE_X40Y95         FDRE                                         r  renderer/number_map_infx_reg[7][3]/C
                         clock pessimism              0.179  4258.228    
                         clock uncertainty           -0.921  4257.307    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.105  4257.202    renderer/number_map_infx_reg[7][3]
  -------------------------------------------------------------------
                         required time                       4257.202    
                         arrival time                       -4262.107    
  -------------------------------------------------------------------
                         slack                                 -4.906    

Slack (VIOLATED) :        -4.898ns  (required time - arrival time)
  Source:                 game/number_map_reg[27][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.201ns  (logic 0.456ns (6.333%)  route 6.745ns (93.667%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.189ns = ( 4258.224 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.282ns = ( 4255.112 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.738  4255.112    game/clk_IBUF_BUFG
    SLICE_X49Y106        FDRE                                         r  game/number_map_reg[27][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456  4255.568 r  game/number_map_reg[27][0]/Q
                         net (fo=2, routed)           6.745  4262.313    renderer/number_map_in[27][0]
    SLICE_X48Y106        FDRE                                         r  renderer/number_map_infx_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.612  4258.224    renderer/clkfx
    SLICE_X48Y106        FDRE                                         r  renderer/number_map_infx_reg[27][0]/C
                         clock pessimism              0.179  4258.403    
                         clock uncertainty           -0.921  4257.482    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)       -0.067  4257.416    renderer/number_map_infx_reg[27][0]
  -------------------------------------------------------------------
                         required time                       4257.415    
                         arrival time                       -4262.313    
  -------------------------------------------------------------------
                         slack                                 -4.898    

Slack (VIOLATED) :        -4.896ns  (required time - arrival time)
  Source:                 game/flag_map_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/flag_map_infx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.206ns  (logic 0.518ns (7.188%)  route 6.688ns (92.812%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 4258.047 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 4254.928 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.554  4254.928    game/clk_IBUF_BUFG
    SLICE_X30Y98         FDRE                                         r  game/flag_map_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.518  4255.446 r  game/flag_map_reg[2]/Q
                         net (fo=4, routed)           6.688  4262.135    renderer/flag_map_in[2]
    SLICE_X31Y98         FDRE                                         r  renderer/flag_map_infx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.436  4258.047    renderer/clkfx
    SLICE_X31Y98         FDRE                                         r  renderer/flag_map_infx_reg[2]/C
                         clock pessimism              0.179  4258.227    
                         clock uncertainty           -0.921  4257.306    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)       -0.067  4257.239    renderer/flag_map_infx_reg[2]
  -------------------------------------------------------------------
                         required time                       4257.238    
                         arrival time                       -4262.134    
  -------------------------------------------------------------------
                         slack                                 -4.896    

Slack (VIOLATED) :        -4.894ns  (required time - arrival time)
  Source:                 game/reveal_map_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/reveal_map_infx_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.205ns  (renderer_n_0 rise@4250.035ns - sys_clk_pin rise@4249.830ns)
  Data Path Delay:        7.232ns  (logic 0.456ns (6.305%)  route 6.776ns (93.695%))
  Logic Levels:           0  
  Clock Path Skew:        3.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.184ns = ( 4258.219 - 4250.035 ) 
    Source Clock Delay      (SCD):    5.278ns = ( 4255.108 - 4249.830 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4249.830  4249.830 r  
    L17                                               0.000  4249.830 r  clk (IN)
                         net (fo=0)                   0.000  4249.830    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476  4251.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972  4253.278    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4253.374 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.734  4255.108    game/clk_IBUF_BUFG
    SLICE_X39Y108        FDRE                                         r  game/reveal_map_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456  4255.564 r  game/reveal_map_reg[33]/Q
                         net (fo=13, routed)          6.776  4262.340    renderer/reveal_map_in[33]
    SLICE_X38Y108        FDRE                                         r  renderer/reveal_map_infx_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                   4250.035  4250.035 r  
    L17                                               0.000  4250.035 r  clk (IN)
                         net (fo=0)                   0.000  4250.035    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406  4251.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  4253.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4253.399 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.457  4254.857    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  4254.940 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.581  4256.521    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4256.612 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.607  4258.219    renderer/clkfx
    SLICE_X38Y108        FDRE                                         r  renderer/reveal_map_infx_reg[33]/C
                         clock pessimism              0.179  4258.398    
                         clock uncertainty           -0.921  4257.477    
    SLICE_X38Y108        FDRE (Setup_fdre_C_D)       -0.031  4257.446    renderer/reveal_map_infx_reg[33]
  -------------------------------------------------------------------
                         required time                       4257.446    
                         arrival time                       -4262.340    
  -------------------------------------------------------------------
                         slack                                 -4.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 game/number_map_reg[33][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[33][2]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.141ns (5.088%)  route 2.630ns (94.912%))
  Logic Levels:           0  
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.638     1.542    game/clk_IBUF_BUFG
    SLICE_X40Y116        FDRE                                         r  game/number_map_reg[33][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.683 r  game/number_map_reg[33][2]/Q
                         net (fo=2, routed)           2.630     4.313    renderer/number_map_in[33][2]
    SLICE_X40Y115        FDRE                                         r  renderer/number_map_infx_reg[33][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.910     3.488    renderer/clkfx
    SLICE_X40Y115        FDRE                                         r  renderer/number_map_infx_reg[33][2]/C
                         clock pessimism             -0.245     3.242    
                         clock uncertainty            0.921     4.163    
    SLICE_X40Y115        FDRE (Hold_fdre_C_D)         0.070     4.233    renderer/number_map_infx_reg[33][2]
  -------------------------------------------------------------------
                         required time                         -4.233    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 game/number_map_reg[52][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[52][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.141ns (5.096%)  route 2.626ns (94.904%))
  Logic Levels:           0  
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.636     1.540    game/clk_IBUF_BUFG
    SLICE_X37Y117        FDRE                                         r  game/number_map_reg[52][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_fdre_C_Q)         0.141     1.681 r  game/number_map_reg[52][0]/Q
                         net (fo=2, routed)           2.626     4.307    renderer/number_map_in[52][0]
    SLICE_X36Y117        FDRE                                         r  renderer/number_map_infx_reg[52][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.908     3.486    renderer/clkfx
    SLICE_X36Y117        FDRE                                         r  renderer/number_map_infx_reg[52][0]/C
                         clock pessimism             -0.245     3.240    
                         clock uncertainty            0.921     4.161    
    SLICE_X36Y117        FDRE (Hold_fdre_C_D)         0.061     4.222    renderer/number_map_infx_reg[52][0]
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 game/number_map_reg[42][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[42][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.141ns (5.075%)  route 2.637ns (94.925%))
  Logic Levels:           0  
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.638     1.542    game/clk_IBUF_BUFG
    SLICE_X37Y113        FDRE                                         r  game/number_map_reg[42][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDRE (Prop_fdre_C_Q)         0.141     1.683 r  game/number_map_reg[42][0]/Q
                         net (fo=4, routed)           2.637     4.320    renderer/number_map_in[42][0]
    SLICE_X36Y113        FDRE                                         r  renderer/number_map_infx_reg[42][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.911     3.489    renderer/clkfx
    SLICE_X36Y113        FDRE                                         r  renderer/number_map_infx_reg[42][0]/C
                         clock pessimism             -0.245     3.243    
                         clock uncertainty            0.921     4.164    
    SLICE_X36Y113        FDRE (Hold_fdre_C_D)         0.070     4.234    renderer/number_map_infx_reg[42][0]
  -------------------------------------------------------------------
                         required time                         -4.234    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 game/number_map_reg[47][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[47][3]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.164ns (5.900%)  route 2.616ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.635     1.539    game/clk_IBUF_BUFG
    SLICE_X38Y118        FDRE                                         r  game/number_map_reg[47][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.164     1.703 r  game/number_map_reg[47][3]/Q
                         net (fo=2, routed)           2.616     4.319    renderer/number_map_in[47][3]
    SLICE_X38Y117        FDRE                                         r  renderer/number_map_infx_reg[47][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.908     3.486    renderer/clkfx
    SLICE_X38Y117        FDRE                                         r  renderer/number_map_infx_reg[47][3]/C
                         clock pessimism             -0.245     3.240    
                         clock uncertainty            0.921     4.161    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.064     4.225    renderer/number_map_infx_reg[47][3]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 game/number_map_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[28][2]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.141ns (5.054%)  route 2.649ns (94.946%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X36Y104        FDRE                                         r  game/number_map_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.141     1.687 r  game/number_map_reg[28][2]/Q
                         net (fo=3, routed)           2.649     4.336    renderer/number_map_in[28][2]
    SLICE_X36Y105        FDRE                                         r  renderer/number_map_infx_reg[28][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.916     3.494    renderer/clkfx
    SLICE_X36Y105        FDRE                                         r  renderer/number_map_infx_reg[28][2]/C
                         clock pessimism             -0.245     3.248    
                         clock uncertainty            0.921     4.169    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.072     4.241    renderer/number_map_infx_reg[28][2]
  -------------------------------------------------------------------
                         required time                         -4.241    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 game/number_map_reg[54][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[54][3]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.141ns (5.054%)  route 2.649ns (94.946%))
  Logic Levels:           0  
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.635     1.539    game/clk_IBUF_BUFG
    SLICE_X37Y118        FDRE                                         r  game/number_map_reg[54][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game/number_map_reg[54][3]/Q
                         net (fo=3, routed)           2.649     4.329    renderer/number_map_in[54][3]
    SLICE_X36Y118        FDRE                                         r  renderer/number_map_infx_reg[54][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.907     3.485    renderer/clkfx
    SLICE_X36Y118        FDRE                                         r  renderer/number_map_infx_reg[54][3]/C
                         clock pessimism             -0.245     3.239    
                         clock uncertainty            0.921     4.160    
    SLICE_X36Y118        FDRE (Hold_fdre_C_D)         0.072     4.232    renderer/number_map_infx_reg[54][3]
  -------------------------------------------------------------------
                         required time                         -4.232    
                         arrival time                           4.329    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 game/number_map_reg[53][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[53][1]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.141ns (5.043%)  route 2.655ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.637     1.541    game/clk_IBUF_BUFG
    SLICE_X36Y116        FDRE                                         r  game/number_map_reg[53][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141     1.682 r  game/number_map_reg[53][1]/Q
                         net (fo=3, routed)           2.655     4.337    renderer/number_map_in[53][1]
    SLICE_X36Y117        FDRE                                         r  renderer/number_map_infx_reg[53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.908     3.486    renderer/clkfx
    SLICE_X36Y117        FDRE                                         r  renderer/number_map_infx_reg[53][1]/C
                         clock pessimism             -0.245     3.240    
                         clock uncertainty            0.921     4.161    
    SLICE_X36Y117        FDRE (Hold_fdre_C_D)         0.075     4.236    renderer/number_map_infx_reg[53][1]
  -------------------------------------------------------------------
                         required time                         -4.236    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 game/number_map_reg[51][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[51][0]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.164ns (5.912%)  route 2.610ns (94.088%))
  Logic Levels:           0  
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.636     1.540    game/clk_IBUF_BUFG
    SLICE_X34Y117        FDRE                                         r  game/number_map_reg[51][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.164     1.704 r  game/number_map_reg[51][0]/Q
                         net (fo=3, routed)           2.610     4.314    renderer/number_map_in[51][0]
    SLICE_X35Y117        FDRE                                         r  renderer/number_map_infx_reg[51][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.908     3.486    renderer/clkfx
    SLICE_X35Y117        FDRE                                         r  renderer/number_map_infx_reg[51][0]/C
                         clock pessimism             -0.245     3.240    
                         clock uncertainty            0.921     4.161    
    SLICE_X35Y117        FDRE (Hold_fdre_C_D)         0.046     4.207    renderer/number_map_infx_reg[51][0]
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 game/number_map_reg[41][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/number_map_infx_reg[41][2]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.141ns (5.034%)  route 2.660ns (94.966%))
  Logic Levels:           0  
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.638     1.542    game/clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  game/number_map_reg[41][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.141     1.683 r  game/number_map_reg[41][2]/Q
                         net (fo=2, routed)           2.660     4.343    renderer/number_map_in[41][2]
    SLICE_X37Y115        FDRE                                         r  renderer/number_map_infx_reg[41][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.910     3.488    renderer/clkfx
    SLICE_X37Y115        FDRE                                         r  renderer/number_map_infx_reg[41][2]/C
                         clock pessimism             -0.245     3.242    
                         clock uncertainty            0.921     4.163    
    SLICE_X37Y115        FDRE (Hold_fdre_C_D)         0.072     4.235    renderer/number_map_infx_reg[41][2]
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.343    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 game/flag_map_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            renderer/flag_map_infx_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             renderer_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (renderer_n_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.141ns (5.055%)  route 2.649ns (94.945%))
  Logic Levels:           0  
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.921ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X33Y108        FDRE                                         r  game/flag_map_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141     1.687 r  game/flag_map_reg[32]/Q
                         net (fo=4, routed)           2.649     4.336    renderer/flag_map_in[32]
    SLICE_X34Y108        FDRE                                         r  renderer/flag_map_infx_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.817     1.966    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.019 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.530     2.549    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.578 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.915     3.493    renderer/clkfx
    SLICE_X34Y108        FDRE                                         r  renderer/flag_map_infx_reg[32]/C
                         clock pessimism             -0.245     3.247    
                         clock uncertainty            0.921     4.168    
    SLICE_X34Y108        FDRE (Hold_fdre_C_D)         0.059     4.227    renderer/flag_map_infx_reg[32]
  -------------------------------------------------------------------
                         required time                         -4.227    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.466ns  (required time - arrival time)
  Source:                 game/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/reset_rng_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.766ns (22.626%)  route 2.620ns (77.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 88.305 - 83.330 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.735     5.279    game/clk_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  game/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     5.797 r  game/cnt_reg[19]/Q
                         net (fo=3, routed)           1.049     6.846    game/cnt_reg[19]
    SLICE_X11Y114        LUT6 (Prop_lut6_I2_O)        0.124     6.970 f  game/reset_rng_i_5/O
                         net (fo=1, routed)           0.949     7.919    game/reset_rng_i_5_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124     8.043 f  game/reset_rng_i_1/O
                         net (fo=1, routed)           0.622     8.664    game/reset_rng_i_1_n_0
    SLICE_X11Y113        FDCE                                         f  game/reset_rng_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.610    88.305    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
                         clock pessimism              0.266    88.571    
                         clock uncertainty           -0.035    88.536    
    SLICE_X11Y113        FDCE (Recov_fdce_C_CLR)     -0.405    88.131    game/reset_rng_reg
  -------------------------------------------------------------------
                         required time                         88.131    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 79.466    

Slack (MET) :             80.843ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.456ns (22.795%)  route 1.544ns (77.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 88.298 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.544     7.280    game/ms_rng/reset_rng
    SLICE_X16Y120        FDCE                                         f  game/ms_rng/cur_seed_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.603    88.298    game/ms_rng/clk_IBUF_BUFG
    SLICE_X16Y120        FDCE                                         r  game/ms_rng/cur_seed_reg[7]/C
                         clock pessimism              0.266    88.564    
                         clock uncertainty           -0.035    88.529    
    SLICE_X16Y120        FDCE (Recov_fdce_C_CLR)     -0.405    88.124    game/ms_rng/cur_seed_reg[7]
  -------------------------------------------------------------------
                         required time                         88.124    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                 80.843    

Slack (MET) :             80.889ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[8]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.456ns (22.795%)  route 1.544ns (77.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 88.298 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.544     7.280    game/ms_rng/reset_rng
    SLICE_X16Y120        FDPE                                         f  game/ms_rng/cur_seed_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.603    88.298    game/ms_rng/clk_IBUF_BUFG
    SLICE_X16Y120        FDPE                                         r  game/ms_rng/cur_seed_reg[8]/C
                         clock pessimism              0.266    88.564    
                         clock uncertainty           -0.035    88.529    
    SLICE_X16Y120        FDPE (Recov_fdpe_C_PRE)     -0.359    88.170    game/ms_rng/cur_seed_reg[8]
  -------------------------------------------------------------------
                         required time                         88.170    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                 80.889    

Slack (MET) :             80.994ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.456ns (24.639%)  route 1.395ns (75.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.395     7.131    game/ms_rng/reset_rng
    SLICE_X15Y120        FDCE                                         f  game/ms_rng/cur_seed_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.604    88.299    game/ms_rng/clk_IBUF_BUFG
    SLICE_X15Y120        FDCE                                         r  game/ms_rng/cur_seed_reg[15]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X15Y120        FDCE (Recov_fdce_C_CLR)     -0.405    88.125    game/ms_rng/cur_seed_reg[15]
  -------------------------------------------------------------------
                         required time                         88.125    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 80.994    

Slack (MET) :             80.994ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.456ns (24.639%)  route 1.395ns (75.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.395     7.131    game/ms_rng/reset_rng
    SLICE_X15Y120        FDCE                                         f  game/ms_rng/cur_seed_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.604    88.299    game/ms_rng/clk_IBUF_BUFG
    SLICE_X15Y120        FDCE                                         r  game/ms_rng/cur_seed_reg[23]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X15Y120        FDCE (Recov_fdce_C_CLR)     -0.405    88.125    game/ms_rng/cur_seed_reg[23]
  -------------------------------------------------------------------
                         required time                         88.125    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 80.994    

Slack (MET) :             81.040ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[16]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.456ns (24.639%)  route 1.395ns (75.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.395     7.131    game/ms_rng/reset_rng
    SLICE_X15Y120        FDPE                                         f  game/ms_rng/cur_seed_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.604    88.299    game/ms_rng/clk_IBUF_BUFG
    SLICE_X15Y120        FDPE                                         r  game/ms_rng/cur_seed_reg[16]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X15Y120        FDPE (Recov_fdpe_C_PRE)     -0.359    88.171    game/ms_rng/cur_seed_reg[16]
  -------------------------------------------------------------------
                         required time                         88.171    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 81.040    

Slack (MET) :             81.133ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[59]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.642%)  route 1.256ns (73.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.256     6.992    game/ms_rng/reset_rng
    SLICE_X13Y119        FDCE                                         f  game/ms_rng/cur_seed_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.604    88.299    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y119        FDCE                                         r  game/ms_rng/cur_seed_reg[59]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X13Y119        FDCE (Recov_fdce_C_CLR)     -0.405    88.125    game/ms_rng/cur_seed_reg[59]
  -------------------------------------------------------------------
                         required time                         88.125    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 81.133    

Slack (MET) :             81.133ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[60]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.642%)  route 1.256ns (73.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.256     6.992    game/ms_rng/reset_rng
    SLICE_X13Y119        FDCE                                         f  game/ms_rng/cur_seed_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.604    88.299    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y119        FDCE                                         r  game/ms_rng/cur_seed_reg[60]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X13Y119        FDCE (Recov_fdce_C_CLR)     -0.405    88.125    game/ms_rng/cur_seed_reg[60]
  -------------------------------------------------------------------
                         required time                         88.125    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 81.133    

Slack (MET) :             81.133ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[61]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.642%)  route 1.256ns (73.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.256     6.992    game/ms_rng/reset_rng
    SLICE_X13Y119        FDCE                                         f  game/ms_rng/cur_seed_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.604    88.299    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y119        FDCE                                         r  game/ms_rng/cur_seed_reg[61]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X13Y119        FDCE (Recov_fdce_C_CLR)     -0.405    88.125    game/ms_rng/cur_seed_reg[61]
  -------------------------------------------------------------------
                         required time                         88.125    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 81.133    

Slack (MET) :             81.133ns  (required time - arrival time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[62]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.642%)  route 1.256ns (73.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.736     5.280    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.456     5.736 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          1.256     6.992    game/ms_rng/reset_rng
    SLICE_X13Y119        FDCE                                         f  game/ms_rng/cur_seed_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.604    88.299    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y119        FDCE                                         r  game/ms_rng/cur_seed_reg[62]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X13Y119        FDCE (Recov_fdce_C_CLR)     -0.405    88.125    game/ms_rng/cur_seed_reg[62]
  -------------------------------------------------------------------
                         required time                         88.125    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 81.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.687 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.302     1.989    game/ms_rng/reset_rng
    SLICE_X13Y115        FDCE                                         f  game/ms_rng/cur_seed_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.914     2.064    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y115        FDCE                                         r  game/ms_rng/cur_seed_reg[31]/C
                         clock pessimism             -0.483     1.580    
    SLICE_X13Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.488    game/ms_rng/cur_seed_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.687 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.302     1.989    game/ms_rng/reset_rng
    SLICE_X13Y115        FDCE                                         f  game/ms_rng/cur_seed_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.914     2.064    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y115        FDCE                                         r  game/ms_rng/cur_seed_reg[33]/C
                         clock pessimism             -0.483     1.580    
    SLICE_X13Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.488    game/ms_rng/cur_seed_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[55]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.687 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.302     1.989    game/ms_rng/reset_rng
    SLICE_X13Y115        FDCE                                         f  game/ms_rng/cur_seed_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.914     2.064    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y115        FDCE                                         r  game/ms_rng/cur_seed_reg[55]/C
                         clock pessimism             -0.483     1.580    
    SLICE_X13Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.488    game/ms_rng/cur_seed_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg_c/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.687 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.302     1.989    game/ms_rng/reset_rng
    SLICE_X13Y115        FDCE                                         f  game/ms_rng/cur_seed_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.914     2.064    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y115        FDCE                                         r  game/ms_rng/cur_seed_reg_c/C
                         clock pessimism             -0.483     1.580    
    SLICE_X13Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.488    game/ms_rng/cur_seed_reg_c
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg_c_0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.687 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.302     1.989    game/ms_rng/reset_rng
    SLICE_X13Y115        FDCE                                         f  game/ms_rng/cur_seed_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.914     2.064    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y115        FDCE                                         r  game/ms_rng/cur_seed_reg_c_0/C
                         clock pessimism             -0.483     1.580    
    SLICE_X13Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.488    game/ms_rng/cur_seed_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg_c_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.687 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.302     1.989    game/ms_rng/reset_rng
    SLICE_X13Y115        FDCE                                         f  game/ms_rng/cur_seed_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.914     2.064    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y115        FDCE                                         r  game/ms_rng/cur_seed_reg_c_1/C
                         clock pessimism             -0.483     1.580    
    SLICE_X13Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.488    game/ms_rng/cur_seed_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg_c_2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.687 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.302     1.989    game/ms_rng/reset_rng
    SLICE_X13Y115        FDCE                                         f  game/ms_rng/cur_seed_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.914     2.064    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y115        FDCE                                         r  game/ms_rng/cur_seed_reg_c_2/C
                         clock pessimism             -0.483     1.580    
    SLICE_X13Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.488    game/ms_rng/cur_seed_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[32]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.846%)  route 0.302ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.687 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.302     1.989    game/ms_rng/reset_rng
    SLICE_X13Y115        FDPE                                         f  game/ms_rng/cur_seed_reg[32]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.914     2.064    game/ms_rng/clk_IBUF_BUFG
    SLICE_X13Y115        FDPE                                         r  game/ms_rng/cur_seed_reg[32]/C
                         clock pessimism             -0.483     1.580    
    SLICE_X13Y115        FDPE (Remov_fdpe_C_PRE)     -0.095     1.485    game/ms_rng/cur_seed_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[46]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.069%)  route 0.361ns (71.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.687 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.361     2.048    game/ms_rng/reset_rng
    SLICE_X17Y115        FDCE                                         f  game/ms_rng/cur_seed_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.913     2.063    game/ms_rng/clk_IBUF_BUFG
    SLICE_X17Y115        FDCE                                         r  game/ms_rng/cur_seed_reg[46]/C
                         clock pessimism             -0.483     1.579    
    SLICE_X17Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.487    game/ms_rng/cur_seed_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 game/reset_rng_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            game/ms_rng/cur_seed_reg[47]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.069%)  route 0.361ns (71.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.642     1.546    game/clk_IBUF_BUFG
    SLICE_X11Y113        FDCE                                         r  game/reset_rng_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDCE (Prop_fdce_C_Q)         0.141     1.687 f  game/reset_rng_reg/Q
                         net (fo=31, routed)          0.361     2.048    game/ms_rng/reset_rng
    SLICE_X17Y115        FDCE                                         f  game/ms_rng/cur_seed_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.913     2.063    game/ms_rng/clk_IBUF_BUFG
    SLICE_X17Y115        FDCE                                         r  game/ms_rng/cur_seed_reg[47]/C
                         clock pessimism             -0.483     1.579    
    SLICE_X17Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.487    game/ms_rng/cur_seed_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.561    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            renderer/cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.141 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    45.113    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.209 f  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575    46.784    renderer/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    46.872 f  renderer/cmt/CLKFBOUT
                         net (fo=1, routed)           0.014    46.886    renderer/CLKFBIN
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  renderer/cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            renderer/cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.503 r  renderer/cmt/CLKFBOUT
                         net (fo=1, routed)           0.005     1.508    renderer/CLKFBIN
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  renderer/cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  renderer_n_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.013ns (51.323%)  route 3.806ns (48.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.534     8.498    renderer/clkfx
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     9.016 r  renderer/blue_reg[0]/Q
                         net (fo=1, routed)           3.806    12.823    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.318 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.318    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.802ns  (logic 3.975ns (50.946%)  route 3.827ns (49.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.537     8.501    renderer/clkfx
    SLICE_X43Y77         FDRE                                         r  renderer/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     8.957 r  renderer/hsync_reg/Q
                         net (fo=1, routed)           3.827    12.785    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.303 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    16.303    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.713ns  (logic 3.959ns (51.335%)  route 3.753ns (48.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.533     8.497    renderer/clkfx
    SLICE_X36Y75         FDRE                                         r  renderer/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456     8.953 r  renderer/vsync_reg/Q
                         net (fo=1, routed)           3.753    12.707    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.210 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    16.210    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.658ns  (logic 4.042ns (52.784%)  route 3.616ns (47.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.534     8.498    renderer/clkfx
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     9.016 r  renderer/blue_reg[1]/Q
                         net (fo=1, routed)           3.616    12.632    blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.156 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.156    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 3.985ns (52.871%)  route 3.552ns (47.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.535     8.499    renderer/clkfx
    SLICE_X33Y76         FDRE                                         r  renderer/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.456     8.955 r  renderer/red_reg[0]/Q
                         net (fo=1, routed)           3.552    12.508    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.037 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.037    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 3.980ns (53.875%)  route 3.407ns (46.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.533     8.497    renderer/clkfx
    SLICE_X33Y75         FDRE                                         r  renderer/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     8.953 r  renderer/green_reg[0]/Q
                         net (fo=1, routed)           3.407    12.361    green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.884 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.884    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.354ns  (logic 3.975ns (54.057%)  route 3.379ns (45.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.533     8.497    renderer/clkfx
    SLICE_X33Y75         FDRE                                         r  renderer/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     8.953 r  renderer/green_reg[1]/Q
                         net (fo=1, routed)           3.379    12.332    green_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    15.851 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.851    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 3.961ns (54.540%)  route 3.302ns (45.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575     5.119    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           1.661     6.868    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.964 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         1.535     8.499    renderer/clkfx
    SLICE_X33Y76         FDRE                                         r  renderer/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.456     8.955 r  renderer/red_reg[1]/Q
                         net (fo=1, routed)           3.302    12.257    red_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.763 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.763    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.348ns (55.720%)  route 1.071ns (44.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.549     2.563    renderer/clkfx
    SLICE_X33Y76         FDRE                                         r  renderer/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     2.704 r  renderer/red_reg[1]/Q
                         net (fo=1, routed)           1.071     3.775    red_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.982 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.982    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.361ns (54.783%)  route 1.124ns (45.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.548     2.562    renderer/clkfx
    SLICE_X33Y75         FDRE                                         r  renderer/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141     2.703 r  renderer/green_reg[1]/Q
                         net (fo=1, routed)           1.124     3.827    green_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     5.047 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.047    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.366ns (54.238%)  route 1.152ns (45.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.548     2.562    renderer/clkfx
    SLICE_X33Y75         FDRE                                         r  renderer/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141     2.703 r  renderer/green_reg[0]/Q
                         net (fo=1, routed)           1.152     3.855    green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     5.080 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.080    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.371ns (53.802%)  route 1.177ns (46.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.549     2.563    renderer/clkfx
    SLICE_X33Y76         FDRE                                         r  renderer/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     2.704 r  renderer/red_reg[0]/Q
                         net (fo=1, routed)           1.177     3.881    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     5.111 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.111    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.389ns (52.839%)  route 1.240ns (47.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.548     2.562    renderer/clkfx
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     2.726 r  renderer/blue_reg[1]/Q
                         net (fo=1, routed)           1.240     3.966    blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.225     5.191 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.191    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.346ns (51.045%)  route 1.290ns (48.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.548     2.562    renderer/clkfx
    SLICE_X36Y75         FDRE                                         r  renderer/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     2.703 r  renderer/vsync_reg/Q
                         net (fo=1, routed)           1.290     3.994    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     5.198 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.198    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.361ns (50.824%)  route 1.316ns (49.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.548     2.562    renderer/clkfx
    SLICE_X34Y76         FDRE                                         r  renderer/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     2.726 r  renderer/blue_reg[0]/Q
                         net (fo=1, routed)           1.316     4.043    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     5.239 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.239    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by renderer_n_0  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.361ns (50.568%)  route 1.330ns (49.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock renderer_n_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.549     1.453    renderer/clk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.503 r  renderer/cmt/CLKOUT0
                         net (fo=1, routed)           0.486     1.989    renderer_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.015 r  mine_map_infx_reg[63]_i_1/O
                         net (fo=526, routed)         0.551     2.565    renderer/clkfx
    SLICE_X43Y77         FDRE                                         r  renderer/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     2.706 r  renderer/hsync_reg/Q
                         net (fo=1, routed)           1.330     4.036    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     5.256 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.256    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad/key_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.238ns  (logic 3.968ns (48.172%)  route 4.269ns (51.828%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.729     5.273    keypad/clk_IBUF_BUFG
    SLICE_X19Y118        FDRE                                         r  keypad/key_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y118        FDRE (Prop_fdre_C_Q)         0.456     5.729 r  keypad/key_tristate_oe_reg[3]/Q
                         net (fo=3, routed)           4.269     9.998    key_IOBUF[1]_inst/I
    M3                   OBUFT (Prop_obuft_I_O)       3.512    13.511 r  key_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.511    key[1]
    M3                                                                r  key[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/key_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.088ns  (logic 3.959ns (48.954%)  route 4.128ns (51.046%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.729     5.273    keypad/clk_IBUF_BUFG
    SLICE_X19Y118        FDRE                                         r  keypad/key_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y118        FDRE (Prop_fdre_C_Q)         0.456     5.729 r  keypad/key_tristate_oe_reg[3]/Q
                         net (fo=3, routed)           4.128     9.857    key_IOBUF[2]_inst/I
    L3                   OBUFT (Prop_obuft_I_O)       3.503    13.361 r  key_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.361    key[2]
    L3                                                                r  key[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[4]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.852ns  (logic 3.982ns (50.709%)  route 3.870ns (49.291%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.730     5.274    clk_IBUF_BUFG
    SLICE_X21Y117        FDSE                                         r  key_OBUFT[4]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDSE (Prop_fdse_C_Q)         0.456     5.730 f  key_OBUFT[4]_inst_i_1/Q
                         net (fo=1, routed)           3.870     9.600    key_TRI[4]
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    13.126 r  key_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    13.126    key[4]
    K3                                                                r  key[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[6]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.622ns  (logic 3.976ns (52.163%)  route 3.646ns (47.837%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.730     5.274    clk_IBUF_BUFG
    SLICE_X21Y117        FDSE                                         r  key_OBUFT[6]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDSE (Prop_fdse_C_Q)         0.456     5.730 f  key_OBUFT[6]_inst_i_1/Q
                         net (fo=1, routed)           3.646     9.376    key_TRI[6]
    H1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520    12.896 r  key_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    12.896    key[6]
    H1                                                                r  key[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 3.974ns (58.021%)  route 2.876ns (41.979%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.729     5.273    clk_IBUF_BUFG
    SLICE_X18Y118        FDSE                                         r  key_OBUFT[7]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDSE (Prop_fdse_C_Q)         0.456     5.729 f  key_OBUFT[7]_inst_i_1/Q
                         net (fo=1, routed)           2.876     8.604    key_TRI[7]
    A15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.518    12.123 r  key_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    12.123    key[7]
    A15                                                               r  key[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/win_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            win_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 3.964ns (59.888%)  route 2.655ns (40.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.734     5.278    game/clk_IBUF_BUFG
    SLICE_X21Y113        FDRE                                         r  game/win_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y113        FDRE (Prop_fdre_C_Q)         0.456     5.734 r  game/win_reg[0]/Q
                         net (fo=1, routed)           2.655     8.389    win_status_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.897 r  win_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.897    win_status[0]
    A17                                                               r  win_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[5]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.599ns  (logic 3.976ns (60.250%)  route 2.623ns (39.750%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.729     5.273    clk_IBUF_BUFG
    SLICE_X18Y118        FDSE                                         r  key_OBUFT[5]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDSE (Prop_fdse_C_Q)         0.456     5.729 f  key_OBUFT[5]_inst_i_1/Q
                         net (fo=1, routed)           2.623     8.352    key_TRI[5]
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    11.872 r  key_OBUFT[5]_inst/O
                         net (fo=0)                   0.000    11.872    key[5]
    C15                                                               r  key[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/win_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            win_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.493ns  (logic 3.948ns (60.810%)  route 2.544ns (39.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.734     5.278    game/clk_IBUF_BUFG
    SLICE_X21Y113        FDRE                                         r  game/win_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y113        FDRE (Prop_fdre_C_Q)         0.456     5.734 r  game/win_reg[1]/Q
                         net (fo=1, routed)           2.544     8.278    win_status_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.771 r  win_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.771    win_status[1]
    C16                                                               r  win_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_IOBUF[3]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.491ns  (logic 3.983ns (61.366%)  route 2.508ns (38.634%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.729     5.273    clk_IBUF_BUFG
    SLICE_X18Y118        FDSE                                         r  key_IOBUF[3]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDSE (Prop_fdse_C_Q)         0.456     5.729 f  key_IOBUF[3]_inst_i_1/Q
                         net (fo=3, routed)           2.508     8.237    key_IOBUF[3]_inst/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527    11.764 r  key_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.764    key[3]
    A16                                                               r  key[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_IOBUF[3]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 0.965ns (48.698%)  route 1.017ns (51.302%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.639     1.543    clk_IBUF_BUFG
    SLICE_X18Y118        FDSE                                         r  key_IOBUF[3]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDSE (Prop_fdse_C_Q)         0.141     1.684 r  key_IOBUF[3]_inst_i_1/Q
                         net (fo=3, routed)           1.017     2.701    key_IOBUF[3]_inst/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.525 r  key_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.525    key[3]
    A16                                                               r  key[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[5]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 0.965ns (47.648%)  route 1.060ns (52.352%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.639     1.543    clk_IBUF_BUFG
    SLICE_X18Y118        FDSE                                         r  key_OBUFT[5]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDSE (Prop_fdse_C_Q)         0.141     1.684 r  key_OBUFT[5]_inst_i_1/Q
                         net (fo=1, routed)           1.060     2.744    key_TRI[5]
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.568 r  key_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     3.568    key[5]
    C15                                                               r  key[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/win_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            win_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.334ns (64.595%)  route 0.731ns (35.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.641     1.545    game/clk_IBUF_BUFG
    SLICE_X21Y113        FDRE                                         r  game/win_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y113        FDRE (Prop_fdre_C_Q)         0.141     1.686 r  game/win_reg[1]/Q
                         net (fo=1, routed)           0.731     2.418    win_status_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.611 r  win_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.611    win_status[1]
    C16                                                               r  win_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[7]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 0.965ns (45.125%)  route 1.174ns (54.875%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.639     1.543    clk_IBUF_BUFG
    SLICE_X18Y118        FDSE                                         r  key_OBUFT[7]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDSE (Prop_fdse_C_Q)         0.141     1.684 r  key_OBUFT[7]_inst_i_1/Q
                         net (fo=1, routed)           1.174     2.858    key_TRI[7]
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.682 r  key_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     3.682    key[7]
    A15                                                               r  key[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/win_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            win_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.350ns (61.280%)  route 0.853ns (38.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.641     1.545    game/clk_IBUF_BUFG
    SLICE_X21Y113        FDRE                                         r  game/win_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y113        FDRE (Prop_fdre_C_Q)         0.141     1.686 r  game/win_reg[0]/Q
                         net (fo=1, routed)           0.853     2.539    win_status_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.748 r  win_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.748    win_status[0]
    A17                                                               r  win_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[6]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 0.965ns (38.815%)  route 1.521ns (61.185%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.639     1.543    clk_IBUF_BUFG
    SLICE_X21Y117        FDSE                                         r  key_OBUFT[6]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDSE (Prop_fdse_C_Q)         0.141     1.684 r  key_OBUFT[6]_inst_i_1/Q
                         net (fo=1, routed)           1.521     3.205    key_TRI[6]
    H1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.029 r  key_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     4.029    key[6]
    H1                                                                r  key[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_OBUFT[4]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 0.965ns (37.210%)  route 1.628ns (62.790%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.639     1.543    clk_IBUF_BUFG
    SLICE_X21Y117        FDSE                                         r  key_OBUFT[4]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDSE (Prop_fdse_C_Q)         0.141     1.684 r  key_OBUFT[4]_inst_i_1/Q
                         net (fo=1, routed)           1.628     3.313    key_TRI[4]
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.137 r  key_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     4.137    key[4]
    K3                                                                r  key[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_IOBUF[3]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 0.965ns (36.210%)  route 1.700ns (63.790%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.639     1.543    clk_IBUF_BUFG
    SLICE_X18Y118        FDSE                                         r  key_IOBUF[3]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDSE (Prop_fdse_C_Q)         0.141     1.684 r  key_IOBUF[3]_inst_i_1/Q
                         net (fo=3, routed)           1.700     3.384    key_IOBUF[2]_inst/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.208 r  key_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.208    key[2]
    L3                                                                r  key[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_IOBUF[3]_inst_i_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            key[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 0.965ns (35.503%)  route 1.753ns (64.497%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.639     1.543    clk_IBUF_BUFG
    SLICE_X18Y118        FDSE                                         r  key_IOBUF[3]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDSE (Prop_fdse_C_Q)         0.141     1.684 r  key_IOBUF[3]_inst_i_1/Q
                         net (fo=3, routed)           1.753     3.437    key_IOBUF[1]_inst/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.261 r  key_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.261    key[1]
    M3                                                                r  key[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 1.581ns (31.631%)  route 3.418ns (68.369%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  key[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[1]_inst/IO
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  key_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           3.418     4.875    keypad/key_IBUF[0]
    SLICE_X20Y116        LUT3 (Prop_lut3_I2_O)        0.124     4.999 r  keypad/vertical_inputs[1]_i_1/O
                         net (fo=1, routed)           0.000     4.999    keypad/vertical_inputs[1]_i_1_n_0
    SLICE_X20Y116        FDRE                                         r  keypad/vertical_inputs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.606     4.971    keypad/clk_IBUF_BUFG
    SLICE_X20Y116        FDRE                                         r  keypad/vertical_inputs_reg[1]/C

Slack:                    inf
  Source:                 key[2]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.995ns  (logic 1.572ns (31.481%)  route 3.423ns (68.519%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  key[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[2]_inst/IO
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  key_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           3.423     4.871    keypad/key_IBUF[1]
    SLICE_X19Y116        LUT3 (Prop_lut3_I2_O)        0.124     4.995 r  keypad/vertical_inputs[2]_i_1/O
                         net (fo=1, routed)           0.000     4.995    keypad/vertical_inputs[2]_i_1_n_0
    SLICE_X19Y116        FDRE                                         r  keypad/vertical_inputs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.607     4.972    keypad/clk_IBUF_BUFG
    SLICE_X19Y116        FDRE                                         r  keypad/vertical_inputs_reg[2]/C

Slack:                    inf
  Source:                 key[3]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.827ns  (logic 1.610ns (42.066%)  route 2.217ns (57.934%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  key[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[3]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  key_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           2.217     3.674    keypad/key_IBUF[2]
    SLICE_X19Y116        LUT3 (Prop_lut3_I2_O)        0.153     3.827 r  keypad/vertical_inputs[3]_i_1/O
                         net (fo=1, routed)           0.000     3.827    keypad/vertical_inputs[3]_i_1_n_0
    SLICE_X19Y116        FDRE                                         r  keypad/vertical_inputs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.607     4.972    keypad/clk_IBUF_BUFG
    SLICE_X19Y116        FDRE                                         r  keypad/vertical_inputs_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[3]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.267ns (22.339%)  route 0.928ns (77.661%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  key[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[3]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  key_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           0.928     1.153    keypad/key_IBUF[2]
    SLICE_X19Y116        LUT3 (Prop_lut3_I2_O)        0.042     1.195 r  keypad/vertical_inputs[3]_i_1/O
                         net (fo=1, routed)           0.000     1.195    keypad/vertical_inputs[3]_i_1_n_0
    SLICE_X19Y116        FDRE                                         r  keypad/vertical_inputs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.912     2.062    keypad/clk_IBUF_BUFG
    SLICE_X19Y116        FDRE                                         r  keypad/vertical_inputs_reg[3]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.270ns (15.433%)  route 1.482ns (84.567%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  key[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[1]_inst/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  key_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           1.482     1.708    keypad/key_IBUF[0]
    SLICE_X20Y116        LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  keypad/vertical_inputs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.753    keypad/vertical_inputs[1]_i_1_n_0
    SLICE_X20Y116        FDRE                                         r  keypad/vertical_inputs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.912     2.062    keypad/clk_IBUF_BUFG
    SLICE_X20Y116        FDRE                                         r  keypad/vertical_inputs_reg[1]/C

Slack:                    inf
  Source:                 key[2]
                            (input port)
  Destination:            keypad/vertical_inputs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.262ns (14.839%)  route 1.502ns (85.161%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  key[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_IOBUF[2]_inst/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  key_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           1.502     1.718    keypad/key_IBUF[1]
    SLICE_X19Y116        LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  keypad/vertical_inputs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.763    keypad/vertical_inputs[2]_i_1_n_0
    SLICE_X19Y116        FDRE                                         r  keypad/vertical_inputs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.912     2.062    keypad/clk_IBUF_BUFG
    SLICE_X19Y116        FDRE                                         r  keypad/vertical_inputs_reg[2]/C





