--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.703(R)|      SLOW  |   -2.250(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_FLAGB|    4.575(R)|      SLOW  |   -2.210(R)|      FAST  |CLOCK_100         |   0.000|
RX          |    7.833(R)|      SLOW  |   -3.919(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.432(R)|      SLOW  |         2.699(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.412(F)|      SLOW  |         2.705(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.474(R)|      SLOW  |         2.715(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.454(F)|      SLOW  |         2.721(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_ADDR<0>             |         7.102(R)|      SLOW  |         4.526(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<1>             |         8.383(R)|      SLOW  |         5.494(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<0>                |         9.064(R)|      SLOW  |         5.527(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<1>                |         8.654(R)|      SLOW  |         4.890(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<2>                |         8.654(R)|      SLOW  |         4.956(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<3>                |         9.915(R)|      SLOW  |         5.411(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<4>                |        10.126(R)|      SLOW  |         5.411(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<5>                |        11.695(R)|      SLOW  |         6.369(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<6>                |        10.934(R)|      SLOW  |         6.369(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<7>                |        10.152(R)|      SLOW  |         5.456(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<8>                |        10.172(R)|      SLOW  |         6.489(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<9>                |        10.159(R)|      SLOW  |         6.071(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<10>               |         8.545(R)|      SLOW  |         4.983(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<11>               |         8.708(R)|      SLOW  |         4.987(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<12>               |         8.708(R)|      SLOW  |         4.855(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<13>               |         6.638(R)|      SLOW  |         3.607(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<14>               |         6.561(R)|      SLOW  |         3.983(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<15>               |         8.241(R)|      SLOW  |         3.846(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<16>               |         9.414(R)|      SLOW  |         4.427(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<17>               |        11.018(R)|      SLOW  |         5.792(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<18>               |         9.202(R)|      SLOW  |         4.169(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<19>               |         9.204(R)|      SLOW  |         4.215(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<20>               |         9.252(R)|      SLOW  |         4.147(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<21>               |         8.739(R)|      SLOW  |         4.161(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<22>               |         9.241(R)|      SLOW  |         5.159(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<23>               |         9.330(R)|      SLOW  |         5.101(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<24>               |         8.536(R)|      SLOW  |         3.854(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<25>               |         8.977(R)|      SLOW  |         3.624(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<26>               |         9.572(R)|      SLOW  |         3.800(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<27>               |         8.988(R)|      SLOW  |         3.971(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<28>               |         8.536(R)|      SLOW  |         3.920(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<29>               |         8.988(R)|      SLOW  |         4.193(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<30>               |         9.267(R)|      SLOW  |         4.509(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<31>               |         9.263(R)|      SLOW  |         4.396(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLCS_N              |         5.292(R)|      SLOW  |         3.327(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLOE_N              |         7.131(R)|      SLOW  |         4.685(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLRD_N              |         5.943(R)|      SLOW  |         3.951(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLWR_N              |         9.503(R)|      SLOW  |         6.245(R)|      FAST  |CLOCK_100         |   0.000|
GPIO1                      |         9.574(R)|      SLOW  |         5.999(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.827(R)|      SLOW  |         7.466(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.730(R)|      SLOW  |         7.391(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.159(R)|      SLOW  |         2.426(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.536(R)|      SLOW  |         6.316(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.201(R)|      SLOW  |         2.442(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.578(R)|      SLOW  |         6.332(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.909(R)|      SLOW  |         6.876(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        20.157(R)|      SLOW  |        12.911(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        20.810(R)|      SLOW  |        13.259(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        19.987(R)|      SLOW  |        12.759(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        17.487(R)|      SLOW  |        11.162(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        17.856(R)|      SLOW  |        11.414(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        17.848(R)|      SLOW  |        11.411(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        16.260(R)|      SLOW  |        10.340(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        16.133(R)|      SLOW  |        10.274(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        19.541(R)|      SLOW  |        12.547(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        16.107(R)|      SLOW  |        10.245(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        15.845(R)|      SLOW  |        10.119(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        15.809(R)|      SLOW  |        10.052(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        16.589(R)|      SLOW  |        10.526(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        19.547(R)|      SLOW  |        12.517(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        15.810(R)|      SLOW  |        10.061(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        15.714(R)|      SLOW  |        10.016(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        17.746(R)|      SLOW  |        11.362(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        18.128(R)|      SLOW  |        11.483(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        18.070(R)|      SLOW  |        11.553(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        17.926(R)|      SLOW  |        11.468(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        19.949(R)|      SLOW  |        12.775(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        19.948(R)|      SLOW  |        12.775(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        19.857(R)|      SLOW  |        12.721(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        18.178(R)|      SLOW  |        11.657(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        17.741(R)|      SLOW  |        11.303(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   12.723|         |         |         |
RESET          |   23.121|   23.121|   23.140|   23.140|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.145|         |
RESET          |         |         |    1.949|    1.949|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIFII_PCLK    |    5.711|
CLOCK          |GPIO2          |   11.191|
---------------+---------------+---------+


Analysis completed Mon Nov  7 13:47:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 596 MB



