<stg><name>insertionSort</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="19">
<or_exp><and_exp><literal name="operation_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="1" to="5">
<condition id="17">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="23">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="6">
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="24">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="2">
<condition id="29">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="3">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="5" to="6">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @insertionSort_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

]]></node>
<StgValue><ssdm name="indexOutputData_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="1">
<![CDATA[
:4  %operation_V_load = load i1* @operation_V, align 1

]]></node>
<StgValue><ssdm name="operation_V_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %operation_V_load, label %4, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp = sext i8 %indexOutputData_read to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="operation_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load = load i16* %A_addr, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %i_i = phi i9 [ %i, %3 ], [ 1, %0 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %exitcond_i = icmp eq i9 %i_i, -256

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond_i, label %insertionAlgorithm.exit, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j_0_in_i = phi i9 [ %j, %._crit_edge.i ], [ %i_i, %.preheader ]

]]></node>
<StgValue><ssdm name="j_0_in_i"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i:1  %j = add i9 %j_0_in_i, -1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="16" op_0_bw="9">
<![CDATA[
.preheader.i:2  %j_cast = sext i9 %j to i16

]]></node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.preheader.i:3  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %j, i32 8)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:4  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 255, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %tmp_1, label %3, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="16">
<![CDATA[
:0  %tmp_1_i = zext i16 %j_cast to i64

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_1 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_1_i

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="16" op_0_bw="8">
<![CDATA[
:2  %temp = load i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_4_i = zext i9 %j_0_in_i to i64

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_2 = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_4_i

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="8">
<![CDATA[
:5  %A_load_2 = load i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %i = add i9 %i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="16" op_0_bw="8">
<![CDATA[
:2  %temp = load i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="8">
<![CDATA[
:5  %A_load_2 = load i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_5_i = icmp sgt i16 %temp, %A_load_2

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_5_i, label %2, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store i16 %A_load_2, i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:1  store i16 %temp, i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:0  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load = load i16* %A_addr, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %insertionAlgorithm.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
insertionAlgorithm.exit:0  %p_0 = phi i16 [ %A_load, %4 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="16">
<![CDATA[
insertionAlgorithm.exit:1  ret i16 %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="indexOutputData" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indexOutputData"/></StgValue>
</port>
<port id="57" name="operation_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="operation_V"/></StgValue>
</port>
<port id="58" name="A" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="indexOutputData" to="stg_7" fromId="56" toId="7">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="59" toId="8">
</dataflow>
<dataflow id="64" from="stg_63" to="stg_8" fromId="63" toId="8">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecTopModule" to="stg_9" fromId="65" toId="9">
</dataflow>
<dataflow id="68" from="insertionSort_str" to="stg_9" fromId="67" toId="9">
</dataflow>
<dataflow id="70" from="_ssdm_op_Read.ap_auto.i8" to="indexOutputData_read" fromId="69" toId="10">
</dataflow>
<dataflow id="71" from="indexOutputData" to="indexOutputData_read" fromId="56" toId="10">
</dataflow>
<dataflow id="72" from="operation_V" to="operation_V_load" fromId="57" toId="11">
</dataflow>
<dataflow id="73" from="operation_V_load" to="stg_12" fromId="11" toId="12">
</dataflow>
<dataflow id="74" from="indexOutputData_read" to="tmp" fromId="10" toId="13">
</dataflow>
<dataflow id="75" from="A" to="A_addr" fromId="58" toId="14">
</dataflow>
<dataflow id="77" from="stg_76" to="A_addr" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="tmp" to="A_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="79" from="A_addr" to="A_load" fromId="14" toId="15">
</dataflow>
<dataflow id="80" from="i" to="i_i" fromId="32" toId="16">
<BackEdge/>
<condition id="39">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="81" from="stg_33" to="i_i" fromId="33" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="83" from="stg_82" to="i_i" fromId="82" toId="16">
<condition id="40">
<or_exp><and_exp><literal name="operation_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="stg_12" to="i_i" fromId="12" toId="16">
</dataflow>
<dataflow id="85" from="i_i" to="exitcond_i" fromId="16" toId="17">
</dataflow>
<dataflow id="87" from="stg_86" to="exitcond_i" fromId="86" toId="17">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="88" toId="18">
</dataflow>
<dataflow id="91" from="stg_90" to="empty" fromId="90" toId="18">
</dataflow>
<dataflow id="92" from="stg_90" to="empty" fromId="90" toId="18">
</dataflow>
<dataflow id="93" from="stg_90" to="empty" fromId="90" toId="18">
</dataflow>
<dataflow id="94" from="exitcond_i" to="stg_19" fromId="17" toId="19">
</dataflow>
<dataflow id="95" from="j" to="j_0_in_i" fromId="21" toId="20">
<BackEdge/>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="stg_41" to="j_0_in_i" fromId="41" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="97" from="i_i" to="j_0_in_i" fromId="16" toId="20">
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="stg_19" to="j_0_in_i" fromId="19" toId="20">
</dataflow>
<dataflow id="99" from="j_0_in_i" to="j" fromId="20" toId="21">
</dataflow>
<dataflow id="101" from="stg_100" to="j" fromId="100" toId="21">
</dataflow>
<dataflow id="102" from="j" to="j_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="104" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_1" fromId="103" toId="23">
</dataflow>
<dataflow id="105" from="j" to="tmp_1" fromId="21" toId="23">
</dataflow>
<dataflow id="107" from="stg_106" to="tmp_1" fromId="106" toId="23">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="88" toId="24">
</dataflow>
<dataflow id="110" from="stg_109" to="empty_2" fromId="109" toId="24">
</dataflow>
<dataflow id="111" from="stg_90" to="empty_2" fromId="90" toId="24">
</dataflow>
<dataflow id="112" from="stg_76" to="empty_2" fromId="76" toId="24">
</dataflow>
<dataflow id="113" from="tmp_1" to="stg_25" fromId="23" toId="25">
</dataflow>
<dataflow id="114" from="j_cast" to="tmp_1_i" fromId="22" toId="26">
</dataflow>
<dataflow id="115" from="A" to="A_addr_1" fromId="58" toId="27">
</dataflow>
<dataflow id="116" from="stg_76" to="A_addr_1" fromId="76" toId="27">
</dataflow>
<dataflow id="117" from="tmp_1_i" to="A_addr_1" fromId="26" toId="27">
</dataflow>
<dataflow id="118" from="A_addr_1" to="temp" fromId="27" toId="28">
</dataflow>
<dataflow id="119" from="j_0_in_i" to="tmp_4_i" fromId="20" toId="29">
</dataflow>
<dataflow id="120" from="A" to="A_addr_2" fromId="58" toId="30">
</dataflow>
<dataflow id="121" from="stg_76" to="A_addr_2" fromId="76" toId="30">
</dataflow>
<dataflow id="122" from="tmp_4_i" to="A_addr_2" fromId="29" toId="30">
</dataflow>
<dataflow id="123" from="A_addr_2" to="A_load_2" fromId="30" toId="31">
</dataflow>
<dataflow id="124" from="i_i" to="i" fromId="16" toId="32">
</dataflow>
<dataflow id="125" from="stg_82" to="i" fromId="82" toId="32">
</dataflow>
<dataflow id="126" from="A_addr_1" to="temp" fromId="27" toId="34">
</dataflow>
<dataflow id="127" from="A_addr_2" to="A_load_2" fromId="30" toId="35">
</dataflow>
<dataflow id="128" from="temp" to="tmp_5_i" fromId="34" toId="36">
</dataflow>
<dataflow id="129" from="A_load_2" to="tmp_5_i" fromId="35" toId="36">
</dataflow>
<dataflow id="130" from="tmp_5_i" to="stg_37" fromId="36" toId="37">
</dataflow>
<dataflow id="131" from="A_load_2" to="stg_38" fromId="35" toId="38">
</dataflow>
<dataflow id="132" from="A_addr_1" to="stg_38" fromId="27" toId="38">
</dataflow>
<dataflow id="133" from="temp" to="stg_39" fromId="34" toId="39">
</dataflow>
<dataflow id="134" from="A_addr_2" to="stg_39" fromId="30" toId="39">
</dataflow>
<dataflow id="135" from="A_addr" to="A_load" fromId="14" toId="42">
</dataflow>
<dataflow id="136" from="A_load" to="p_0" fromId="42" toId="44">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="137" from="stg_43" to="p_0" fromId="43" toId="44">
</dataflow>
<dataflow id="138" from="stg_63" to="p_0" fromId="63" toId="44">
<condition id="44">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="stg_19" to="p_0" fromId="19" toId="44">
</dataflow>
<dataflow id="140" from="p_0" to="stg_45" fromId="44" toId="45">
</dataflow>
<dataflow id="141" from="operation_V_load" to="stg_1" fromId="11" toId="1">
</dataflow>
<dataflow id="142" from="tmp_1" to="stg_3" fromId="23" toId="3">
</dataflow>
<dataflow id="143" from="tmp_5_i" to="stg_4" fromId="36" toId="4">
</dataflow>
<dataflow id="144" from="exitcond_i" to="stg_2" fromId="17" toId="2">
</dataflow>
</dataflows>


</stg>
