OpenROAD v2.0-3879-g0b8b7ae25 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_edge_detect_circuit/runs/foobar2/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_edge_detect_circuit/runs/foobar2/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_edge_detect_circuit/runs/foobar2/tmp/routing/12-global.def
[INFO ODB-0128] Design: adc_edge_detect_circuit
[INFO ODB-0130]     Created 5 pins.
[INFO ODB-0131]     Created 702 components and 2794 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 2628 connections.
[INFO ODB-0133]     Created 84 nets and 166 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_edge_detect_circuit/runs/foobar2/tmp/routing/12-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_edge_detect_circuit
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     702
Number of terminals:      5
Number of snets:          4
Number of nets:           84

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 28.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 5353.
[INFO DRT-0033] mcon shape region query size = 11928.
[INFO DRT-0033] met1 shape region query size = 3076.
[INFO DRT-0033] via shape region query size = 289.
[INFO DRT-0033] met2 shape region query size = 289.
[INFO DRT-0033] via2 shape region query size = 246.
[INFO DRT-0033] met3 shape region query size = 452.
[INFO DRT-0033] via3 shape region query size = 166.
[INFO DRT-0033] met4 shape region query size = 209.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 14 pins.
[INFO DRT-0081]   Complete 16 unique inst patterns.
[INFO DRT-0084]   Complete 82 groups.
#scanned instances     = 702
#unique  instances     = 24
#stdCellGenAp          = 148
#stdCellValidPlanarAp  = 12
#stdCellValidViaAp     = 143
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 166
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 104.97 (MB), peak = 104.97 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     343

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 86.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 150.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 73.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 159 vertical wires in 1 frboxes and 153 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 29 vertical wires in 1 frboxes and 63 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.90 (MB), peak = 108.13 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.90 (MB), peak = 108.13 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 125.38 (MB).
    Completing 20% with 67 violations.
    elapsed time = 00:00:03, memory = 148.05 (MB).
    Completing 30% with 146 violations.
    elapsed time = 00:00:03, memory = 148.05 (MB).
    Completing 40% with 146 violations.
    elapsed time = 00:00:03, memory = 148.30 (MB).
[INFO DRT-0199]   Number of violations = 156.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 476.01 (MB), peak = 487.95 (MB)
Total wire length = 2610 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1063 um.
Total wire length on LAYER met2 = 1511 um.
Total wire length on LAYER met3 = 34 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 387.
Up-via summary (total 387):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1    298
           met2      3
           met3      0
           met4      0
----------------------
                   387


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 156 violations.
    elapsed time = 00:00:00, memory = 476.01 (MB).
    Completing 20% with 156 violations.
    elapsed time = 00:00:00, memory = 476.01 (MB).
    Completing 30% with 156 violations.
    elapsed time = 00:00:00, memory = 476.01 (MB).
    Completing 40% with 156 violations.
    elapsed time = 00:00:00, memory = 476.01 (MB).
    Completing 50% with 152 violations.
    elapsed time = 00:00:00, memory = 476.01 (MB).
    Completing 60% with 152 violations.
    elapsed time = 00:00:01, memory = 476.01 (MB).
    Completing 70% with 129 violations.
    elapsed time = 00:00:01, memory = 476.01 (MB).
    Completing 80% with 129 violations.
    elapsed time = 00:00:01, memory = 476.01 (MB).
    Completing 90% with 129 violations.
    elapsed time = 00:00:03, memory = 476.01 (MB).
    Completing 100% with 123 violations.
    elapsed time = 00:00:03, memory = 476.01 (MB).
[INFO DRT-0199]   Number of violations = 123.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 476.14 (MB), peak = 487.95 (MB)
Total wire length = 2586 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1048 um.
Total wire length on LAYER met2 = 1499 um.
Total wire length on LAYER met3 = 38 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 397.
Up-via summary (total 397):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1    308
           met2      3
           met3      0
           met4      0
----------------------
                   397


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 123 violations.
    elapsed time = 00:00:00, memory = 476.14 (MB).
    Completing 20% with 123 violations.
    elapsed time = 00:00:00, memory = 476.14 (MB).
    Completing 30% with 123 violations.
    elapsed time = 00:00:00, memory = 476.14 (MB).
    Completing 40% with 123 violations.
    elapsed time = 00:00:00, memory = 476.14 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 476.14 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 476.14 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 476.14 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:01, memory = 477.42 (MB).
    Completing 90% with 107 violations.
    elapsed time = 00:00:03, memory = 477.42 (MB).
    Completing 100% with 135 violations.
    elapsed time = 00:00:03, memory = 477.42 (MB).
[INFO DRT-0199]   Number of violations = 135.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 477.42 (MB), peak = 489.34 (MB)
Total wire length = 2590 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1073 um.
Total wire length on LAYER met2 = 1477 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 385.
Up-via summary (total 385):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1    296
           met2      3
           met3      0
           met4      0
----------------------
                   385


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 135 violations.
    elapsed time = 00:00:01, memory = 477.42 (MB).
    Completing 20% with 106 violations.
    elapsed time = 00:00:08, memory = 477.42 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:08, memory = 477.42 (MB).
    Completing 40% with 36 violations.
    elapsed time = 00:00:09, memory = 477.42 (MB).
[INFO DRT-0199]   Number of violations = 31.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:09, memory = 477.42 (MB), peak = 489.34 (MB)
Total wire length = 2723 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1001 um.
Total wire length on LAYER met2 = 1621 um.
Total wire length on LAYER met3 = 93 um.
Total wire length on LAYER met4 = 7 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 455.
Up-via summary (total 455):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1    350
           met2     15
           met3      4
           met4      0
----------------------
                   455


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 31 violations.
    elapsed time = 00:00:00, memory = 477.42 (MB).
    Completing 20% with 31 violations.
    elapsed time = 00:00:00, memory = 477.42 (MB).
    Completing 30% with 31 violations.
    elapsed time = 00:00:00, memory = 477.42 (MB).
    Completing 40% with 31 violations.
    elapsed time = 00:00:00, memory = 477.42 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:00, memory = 477.42 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:01, memory = 484.64 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:01, memory = 484.64 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:01, memory = 484.64 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:02, memory = 487.99 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 487.99 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 487.99 (MB), peak = 499.64 (MB)
Total wire length = 2736 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 979 um.
Total wire length on LAYER met2 = 1624 um.
Total wire length on LAYER met3 = 114 um.
Total wire length on LAYER met4 = 17 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 473.
Up-via summary (total 473):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1    362
           met2     19
           met3      6
           met4      0
----------------------
                   473


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 487.99 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 487.99 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 487.99 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 487.99 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 487.99 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 487.99 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 487.99 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 487.99 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 492.11 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 492.11 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 492.11 (MB), peak = 503.77 (MB)
Total wire length = 2731 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 979 um.
Total wire length on LAYER met2 = 1622 um.
Total wire length on LAYER met3 = 111 um.
Total wire length on LAYER met4 = 17 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 473.
Up-via summary (total 473):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1    364
           met2     17
           met3      6
           met4      0
----------------------
                   473


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 492.11 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 492.11 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 492.11 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 492.11 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 492.11 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 492.11 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 492.11 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 492.11 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 497.20 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 497.20 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 497.20 (MB), peak = 508.86 (MB)
Total wire length = 2740 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 979 um.
Total wire length on LAYER met2 = 1631 um.
Total wire length on LAYER met3 = 111 um.
Total wire length on LAYER met4 = 17 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 477.
Up-via summary (total 477):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1    368
           met2     17
           met3      6
           met4      0
----------------------
                   477


[INFO DRT-0198] Complete detail routing.
Total wire length = 2740 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 979 um.
Total wire length on LAYER met2 = 1631 um.
Total wire length on LAYER met3 = 111 um.
Total wire length on LAYER met4 = 17 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 477.
Up-via summary (total 477):.

----------------------
 FR_MASTERSLICE      0
            li1     86
           met1    368
           met2     17
           met3      6
           met4      0
----------------------
                   477


[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:25, memory = 497.20 (MB), peak = 508.86 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_edge_detect_circuit/runs/foobar2/results/routing/adc_edge_detect_circuit.def
