$version Generated by VerilatedVcd $end
$date Fri Jun 22 17:04:44 2018
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  8 % io_in0 [7:0] $end
  $var wire  8 & io_in1 [7:0] $end
  $var wire  8 ' io_out [7:0] $end
  $var wire  1 $ reset $end
  $scope module Max2 $end
   $var wire  1 # clock $end
   $var wire  8 % io_in0 [7:0] $end
   $var wire  8 & io_in1 [7:0] $end
   $var wire  8 ' io_out [7:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000 %
b00000000 &
b00000000 '
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
