// Seed: 3668635010
module module_0 (
    output uwire id_0,
    input  tri1  id_1
    , id_3
);
  assign id_0 = id_3;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input wand id_5
);
  wire id_7;
  assign id_1 = -1;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    output tri0 id_6,
    input wire id_7,
    output wire id_8,
    input wor id_9
);
endmodule
