
Mikrocontroller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000053c  00800200  00001b80  00001c14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b80  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00001031  0080073c  0080073c  00002150  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002150  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002180  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000310  00000000  00000000  000021c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005a4a  00000000  00000000  000024d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001c43  00000000  00000000  00007f1a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002937  00000000  00000000  00009b5d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ac8  00000000  00000000  0000c494  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000011d4  00000000  00000000  0000cf5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000038ae  00000000  00000000  0000e130  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000328  00000000  00000000  000119de  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	89 c0       	rjmp	.+274    	; 0x114 <__ctors_end>
       2:	00 00       	nop
       4:	a8 c0       	rjmp	.+336    	; 0x156 <__bad_interrupt>
       6:	00 00       	nop
       8:	a6 c0       	rjmp	.+332    	; 0x156 <__bad_interrupt>
       a:	00 00       	nop
       c:	a4 c0       	rjmp	.+328    	; 0x156 <__bad_interrupt>
       e:	00 00       	nop
      10:	a2 c0       	rjmp	.+324    	; 0x156 <__bad_interrupt>
      12:	00 00       	nop
      14:	a0 c0       	rjmp	.+320    	; 0x156 <__bad_interrupt>
      16:	00 00       	nop
      18:	9e c0       	rjmp	.+316    	; 0x156 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	9c c0       	rjmp	.+312    	; 0x156 <__bad_interrupt>
      1e:	00 00       	nop
      20:	9a c0       	rjmp	.+308    	; 0x156 <__bad_interrupt>
      22:	00 00       	nop
      24:	98 c0       	rjmp	.+304    	; 0x156 <__bad_interrupt>
      26:	00 00       	nop
      28:	96 c0       	rjmp	.+300    	; 0x156 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	94 c0       	rjmp	.+296    	; 0x156 <__bad_interrupt>
      2e:	00 00       	nop
      30:	92 c0       	rjmp	.+292    	; 0x156 <__bad_interrupt>
      32:	00 00       	nop
      34:	90 c0       	rjmp	.+288    	; 0x156 <__bad_interrupt>
      36:	00 00       	nop
      38:	8e c0       	rjmp	.+284    	; 0x156 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	8c c0       	rjmp	.+280    	; 0x156 <__bad_interrupt>
      3e:	00 00       	nop
      40:	8a c0       	rjmp	.+276    	; 0x156 <__bad_interrupt>
      42:	00 00       	nop
      44:	88 c0       	rjmp	.+272    	; 0x156 <__bad_interrupt>
      46:	00 00       	nop
      48:	86 c0       	rjmp	.+268    	; 0x156 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	84 c0       	rjmp	.+264    	; 0x156 <__bad_interrupt>
      4e:	00 00       	nop
      50:	82 c0       	rjmp	.+260    	; 0x156 <__bad_interrupt>
      52:	00 00       	nop
      54:	80 c0       	rjmp	.+256    	; 0x156 <__bad_interrupt>
      56:	00 00       	nop
      58:	7e c0       	rjmp	.+252    	; 0x156 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	7c c0       	rjmp	.+248    	; 0x156 <__bad_interrupt>
      5e:	00 00       	nop
      60:	7a c0       	rjmp	.+244    	; 0x156 <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 f5 08 	jmp	0x11ea	; 0x11ea <__vector_25>
      68:	0c 94 b8 08 	jmp	0x1170	; 0x1170 <__vector_26>
      6c:	74 c0       	rjmp	.+232    	; 0x156 <__bad_interrupt>
      6e:	00 00       	nop
      70:	72 c0       	rjmp	.+228    	; 0x156 <__bad_interrupt>
      72:	00 00       	nop
      74:	70 c0       	rjmp	.+224    	; 0x156 <__bad_interrupt>
      76:	00 00       	nop
      78:	6e c0       	rjmp	.+220    	; 0x156 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	6c c0       	rjmp	.+216    	; 0x156 <__bad_interrupt>
      7e:	00 00       	nop
      80:	6a c0       	rjmp	.+212    	; 0x156 <__bad_interrupt>
      82:	00 00       	nop
      84:	68 c0       	rjmp	.+208    	; 0x156 <__bad_interrupt>
      86:	00 00       	nop
      88:	66 c0       	rjmp	.+204    	; 0x156 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	64 c0       	rjmp	.+200    	; 0x156 <__bad_interrupt>
      8e:	00 00       	nop
      90:	0c 94 5d 09 	jmp	0x12ba	; 0x12ba <__vector_36>
      94:	0c 94 20 09 	jmp	0x1240	; 0x1240 <__vector_37>
      98:	5e c0       	rjmp	.+188    	; 0x156 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	5c c0       	rjmp	.+184    	; 0x156 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	5a c0       	rjmp	.+180    	; 0x156 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	58 c0       	rjmp	.+176    	; 0x156 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	56 c0       	rjmp	.+172    	; 0x156 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	54 c0       	rjmp	.+168    	; 0x156 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	52 c0       	rjmp	.+164    	; 0x156 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	50 c0       	rjmp	.+160    	; 0x156 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	4e c0       	rjmp	.+156    	; 0x156 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	4c c0       	rjmp	.+152    	; 0x156 <__bad_interrupt>
      be:	00 00       	nop
      c0:	4a c0       	rjmp	.+148    	; 0x156 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	48 c0       	rjmp	.+144    	; 0x156 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	46 c0       	rjmp	.+140    	; 0x156 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	0c 94 c5 09 	jmp	0x138a	; 0x138a <__vector_51>
      d0:	0c 94 88 09 	jmp	0x1310	; 0x1310 <__vector_52>
      d4:	40 c0       	rjmp	.+128    	; 0x156 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	3e c0       	rjmp	.+124    	; 0x156 <__bad_interrupt>
      da:	00 00       	nop
      dc:	3c c0       	rjmp	.+120    	; 0x156 <__bad_interrupt>
      de:	00 00       	nop
      e0:	3a c0       	rjmp	.+116    	; 0x156 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	27 01       	movw	r4, r14
      e6:	29 01       	movw	r4, r18
      e8:	2b 01       	movw	r4, r22
      ea:	2d 01       	movw	r4, r26
      ec:	2f 01       	movw	r4, r30
      ee:	31 01       	movw	r6, r2
      f0:	33 01       	movw	r6, r6
      f2:	35 01       	movw	r6, r10
      f4:	3b 01       	movw	r6, r22
      f6:	41 01       	movw	r8, r2
      f8:	47 01       	movw	r8, r14
      fa:	4d 01       	movw	r8, r26
      fc:	5e 01       	movw	r10, r28
      fe:	60 01       	movw	r12, r0
     100:	62 01       	movw	r12, r4
     102:	64 01       	movw	r12, r8
     104:	66 01       	movw	r12, r12
     106:	68 01       	movw	r12, r16
     108:	6a 01       	movw	r12, r20
     10a:	6c 01       	movw	r12, r24
     10c:	72 01       	movw	r14, r4
     10e:	78 01       	movw	r14, r16
     110:	7e 01       	movw	r14, r28
     112:	84 01       	movw	r16, r8

00000114 <__ctors_end>:
     114:	11 24       	eor	r1, r1
     116:	1f be       	out	0x3f, r1	; 63
     118:	cf ef       	ldi	r28, 0xFF	; 255
     11a:	d1 e2       	ldi	r29, 0x21	; 33
     11c:	de bf       	out	0x3e, r29	; 62
     11e:	cd bf       	out	0x3d, r28	; 61
     120:	00 e0       	ldi	r16, 0x00	; 0
     122:	0c bf       	out	0x3c, r16	; 60

00000124 <__do_copy_data>:
     124:	17 e0       	ldi	r17, 0x07	; 7
     126:	a0 e0       	ldi	r26, 0x00	; 0
     128:	b2 e0       	ldi	r27, 0x02	; 2
     12a:	e0 e8       	ldi	r30, 0x80	; 128
     12c:	fb e1       	ldi	r31, 0x1B	; 27
     12e:	00 e0       	ldi	r16, 0x00	; 0
     130:	0b bf       	out	0x3b, r16	; 59
     132:	02 c0       	rjmp	.+4      	; 0x138 <__do_copy_data+0x14>
     134:	07 90       	elpm	r0, Z+
     136:	0d 92       	st	X+, r0
     138:	ac 33       	cpi	r26, 0x3C	; 60
     13a:	b1 07       	cpc	r27, r17
     13c:	d9 f7       	brne	.-10     	; 0x134 <__do_copy_data+0x10>

0000013e <__do_clear_bss>:
     13e:	27 e1       	ldi	r18, 0x17	; 23
     140:	ac e3       	ldi	r26, 0x3C	; 60
     142:	b7 e0       	ldi	r27, 0x07	; 7
     144:	01 c0       	rjmp	.+2      	; 0x148 <.do_clear_bss_start>

00000146 <.do_clear_bss_loop>:
     146:	1d 92       	st	X+, r1

00000148 <.do_clear_bss_start>:
     148:	ad 36       	cpi	r26, 0x6D	; 109
     14a:	b2 07       	cpc	r27, r18
     14c:	e1 f7       	brne	.-8      	; 0x146 <.do_clear_bss_loop>
     14e:	0e 94 f0 09 	call	0x13e0	; 0x13e0 <main>
     152:	0c 94 be 0d 	jmp	0x1b7c	; 0x1b7c <_exit>

00000156 <__bad_interrupt>:
     156:	54 cf       	rjmp	.-344    	; 0x0 <__vectors>

00000158 <cocktail_do_command1>:
void cocktail_do_command2(void)
{
	aktuellesGetraenk = aktuellesGetraenk->next;
	unsigned char *ch0 = (unsigned char *)"Beginn Command2: \r\n\r\n";//************************	Start
	Uart_Transmit_IT_PC(ch0);
	nextion_setText((unsigned char *)"cocktailname",(unsigned char *)aktuellesGetraenk->name,1);
     158:	21 e0       	ldi	r18, 0x01	; 1
     15a:	45 ee       	ldi	r20, 0xE5	; 229
     15c:	56 e0       	ldi	r21, 0x06	; 6
     15e:	6a e4       	ldi	r22, 0x4A	; 74
     160:	76 e0       	ldi	r23, 0x06	; 6
     162:	8d e4       	ldi	r24, 0x4D	; 77
     164:	96 e0       	ldi	r25, 0x06	; 6
     166:	03 c4       	rjmp	.+2054   	; 0x96e <nextion_setPicture>
     168:	08 95       	ret

0000016a <cocktail_check_command>:
     16a:	cf 93       	push	r28
     16c:	df 93       	push	r29
     16e:	00 d0       	rcall	.+0      	; 0x170 <cocktail_check_command+0x6>
     170:	cd b7       	in	r28, 0x3d	; 61
     172:	de b7       	in	r29, 0x3e	; 62
     174:	19 82       	std	Y+1, r1	; 0x01
     176:	1a 82       	std	Y+2, r1	; 0x02
     178:	1b 82       	std	Y+3, r1	; 0x03
     17a:	81 30       	cpi	r24, 0x01	; 1
     17c:	09 f0       	breq	.+2      	; 0x180 <cocktail_check_command+0x16>
     17e:	56 c0       	rjmp	.+172    	; 0x22c <cocktail_check_command+0xc2>
     180:	64 30       	cpi	r22, 0x04	; 4
     182:	61 f1       	breq	.+88     	; 0x1dc <cocktail_check_command+0x72>
     184:	65 30       	cpi	r22, 0x05	; 5
     186:	61 f1       	breq	.+88     	; 0x1e0 <cocktail_check_command+0x76>
     188:	63 30       	cpi	r22, 0x03	; 3
     18a:	09 f0       	breq	.+2      	; 0x18e <cocktail_check_command+0x24>
     18c:	4f c0       	rjmp	.+158    	; 0x22c <cocktail_check_command+0xc2>
     18e:	e0 91 5e 11 	lds	r30, 0x115E	; 0x80115e <aktuellesGetraenk>
     192:	f0 91 5f 11 	lds	r31, 0x115F	; 0x80115f <aktuellesGetraenk+0x1>
     196:	01 84       	ldd	r0, Z+9	; 0x09
     198:	f2 85       	ldd	r31, Z+10	; 0x0a
     19a:	e0 2d       	mov	r30, r0
     19c:	f0 93 5f 11 	sts	0x115F, r31	; 0x80115f <aktuellesGetraenk+0x1>
     1a0:	e0 93 5e 11 	sts	0x115E, r30	; 0x80115e <aktuellesGetraenk>
     1a4:	60 81       	ld	r22, Z
     1a6:	71 81       	ldd	r23, Z+1	; 0x01
     1a8:	41 e0       	ldi	r20, 0x01	; 1
     1aa:	81 e5       	ldi	r24, 0x51	; 81
     1ac:	96 e0       	ldi	r25, 0x06	; 6
     1ae:	81 d3       	rcall	.+1794   	; 0x8b2 <nextion_setText>
     1b0:	e0 91 5e 11 	lds	r30, 0x115E	; 0x80115e <aktuellesGetraenk>
     1b4:	f0 91 5f 11 	lds	r31, 0x115F	; 0x80115f <aktuellesGetraenk+0x1>
     1b8:	86 81       	ldd	r24, Z+6	; 0x06
     1ba:	4a e0       	ldi	r20, 0x0A	; 10
     1bc:	be 01       	movw	r22, r28
     1be:	6f 5f       	subi	r22, 0xFF	; 255
     1c0:	7f 4f       	sbci	r23, 0xFF	; 255
     1c2:	90 e0       	ldi	r25, 0x00	; 0
     1c4:	0e 94 83 0d 	call	0x1b06	; 0x1b06 <__itoa_ncheck>
     1c8:	21 e0       	ldi	r18, 0x01	; 1
     1ca:	ae 01       	movw	r20, r28
     1cc:	4f 5f       	subi	r20, 0xFF	; 255
     1ce:	5f 4f       	sbci	r21, 0xFF	; 255
     1d0:	6a e4       	ldi	r22, 0x4A	; 74
     1d2:	76 e0       	ldi	r23, 0x06	; 6
     1d4:	8e e5       	ldi	r24, 0x5E	; 94
     1d6:	96 e0       	ldi	r25, 0x06	; 6
     1d8:	ca d3       	rcall	.+1940   	; 0x96e <nextion_setPicture>
     1da:	28 c0       	rjmp	.+80     	; 0x22c <cocktail_check_command+0xc2>
     1dc:	bd df       	rcall	.-134    	; 0x158 <cocktail_do_command1>
     1de:	26 c0       	rjmp	.+76     	; 0x22c <cocktail_check_command+0xc2>
     1e0:	e0 91 5e 11 	lds	r30, 0x115E	; 0x80115e <aktuellesGetraenk>
     1e4:	f0 91 5f 11 	lds	r31, 0x115F	; 0x80115f <aktuellesGetraenk+0x1>
     1e8:	07 80       	ldd	r0, Z+7	; 0x07
     1ea:	f0 85       	ldd	r31, Z+8	; 0x08
     1ec:	e0 2d       	mov	r30, r0
     1ee:	f0 93 5f 11 	sts	0x115F, r31	; 0x80115f <aktuellesGetraenk+0x1>
     1f2:	e0 93 5e 11 	sts	0x115E, r30	; 0x80115e <aktuellesGetraenk>
     1f6:	60 81       	ld	r22, Z
     1f8:	71 81       	ldd	r23, Z+1	; 0x01
     1fa:	41 e0       	ldi	r20, 0x01	; 1
     1fc:	81 e5       	ldi	r24, 0x51	; 81
     1fe:	96 e0       	ldi	r25, 0x06	; 6
     200:	58 d3       	rcall	.+1712   	; 0x8b2 <nextion_setText>
     202:	e0 91 5e 11 	lds	r30, 0x115E	; 0x80115e <aktuellesGetraenk>
     206:	f0 91 5f 11 	lds	r31, 0x115F	; 0x80115f <aktuellesGetraenk+0x1>
     20a:	86 81       	ldd	r24, Z+6	; 0x06
     20c:	4a e0       	ldi	r20, 0x0A	; 10
     20e:	be 01       	movw	r22, r28
     210:	6f 5f       	subi	r22, 0xFF	; 255
     212:	7f 4f       	sbci	r23, 0xFF	; 255
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	0e 94 83 0d 	call	0x1b06	; 0x1b06 <__itoa_ncheck>
     21a:	21 e0       	ldi	r18, 0x01	; 1
     21c:	ae 01       	movw	r20, r28
     21e:	4f 5f       	subi	r20, 0xFF	; 255
     220:	5f 4f       	sbci	r21, 0xFF	; 255
     222:	6a e4       	ldi	r22, 0x4A	; 74
     224:	76 e0       	ldi	r23, 0x06	; 6
     226:	8e e5       	ldi	r24, 0x5E	; 94
     228:	96 e0       	ldi	r25, 0x06	; 6
     22a:	a1 d3       	rcall	.+1858   	; 0x96e <nextion_setPicture>
     22c:	0f 90       	pop	r0
     22e:	0f 90       	pop	r0
     230:	0f 90       	pop	r0
     232:	df 91       	pop	r29
     234:	cf 91       	pop	r28
     236:	08 95       	ret

00000238 <schalte_pumpe_ein>:
	
}

void schalte_pumpe_ein(uint8_t Pumpe)
{
	switch (Pumpe)
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	8c 30       	cpi	r24, 0x0C	; 12
     23c:	91 05       	cpc	r25, r1
     23e:	90 f5       	brcc	.+100    	; 0x2a4 <schalte_pumpe_ein+0x6c>
     240:	fc 01       	movw	r30, r24
     242:	88 27       	eor	r24, r24
     244:	ee 58       	subi	r30, 0x8E	; 142
     246:	ff 4f       	sbci	r31, 0xFF	; 255
     248:	8f 4f       	sbci	r24, 0xFF	; 255
     24a:	0c 94 1c 0c 	jmp	0x1838	; 0x1838 <__tablejump2__>
	{
		case 0:
		PUMPE0_PORT|=PUMPE0_BIT;
     24e:	12 9a       	sbi	0x02, 2	; 2
		break;
     250:	08 95       	ret
		case 1:
		PUMPE1_PORT|=PUMPE1_BIT;
     252:	13 9a       	sbi	0x02, 3	; 2
		break;
     254:	08 95       	ret
		case 2:
		PUMPE2_PORT|=PUMPE2_BIT;
     256:	14 9a       	sbi	0x02, 4	; 2
		break;
     258:	08 95       	ret
		case 3:
		PUMPE3_PORT|=PUMPE3_BIT;
     25a:	15 9a       	sbi	0x02, 5	; 2
		break;
     25c:	08 95       	ret
		case 4:
		PUMPE4_PORT|=PUMPE4_BIT;
     25e:	16 9a       	sbi	0x02, 6	; 2
		break;
     260:	08 95       	ret
		case 5:
		PUMPE5_PORT|=PUMPE5_BIT;
     262:	17 9a       	sbi	0x02, 7	; 2
		break;
     264:	08 95       	ret
		case 6:
		PUMPE6_PORT|=PUMPE6_BIT;
     266:	a2 9a       	sbi	0x14, 2	; 20
		break;
     268:	08 95       	ret
		case 7:
		PUMPE7_PORT|=PUMPE7_BIT;
     26a:	e5 e0       	ldi	r30, 0x05	; 5
     26c:	f1 e0       	ldi	r31, 0x01	; 1
     26e:	80 81       	ld	r24, Z
     270:	80 64       	ori	r24, 0x40	; 64
     272:	80 83       	st	Z, r24
		break;
     274:	08 95       	ret
		case 8:
		PUMPE8_PORT|=PUMPE8_BIT;
     276:	e5 e0       	ldi	r30, 0x05	; 5
     278:	f1 e0       	ldi	r31, 0x01	; 1
     27a:	80 81       	ld	r24, Z
     27c:	80 62       	ori	r24, 0x20	; 32
     27e:	80 83       	st	Z, r24
		break;
     280:	08 95       	ret
		case 9:
		PUMPE9_PORT|=PUMPE9_BIT;
     282:	e5 e0       	ldi	r30, 0x05	; 5
     284:	f1 e0       	ldi	r31, 0x01	; 1
     286:	80 81       	ld	r24, Z
     288:	80 61       	ori	r24, 0x10	; 16
     28a:	80 83       	st	Z, r24
		break;
     28c:	08 95       	ret
		case 10:
		PUMPE10_PORT|=PUMPE10_BIT;
     28e:	e5 e0       	ldi	r30, 0x05	; 5
     290:	f1 e0       	ldi	r31, 0x01	; 1
     292:	80 81       	ld	r24, Z
     294:	88 60       	ori	r24, 0x08	; 8
     296:	80 83       	st	Z, r24
		break;
     298:	08 95       	ret
		case 11:
		PUMPE11_PORT|=PUMPE11_BIT;
     29a:	e5 e0       	ldi	r30, 0x05	; 5
     29c:	f1 e0       	ldi	r31, 0x01	; 1
     29e:	80 81       	ld	r24, Z
     2a0:	84 60       	ori	r24, 0x04	; 4
     2a2:	80 83       	st	Z, r24
     2a4:	08 95       	ret

000002a6 <schalte_pumpe_aus>:
	}
}

void schalte_pumpe_aus(uint8_t Pumpe)
{
	switch (Pumpe)
     2a6:	90 e0       	ldi	r25, 0x00	; 0
     2a8:	8c 30       	cpi	r24, 0x0C	; 12
     2aa:	91 05       	cpc	r25, r1
     2ac:	90 f5       	brcc	.+100    	; 0x312 <schalte_pumpe_aus+0x6c>
     2ae:	fc 01       	movw	r30, r24
     2b0:	88 27       	eor	r24, r24
     2b2:	e2 58       	subi	r30, 0x82	; 130
     2b4:	ff 4f       	sbci	r31, 0xFF	; 255
     2b6:	8f 4f       	sbci	r24, 0xFF	; 255
     2b8:	0c 94 1c 0c 	jmp	0x1838	; 0x1838 <__tablejump2__>
	{
		case 0:
		PUMPE0_PORT &= ~PUMPE0_BIT;
     2bc:	12 98       	cbi	0x02, 2	; 2
		break;
     2be:	08 95       	ret
		case 1:
		PUMPE1_PORT &= ~PUMPE1_BIT;
     2c0:	13 98       	cbi	0x02, 3	; 2
		break;
     2c2:	08 95       	ret
		case 2:
		PUMPE2_PORT &= ~PUMPE2_BIT;
     2c4:	14 98       	cbi	0x02, 4	; 2
		break;
     2c6:	08 95       	ret
		case 3:
		PUMPE3_PORT &= ~PUMPE3_BIT;
     2c8:	15 98       	cbi	0x02, 5	; 2
		break;
     2ca:	08 95       	ret
		case 4:
		PUMPE4_PORT &= ~PUMPE4_BIT;
     2cc:	16 98       	cbi	0x02, 6	; 2
		break;
     2ce:	08 95       	ret
		case 5:
		PUMPE5_PORT &= ~PUMPE5_BIT;
     2d0:	17 98       	cbi	0x02, 7	; 2
		break;
     2d2:	08 95       	ret
		case 6:
		PUMPE6_PORT &= ~PUMPE6_BIT;
     2d4:	a2 98       	cbi	0x14, 2	; 20
		break;
     2d6:	08 95       	ret
		case 7:
		PUMPE7_PORT &= ~PUMPE7_BIT;
     2d8:	e5 e0       	ldi	r30, 0x05	; 5
     2da:	f1 e0       	ldi	r31, 0x01	; 1
     2dc:	80 81       	ld	r24, Z
     2de:	8f 7b       	andi	r24, 0xBF	; 191
     2e0:	80 83       	st	Z, r24
		break;
     2e2:	08 95       	ret
		case 8:
		PUMPE8_PORT &= ~PUMPE8_BIT;
     2e4:	e5 e0       	ldi	r30, 0x05	; 5
     2e6:	f1 e0       	ldi	r31, 0x01	; 1
     2e8:	80 81       	ld	r24, Z
     2ea:	8f 7d       	andi	r24, 0xDF	; 223
     2ec:	80 83       	st	Z, r24
		break;
     2ee:	08 95       	ret
		case 9:
		PUMPE9_PORT &= ~PUMPE9_BIT;
     2f0:	e5 e0       	ldi	r30, 0x05	; 5
     2f2:	f1 e0       	ldi	r31, 0x01	; 1
     2f4:	80 81       	ld	r24, Z
     2f6:	8f 7e       	andi	r24, 0xEF	; 239
     2f8:	80 83       	st	Z, r24
		break;
     2fa:	08 95       	ret
		case 10:
		PUMPE10_PORT &= ~PUMPE10_BIT;
     2fc:	e5 e0       	ldi	r30, 0x05	; 5
     2fe:	f1 e0       	ldi	r31, 0x01	; 1
     300:	80 81       	ld	r24, Z
     302:	87 7f       	andi	r24, 0xF7	; 247
     304:	80 83       	st	Z, r24
		break;
     306:	08 95       	ret
		case 11:
		PUMPE11_PORT &= ~PUMPE11_BIT;
     308:	e5 e0       	ldi	r30, 0x05	; 5
     30a:	f1 e0       	ldi	r31, 0x01	; 1
     30c:	80 81       	ld	r24, Z
     30e:	8b 7f       	andi	r24, 0xFB	; 251
     310:	80 83       	st	Z, r24
     312:	08 95       	ret

00000314 <fuelle_getraenk>:
	fuelle_getraenk(20);
	
}

void fuelle_getraenk(uint16_t fuellmenge)
{
     314:	4f 92       	push	r4
     316:	5f 92       	push	r5
     318:	6f 92       	push	r6
     31a:	7f 92       	push	r7
     31c:	8f 92       	push	r8
     31e:	9f 92       	push	r9
     320:	af 92       	push	r10
     322:	bf 92       	push	r11
     324:	cf 92       	push	r12
     326:	df 92       	push	r13
     328:	ef 92       	push	r14
     32a:	ff 92       	push	r15
     32c:	0f 93       	push	r16
     32e:	1f 93       	push	r17
     330:	cf 93       	push	r28
     332:	df 93       	push	r29
     334:	7c 01       	movw	r14, r24
     336:	00 e0       	ldi	r16, 0x00	; 0
     338:	10 e0       	ldi	r17, 0x00	; 0
	Weiter mit Programmm
			
*/			
			// Berechne Menge, schalte Pumpe ein und beginne mit füllen
			uint16_t Menge = fuellmenge * *(uint16_t *)(aktuellesGetraenk->mengen + i);
			uint8_t fuellen = 1;
     33a:	d1 e0       	ldi	r29, 0x01	; 1
				if( !oldval && newval){
					// Falls erwünschte Menge erreicht wurde, breche aus Schleife aus und setze Zähler zurück
					if(count++ > Menge){
						schalte_pumpe_aus(i);
						count = 0;
						fuellen = 0;
     33c:	c1 2c       	mov	r12, r1
     33e:	d0 2e       	mov	r13, r16
{
	// Switche durch alle Getränke
	for (uint8_t i = 0 ; i < 12 ; i++)
	{
		// Falls das Getränk vorkommt
		if (*(uint8_t *)(aktuellesGetraenk->mengen + i) != 0)
     340:	e0 91 5e 11 	lds	r30, 0x115E	; 0x80115e <aktuellesGetraenk>
     344:	f0 91 5f 11 	lds	r31, 0x115F	; 0x80115f <aktuellesGetraenk+0x1>
     348:	04 80       	ldd	r0, Z+4	; 0x04
     34a:	f5 81       	ldd	r31, Z+5	; 0x05
     34c:	e0 2d       	mov	r30, r0
     34e:	e0 0f       	add	r30, r16
     350:	f1 1f       	adc	r31, r17
     352:	80 81       	ld	r24, Z
     354:	88 23       	and	r24, r24
     356:	09 f4       	brne	.+2      	; 0x35a <fuelle_getraenk+0x46>
     358:	46 c0       	rjmp	.+140    	; 0x3e6 <fuelle_getraenk+0xd2>
	
	Weiter mit Programmm
			
*/			
			// Berechne Menge, schalte Pumpe ein und beginne mit füllen
			uint16_t Menge = fuellmenge * *(uint16_t *)(aktuellesGetraenk->mengen + i);
     35a:	80 81       	ld	r24, Z
     35c:	91 81       	ldd	r25, Z+1	; 0x01
     35e:	e8 9e       	mul	r14, r24
     360:	40 01       	movw	r8, r0
     362:	e9 9e       	mul	r14, r25
     364:	90 0c       	add	r9, r0
     366:	f8 9e       	mul	r15, r24
     368:	90 0c       	add	r9, r0
     36a:	11 24       	eor	r1, r1
			uint8_t fuellen = 1;
			schalte_pumpe_ein(i);
     36c:	80 2f       	mov	r24, r16
     36e:	64 df       	rcall	.-312    	; 0x238 <schalte_pumpe_ein>
	Weiter mit Programmm
			
*/			
			// Berechne Menge, schalte Pumpe ein und beginne mit füllen
			uint16_t Menge = fuellmenge * *(uint16_t *)(aktuellesGetraenk->mengen + i);
			uint8_t fuellen = 1;
     370:	9d 2f       	mov	r25, r29
// 				uint8_t newval = lese_sensor(i);

				// Falls ein Flankenwechsel stattgefunden hat, zähle hoch
				if( !oldval && newval){
					// Falls erwünschte Menge erreicht wurde, breche aus Schleife aus und setze Zähler zurück
					if(count++ > Menge){
     372:	a1 2c       	mov	r10, r1
     374:	b1 2c       	mov	r11, r1
				// Polle PWM-Signal des Durchflusssensor
				static uint8_t oldval=0;
				static uint32_t count=0;
			
				// Lese Sensor ein
				uint8_t newval = oldval ^ 0b00000001;
     376:	80 91 40 07 	lds	r24, 0x0740	; 0x800740 <oldval.2553>
     37a:	c8 2f       	mov	r28, r24
     37c:	cd 27       	eor	r28, r29
				
// 				uint8_t newval = lese_sensor(i);

				// Falls ein Flankenwechsel stattgefunden hat, zähle hoch
				if( !oldval && newval){
     37e:	81 11       	cpse	r24, r1
     380:	2e c0       	rjmp	.+92     	; 0x3de <fuelle_getraenk+0xca>
     382:	69 f1       	breq	.+90     	; 0x3de <fuelle_getraenk+0xca>
					// Falls erwünschte Menge erreicht wurde, breche aus Schleife aus und setze Zähler zurück
					if(count++ > Menge){
     384:	40 91 3c 07 	lds	r20, 0x073C	; 0x80073c <__data_end>
     388:	50 91 3d 07 	lds	r21, 0x073D	; 0x80073d <__data_end+0x1>
     38c:	60 91 3e 07 	lds	r22, 0x073E	; 0x80073e <__data_end+0x2>
     390:	70 91 3f 07 	lds	r23, 0x073F	; 0x80073f <__data_end+0x3>
     394:	2a 01       	movw	r4, r20
     396:	3b 01       	movw	r6, r22
     398:	8f ef       	ldi	r24, 0xFF	; 255
     39a:	48 1a       	sub	r4, r24
     39c:	58 0a       	sbc	r5, r24
     39e:	68 0a       	sbc	r6, r24
     3a0:	78 0a       	sbc	r7, r24
     3a2:	40 92 3c 07 	sts	0x073C, r4	; 0x80073c <__data_end>
     3a6:	50 92 3d 07 	sts	0x073D, r5	; 0x80073d <__data_end+0x1>
     3aa:	60 92 3e 07 	sts	0x073E, r6	; 0x80073e <__data_end+0x2>
     3ae:	70 92 3f 07 	sts	0x073F, r7	; 0x80073f <__data_end+0x3>
     3b2:	84 16       	cp	r8, r20
     3b4:	95 06       	cpc	r9, r21
     3b6:	a6 06       	cpc	r10, r22
     3b8:	b7 06       	cpc	r11, r23
     3ba:	58 f4       	brcc	.+22     	; 0x3d2 <fuelle_getraenk+0xbe>
						schalte_pumpe_aus(i);
     3bc:	8d 2d       	mov	r24, r13
     3be:	73 df       	rcall	.-282    	; 0x2a6 <schalte_pumpe_aus>
						count = 0;
     3c0:	10 92 3c 07 	sts	0x073C, r1	; 0x80073c <__data_end>
     3c4:	10 92 3d 07 	sts	0x073D, r1	; 0x80073d <__data_end+0x1>
     3c8:	10 92 3e 07 	sts	0x073E, r1	; 0x80073e <__data_end+0x2>
     3cc:	10 92 3f 07 	sts	0x073F, r1	; 0x80073f <__data_end+0x3>
						fuellen = 0;
     3d0:	9c 2d       	mov	r25, r12
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3d2:	ef e9       	ldi	r30, 0x9F	; 159
     3d4:	ff e0       	ldi	r31, 0x0F	; 15
     3d6:	31 97       	sbiw	r30, 0x01	; 1
     3d8:	f1 f7       	brne	.-4      	; 0x3d6 <fuelle_getraenk+0xc2>
     3da:	00 c0       	rjmp	.+0      	; 0x3dc <fuelle_getraenk+0xc8>
     3dc:	00 00       	nop
//*************************************************************************
				_delay_ms(1);
//				Delay entfernen wenn mit Sensor gearbeitet wird.
				}
			// Aktueller Sensorwert speichern
			oldval = newval;
     3de:	c0 93 40 07 	sts	0x0740, r28	; 0x800740 <oldval.2553>
*/			
			// Berechne Menge, schalte Pumpe ein und beginne mit füllen
			uint16_t Menge = fuellmenge * *(uint16_t *)(aktuellesGetraenk->mengen + i);
			uint8_t fuellen = 1;
			schalte_pumpe_ein(i);
			while (fuellen)
     3e2:	91 11       	cpse	r25, r1
     3e4:	c8 cf       	rjmp	.-112    	; 0x376 <fuelle_getraenk+0x62>
     3e6:	0f 5f       	subi	r16, 0xFF	; 255
     3e8:	1f 4f       	sbci	r17, 0xFF	; 255
}

void fuelle_getraenk(uint16_t fuellmenge)
{
	// Switche durch alle Getränke
	for (uint8_t i = 0 ; i < 12 ; i++)
     3ea:	0c 30       	cpi	r16, 0x0C	; 12
     3ec:	11 05       	cpc	r17, r1
     3ee:	09 f0       	breq	.+2      	; 0x3f2 <fuelle_getraenk+0xde>
     3f0:	a6 cf       	rjmp	.-180    	; 0x33e <fuelle_getraenk+0x2a>
			// Aktueller Sensorwert speichern
			oldval = newval;
			}
		}
	}
	aktuellesGetraenk = aktuellesGetraenk->next;
     3f2:	e0 91 5e 11 	lds	r30, 0x115E	; 0x80115e <aktuellesGetraenk>
     3f6:	f0 91 5f 11 	lds	r31, 0x115F	; 0x80115f <aktuellesGetraenk+0x1>
     3fa:	87 81       	ldd	r24, Z+7	; 0x07
     3fc:	90 85       	ldd	r25, Z+8	; 0x08
     3fe:	90 93 5f 11 	sts	0x115F, r25	; 0x80115f <aktuellesGetraenk+0x1>
     402:	80 93 5e 11 	sts	0x115E, r24	; 0x80115e <aktuellesGetraenk>
	
/*
	Fahre zurück bis Home-Schalter betätigt wird
*/		
	
}
     406:	df 91       	pop	r29
     408:	cf 91       	pop	r28
     40a:	1f 91       	pop	r17
     40c:	0f 91       	pop	r16
     40e:	ff 90       	pop	r15
     410:	ef 90       	pop	r14
     412:	df 90       	pop	r13
     414:	cf 90       	pop	r12
     416:	bf 90       	pop	r11
     418:	af 90       	pop	r10
     41a:	9f 90       	pop	r9
     41c:	8f 90       	pop	r8
     41e:	7f 90       	pop	r7
     420:	6f 90       	pop	r6
     422:	5f 90       	pop	r5
     424:	4f 90       	pop	r4
     426:	08 95       	ret

00000428 <cocktail_test_command>:

void cocktail_test_command(unsigned char INPUT[256])
{
// 	int8_t array[12] = {1,2,3,4,5,6,7,8,9,0,1,2};
// 	getraenk_t * tmp;
	Uart_Transmit_IT_PC((uint8_t *)INPUT);
     428:	7b d6       	rcall	.+3318   	; 0x1120 <Uart_Transmit_IT_PC>
	Uart_Transmit_IT_PC((uint8_t *)"\r\n");
     42a:	85 e7       	ldi	r24, 0x75	; 117
     42c:	96 e0       	ldi	r25, 0x06	; 6
     42e:	78 d6       	rcall	.+3312   	; 0x1120 <Uart_Transmit_IT_PC>
// 	
// 	tmp = read_drink_from_eemprom(address);
// 	head = insert_at_head(&head, tmp);
	
// 	showlist();
	fuelle_getraenk(20);
     430:	84 e1       	ldi	r24, 0x14	; 20
     432:	90 e0       	ldi	r25, 0x00	; 0
     434:	6f cf       	rjmp	.-290    	; 0x314 <fuelle_getraenk>
     436:	08 95       	ret

00000438 <create_new_getraenk>:
{
	for(int i = 0 ; i<4059 ; i++)
	{
		eeprom_write_byte(add+i,'\0');
	}
}
     438:	9f 92       	push	r9
     43a:	af 92       	push	r10
     43c:	bf 92       	push	r11
     43e:	cf 92       	push	r12
     440:	df 92       	push	r13
     442:	ef 92       	push	r14
     444:	ff 92       	push	r15
     446:	0f 93       	push	r16
     448:	1f 93       	push	r17
     44a:	cf 93       	push	r28
     44c:	df 93       	push	r29
     44e:	7c 01       	movw	r14, r24
     450:	b6 2e       	mov	r11, r22
     452:	17 2f       	mov	r17, r23
     454:	a4 2e       	mov	r10, r20
     456:	92 2e       	mov	r9, r18
     458:	6b e0       	ldi	r22, 0x0B	; 11
     45a:	70 e0       	ldi	r23, 0x00	; 0
     45c:	81 e0       	ldi	r24, 0x01	; 1
     45e:	90 e0       	ldi	r25, 0x00	; 0
     460:	0e 94 24 0c 	call	0x1848	; 0x1848 <calloc>
     464:	ec 01       	movw	r28, r24
     466:	f7 01       	movw	r30, r14
     468:	01 90       	ld	r0, Z+
     46a:	00 20       	and	r0, r0
     46c:	e9 f7       	brne	.-6      	; 0x468 <create_new_getraenk+0x30>
     46e:	31 97       	sbiw	r30, 0x01	; 1
     470:	6f 01       	movw	r12, r30
     472:	ce 18       	sub	r12, r14
     474:	df 08       	sbc	r13, r15
     476:	61 e0       	ldi	r22, 0x01	; 1
     478:	70 e0       	ldi	r23, 0x00	; 0
     47a:	c6 01       	movw	r24, r12
     47c:	01 96       	adiw	r24, 0x01	; 1
     47e:	0e 94 24 0c 	call	0x1848	; 0x1848 <calloc>
     482:	99 83       	std	Y+1, r25	; 0x01
     484:	88 83       	st	Y, r24
     486:	61 e0       	ldi	r22, 0x01	; 1
     488:	70 e0       	ldi	r23, 0x00	; 0
     48a:	8d e0       	ldi	r24, 0x0D	; 13
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	0e 94 24 0c 	call	0x1848	; 0x1848 <calloc>
     492:	9d 83       	std	Y+5, r25	; 0x05
     494:	8c 83       	std	Y+4, r24	; 0x04
     496:	9b 82       	std	Y+3, r9	; 0x03
     498:	aa 82       	std	Y+2, r10	; 0x02
     49a:	0e 83       	std	Y+6, r16	; 0x06
     49c:	c1 14       	cp	r12, r1
     49e:	d1 04       	cpc	r13, r1
     4a0:	d1 f0       	breq	.+52     	; 0x4d6 <create_new_getraenk+0x9e>
     4a2:	d7 01       	movw	r26, r14
     4a4:	a6 01       	movw	r20, r12
     4a6:	80 e0       	ldi	r24, 0x00	; 0
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	2d 91       	ld	r18, X+
     4ac:	e8 81       	ld	r30, Y
     4ae:	f9 81       	ldd	r31, Y+1	; 0x01
     4b0:	e8 0f       	add	r30, r24
     4b2:	f9 1f       	adc	r31, r25
     4b4:	20 83       	st	Z, r18
     4b6:	01 96       	adiw	r24, 0x01	; 1
     4b8:	84 17       	cp	r24, r20
     4ba:	95 07       	cpc	r25, r21
     4bc:	b1 f7       	brne	.-20     	; 0x4aa <create_new_getraenk+0x72>
     4be:	0b c0       	rjmp	.+22     	; 0x4d6 <create_new_getraenk+0x9e>
     4c0:	2d 91       	ld	r18, X+
     4c2:	ec 81       	ldd	r30, Y+4	; 0x04
     4c4:	fd 81       	ldd	r31, Y+5	; 0x05
     4c6:	e8 0f       	add	r30, r24
     4c8:	f9 1f       	adc	r31, r25
     4ca:	20 83       	st	Z, r18
     4cc:	01 96       	adiw	r24, 0x01	; 1
     4ce:	8c 30       	cpi	r24, 0x0C	; 12
     4d0:	91 05       	cpc	r25, r1
     4d2:	b1 f7       	brne	.-20     	; 0x4c0 <create_new_getraenk+0x88>
     4d4:	12 c0       	rjmp	.+36     	; 0x4fa <create_new_getraenk+0xc2>
     4d6:	8f ef       	ldi	r24, 0xFF	; 255
     4d8:	c8 1a       	sub	r12, r24
     4da:	d8 0a       	sbc	r13, r24
     4dc:	f7 01       	movw	r30, r14
     4de:	ec 0d       	add	r30, r12
     4e0:	fd 1d       	adc	r31, r13
     4e2:	80 81       	ld	r24, Z
     4e4:	28 81       	ld	r18, Y
     4e6:	39 81       	ldd	r19, Y+1	; 0x01
     4e8:	f9 01       	movw	r30, r18
     4ea:	ec 0d       	add	r30, r12
     4ec:	fd 1d       	adc	r31, r13
     4ee:	80 83       	st	Z, r24
     4f0:	ab 2d       	mov	r26, r11
     4f2:	b1 2f       	mov	r27, r17
     4f4:	80 e0       	ldi	r24, 0x00	; 0
     4f6:	90 e0       	ldi	r25, 0x00	; 0
     4f8:	e3 cf       	rjmp	.-58     	; 0x4c0 <create_new_getraenk+0x88>
     4fa:	ec 81       	ldd	r30, Y+4	; 0x04
     4fc:	fd 81       	ldd	r31, Y+5	; 0x05
     4fe:	15 86       	std	Z+13, r1	; 0x0d
     500:	ce 01       	movw	r24, r28
     502:	df 91       	pop	r29
     504:	cf 91       	pop	r28
     506:	1f 91       	pop	r17
     508:	0f 91       	pop	r16
     50a:	ff 90       	pop	r15
     50c:	ef 90       	pop	r14
     50e:	df 90       	pop	r13
     510:	cf 90       	pop	r12
     512:	bf 90       	pop	r11
     514:	af 90       	pop	r10
     516:	9f 90       	pop	r9
     518:	08 95       	ret

0000051a <insert_at_head>:
     51a:	cf 93       	push	r28
     51c:	df 93       	push	r29
     51e:	dc 01       	movw	r26, r24
     520:	fb 01       	movw	r30, r22
     522:	8d 91       	ld	r24, X+
     524:	9c 91       	ld	r25, X
     526:	11 97       	sbiw	r26, 0x01	; 1
     528:	90 87       	std	Z+8, r25	; 0x08
     52a:	87 83       	std	Z+7, r24	; 0x07
     52c:	12 86       	std	Z+10, r1	; 0x0a
     52e:	11 86       	std	Z+9, r1	; 0x09
     530:	cd 91       	ld	r28, X+
     532:	dc 91       	ld	r29, X
     534:	11 97       	sbiw	r26, 0x01	; 1
     536:	20 97       	sbiw	r28, 0x00	; 0
     538:	29 f4       	brne	.+10     	; 0x544 <insert_at_head+0x2a>
     53a:	70 93 51 0a 	sts	0x0A51, r23	; 0x800a51 <tail+0x1>
     53e:	60 93 50 0a 	sts	0x0A50, r22	; 0x800a50 <tail>
     542:	08 c0       	rjmp	.+16     	; 0x554 <insert_at_head+0x3a>
     544:	7a 87       	std	Y+10, r23	; 0x0a
     546:	69 87       	std	Y+9, r22	; 0x09
     548:	80 91 50 0a 	lds	r24, 0x0A50	; 0x800a50 <tail>
     54c:	90 91 51 0a 	lds	r25, 0x0A51	; 0x800a51 <tail+0x1>
     550:	92 87       	std	Z+10, r25	; 0x0a
     552:	81 87       	std	Z+9, r24	; 0x09
     554:	ed 93       	st	X+, r30
     556:	fc 93       	st	X, r31
     558:	a0 91 50 0a 	lds	r26, 0x0A50	; 0x800a50 <tail>
     55c:	b0 91 51 0a 	lds	r27, 0x0A51	; 0x800a51 <tail+0x1>
     560:	18 96       	adiw	r26, 0x08	; 8
     562:	fc 93       	st	X, r31
     564:	ee 93       	st	-X, r30
     566:	17 97       	sbiw	r26, 0x07	; 7
     568:	cf 01       	movw	r24, r30
     56a:	df 91       	pop	r29
     56c:	cf 91       	pop	r28
     56e:	08 95       	ret

00000570 <cocktails_init>:
     570:	8f 92       	push	r8
     572:	9f 92       	push	r9
     574:	af 92       	push	r10
     576:	bf 92       	push	r11
     578:	cf 92       	push	r12
     57a:	df 92       	push	r13
     57c:	ef 92       	push	r14
     57e:	ff 92       	push	r15
     580:	0f 93       	push	r16
     582:	1f 93       	push	r17
     584:	cf 93       	push	r28
     586:	df 93       	push	r29
     588:	cd b7       	in	r28, 0x3d	; 61
     58a:	de b7       	in	r29, 0x3e	; 62
     58c:	cf 57       	subi	r28, 0x7F	; 127
     58e:	d5 40       	sbci	r29, 0x05	; 5
     590:	0f b6       	in	r0, 0x3f	; 63
     592:	f8 94       	cli
     594:	de bf       	out	0x3e, r29	; 62
     596:	0f be       	out	0x3f, r0	; 63
     598:	cd bf       	out	0x3d, r28	; 61
     59a:	10 92 4c 09 	sts	0x094C, r1	; 0x80094c <address+0x1>
     59e:	10 92 4b 09 	sts	0x094B, r1	; 0x80094b <address>
     5a2:	8a e1       	ldi	r24, 0x1A	; 26
     5a4:	94 e0       	ldi	r25, 0x04	; 4
     5a6:	e6 e0       	ldi	r30, 0x06	; 6
     5a8:	f2 e0       	ldi	r31, 0x02	; 2
     5aa:	de 01       	movw	r26, r28
     5ac:	11 96       	adiw	r26, 0x01	; 1
     5ae:	01 90       	ld	r0, Z+
     5b0:	0d 92       	st	X+, r0
     5b2:	01 97       	sbiw	r24, 0x01	; 1
     5b4:	e1 f7       	brne	.-8      	; 0x5ae <cocktails_init+0x3e>
     5b6:	7e 01       	movw	r14, r28
     5b8:	25 ee       	ldi	r18, 0xE5	; 229
     5ba:	e2 1a       	sub	r14, r18
     5bc:	2b ef       	ldi	r18, 0xFB	; 251
     5be:	f2 0a       	sbc	r15, r18
     5c0:	8b e3       	ldi	r24, 0x3B	; 59
     5c2:	91 e0       	ldi	r25, 0x01	; 1
     5c4:	f7 01       	movw	r30, r14
     5c6:	9c 01       	movw	r18, r24
     5c8:	11 92       	st	Z+, r1
     5ca:	21 50       	subi	r18, 0x01	; 1
     5cc:	30 40       	sbci	r19, 0x00	; 0
     5ce:	e1 f7       	brne	.-8      	; 0x5c8 <cocktails_init+0x58>
     5d0:	8b e4       	ldi	r24, 0x4B	; 75
     5d2:	f7 01       	movw	r30, r14
     5d4:	80 83       	st	Z, r24
     5d6:	79 e1       	ldi	r23, 0x19	; 25
     5d8:	73 87       	std	Z+11, r23	; 0x0b
     5da:	81 e2       	ldi	r24, 0x21	; 33
     5dc:	83 8b       	std	Z+19, r24	; 0x13
     5de:	52 e2       	ldi	r21, 0x22	; 34
     5e0:	56 8b       	std	Z+22, r21	; 0x16
     5e2:	82 8f       	std	Z+26, r24	; 0x1a
     5e4:	92 e4       	ldi	r25, 0x42	; 66
     5e6:	96 8f       	std	Z+30, r25	; 0x1e
     5e8:	91 e1       	ldi	r25, 0x11	; 17
     5ea:	95 a3       	std	Z+37, r25	; 0x25
     5ec:	91 a7       	std	Z+41, r25	; 0x29
     5ee:	6c e3       	ldi	r22, 0x3C	; 60
     5f0:	67 a7       	std	Z+47, r22	; 0x2f
     5f2:	97 e0       	ldi	r25, 0x07	; 7
     5f4:	91 ab       	std	Z+49, r25	; 0x31
     5f6:	80 af       	std	Z+56, r24	; 0x38
     5f8:	9f e0       	ldi	r25, 0x0F	; 15
     5fa:	c5 5a       	subi	r28, 0xA5	; 165
     5fc:	db 4f       	sbci	r29, 0xFB	; 251
     5fe:	98 83       	st	Y, r25
     600:	cb 55       	subi	r28, 0x5B	; 91
     602:	d4 40       	sbci	r29, 0x04	; 4
     604:	c3 5a       	subi	r28, 0xA3	; 163
     606:	db 4f       	sbci	r29, 0xFB	; 251
     608:	98 83       	st	Y, r25
     60a:	cd 55       	subi	r28, 0x5D	; 93
     60c:	d4 40       	sbci	r29, 0x04	; 4
     60e:	36 e4       	ldi	r19, 0x46	; 70
     610:	c1 5a       	subi	r28, 0xA1	; 161
     612:	db 4f       	sbci	r29, 0xFB	; 251
     614:	38 83       	st	Y, r19
     616:	cf 55       	subi	r28, 0x5F	; 95
     618:	d4 40       	sbci	r29, 0x04	; 4
     61a:	88 e2       	ldi	r24, 0x28	; 40
     61c:	c7 59       	subi	r28, 0x97	; 151
     61e:	db 4f       	sbci	r29, 0xFB	; 251
     620:	88 83       	st	Y, r24
     622:	c9 56       	subi	r28, 0x69	; 105
     624:	d4 40       	sbci	r29, 0x04	; 4
     626:	c5 59       	subi	r28, 0x95	; 149
     628:	db 4f       	sbci	r29, 0xFB	; 251
     62a:	98 83       	st	Y, r25
     62c:	cb 56       	subi	r28, 0x6B	; 107
     62e:	d4 40       	sbci	r29, 0x04	; 4
     630:	25 e0       	ldi	r18, 0x05	; 5
     632:	c4 59       	subi	r28, 0x94	; 148
     634:	db 4f       	sbci	r29, 0xFB	; 251
     636:	28 83       	st	Y, r18
     638:	cc 56       	subi	r28, 0x6C	; 108
     63a:	d4 40       	sbci	r29, 0x04	; 4
     63c:	c2 59       	subi	r28, 0x92	; 146
     63e:	db 4f       	sbci	r29, 0xFB	; 251
     640:	88 83       	st	Y, r24
     642:	ce 56       	subi	r28, 0x6E	; 110
     644:	d4 40       	sbci	r29, 0x04	; 4
     646:	c9 58       	subi	r28, 0x89	; 137
     648:	db 4f       	sbci	r29, 0xFB	; 251
     64a:	38 83       	st	Y, r19
     64c:	c7 57       	subi	r28, 0x77	; 119
     64e:	d4 40       	sbci	r29, 0x04	; 4
     650:	4e e1       	ldi	r20, 0x1E	; 30
     652:	c1 58       	subi	r28, 0x81	; 129
     654:	db 4f       	sbci	r29, 0xFB	; 251
     656:	48 83       	st	Y, r20
     658:	cf 57       	subi	r28, 0x7F	; 127
     65a:	d4 40       	sbci	r29, 0x04	; 4
     65c:	cb 57       	subi	r28, 0x7B	; 123
     65e:	db 4f       	sbci	r29, 0xFB	; 251
     660:	38 83       	st	Y, r19
     662:	c5 58       	subi	r28, 0x85	; 133
     664:	d4 40       	sbci	r29, 0x04	; 4
     666:	c2 57       	subi	r28, 0x72	; 114
     668:	db 4f       	sbci	r29, 0xFB	; 251
     66a:	48 83       	st	Y, r20
     66c:	ce 58       	subi	r28, 0x8E	; 142
     66e:	d4 40       	sbci	r29, 0x04	; 4
     670:	83 e2       	ldi	r24, 0x23	; 35
     672:	c9 56       	subi	r28, 0x69	; 105
     674:	db 4f       	sbci	r29, 0xFB	; 251
     676:	88 83       	st	Y, r24
     678:	c7 59       	subi	r28, 0x97	; 151
     67a:	d4 40       	sbci	r29, 0x04	; 4
     67c:	c4 56       	subi	r28, 0x64	; 100
     67e:	db 4f       	sbci	r29, 0xFB	; 251
     680:	88 83       	st	Y, r24
     682:	cc 59       	subi	r28, 0x9C	; 156
     684:	d4 40       	sbci	r29, 0x04	; 4
     686:	c2 56       	subi	r28, 0x62	; 98
     688:	db 4f       	sbci	r29, 0xFB	; 251
     68a:	48 83       	st	Y, r20
     68c:	ce 59       	subi	r28, 0x9E	; 158
     68e:	d4 40       	sbci	r29, 0x04	; 4
     690:	c9 55       	subi	r28, 0x59	; 89
     692:	db 4f       	sbci	r29, 0xFB	; 251
     694:	78 83       	st	Y, r23
     696:	c7 5a       	subi	r28, 0xA7	; 167
     698:	d4 40       	sbci	r29, 0x04	; 4
     69a:	c5 55       	subi	r28, 0x55	; 85
     69c:	db 4f       	sbci	r29, 0xFB	; 251
     69e:	58 83       	st	Y, r21
     6a0:	cb 5a       	subi	r28, 0xAB	; 171
     6a2:	d4 40       	sbci	r29, 0x04	; 4
     6a4:	59 e2       	ldi	r21, 0x29	; 41
     6a6:	c3 55       	subi	r28, 0x53	; 83
     6a8:	db 4f       	sbci	r29, 0xFB	; 251
     6aa:	58 83       	st	Y, r21
     6ac:	cd 5a       	subi	r28, 0xAD	; 173
     6ae:	d4 40       	sbci	r29, 0x04	; 4
     6b0:	cc 54       	subi	r28, 0x4C	; 76
     6b2:	db 4f       	sbci	r29, 0xFB	; 251
     6b4:	88 83       	st	Y, r24
     6b6:	c4 5b       	subi	r28, 0xB4	; 180
     6b8:	d4 40       	sbci	r29, 0x04	; 4
     6ba:	c9 54       	subi	r28, 0x49	; 73
     6bc:	db 4f       	sbci	r29, 0xFB	; 251
     6be:	28 83       	st	Y, r18
     6c0:	c7 5b       	subi	r28, 0xB7	; 183
     6c2:	d4 40       	sbci	r29, 0x04	; 4
     6c4:	c7 54       	subi	r28, 0x47	; 71
     6c6:	db 4f       	sbci	r29, 0xFB	; 251
     6c8:	68 83       	st	Y, r22
     6ca:	c9 5b       	subi	r28, 0xB9	; 185
     6cc:	d4 40       	sbci	r29, 0x04	; 4
     6ce:	51 e4       	ldi	r21, 0x41	; 65
     6d0:	cd 53       	subi	r28, 0x3D	; 61
     6d2:	db 4f       	sbci	r29, 0xFB	; 251
     6d4:	58 83       	st	Y, r21
     6d6:	c3 5c       	subi	r28, 0xC3	; 195
     6d8:	d4 40       	sbci	r29, 0x04	; 4
     6da:	c5 53       	subi	r28, 0x35	; 53
     6dc:	db 4f       	sbci	r29, 0xFB	; 251
     6de:	88 83       	st	Y, r24
     6e0:	cb 5c       	subi	r28, 0xCB	; 203
     6e2:	d4 40       	sbci	r29, 0x04	; 4
     6e4:	5a e0       	ldi	r21, 0x0A	; 10
     6e6:	cc 52       	subi	r28, 0x2C	; 44
     6e8:	db 4f       	sbci	r29, 0xFB	; 251
     6ea:	58 83       	st	Y, r21
     6ec:	c4 5d       	subi	r28, 0xD4	; 212
     6ee:	d4 40       	sbci	r29, 0x04	; 4
     6f0:	c9 52       	subi	r28, 0x29	; 41
     6f2:	db 4f       	sbci	r29, 0xFB	; 251
     6f4:	68 83       	st	Y, r22
     6f6:	c7 5d       	subi	r28, 0xD7	; 215
     6f8:	d4 40       	sbci	r29, 0x04	; 4
     6fa:	c7 52       	subi	r28, 0x27	; 39
     6fc:	db 4f       	sbci	r29, 0xFB	; 251
     6fe:	48 83       	st	Y, r20
     700:	c9 5d       	subi	r28, 0xD9	; 217
     702:	d4 40       	sbci	r29, 0x04	; 4
     704:	cf 51       	subi	r28, 0x1F	; 31
     706:	db 4f       	sbci	r29, 0xFB	; 251
     708:	98 83       	st	Y, r25
     70a:	c1 5e       	subi	r28, 0xE1	; 225
     70c:	d4 40       	sbci	r29, 0x04	; 4
     70e:	cd 51       	subi	r28, 0x1D	; 29
     710:	db 4f       	sbci	r29, 0xFB	; 251
     712:	58 83       	st	Y, r21
     714:	c3 5e       	subi	r28, 0xE3	; 227
     716:	d4 40       	sbci	r29, 0x04	; 4
     718:	cc 51       	subi	r28, 0x1C	; 28
     71a:	db 4f       	sbci	r29, 0xFB	; 251
     71c:	28 83       	st	Y, r18
     71e:	c4 5e       	subi	r28, 0xE4	; 228
     720:	d4 40       	sbci	r29, 0x04	; 4
     722:	c8 51       	subi	r28, 0x18	; 24
     724:	db 4f       	sbci	r29, 0xFB	; 251
     726:	38 83       	st	Y, r19
     728:	c8 5e       	subi	r28, 0xE8	; 232
     72a:	d4 40       	sbci	r29, 0x04	; 4
     72c:	ce 50       	subi	r28, 0x0E	; 14
     72e:	db 4f       	sbci	r29, 0xFB	; 251
     730:	98 83       	st	Y, r25
     732:	c2 5f       	subi	r28, 0xF2	; 242
     734:	d4 40       	sbci	r29, 0x04	; 4
     736:	92 e3       	ldi	r25, 0x32	; 50
     738:	cb 50       	subi	r28, 0x0B	; 11
     73a:	db 4f       	sbci	r29, 0xFB	; 251
     73c:	98 83       	st	Y, r25
     73e:	c5 5f       	subi	r28, 0xF5	; 245
     740:	d4 40       	sbci	r29, 0x04	; 4
     742:	ca 50       	subi	r28, 0x0A	; 10
     744:	db 4f       	sbci	r29, 0xFB	; 251
     746:	88 83       	st	Y, r24
     748:	c6 5f       	subi	r28, 0xF6	; 246
     74a:	d4 40       	sbci	r29, 0x04	; 4
     74c:	84 e6       	ldi	r24, 0x64	; 100
     74e:	c4 50       	subi	r28, 0x04	; 4
     750:	db 4f       	sbci	r29, 0xFB	; 251
     752:	88 83       	st	Y, r24
     754:	cc 5f       	subi	r28, 0xFC	; 252
     756:	d4 40       	sbci	r29, 0x04	; 4
     758:	c4 5f       	subi	r28, 0xF4	; 244
     75a:	da 4f       	sbci	r29, 0xFA	; 250
     75c:	88 83       	st	Y, r24
     75e:	cc 50       	subi	r28, 0x0C	; 12
     760:	d5 40       	sbci	r29, 0x05	; 5
     762:	c3 5e       	subi	r28, 0xE3	; 227
     764:	da 4f       	sbci	r29, 0xFA	; 250
     766:	88 83       	st	Y, r24
     768:	cd 51       	subi	r28, 0x1D	; 29
     76a:	d5 40       	sbci	r29, 0x05	; 5
     76c:	c7 5d       	subi	r28, 0xD7	; 215
     76e:	da 4f       	sbci	r29, 0xFA	; 250
     770:	98 83       	st	Y, r25
     772:	c9 52       	subi	r28, 0x29	; 41
     774:	d5 40       	sbci	r29, 0x05	; 5
     776:	c6 5d       	subi	r28, 0xD6	; 214
     778:	da 4f       	sbci	r29, 0xFA	; 250
     77a:	98 83       	st	Y, r25
     77c:	ca 52       	subi	r28, 0x2A	; 42
     77e:	d5 40       	sbci	r29, 0x05	; 5
     780:	8f e5       	ldi	r24, 0x5F	; 95
     782:	c7 5c       	subi	r28, 0xC7	; 199
     784:	da 4f       	sbci	r29, 0xFA	; 250
     786:	88 83       	st	Y, r24
     788:	c9 53       	subi	r28, 0x39	; 57
     78a:	d5 40       	sbci	r29, 0x05	; 5
     78c:	c2 5c       	subi	r28, 0xC2	; 194
     78e:	da 4f       	sbci	r29, 0xFA	; 250
     790:	28 83       	st	Y, r18
     792:	ce 53       	subi	r28, 0x3E	; 62
     794:	d5 40       	sbci	r29, 0x05	; 5
     796:	8d e2       	ldi	r24, 0x2D	; 45
     798:	c9 5b       	subi	r28, 0xB9	; 185
     79a:	da 4f       	sbci	r29, 0xFA	; 250
     79c:	88 83       	st	Y, r24
     79e:	c7 54       	subi	r28, 0x47	; 71
     7a0:	d5 40       	sbci	r29, 0x05	; 5
     7a2:	c7 5b       	subi	r28, 0xB7	; 183
     7a4:	da 4f       	sbci	r29, 0xFA	; 250
     7a6:	88 83       	st	Y, r24
     7a8:	c9 54       	subi	r28, 0x49	; 73
     7aa:	d5 40       	sbci	r29, 0x05	; 5
     7ac:	c3 5b       	subi	r28, 0xB3	; 179
     7ae:	da 4f       	sbci	r29, 0xFA	; 250
     7b0:	58 83       	st	Y, r21
     7b2:	cd 54       	subi	r28, 0x4D	; 77
     7b4:	d5 40       	sbci	r29, 0x05	; 5
     7b6:	85 e1       	ldi	r24, 0x15	; 21
     7b8:	e0 e2       	ldi	r30, 0x20	; 32
     7ba:	f6 e0       	ldi	r31, 0x06	; 6
     7bc:	de 01       	movw	r26, r28
     7be:	aa 5a       	subi	r26, 0xAA	; 170
     7c0:	ba 4f       	sbci	r27, 0xFA	; 250
     7c2:	01 90       	ld	r0, Z+
     7c4:	0d 92       	st	X+, r0
     7c6:	8a 95       	dec	r24
     7c8:	e1 f7       	brne	.-8      	; 0x7c2 <cocktails_init+0x252>
     7ca:	85 e1       	ldi	r24, 0x15	; 21
     7cc:	e5 e3       	ldi	r30, 0x35	; 53
     7ce:	f6 e0       	ldi	r31, 0x06	; 6
     7d0:	de 01       	movw	r26, r28
     7d2:	a5 59       	subi	r26, 0x95	; 149
     7d4:	ba 4f       	sbci	r27, 0xFA	; 250
     7d6:	01 90       	ld	r0, Z+
     7d8:	0d 92       	st	X+, r0
     7da:	8a 95       	dec	r24
     7dc:	e1 f7       	brne	.-8      	; 0x7d6 <cocktails_init+0x266>
     7de:	10 92 53 0a 	sts	0x0A53, r1	; 0x800a53 <head+0x1>
     7e2:	10 92 52 0a 	sts	0x0A52, r1	; 0x800a52 <head>
     7e6:	9e 01       	movw	r18, r28
     7e8:	2a 5a       	subi	r18, 0xAA	; 170
     7ea:	3a 4f       	sbci	r19, 0xFA	; 250
     7ec:	49 01       	movw	r8, r18
     7ee:	ce 01       	movw	r24, r28
     7f0:	85 59       	subi	r24, 0x95	; 149
     7f2:	9a 4f       	sbci	r25, 0xFA	; 250
     7f4:	5c 01       	movw	r10, r24
     7f6:	fe 01       	movw	r30, r28
     7f8:	31 96       	adiw	r30, 0x01	; 1
     7fa:	6f 01       	movw	r12, r30
     7fc:	10 e0       	ldi	r17, 0x00	; 0
     7fe:	f4 01       	movw	r30, r8
     800:	01 91       	ld	r16, Z+
     802:	4f 01       	movw	r8, r30
     804:	f5 01       	movw	r30, r10
     806:	21 91       	ld	r18, Z+
     808:	5f 01       	movw	r10, r30
     80a:	41 2f       	mov	r20, r17
     80c:	b7 01       	movw	r22, r14
     80e:	c6 01       	movw	r24, r12
     810:	13 de       	rcall	.-986    	; 0x438 <create_new_getraenk>
     812:	bc 01       	movw	r22, r24
     814:	82 e5       	ldi	r24, 0x52	; 82
     816:	9a e0       	ldi	r25, 0x0A	; 10
     818:	80 de       	rcall	.-768    	; 0x51a <insert_at_head>
     81a:	90 93 53 0a 	sts	0x0A53, r25	; 0x800a53 <head+0x1>
     81e:	80 93 52 0a 	sts	0x0A52, r24	; 0x800a52 <head>
     822:	f2 e3       	ldi	r31, 0x32	; 50
     824:	cf 0e       	add	r12, r31
     826:	d1 1c       	adc	r13, r1
     828:	2f e0       	ldi	r18, 0x0F	; 15
     82a:	e2 0e       	add	r14, r18
     82c:	f1 1c       	adc	r15, r1
     82e:	1f 5f       	subi	r17, 0xFF	; 255
     830:	15 31       	cpi	r17, 0x15	; 21
     832:	29 f7       	brne	.-54     	; 0x7fe <cocktails_init+0x28e>
     834:	c1 58       	subi	r28, 0x81	; 129
     836:	da 4f       	sbci	r29, 0xFA	; 250
     838:	0f b6       	in	r0, 0x3f	; 63
     83a:	f8 94       	cli
     83c:	de bf       	out	0x3e, r29	; 62
     83e:	0f be       	out	0x3f, r0	; 63
     840:	cd bf       	out	0x3d, r28	; 61
     842:	df 91       	pop	r29
     844:	cf 91       	pop	r28
     846:	1f 91       	pop	r17
     848:	0f 91       	pop	r16
     84a:	ff 90       	pop	r15
     84c:	ef 90       	pop	r14
     84e:	df 90       	pop	r13
     850:	cf 90       	pop	r12
     852:	bf 90       	pop	r11
     854:	af 90       	pop	r10
     856:	9f 90       	pop	r9
     858:	8f 90       	pop	r8
     85a:	08 95       	ret

0000085c <init_Getraenke_func>:

void init_Getraenke_func()
{
	aktuellesGetraenk = head;
     85c:	80 91 52 0a 	lds	r24, 0x0A52	; 0x800a52 <head>
     860:	90 91 53 0a 	lds	r25, 0x0A53	; 0x800a53 <head+0x1>
     864:	90 93 5f 11 	sts	0x115F, r25	; 0x80115f <aktuellesGetraenk+0x1>
     868:	80 93 5e 11 	sts	0x115E, r24	; 0x80115e <aktuellesGetraenk>
     86c:	08 95       	ret

0000086e <endConversation>:
// 		Uart_Transmit_IT_PC(ch1,(unsigned char)strlen((const char *)ch1));
// 		Uart_Transmit_IT_PC(ch2,(unsigned char)strlen((const char *)ch2));
// 		Uart_Transmit_IT_PC(ch3,(unsigned char)strlen((const char *)ch3));
// 		Uart_Transmit_IT_PC((unsigned char *)"\r\n",(unsigned char)strlen((const char *)ch3));
	}
}
     86e:	cf 93       	push	r28
     870:	df 93       	push	r29
     872:	00 d0       	rcall	.+0      	; 0x874 <endConversation+0x6>
     874:	cd b7       	in	r28, 0x3d	; 61
     876:	de b7       	in	r29, 0x3e	; 62
     878:	9f ef       	ldi	r25, 0xFF	; 255
     87a:	99 83       	std	Y+1, r25	; 0x01
     87c:	9a 83       	std	Y+2, r25	; 0x02
     87e:	9b 83       	std	Y+3, r25	; 0x03
     880:	81 11       	cpse	r24, r1
     882:	04 c0       	rjmp	.+8      	; 0x88c <endConversation+0x1e>
     884:	ce 01       	movw	r24, r28
     886:	01 96       	adiw	r24, 0x01	; 1
     888:	4b d4       	rcall	.+2198   	; 0x1120 <Uart_Transmit_IT_PC>
     88a:	0d c0       	rjmp	.+26     	; 0x8a6 <endConversation+0x38>
     88c:	81 30       	cpi	r24, 0x01	; 1
     88e:	29 f4       	brne	.+10     	; 0x89a <endConversation+0x2c>
     890:	63 e0       	ldi	r22, 0x03	; 3
     892:	ce 01       	movw	r24, r28
     894:	01 96       	adiw	r24, 0x01	; 1
     896:	56 d4       	rcall	.+2220   	; 0x1144 <Uart_Transmit_IT_Display>
     898:	06 c0       	rjmp	.+12     	; 0x8a6 <endConversation+0x38>
     89a:	82 30       	cpi	r24, 0x02	; 2
     89c:	21 f4       	brne	.+8      	; 0x8a6 <endConversation+0x38>
     89e:	63 e0       	ldi	r22, 0x03	; 3
     8a0:	ce 01       	movw	r24, r28
     8a2:	01 96       	adiw	r24, 0x01	; 1
     8a4:	5a d4       	rcall	.+2228   	; 0x115a <Uart_Transmit_IT_ESP>
     8a6:	0f 90       	pop	r0
     8a8:	0f 90       	pop	r0
     8aa:	0f 90       	pop	r0
     8ac:	df 91       	pop	r29
     8ae:	cf 91       	pop	r28
     8b0:	08 95       	ret

000008b2 <nextion_setText>:
     8b2:	cf 93       	push	r28
     8b4:	df 93       	push	r29
     8b6:	eb 01       	movw	r28, r22
     8b8:	41 11       	cpse	r20, r1
     8ba:	0f c0       	rjmp	.+30     	; 0x8da <nextion_setText+0x28>
     8bc:	31 d4       	rcall	.+2146   	; 0x1120 <Uart_Transmit_IT_PC>
     8be:	8e e7       	ldi	r24, 0x7E	; 126
     8c0:	96 e0       	ldi	r25, 0x06	; 6
     8c2:	2e d4       	rcall	.+2140   	; 0x1120 <Uart_Transmit_IT_PC>
     8c4:	84 e8       	ldi	r24, 0x84	; 132
     8c6:	96 e0       	ldi	r25, 0x06	; 6
     8c8:	2b d4       	rcall	.+2134   	; 0x1120 <Uart_Transmit_IT_PC>
     8ca:	ce 01       	movw	r24, r28
     8cc:	29 d4       	rcall	.+2130   	; 0x1120 <Uart_Transmit_IT_PC>
     8ce:	84 e8       	ldi	r24, 0x84	; 132
     8d0:	96 e0       	ldi	r25, 0x06	; 6
     8d2:	26 d4       	rcall	.+2124   	; 0x1120 <Uart_Transmit_IT_PC>
     8d4:	80 e0       	ldi	r24, 0x00	; 0
     8d6:	cb df       	rcall	.-106    	; 0x86e <endConversation>
     8d8:	47 c0       	rjmp	.+142    	; 0x968 <nextion_setText+0xb6>
     8da:	41 30       	cpi	r20, 0x01	; 1
     8dc:	11 f5       	brne	.+68     	; 0x922 <nextion_setText+0x70>
     8de:	fc 01       	movw	r30, r24
     8e0:	01 90       	ld	r0, Z+
     8e2:	00 20       	and	r0, r0
     8e4:	e9 f7       	brne	.-6      	; 0x8e0 <nextion_setText+0x2e>
     8e6:	31 97       	sbiw	r30, 0x01	; 1
     8e8:	bf 01       	movw	r22, r30
     8ea:	68 1b       	sub	r22, r24
     8ec:	79 0b       	sbc	r23, r25
     8ee:	2a d4       	rcall	.+2132   	; 0x1144 <Uart_Transmit_IT_Display>
     8f0:	65 e0       	ldi	r22, 0x05	; 5
     8f2:	8e e7       	ldi	r24, 0x7E	; 126
     8f4:	96 e0       	ldi	r25, 0x06	; 6
     8f6:	26 d4       	rcall	.+2124   	; 0x1144 <Uart_Transmit_IT_Display>
     8f8:	61 e0       	ldi	r22, 0x01	; 1
     8fa:	84 e8       	ldi	r24, 0x84	; 132
     8fc:	96 e0       	ldi	r25, 0x06	; 6
     8fe:	22 d4       	rcall	.+2116   	; 0x1144 <Uart_Transmit_IT_Display>
     900:	fe 01       	movw	r30, r28
     902:	01 90       	ld	r0, Z+
     904:	00 20       	and	r0, r0
     906:	e9 f7       	brne	.-6      	; 0x902 <nextion_setText+0x50>
     908:	31 97       	sbiw	r30, 0x01	; 1
     90a:	bf 01       	movw	r22, r30
     90c:	6c 1b       	sub	r22, r28
     90e:	7d 0b       	sbc	r23, r29
     910:	ce 01       	movw	r24, r28
     912:	18 d4       	rcall	.+2096   	; 0x1144 <Uart_Transmit_IT_Display>
     914:	61 e0       	ldi	r22, 0x01	; 1
     916:	84 e8       	ldi	r24, 0x84	; 132
     918:	96 e0       	ldi	r25, 0x06	; 6
     91a:	14 d4       	rcall	.+2088   	; 0x1144 <Uart_Transmit_IT_Display>
     91c:	81 e0       	ldi	r24, 0x01	; 1
     91e:	a7 df       	rcall	.-178    	; 0x86e <endConversation>
     920:	23 c0       	rjmp	.+70     	; 0x968 <nextion_setText+0xb6>
     922:	42 30       	cpi	r20, 0x02	; 2
     924:	09 f5       	brne	.+66     	; 0x968 <nextion_setText+0xb6>
     926:	fc 01       	movw	r30, r24
     928:	01 90       	ld	r0, Z+
     92a:	00 20       	and	r0, r0
     92c:	e9 f7       	brne	.-6      	; 0x928 <nextion_setText+0x76>
     92e:	31 97       	sbiw	r30, 0x01	; 1
     930:	bf 01       	movw	r22, r30
     932:	68 1b       	sub	r22, r24
     934:	79 0b       	sbc	r23, r25
     936:	11 d4       	rcall	.+2082   	; 0x115a <Uart_Transmit_IT_ESP>
     938:	65 e0       	ldi	r22, 0x05	; 5
     93a:	8e e7       	ldi	r24, 0x7E	; 126
     93c:	96 e0       	ldi	r25, 0x06	; 6
     93e:	0d d4       	rcall	.+2074   	; 0x115a <Uart_Transmit_IT_ESP>
     940:	61 e0       	ldi	r22, 0x01	; 1
     942:	84 e8       	ldi	r24, 0x84	; 132
     944:	96 e0       	ldi	r25, 0x06	; 6
     946:	09 d4       	rcall	.+2066   	; 0x115a <Uart_Transmit_IT_ESP>
     948:	fe 01       	movw	r30, r28
     94a:	01 90       	ld	r0, Z+
     94c:	00 20       	and	r0, r0
     94e:	e9 f7       	brne	.-6      	; 0x94a <nextion_setText+0x98>
     950:	31 97       	sbiw	r30, 0x01	; 1
     952:	bf 01       	movw	r22, r30
     954:	6c 1b       	sub	r22, r28
     956:	7d 0b       	sbc	r23, r29
     958:	ce 01       	movw	r24, r28
     95a:	ff d3       	rcall	.+2046   	; 0x115a <Uart_Transmit_IT_ESP>
     95c:	61 e0       	ldi	r22, 0x01	; 1
     95e:	84 e8       	ldi	r24, 0x84	; 132
     960:	96 e0       	ldi	r25, 0x06	; 6
     962:	fb d3       	rcall	.+2038   	; 0x115a <Uart_Transmit_IT_ESP>
     964:	82 e0       	ldi	r24, 0x02	; 2
     966:	83 df       	rcall	.-250    	; 0x86e <endConversation>
     968:	df 91       	pop	r29
     96a:	cf 91       	pop	r28
     96c:	08 95       	ret

0000096e <nextion_setPicture>:

void nextion_setPicture(unsigned char * x, unsigned char * y, unsigned char * picture, char UART_PORT)
{
     96e:	ef 92       	push	r14
     970:	ff 92       	push	r15
     972:	0f 93       	push	r16
     974:	1f 93       	push	r17
     976:	cf 93       	push	r28
     978:	df 93       	push	r29
     97a:	7c 01       	movw	r14, r24
     97c:	8b 01       	movw	r16, r22
     97e:	ea 01       	movw	r28, r20
	unsigned char * ch3 = (unsigned char *) ",";
	unsigned char * ch4 = y;
	unsigned char * ch5 = (unsigned char *) ",";
	unsigned char * ch6 = picture;

	if(UART_PORT==0)
     980:	21 11       	cpse	r18, r1
     982:	12 c0       	rjmp	.+36     	; 0x9a8 <nextion_setPicture+0x3a>
	{
		Uart_Transmit_IT_PC(ch1);
     984:	8c e8       	ldi	r24, 0x8C	; 140
     986:	96 e0       	ldi	r25, 0x06	; 6
     988:	cb d3       	rcall	.+1942   	; 0x1120 <Uart_Transmit_IT_PC>
		Uart_Transmit_IT_PC(ch2);
     98a:	c7 01       	movw	r24, r14
     98c:	c9 d3       	rcall	.+1938   	; 0x1120 <Uart_Transmit_IT_PC>
		Uart_Transmit_IT_PC(ch3);
     98e:	81 e9       	ldi	r24, 0x91	; 145
     990:	96 e0       	ldi	r25, 0x06	; 6
		Uart_Transmit_IT_PC(ch4);
     992:	c6 d3       	rcall	.+1932   	; 0x1120 <Uart_Transmit_IT_PC>
     994:	c8 01       	movw	r24, r16
		Uart_Transmit_IT_PC(ch5);
     996:	c4 d3       	rcall	.+1928   	; 0x1120 <Uart_Transmit_IT_PC>
     998:	81 e9       	ldi	r24, 0x91	; 145
		Uart_Transmit_IT_PC(ch6);
     99a:	96 e0       	ldi	r25, 0x06	; 6
     99c:	c1 d3       	rcall	.+1922   	; 0x1120 <Uart_Transmit_IT_PC>
     99e:	ce 01       	movw	r24, r28

		endConversation(UART_PORT);
     9a0:	bf d3       	rcall	.+1918   	; 0x1120 <Uart_Transmit_IT_PC>
     9a2:	80 e0       	ldi	r24, 0x00	; 0
     9a4:	64 df       	rcall	.-312    	; 0x86e <endConversation>
	}
	if(UART_PORT==1)
     9a6:	5d c0       	rjmp	.+186    	; 0xa62 <nextion_setPicture+0xf4>
     9a8:	21 30       	cpi	r18, 0x01	; 1
	{
		Uart_Transmit_IT_Display(ch1,(unsigned char)strlen((const char *)ch1));
     9aa:	69 f5       	brne	.+90     	; 0xa06 <nextion_setPicture+0x98>
     9ac:	64 e0       	ldi	r22, 0x04	; 4
     9ae:	8c e8       	ldi	r24, 0x8C	; 140
     9b0:	96 e0       	ldi	r25, 0x06	; 6
     9b2:	c8 d3       	rcall	.+1936   	; 0x1144 <Uart_Transmit_IT_Display>
		Uart_Transmit_IT_Display(ch2,(unsigned char)strlen((const char *)ch2));
     9b4:	f7 01       	movw	r30, r14
     9b6:	01 90       	ld	r0, Z+
     9b8:	00 20       	and	r0, r0
     9ba:	e9 f7       	brne	.-6      	; 0x9b6 <nextion_setPicture+0x48>
     9bc:	31 97       	sbiw	r30, 0x01	; 1
     9be:	bf 01       	movw	r22, r30
     9c0:	6e 19       	sub	r22, r14
     9c2:	7f 09       	sbc	r23, r15
     9c4:	c7 01       	movw	r24, r14
		Uart_Transmit_IT_Display(ch3,(unsigned char)strlen((const char *)ch3));
     9c6:	be d3       	rcall	.+1916   	; 0x1144 <Uart_Transmit_IT_Display>
     9c8:	61 e0       	ldi	r22, 0x01	; 1
     9ca:	81 e9       	ldi	r24, 0x91	; 145
     9cc:	96 e0       	ldi	r25, 0x06	; 6
		Uart_Transmit_IT_Display(ch4,(unsigned char)strlen((const char *)ch4));
     9ce:	ba d3       	rcall	.+1908   	; 0x1144 <Uart_Transmit_IT_Display>
     9d0:	f8 01       	movw	r30, r16
     9d2:	01 90       	ld	r0, Z+
     9d4:	00 20       	and	r0, r0
     9d6:	e9 f7       	brne	.-6      	; 0x9d2 <nextion_setPicture+0x64>
     9d8:	31 97       	sbiw	r30, 0x01	; 1
     9da:	bf 01       	movw	r22, r30
     9dc:	60 1b       	sub	r22, r16
     9de:	71 0b       	sbc	r23, r17
     9e0:	c8 01       	movw	r24, r16
		Uart_Transmit_IT_Display(ch5,(unsigned char)strlen((const char *)ch5));
     9e2:	b0 d3       	rcall	.+1888   	; 0x1144 <Uart_Transmit_IT_Display>
     9e4:	61 e0       	ldi	r22, 0x01	; 1
     9e6:	81 e9       	ldi	r24, 0x91	; 145
     9e8:	96 e0       	ldi	r25, 0x06	; 6
		Uart_Transmit_IT_Display(ch6,(unsigned char)strlen((const char *)ch6));
     9ea:	ac d3       	rcall	.+1880   	; 0x1144 <Uart_Transmit_IT_Display>
     9ec:	fe 01       	movw	r30, r28
     9ee:	01 90       	ld	r0, Z+
     9f0:	00 20       	and	r0, r0
     9f2:	e9 f7       	brne	.-6      	; 0x9ee <nextion_setPicture+0x80>
     9f4:	31 97       	sbiw	r30, 0x01	; 1
     9f6:	bf 01       	movw	r22, r30
     9f8:	6c 1b       	sub	r22, r28
     9fa:	7d 0b       	sbc	r23, r29
     9fc:	ce 01       	movw	r24, r28
		
		endConversation(UART_PORT);
     9fe:	a2 d3       	rcall	.+1860   	; 0x1144 <Uart_Transmit_IT_Display>
     a00:	81 e0       	ldi	r24, 0x01	; 1
     a02:	35 df       	rcall	.-406    	; 0x86e <endConversation>
     a04:	2e c0       	rjmp	.+92     	; 0xa62 <nextion_setPicture+0xf4>
// 		Uart_Transmit_IT_PC(ch5,(unsigned char)strlen((const char *)ch5));
// 		Uart_Transmit_IT_PC(ch6,(unsigned char)strlen((const char *)ch6));
// 		Uart_Transmit_IT_PC((unsigned char *)"\r\n",(unsigned char)strlen((const char *)ch3));

	}
	if(UART_PORT==2)
     a06:	22 30       	cpi	r18, 0x02	; 2
	{
		Uart_Transmit_IT_ESP(ch1,(unsigned char)strlen((const char *)ch1));
     a08:	61 f5       	brne	.+88     	; 0xa62 <nextion_setPicture+0xf4>
     a0a:	64 e0       	ldi	r22, 0x04	; 4
     a0c:	8c e8       	ldi	r24, 0x8C	; 140
     a0e:	96 e0       	ldi	r25, 0x06	; 6
		Uart_Transmit_IT_ESP(ch2,(unsigned char)strlen((const char *)ch2));
     a10:	a4 d3       	rcall	.+1864   	; 0x115a <Uart_Transmit_IT_ESP>
     a12:	f7 01       	movw	r30, r14
     a14:	01 90       	ld	r0, Z+
     a16:	00 20       	and	r0, r0
     a18:	e9 f7       	brne	.-6      	; 0xa14 <nextion_setPicture+0xa6>
     a1a:	31 97       	sbiw	r30, 0x01	; 1
     a1c:	bf 01       	movw	r22, r30
     a1e:	6e 19       	sub	r22, r14
     a20:	7f 09       	sbc	r23, r15
     a22:	c7 01       	movw	r24, r14
		Uart_Transmit_IT_ESP(ch3,(unsigned char)strlen((const char *)ch3));
     a24:	9a d3       	rcall	.+1844   	; 0x115a <Uart_Transmit_IT_ESP>
     a26:	61 e0       	ldi	r22, 0x01	; 1
     a28:	81 e9       	ldi	r24, 0x91	; 145
     a2a:	96 e0       	ldi	r25, 0x06	; 6
		Uart_Transmit_IT_ESP(ch4,(unsigned char)strlen((const char *)ch4));
     a2c:	96 d3       	rcall	.+1836   	; 0x115a <Uart_Transmit_IT_ESP>
     a2e:	f8 01       	movw	r30, r16
     a30:	01 90       	ld	r0, Z+
     a32:	00 20       	and	r0, r0
     a34:	e9 f7       	brne	.-6      	; 0xa30 <nextion_setPicture+0xc2>
     a36:	31 97       	sbiw	r30, 0x01	; 1
     a38:	bf 01       	movw	r22, r30
     a3a:	60 1b       	sub	r22, r16
     a3c:	71 0b       	sbc	r23, r17
		Uart_Transmit_IT_ESP(ch5,(unsigned char)strlen((const char *)ch5));
     a3e:	c8 01       	movw	r24, r16
     a40:	8c d3       	rcall	.+1816   	; 0x115a <Uart_Transmit_IT_ESP>
     a42:	61 e0       	ldi	r22, 0x01	; 1
     a44:	81 e9       	ldi	r24, 0x91	; 145
     a46:	96 e0       	ldi	r25, 0x06	; 6
		Uart_Transmit_IT_ESP(ch6,(unsigned char)strlen((const char *)ch6));
     a48:	88 d3       	rcall	.+1808   	; 0x115a <Uart_Transmit_IT_ESP>
     a4a:	fe 01       	movw	r30, r28
     a4c:	01 90       	ld	r0, Z+
     a4e:	00 20       	and	r0, r0
     a50:	e9 f7       	brne	.-6      	; 0xa4c <nextion_setPicture+0xde>
     a52:	31 97       	sbiw	r30, 0x01	; 1
     a54:	bf 01       	movw	r22, r30
     a56:	6c 1b       	sub	r22, r28
     a58:	7d 0b       	sbc	r23, r29
     a5a:	ce 01       	movw	r24, r28
     a5c:	7e d3       	rcall	.+1788   	; 0x115a <Uart_Transmit_IT_ESP>

		endConversation(UART_PORT);
     a5e:	82 e0       	ldi	r24, 0x02	; 2
     a60:	06 df       	rcall	.-500    	; 0x86e <endConversation>
     a62:	df 91       	pop	r29
// 		Uart_Transmit_IT_PC(ch4,(unsigned char)strlen((const char *)ch4));
// 		Uart_Transmit_IT_PC(ch5,(unsigned char)strlen((const char *)ch5));
// 		Uart_Transmit_IT_PC(ch6,(unsigned char)strlen((const char *)ch6));
// 		Uart_Transmit_IT_PC((unsigned char *)"\r\n",(unsigned char)strlen((const char *)ch3));
	}
}
     a64:	cf 91       	pop	r28
     a66:	1f 91       	pop	r17
     a68:	0f 91       	pop	r16
     a6a:	ff 90       	pop	r15
     a6c:	ef 90       	pop	r14
     a6e:	08 95       	ret

00000a70 <mfrc522_write>:
		Uart_Transmit_IT_PC((uint8_t*)"No reader found \r\n");
	}
}

void mfrc522_write(uint8_t reg, uint8_t data)
{
     a70:	cf 93       	push	r28
     a72:	df 93       	push	r29
     a74:	c8 2f       	mov	r28, r24
     a76:	d6 2f       	mov	r29, r22
	enable_Slave(MFRC522);
     a78:	82 e0       	ldi	r24, 0x02	; 2
     a7a:	c3 d2       	rcall	.+1414   	; 0x1002 <enable_Slave>
	spi_transmit((reg<<1)&0x7E);
     a7c:	8c 2f       	mov	r24, r28
     a7e:	88 0f       	add	r24, r24
     a80:	8e 77       	andi	r24, 0x7E	; 126
     a82:	b9 d2       	rcall	.+1394   	; 0xff6 <spi_transmit>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a84:	85 e3       	ldi	r24, 0x35	; 53
     a86:	8a 95       	dec	r24
     a88:	f1 f7       	brne	.-4      	; 0xa86 <mfrc522_write+0x16>
	_delay_us(10);
	spi_transmit(data);
     a8a:	00 00       	nop
     a8c:	8d 2f       	mov	r24, r29
	disable_Slave(MFRC522);
     a8e:	b3 d2       	rcall	.+1382   	; 0xff6 <spi_transmit>
     a90:	82 e0       	ldi	r24, 0x02	; 2
     a92:	c7 d2       	rcall	.+1422   	; 0x1022 <disable_Slave>
}
     a94:	df 91       	pop	r29
     a96:	cf 91       	pop	r28
     a98:	08 95       	ret

00000a9a <mfrc522_read>:

uint8_t mfrc522_read(uint8_t reg)
{
     a9a:	cf 93       	push	r28
     a9c:	c8 2f       	mov	r28, r24
	uint8_t data;
	enable_Slave(MFRC522);
     a9e:	82 e0       	ldi	r24, 0x02	; 2
     aa0:	b0 d2       	rcall	.+1376   	; 0x1002 <enable_Slave>
	spi_transmit(((reg<<1)&0x7E)|0x80);
     aa2:	8c 2f       	mov	r24, r28
     aa4:	88 0f       	add	r24, r24
     aa6:	8e 77       	andi	r24, 0x7E	; 126
     aa8:	80 68       	ori	r24, 0x80	; 128
     aaa:	a5 d2       	rcall	.+1354   	; 0xff6 <spi_transmit>
	data = spi_transmit(0x00);
     aac:	80 e0       	ldi	r24, 0x00	; 0
     aae:	a3 d2       	rcall	.+1350   	; 0xff6 <spi_transmit>
     ab0:	c8 2f       	mov	r28, r24
	disable_Slave(MFRC522);
     ab2:	82 e0       	ldi	r24, 0x02	; 2
     ab4:	b6 d2       	rcall	.+1388   	; 0x1022 <disable_Slave>
     ab6:	8c 2f       	mov	r24, r28
	return data;
}
     ab8:	cf 91       	pop	r28
     aba:	08 95       	ret

00000abc <mfrc522_reset>:
     abc:	6f e0       	ldi	r22, 0x0F	; 15

void mfrc522_reset()
{
	mfrc522_write(CommandReg,SoftReset_CMD);
     abe:	81 e0       	ldi	r24, 0x01	; 1
     ac0:	d7 cf       	rjmp	.-82     	; 0xa70 <mfrc522_write>
     ac2:	08 95       	ret

00000ac4 <mfrc522_init>:
#include <util/delay.h>

void mfrc522_init()
{
	uint8_t byte;
	mfrc522_reset();
     ac4:	fb df       	rcall	.-10     	; 0xabc <mfrc522_reset>

	mfrc522_write(TModeReg, 0x8D);
     ac6:	6d e8       	ldi	r22, 0x8D	; 141
     ac8:	8a e2       	ldi	r24, 0x2A	; 42
     aca:	d2 df       	rcall	.-92     	; 0xa70 <mfrc522_write>
    mfrc522_write(TPrescalerReg, 0x3E);
     acc:	6e e3       	ldi	r22, 0x3E	; 62
     ace:	8b e2       	ldi	r24, 0x2B	; 43
     ad0:	cf df       	rcall	.-98     	; 0xa70 <mfrc522_write>
    mfrc522_write(TReloadReg_1, 30);   
     ad2:	6e e1       	ldi	r22, 0x1E	; 30
     ad4:	8c e2       	ldi	r24, 0x2C	; 44
     ad6:	cc df       	rcall	.-104    	; 0xa70 <mfrc522_write>
    mfrc522_write(TReloadReg_2, 0);	
     ad8:	60 e0       	ldi	r22, 0x00	; 0
     ada:	8d e2       	ldi	r24, 0x2D	; 45
     adc:	c9 df       	rcall	.-110    	; 0xa70 <mfrc522_write>
	mfrc522_write(TxASKReg, 0x40);	
     ade:	60 e4       	ldi	r22, 0x40	; 64
     ae0:	85 e1       	ldi	r24, 0x15	; 21
	mfrc522_write(ModeReg, 0x3D);
     ae2:	c6 df       	rcall	.-116    	; 0xa70 <mfrc522_write>
     ae4:	6d e3       	ldi	r22, 0x3D	; 61
     ae6:	81 e1       	ldi	r24, 0x11	; 17
     ae8:	c3 df       	rcall	.-122    	; 0xa70 <mfrc522_write>
	
	byte = mfrc522_read(TxControlReg);
     aea:	84 e1       	ldi	r24, 0x14	; 20
     aec:	d6 df       	rcall	.-84     	; 0xa9a <mfrc522_read>
	if(!(byte&0x03))
     aee:	98 2f       	mov	r25, r24
     af0:	93 70       	andi	r25, 0x03	; 3
	{
		mfrc522_write(TxControlReg,byte|0x03);
     af2:	21 f4       	brne	.+8      	; 0xafc <mfrc522_init+0x38>
     af4:	68 2f       	mov	r22, r24
     af6:	63 60       	ori	r22, 0x03	; 3
     af8:	84 e1       	ldi	r24, 0x14	; 20
	}
	
	byte = mfrc522_read(VersionReg);
     afa:	ba df       	rcall	.-140    	; 0xa70 <mfrc522_write>
     afc:	87 e3       	ldi	r24, 0x37	; 55
	
	if(byte == 0x92)
     afe:	cd df       	rcall	.-102    	; 0xa9a <mfrc522_read>
     b00:	82 39       	cpi	r24, 0x92	; 146
	{
		Uart_Transmit_IT_PC((uint8_t*)"MIFARE RC522v2 \r\n");
     b02:	39 f4       	brne	.+14     	; 0xb12 <mfrc522_init+0x4e>
     b04:	83 e9       	ldi	r24, 0x93	; 147
     b06:	96 e0       	ldi	r25, 0x06	; 6
		Uart_Transmit_IT_PC((uint8_t*)"Detected \r\n");
     b08:	0b d3       	rcall	.+1558   	; 0x1120 <Uart_Transmit_IT_PC>
     b0a:	85 ea       	ldi	r24, 0xA5	; 165
     b0c:	96 e0       	ldi	r25, 0x06	; 6
     b0e:	08 c3       	rjmp	.+1552   	; 0x1120 <Uart_Transmit_IT_PC>
		
	}
	else if(byte == 0x91 || byte==0x90)
     b10:	08 95       	ret
     b12:	80 59       	subi	r24, 0x90	; 144
	{
		Uart_Transmit_IT_PC((uint8_t*)"MIFARE RC522v1 \r\n");
     b14:	82 30       	cpi	r24, 0x02	; 2
     b16:	38 f4       	brcc	.+14     	; 0xb26 <mfrc522_init+0x62>
     b18:	81 eb       	ldi	r24, 0xB1	; 177
     b1a:	96 e0       	ldi	r25, 0x06	; 6
		Uart_Transmit_IT_PC((uint8_t*)"Detected \r\n");
     b1c:	01 d3       	rcall	.+1538   	; 0x1120 <Uart_Transmit_IT_PC>
     b1e:	85 ea       	ldi	r24, 0xA5	; 165
     b20:	96 e0       	ldi	r25, 0x06	; 6
     b22:	fe c2       	rjmp	.+1532   	; 0x1120 <Uart_Transmit_IT_PC>
     b24:	08 95       	ret
	}
	else
	{
		Uart_Transmit_IT_PC((uint8_t*)"No reader found \r\n");
     b26:	83 ec       	ldi	r24, 0xC3	; 195
     b28:	96 e0       	ldi	r25, 0x06	; 6
     b2a:	fa c2       	rjmp	.+1524   	; 0x1120 <Uart_Transmit_IT_PC>
     b2c:	08 95       	ret

00000b2e <mfrc522_to_card>:
     b2e:	3f 92       	push	r3
   
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
     b30:	4f 92       	push	r4
     b32:	5f 92       	push	r5
     b34:	6f 92       	push	r6
     b36:	7f 92       	push	r7
     b38:	8f 92       	push	r8
     b3a:	9f 92       	push	r9
     b3c:	af 92       	push	r10
     b3e:	bf 92       	push	r11
     b40:	cf 92       	push	r12
     b42:	df 92       	push	r13
     b44:	ef 92       	push	r14
     b46:	ff 92       	push	r15
     b48:	0f 93       	push	r16
     b4a:	1f 93       	push	r17
     b4c:	cf 93       	push	r28
     b4e:	df 93       	push	r29
     b50:	98 2e       	mov	r9, r24
     b52:	f6 2e       	mov	r15, r22
     b54:	e7 2e       	mov	r14, r23
     b56:	44 2e       	mov	r4, r20
     b58:	82 2e       	mov	r8, r18
     b5a:	33 2e       	mov	r3, r19
     b5c:	58 01       	movw	r10, r16
    uint8_t lastBits;
    uint8_t n;
    uint8_t	tmp;
    uint32_t i;

    switch (cmd)
     b5e:	8c e0       	ldi	r24, 0x0C	; 12
     b60:	98 16       	cp	r9, r24
     b62:	09 f4       	brne	.+2      	; 0xb66 <mfrc522_to_card+0x38>
     b64:	ba c0       	rjmp	.+372    	; 0xcda <mfrc522_to_card+0x1ac>
     b66:	ee e0       	ldi	r30, 0x0E	; 14
     b68:	9e 12       	cpse	r9, r30
     b6a:	03 c0       	rjmp	.+6      	; 0xb72 <mfrc522_to_card+0x44>
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
     b6c:	10 e1       	ldi	r17, 0x10	; 16

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
     b6e:	02 e1       	ldi	r16, 0x12	; 18
     b70:	02 c0       	rjmp	.+4      	; 0xb76 <mfrc522_to_card+0x48>

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
     b72:	10 e0       	ldi	r17, 0x00	; 0
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
     b74:	00 e0       	ldi	r16, 0x00	; 0
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     b76:	84 e0       	ldi	r24, 0x04	; 4
     b78:	90 df       	rcall	.-224    	; 0xa9a <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     b7a:	68 2f       	mov	r22, r24
     b7c:	6f 77       	andi	r22, 0x7F	; 127
     b7e:	84 e0       	ldi	r24, 0x04	; 4
     b80:	77 df       	rcall	.-274    	; 0xa70 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     b82:	8a e0       	ldi	r24, 0x0A	; 10
     b84:	8a df       	rcall	.-236    	; 0xa9a <mfrc522_read>
     b86:	68 2f       	mov	r22, r24
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     b88:	60 68       	ori	r22, 0x80	; 128
     b8a:	8a e0       	ldi	r24, 0x0A	; 10
     b8c:	71 df       	rcall	.-286    	; 0xa70 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     b8e:	60 e0       	ldi	r22, 0x00	; 0
     b90:	81 e0       	ldi	r24, 0x01	; 1
     b92:	6e df       	rcall	.-292    	; 0xa70 <mfrc522_write>
     b94:	51 2c       	mov	r5, r1

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     b96:	61 2c       	mov	r6, r1
     b98:	71 2c       	mov	r7, r1
     b9a:	41 14       	cp	r4, r1
     b9c:	51 04       	cpc	r5, r1
     b9e:	61 04       	cpc	r6, r1
     ba0:	71 04       	cpc	r7, r1
     ba2:	19 f4       	brne	.+6      	; 0xbaa <mfrc522_to_card+0x7c>
     ba4:	14 c0       	rjmp	.+40     	; 0xbce <mfrc522_to_card+0xa0>
     ba6:	10 e3       	ldi	r17, 0x30	; 48
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
     ba8:	07 e7       	ldi	r16, 0x77	; 119
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
     baa:	cf 2d       	mov	r28, r15
     bac:	de 2d       	mov	r29, r14
     bae:	c1 2c       	mov	r12, r1
     bb0:	d1 2c       	mov	r13, r1
     bb2:	76 01       	movw	r14, r12
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
     bb4:	69 91       	ld	r22, Y+
     bb6:	89 e0       	ldi	r24, 0x09	; 9
     bb8:	5b df       	rcall	.-330    	; 0xa70 <mfrc522_write>
     bba:	ff ef       	ldi	r31, 0xFF	; 255
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     bbc:	cf 1a       	sub	r12, r31
     bbe:	df 0a       	sbc	r13, r31
     bc0:	ef 0a       	sbc	r14, r31
     bc2:	ff 0a       	sbc	r15, r31
     bc4:	c4 14       	cp	r12, r4
     bc6:	d5 04       	cpc	r13, r5
     bc8:	e6 04       	cpc	r14, r6
     bca:	f7 04       	cpc	r15, r7
     bcc:	98 f3       	brcs	.-26     	; 0xbb4 <mfrc522_to_card+0x86>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     bce:	69 2d       	mov	r22, r9
     bd0:	81 e0       	ldi	r24, 0x01	; 1
     bd2:	4e df       	rcall	.-356    	; 0xa70 <mfrc522_write>
    if (cmd == Transceive_CMD)
     bd4:	8c e0       	ldi	r24, 0x0C	; 12
     bd6:	98 12       	cpse	r9, r24
    {    
		n=mfrc522_read(BitFramingReg);
     bd8:	06 c0       	rjmp	.+12     	; 0xbe6 <mfrc522_to_card+0xb8>
     bda:	8d e0       	ldi	r24, 0x0D	; 13
		mfrc522_write(BitFramingReg,n|0x80);  
     bdc:	5e df       	rcall	.-324    	; 0xa9a <mfrc522_read>
     bde:	68 2f       	mov	r22, r24
     be0:	60 68       	ori	r22, 0x80	; 128
     be2:	8d e0       	ldi	r24, 0x0D	; 13
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = mfrc522_read(ComIrqReg);
     be4:	45 df       	rcall	.-374    	; 0xa70 <mfrc522_write>
     be6:	84 e0       	ldi	r24, 0x04	; 4
     be8:	58 df       	rcall	.-336    	; 0xa9a <mfrc522_read>
     bea:	f8 2e       	mov	r15, r24
     bec:	c0 e0       	ldi	r28, 0x00	; 0
     bee:	d0 e0       	ldi	r29, 0x00	; 0
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
     bf0:	11 60       	ori	r17, 0x01	; 1
     bf2:	09 c0       	rjmp	.+18     	; 0xc06 <mfrc522_to_card+0xd8>
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = mfrc522_read(ComIrqReg);
     bf4:	84 e0       	ldi	r24, 0x04	; 4
     bf6:	51 df       	rcall	.-350    	; 0xa9a <mfrc522_read>
     bf8:	f8 2e       	mov	r15, r24
     bfa:	21 96       	adiw	r28, 0x01	; 1
     bfc:	cf 3c       	cpi	r28, 0xCF	; 207
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
     bfe:	e7 e0       	ldi	r30, 0x07	; 7
     c00:	de 07       	cpc	r29, r30
     c02:	09 f4       	brne	.+2      	; 0xc06 <mfrc522_to_card+0xd8>
     c04:	83 c0       	rjmp	.+262    	; 0xd0c <mfrc522_to_card+0x1de>
     c06:	81 2f       	mov	r24, r17
     c08:	8f 21       	and	r24, r15
     c0a:	a1 f3       	breq	.-24     	; 0xbf4 <mfrc522_to_card+0xc6>
     c0c:	87 c0       	rjmp	.+270    	; 0xd1c <mfrc522_to_card+0x1ee>
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
            if (n & irqEn & 0x01)
     c0e:	01 70       	andi	r16, 0x01	; 1
     c10:	f0 22       	and	r15, r16
            {   
				status = CARD_NOT_FOUND;			//??   
     c12:	11 f0       	breq	.+4      	; 0xc18 <mfrc522_to_card+0xea>
     c14:	c2 e0       	ldi	r28, 0x02	; 2
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
     c16:	01 c0       	rjmp	.+2      	; 0xc1a <mfrc522_to_card+0xec>
            if (n & irqEn & 0x01)
            {   
				status = CARD_NOT_FOUND;			//??   
			}

            if (cmd == Transceive_CMD)
     c18:	c1 e0       	ldi	r28, 0x01	; 1
     c1a:	fc e0       	ldi	r31, 0x0C	; 12
     c1c:	9f 12       	cpse	r9, r31
            {
               	n = mfrc522_read(FIFOLevelReg);
     c1e:	8a c0       	rjmp	.+276    	; 0xd34 <mfrc522_to_card+0x206>
     c20:	8a e0       	ldi	r24, 0x0A	; 10
     c22:	3b df       	rcall	.-394    	; 0xa9a <mfrc522_read>
     c24:	48 2e       	mov	r4, r24
              	lastBits = mfrc522_read(ControlReg) & 0x07;
     c26:	8c e0       	ldi	r24, 0x0C	; 12
     c28:	38 df       	rcall	.-400    	; 0xa9a <mfrc522_read>
     c2a:	28 2f       	mov	r18, r24
     c2c:	27 70       	andi	r18, 0x07	; 7
     c2e:	a9 f0       	breq	.+42     	; 0xc5a <mfrc522_to_card+0x12c>
                if (lastBits)
     c30:	84 2d       	mov	r24, r4
                {   
					*back_data_len = (n-1)*8 + lastBits;   
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	01 97       	sbiw	r24, 0x01	; 1
     c36:	88 0f       	add	r24, r24
     c38:	99 1f       	adc	r25, r25
     c3a:	88 0f       	add	r24, r24
     c3c:	99 1f       	adc	r25, r25
     c3e:	88 0f       	add	r24, r24
     c40:	99 1f       	adc	r25, r25
     c42:	82 0f       	add	r24, r18
     c44:	91 1d       	adc	r25, r1
     c46:	09 2e       	mov	r0, r25
     c48:	00 0c       	add	r0, r0
     c4a:	aa 0b       	sbc	r26, r26
     c4c:	bb 0b       	sbc	r27, r27
     c4e:	f5 01       	movw	r30, r10
     c50:	80 83       	st	Z, r24
     c52:	91 83       	std	Z+1, r25	; 0x01
     c54:	a2 83       	std	Z+2, r26	; 0x02
     c56:	b3 83       	std	Z+3, r27	; 0x03
     c58:	11 c0       	rjmp	.+34     	; 0xc7c <mfrc522_to_card+0x14e>
     c5a:	84 2d       	mov	r24, r4
				}
                else
                {   
					*back_data_len = n*8;   
     c5c:	90 e0       	ldi	r25, 0x00	; 0
     c5e:	88 0f       	add	r24, r24
     c60:	99 1f       	adc	r25, r25
     c62:	88 0f       	add	r24, r24
     c64:	99 1f       	adc	r25, r25
     c66:	88 0f       	add	r24, r24
     c68:	99 1f       	adc	r25, r25
     c6a:	09 2e       	mov	r0, r25
     c6c:	00 0c       	add	r0, r0
     c6e:	aa 0b       	sbc	r26, r26
     c70:	bb 0b       	sbc	r27, r27
     c72:	f5 01       	movw	r30, r10
     c74:	80 83       	st	Z, r24
     c76:	91 83       	std	Z+1, r25	; 0x01
     c78:	a2 83       	std	Z+2, r26	; 0x02
     c7a:	b3 83       	std	Z+3, r27	; 0x03
     c7c:	44 20       	and	r4, r4
				}

                if (n == 0)
     c7e:	71 f0       	breq	.+28     	; 0xc9c <mfrc522_to_card+0x16e>
     c80:	84 2d       	mov	r24, r4
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     c82:	81 31       	cpi	r24, 0x11	; 17
     c84:	08 f0       	brcs	.+2      	; 0xc88 <mfrc522_to_card+0x15a>
     c86:	80 e1       	ldi	r24, 0x10	; 16
     c88:	48 2e       	mov	r4, r24
     c8a:	51 2c       	mov	r5, r1
     c8c:	61 2c       	mov	r6, r1
     c8e:	71 2c       	mov	r7, r1
     c90:	41 14       	cp	r4, r1
     c92:	51 04       	cpc	r5, r1
     c94:	61 04       	cpc	r6, r1
     c96:	71 04       	cpc	r7, r1
     c98:	29 f4       	brne	.+10     	; 0xca4 <mfrc522_to_card+0x176>
     c9a:	4c c0       	rjmp	.+152    	; 0xd34 <mfrc522_to_card+0x206>
     c9c:	41 2c       	mov	r4, r1
     c9e:	51 2c       	mov	r5, r1
     ca0:	32 01       	movw	r6, r4
     ca2:	43 94       	inc	r4
     ca4:	08 2d       	mov	r16, r8
     ca6:	13 2d       	mov	r17, r3
     ca8:	c1 2c       	mov	r12, r1
     caa:	d1 2c       	mov	r13, r1
     cac:	76 01       	movw	r14, r12
                {   
					back_data[i] = mfrc522_read(FIFODataReg);    
     cae:	89 e0       	ldi	r24, 0x09	; 9
     cb0:	f4 de       	rcall	.-536    	; 0xa9a <mfrc522_read>
     cb2:	f8 01       	movw	r30, r16
     cb4:	81 93       	st	Z+, r24
     cb6:	8f 01       	movw	r16, r30
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     cb8:	ff ef       	ldi	r31, 0xFF	; 255
     cba:	cf 1a       	sub	r12, r31
     cbc:	df 0a       	sbc	r13, r31
     cbe:	ef 0a       	sbc	r14, r31
     cc0:	ff 0a       	sbc	r15, r31
     cc2:	c4 14       	cp	r12, r4
     cc4:	d5 04       	cpc	r13, r5
     cc6:	e6 04       	cpc	r14, r6
     cc8:	f7 04       	cpc	r15, r7
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     cca:	88 f3       	brcs	.-30     	; 0xcae <mfrc522_to_card+0x180>
     ccc:	33 c0       	rjmp	.+102    	; 0xd34 <mfrc522_to_card+0x206>
     cce:	6c e0       	ldi	r22, 0x0C	; 12
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
     cd0:	81 e0       	ldi	r24, 0x01	; 1
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
     cd2:	ce de       	rcall	.-612    	; 0xa70 <mfrc522_write>
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     cd4:	10 e3       	ldi	r17, 0x30	; 48
     cd6:	07 e7       	ldi	r16, 0x77	; 119
     cd8:	80 cf       	rjmp	.-256    	; 0xbda <mfrc522_to_card+0xac>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     cda:	84 e0       	ldi	r24, 0x04	; 4
     cdc:	de de       	rcall	.-580    	; 0xa9a <mfrc522_read>
     cde:	68 2f       	mov	r22, r24
     ce0:	6f 77       	andi	r22, 0x7F	; 127
     ce2:	84 e0       	ldi	r24, 0x04	; 4
    n=mfrc522_read(FIFOLevelReg);
     ce4:	c5 de       	rcall	.-630    	; 0xa70 <mfrc522_write>
     ce6:	8a e0       	ldi	r24, 0x0A	; 10
     ce8:	d8 de       	rcall	.-592    	; 0xa9a <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     cea:	68 2f       	mov	r22, r24
     cec:	60 68       	ori	r22, 0x80	; 128
     cee:	8a e0       	ldi	r24, 0x0A	; 10
     cf0:	bf de       	rcall	.-642    	; 0xa70 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     cf2:	60 e0       	ldi	r22, 0x00	; 0
     cf4:	81 e0       	ldi	r24, 0x01	; 1
     cf6:	bc de       	rcall	.-648    	; 0xa70 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     cf8:	51 2c       	mov	r5, r1
     cfa:	61 2c       	mov	r6, r1
     cfc:	71 2c       	mov	r7, r1
     cfe:	41 14       	cp	r4, r1
     d00:	51 04       	cpc	r5, r1
     d02:	61 04       	cpc	r6, r1
     d04:	71 04       	cpc	r7, r1
     d06:	09 f0       	breq	.+2      	; 0xd0a <mfrc522_to_card+0x1dc>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     d08:	4e cf       	rjmp	.-356    	; 0xba6 <mfrc522_to_card+0x78>
     d0a:	e1 cf       	rjmp	.-62     	; 0xcce <mfrc522_to_card+0x1a0>
     d0c:	8d e0       	ldi	r24, 0x0D	; 13
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     d0e:	c5 de       	rcall	.-630    	; 0xa9a <mfrc522_read>
     d10:	68 2f       	mov	r22, r24
     d12:	6f 77       	andi	r22, 0x7F	; 127
     d14:	8d e0       	ldi	r24, 0x0D	; 13
     d16:	ac de       	rcall	.-680    	; 0xa70 <mfrc522_write>
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
     d18:	c3 e0       	ldi	r28, 0x03	; 3
     d1a:	0c c0       	rjmp	.+24     	; 0xd34 <mfrc522_to_card+0x206>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     d1c:	8d e0       	ldi	r24, 0x0D	; 13
     d1e:	bd de       	rcall	.-646    	; 0xa9a <mfrc522_read>
     d20:	68 2f       	mov	r22, r24
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     d22:	6f 77       	andi	r22, 0x7F	; 127
     d24:	8d e0       	ldi	r24, 0x0D	; 13
     d26:	a4 de       	rcall	.-696    	; 0xa70 <mfrc522_write>
     d28:	86 e0       	ldi	r24, 0x06	; 6
     d2a:	b7 de       	rcall	.-658    	; 0xa9a <mfrc522_read>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
     d2c:	8b 71       	andi	r24, 0x1B	; 27
     d2e:	09 f4       	brne	.+2      	; 0xd32 <mfrc522_to_card+0x204>
     d30:	6e cf       	rjmp	.-292    	; 0xc0e <mfrc522_to_card+0xe0>
     d32:	c3 e0       	ldi	r28, 0x03	; 3
     d34:	8c 2f       	mov	r24, r28
     d36:	df 91       	pop	r29
				}
            }
        }
        else
        {   
			status = ERROR;  
     d38:	cf 91       	pop	r28
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //mfrc522_write(cmdReg, PCD_IDLE); 

    return status;
}
     d3a:	1f 91       	pop	r17
     d3c:	0f 91       	pop	r16
     d3e:	ff 90       	pop	r15
     d40:	ef 90       	pop	r14
     d42:	df 90       	pop	r13
     d44:	cf 90       	pop	r12
     d46:	bf 90       	pop	r11
     d48:	af 90       	pop	r10
     d4a:	9f 90       	pop	r9
     d4c:	8f 90       	pop	r8
     d4e:	7f 90       	pop	r7
     d50:	6f 90       	pop	r6
     d52:	5f 90       	pop	r5
     d54:	4f 90       	pop	r4
     d56:	3f 90       	pop	r3
     d58:	08 95       	ret

00000d5a <mfrc522_request>:
     d5a:	ef 92       	push	r14
     d5c:	ff 92       	push	r15
     d5e:	0f 93       	push	r16
{
	mfrc522_write(CommandReg,SoftReset_CMD);
}

uint8_t	mfrc522_request(uint8_t req_mode, uint8_t * tag_type)
{
     d60:	1f 93       	push	r17
     d62:	cf 93       	push	r28
     d64:	df 93       	push	r29
     d66:	00 d0       	rcall	.+0      	; 0xd68 <mfrc522_request+0xe>
     d68:	1f 92       	push	r1
     d6a:	cd b7       	in	r28, 0x3d	; 61
     d6c:	de b7       	in	r29, 0x3e	; 62
     d6e:	18 2f       	mov	r17, r24
     d70:	7b 01       	movw	r14, r22
	uint8_t  status;  
	uint32_t backBits;//The received data bits

	mfrc522_write(BitFramingReg, 0x07);//TxLastBists = BitFramingReg[2..0]	???
     d72:	67 e0       	ldi	r22, 0x07	; 7
     d74:	8d e0       	ldi	r24, 0x0D	; 13
     d76:	7c de       	rcall	.-776    	; 0xa70 <mfrc522_write>
	
	tag_type[0] = req_mode;
     d78:	f7 01       	movw	r30, r14
     d7a:	10 83       	st	Z, r17
	status = mfrc522_to_card(Transceive_CMD, tag_type, 1, tag_type, &backBits);
     d7c:	8e 01       	movw	r16, r28
     d7e:	0f 5f       	subi	r16, 0xFF	; 255
     d80:	1f 4f       	sbci	r17, 0xFF	; 255
     d82:	97 01       	movw	r18, r14
     d84:	41 e0       	ldi	r20, 0x01	; 1
     d86:	b7 01       	movw	r22, r14
     d88:	8c e0       	ldi	r24, 0x0C	; 12
     d8a:	d1 de       	rcall	.-606    	; 0xb2e <mfrc522_to_card>

	if ((status != CARD_FOUND) || (backBits != 0x10))
     d8c:	81 30       	cpi	r24, 0x01	; 1
     d8e:	59 f4       	brne	.+22     	; 0xda6 <mfrc522_request+0x4c>
     d90:	49 81       	ldd	r20, Y+1	; 0x01
     d92:	5a 81       	ldd	r21, Y+2	; 0x02
     d94:	6b 81       	ldd	r22, Y+3	; 0x03
     d96:	7c 81       	ldd	r23, Y+4	; 0x04
     d98:	40 31       	cpi	r20, 0x10	; 16
     d9a:	51 05       	cpc	r21, r1
     d9c:	61 05       	cpc	r22, r1
     d9e:	71 05       	cpc	r23, r1
     da0:	19 f0       	breq	.+6      	; 0xda8 <mfrc522_request+0x4e>
	{    
		status = ERROR;
     da2:	83 e0       	ldi	r24, 0x03	; 3
     da4:	01 c0       	rjmp	.+2      	; 0xda8 <mfrc522_request+0x4e>
     da6:	83 e0       	ldi	r24, 0x03	; 3
	}
   
	return status;
}
     da8:	0f 90       	pop	r0
     daa:	0f 90       	pop	r0
     dac:	0f 90       	pop	r0
     dae:	0f 90       	pop	r0
     db0:	df 91       	pop	r29
     db2:	cf 91       	pop	r28
     db4:	1f 91       	pop	r17
     db6:	0f 91       	pop	r16
     db8:	ff 90       	pop	r15
     dba:	ef 90       	pop	r14
     dbc:	08 95       	ret

00000dbe <mfrc522_get_card_serial>:
    return status;
}


uint8_t mfrc522_get_card_serial(uint8_t * serial_out)
{
     dbe:	ef 92       	push	r14
     dc0:	ff 92       	push	r15
     dc2:	0f 93       	push	r16
     dc4:	1f 93       	push	r17
     dc6:	cf 93       	push	r28
     dc8:	df 93       	push	r29
     dca:	00 d0       	rcall	.+0      	; 0xdcc <mfrc522_get_card_serial+0xe>
     dcc:	1f 92       	push	r1
     dce:	cd b7       	in	r28, 0x3d	; 61
     dd0:	de b7       	in	r29, 0x3e	; 62
     dd2:	7c 01       	movw	r14, r24
	uint8_t status;
    uint8_t i;
	uint8_t serNumCheck=0;
    uint32_t unLen;
    
	mfrc522_write(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
     dd4:	60 e0       	ldi	r22, 0x00	; 0
     dd6:	8d e0       	ldi	r24, 0x0D	; 13
     dd8:	4b de       	rcall	.-874    	; 0xa70 <mfrc522_write>
 
    serial_out[0] = PICC_ANTICOLL;
     dda:	83 e9       	ldi	r24, 0x93	; 147
     ddc:	f7 01       	movw	r30, r14
     dde:	80 83       	st	Z, r24
    serial_out[1] = 0x20;
     de0:	80 e2       	ldi	r24, 0x20	; 32
     de2:	81 83       	std	Z+1, r24	; 0x01
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);
     de4:	8e 01       	movw	r16, r28
     de6:	0f 5f       	subi	r16, 0xFF	; 255
     de8:	1f 4f       	sbci	r17, 0xFF	; 255
     dea:	97 01       	movw	r18, r14
     dec:	42 e0       	ldi	r20, 0x02	; 2
     dee:	b7 01       	movw	r22, r14
     df0:	8c e0       	ldi	r24, 0x0C	; 12
     df2:	9d de       	rcall	.-710    	; 0xb2e <mfrc522_to_card>

    if (status == CARD_FOUND)
     df4:	81 30       	cpi	r24, 0x01	; 1
     df6:	71 f4       	brne	.+28     	; 0xe14 <mfrc522_get_card_serial+0x56>
     df8:	f7 01       	movw	r30, r14
     dfa:	a7 01       	movw	r20, r14
     dfc:	4c 5f       	subi	r20, 0xFC	; 252
     dfe:	5f 4f       	sbci	r21, 0xFF	; 255
     e00:	90 e0       	ldi	r25, 0x00	; 0
	{
		//Check card serial number
		for (i=0; i<4; i++)
		{   
		 	serNumCheck ^= serial_out[i];
     e02:	21 91       	ld	r18, Z+
     e04:	92 27       	eor	r25, r18
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);

    if (status == CARD_FOUND)
	{
		//Check card serial number
		for (i=0; i<4; i++)
     e06:	4e 17       	cp	r20, r30
     e08:	5f 07       	cpc	r21, r31
     e0a:	d9 f7       	brne	.-10     	; 0xe02 <mfrc522_get_card_serial+0x44>
		{   
		 	serNumCheck ^= serial_out[i];
		}
		if (serNumCheck != serial_out[i])
     e0c:	f7 01       	movw	r30, r14
     e0e:	24 81       	ldd	r18, Z+4	; 0x04
     e10:	92 13       	cpse	r25, r18
		{   
			status = ERROR;    
     e12:	83 e0       	ldi	r24, 0x03	; 3
		}
    }
    return status;
}
     e14:	0f 90       	pop	r0
     e16:	0f 90       	pop	r0
     e18:	0f 90       	pop	r0
     e1a:	0f 90       	pop	r0
     e1c:	df 91       	pop	r29
     e1e:	cf 91       	pop	r28
     e20:	1f 91       	pop	r17
     e22:	0f 91       	pop	r16
     e24:	ff 90       	pop	r15
     e26:	ef 90       	pop	r14
     e28:	08 95       	ret

00000e2a <check_Communication_Input_MFRC522>:

void check_Communication_Input_MFRC522(void)
{
     e2a:	0f 93       	push	r16
     e2c:	1f 93       	push	r17
     e2e:	cf 93       	push	r28
     e30:	df 93       	push	r29
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
     e36:	60 97       	sbiw	r28, 0x10	; 16
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	f8 94       	cli
     e3c:	de bf       	out	0x3e, r29	; 62
     e3e:	0f be       	out	0x3f, r0	; 63
     e40:	cd bf       	out	0x3d, r28	; 61
	char byte;
	uint8_t str[MAX_LEN];
	
	byte = mfrc522_read(ComIEnReg);
     e42:	82 e0       	ldi	r24, 0x02	; 2
     e44:	2a de       	rcall	.-940    	; 0xa9a <mfrc522_read>
	// 		ch0 = (unsigned char *)byte;
	// 		Uart_Transmit_IT_PC(ch0,1);
	// 		ch0 = (unsigned char *)"\r\n";
	// 		Uart_Transmit_IT_PC(ch0,(unsigned char)strlen((const char *)ch0));

	mfrc522_write(ComIEnReg,byte|0x20);
     e46:	68 2f       	mov	r22, r24
     e48:	60 62       	ori	r22, 0x20	; 32
     e4a:	82 e0       	ldi	r24, 0x02	; 2
     e4c:	11 de       	rcall	.-990    	; 0xa70 <mfrc522_write>

	byte = mfrc522_read(DivIEnReg);
     e4e:	83 e0       	ldi	r24, 0x03	; 3
     e50:	24 de       	rcall	.-952    	; 0xa9a <mfrc522_read>
     e52:	68 2f       	mov	r22, r24
	// 		ch0 = (unsigned char *)byte;
	// 		Uart_Transmit_IT_PC(ch0,1);
	// 		ch0 = (unsigned char *)"\r\n";
	// 		Uart_Transmit_IT_PC(ch0,(unsigned char)strlen((const char *)ch0));
	
	mfrc522_write(DivIEnReg,byte|0x80);
     e54:	60 68       	ori	r22, 0x80	; 128
     e56:	83 e0       	ldi	r24, 0x03	; 3
     e58:	0b de       	rcall	.-1002   	; 0xa70 <mfrc522_write>
     e5a:	be 01       	movw	r22, r28
	
	byte = mfrc522_request(PICC_REQALL,str);
     e5c:	6f 5f       	subi	r22, 0xFF	; 255
     e5e:	7f 4f       	sbci	r23, 0xFF	; 255
     e60:	82 e5       	ldi	r24, 0x52	; 82
     e62:	7b df       	rcall	.-266    	; 0xd5a <mfrc522_request>
     e64:	81 30       	cpi	r24, 0x01	; 1
	// 		ch0 = (unsigned char *) byte;
	// 	 	Uart_Transmit_IT_PC(ch0,strlen((const char*)ch0));
	// 		ch0 = (unsigned char *)"\r\n";
	// 	 	Uart_Transmit_IT_PC(ch0,strlen((const char*)ch0));

	if(byte == CARD_FOUND)
     e66:	09 f0       	breq	.+2      	; 0xe6a <check_Communication_Input_MFRC522+0x40>
     e68:	3d c0       	rjmp	.+122    	; 0xee4 <check_Communication_Input_MFRC522+0xba>
	{
		byte = mfrc522_get_card_serial(str);
     e6a:	ce 01       	movw	r24, r28
     e6c:	01 96       	adiw	r24, 0x01	; 1
     e6e:	a7 df       	rcall	.-178    	; 0xdbe <mfrc522_get_card_serial>
		Uart_Transmit_IT_PC((unsigned char *)str);
     e70:	ce 01       	movw	r24, r28
     e72:	01 96       	adiw	r24, 0x01	; 1
     e74:	55 d1       	rcall	.+682    	; 0x1120 <Uart_Transmit_IT_PC>
     e76:	86 ed       	ldi	r24, 0xD6	; 214
		Uart_Transmit_IT_PC((uint8_t*)" :Vorher\r\n");
     e78:	96 e0       	ldi	r25, 0x06	; 6
     e7a:	52 d1       	rcall	.+676    	; 0x1120 <Uart_Transmit_IT_PC>
     e7c:	89 81       	ldd	r24, Y+1	; 0x01
     e7e:	81 30       	cpi	r24, 0x01	; 1
		
		
		if(str[0]!=1)
     e80:	41 f1       	breq	.+80     	; 0xed2 <check_Communication_Input_MFRC522+0xa8>
     e82:	8b 81       	ldd	r24, Y+3	; 0x03
		{
			if (str[2]!=2)
     e84:	82 30       	cpi	r24, 0x02	; 2
     e86:	99 f0       	breq	.+38     	; 0xeae <check_Communication_Input_MFRC522+0x84>
     e88:	81 ee       	ldi	r24, 0xE1	; 225
			{
				unsigned char * ch0 = (unsigned char *) atoi((const char *)"12");
     e8a:	96 e0       	ldi	r25, 0x06	; 6
     e8c:	18 d6       	rcall	.+3120   	; 0x1abe <atoi>
     e8e:	fc 01       	movw	r30, r24
     e90:	01 90       	ld	r0, Z+
				unsigned char len = (unsigned char )strlen((const char *) ch0);
     e92:	00 20       	and	r0, r0
     e94:	e9 f7       	brne	.-6      	; 0xe90 <check_Communication_Input_MFRC522+0x66>
     e96:	31 97       	sbiw	r30, 0x01	; 1
     e98:	af 01       	movw	r20, r30
     e9a:	48 1b       	sub	r20, r24
     e9c:	59 0b       	sbc	r21, r25
     e9e:	00 e0       	ldi	r16, 0x00	; 0
				unsigned char * chBack = 0;
				uint32_t * data_len_Back = 0;
				mfrc522_to_card(Transceive_CMD, ch0, len, chBack, data_len_Back);
     ea0:	10 e0       	ldi	r17, 0x00	; 0
     ea2:	20 e0       	ldi	r18, 0x00	; 0
     ea4:	30 e0       	ldi	r19, 0x00	; 0
     ea6:	bc 01       	movw	r22, r24
     ea8:	8c e0       	ldi	r24, 0x0C	; 12
     eaa:	41 de       	rcall	.-894    	; 0xb2e <mfrc522_to_card>
     eac:	12 c0       	rjmp	.+36     	; 0xed2 <check_Communication_Input_MFRC522+0xa8>
     eae:	84 ee       	ldi	r24, 0xE4	; 228
			}
			else if (str[2]!=3)
			{
				unsigned char * ch0 = (unsigned char *) atoi((const char *)"13");
     eb0:	96 e0       	ldi	r25, 0x06	; 6
     eb2:	05 d6       	rcall	.+3082   	; 0x1abe <atoi>
     eb4:	fc 01       	movw	r30, r24
     eb6:	01 90       	ld	r0, Z+
				unsigned char len = (unsigned char )strlen((const char *) ch0);
     eb8:	00 20       	and	r0, r0
     eba:	e9 f7       	brne	.-6      	; 0xeb6 <check_Communication_Input_MFRC522+0x8c>
     ebc:	31 97       	sbiw	r30, 0x01	; 1
     ebe:	af 01       	movw	r20, r30
     ec0:	48 1b       	sub	r20, r24
     ec2:	59 0b       	sbc	r21, r25
				unsigned char * chBack = 0;
				uint32_t * data_len_Back = 0;
				mfrc522_to_card(Transceive_CMD, ch0, len, chBack, data_len_Back);
     ec4:	00 e0       	ldi	r16, 0x00	; 0
     ec6:	10 e0       	ldi	r17, 0x00	; 0
     ec8:	20 e0       	ldi	r18, 0x00	; 0
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	bc 01       	movw	r22, r24
     ece:	8c e0       	ldi	r24, 0x0C	; 12
			}
		}
		byte = mfrc522_get_card_serial(str);
     ed0:	2e de       	rcall	.-932    	; 0xb2e <mfrc522_to_card>
     ed2:	ce 01       	movw	r24, r28
     ed4:	01 96       	adiw	r24, 0x01	; 1
     ed6:	73 df       	rcall	.-282    	; 0xdbe <mfrc522_get_card_serial>
		Uart_Transmit_IT_PC((unsigned char *)str);
     ed8:	ce 01       	movw	r24, r28
     eda:	01 96       	adiw	r24, 0x01	; 1
     edc:	21 d1       	rcall	.+578    	; 0x1120 <Uart_Transmit_IT_PC>
     ede:	87 ee       	ldi	r24, 0xE7	; 231
		Uart_Transmit_IT_PC((uint8_t*)" : Nachher \r\n");
     ee0:	96 e0       	ldi	r25, 0x06	; 6
     ee2:	1e d1       	rcall	.+572    	; 0x1120 <Uart_Transmit_IT_PC>
     ee4:	60 96       	adiw	r28, 0x10	; 16
     ee6:	0f b6       	in	r0, 0x3f	; 63
	else
	{
		// 			ch0 = (unsigned char *)" Error \r\n";
		// 			Uart_Transmit_IT_PC(ch0,strlen((const char*)ch0));
	}
     ee8:	f8 94       	cli
     eea:	de bf       	out	0x3e, r29	; 62
     eec:	0f be       	out	0x3f, r0	; 63
     eee:	cd bf       	out	0x3d, r28	; 61
     ef0:	df 91       	pop	r29
     ef2:	cf 91       	pop	r28
     ef4:	1f 91       	pop	r17
     ef6:	0f 91       	pop	r16
     ef8:	08 95       	ret

00000efa <RB_init>:
     efa:	fc 01       	movw	r30, r24
     efc:	11 82       	std	Z+1, r1	; 0x01
		}
	}
	rb->tail = tail;
	
	return 1;
}
     efe:	10 82       	st	Z, r1
     f00:	08 95       	ret

00000f02 <RB_free>:
     f02:	fc 01       	movw	r30, r24
     f04:	90 81       	ld	r25, Z
     f06:	81 81       	ldd	r24, Z+1	; 0x01
     f08:	98 17       	cp	r25, r24
     f0a:	20 f0       	brcs	.+8      	; 0xf14 <RB_free+0x12>
     f0c:	98 1b       	sub	r25, r24
     f0e:	89 2f       	mov	r24, r25
     f10:	80 95       	com	r24
     f12:	08 95       	ret
     f14:	89 1b       	sub	r24, r25
     f16:	08 95       	ret

00000f18 <RB_length>:
     f18:	fc 01       	movw	r30, r24
     f1a:	20 81       	ld	r18, Z
     f1c:	91 81       	ldd	r25, Z+1	; 0x01
     f1e:	29 17       	cp	r18, r25
     f20:	18 f0       	brcs	.+6      	; 0xf28 <RB_length+0x10>
     f22:	82 2f       	mov	r24, r18
     f24:	89 1b       	sub	r24, r25
     f26:	08 95       	ret
     f28:	89 2f       	mov	r24, r25
     f2a:	82 1b       	sub	r24, r18
     f2c:	80 95       	com	r24
     f2e:	08 95       	ret

00000f30 <RB_readByte>:
     f30:	cf 93       	push	r28
     f32:	df 93       	push	r29
     f34:	ec 01       	movw	r28, r24
     f36:	f0 df       	rcall	.-32     	; 0xf18 <RB_length>
     f38:	88 23       	and	r24, r24
     f3a:	59 f0       	breq	.+22     	; 0xf52 <RB_readByte+0x22>
     f3c:	89 81       	ldd	r24, Y+1	; 0x01
     f3e:	91 e0       	ldi	r25, 0x01	; 1
     f40:	98 0f       	add	r25, r24
     f42:	fe 01       	movw	r30, r28
     f44:	e8 0f       	add	r30, r24
     f46:	f1 1d       	adc	r31, r1
     f48:	82 81       	ldd	r24, Z+2	; 0x02
     f4a:	9f 3f       	cpi	r25, 0xFF	; 255
     f4c:	09 f4       	brne	.+2      	; 0xf50 <RB_readByte+0x20>
     f4e:	90 e0       	ldi	r25, 0x00	; 0
     f50:	99 83       	std	Y+1, r25	; 0x01
     f52:	df 91       	pop	r29
     f54:	cf 91       	pop	r28
     f56:	08 95       	ret

00000f58 <RB_writeByte>:
     f58:	0f 93       	push	r16
     f5a:	1f 93       	push	r17
     f5c:	cf 93       	push	r28
     f5e:	df 93       	push	r29
     f60:	ec 01       	movw	r28, r24
     f62:	16 2f       	mov	r17, r22
     f64:	08 81       	ld	r16, Y
     f66:	cd df       	rcall	.-102    	; 0xf02 <RB_free>
     f68:	88 23       	and	r24, r24
     f6a:	f1 f3       	breq	.-4      	; 0xf68 <RB_writeByte+0x10>
     f6c:	11 11       	cpse	r17, r1
     f6e:	01 c0       	rjmp	.+2      	; 0xf72 <RB_writeByte+0x1a>
     f70:	1f ef       	ldi	r17, 0xFF	; 255
     f72:	81 e0       	ldi	r24, 0x01	; 1
     f74:	80 0f       	add	r24, r16
     f76:	fe 01       	movw	r30, r28
     f78:	e0 0f       	add	r30, r16
     f7a:	f1 1d       	adc	r31, r1
     f7c:	12 83       	std	Z+2, r17	; 0x02
     f7e:	8f 3f       	cpi	r24, 0xFF	; 255
     f80:	09 f4       	brne	.+2      	; 0xf84 <RB_writeByte+0x2c>
     f82:	80 e0       	ldi	r24, 0x00	; 0
     f84:	88 83       	st	Y, r24
     f86:	81 e0       	ldi	r24, 0x01	; 1
     f88:	df 91       	pop	r29
     f8a:	cf 91       	pop	r28
     f8c:	1f 91       	pop	r17
     f8e:	0f 91       	pop	r16
     f90:	08 95       	ret

00000f92 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, unsigned char *data, unsigned char datal )
{
     f92:	ff 92       	push	r15
     f94:	0f 93       	push	r16
     f96:	1f 93       	push	r17
     f98:	cf 93       	push	r28
     f9a:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
     f9c:	44 23       	and	r20, r20
     f9e:	d9 f0       	breq	.+54     	; 0xfd6 <RB_write+0x44>
     fa0:	c4 2f       	mov	r28, r20
     fa2:	d7 2f       	mov	r29, r23
     fa4:	f6 2e       	mov	r15, r22
     fa6:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
     fa8:	ac df       	rcall	.-168    	; 0xf02 <RB_free>
     faa:	8c 17       	cp	r24, r28
     fac:	f0 f3       	brcs	.-4      	; 0xfaa <RB_write+0x18>
     fae:	15 c0       	rjmp	.+42     	; 0xfda <RB_write+0x48>
	
	while(datal--)
	{
		rb->data[head++] = *data++;
     fb0:	21 e0       	ldi	r18, 0x01	; 1
     fb2:	29 0f       	add	r18, r25
     fb4:	31 91       	ld	r19, Z+
     fb6:	d8 01       	movw	r26, r16
     fb8:	a9 0f       	add	r26, r25
     fba:	b1 1d       	adc	r27, r1
     fbc:	12 96       	adiw	r26, 0x02	; 2
     fbe:	3c 93       	st	X, r19
		if (head >= RING_BUFFER_SIZE)
     fc0:	2f 3f       	cpi	r18, 0xFF	; 255
     fc2:	11 f4       	brne	.+4      	; 0xfc8 <RB_write+0x36>
		{
			head = 0;
     fc4:	98 2f       	mov	r25, r24
     fc6:	01 c0       	rjmp	.+2      	; 0xfca <RB_write+0x38>
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
     fc8:	92 2f       	mov	r25, r18
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
     fca:	41 50       	subi	r20, 0x01	; 1
     fcc:	88 f7       	brcc	.-30     	; 0xfb0 <RB_write+0x1e>
		{
			head = 0;
		}
	}
	
	rb->head = head;
     fce:	f8 01       	movw	r30, r16
     fd0:	90 83       	st	Z, r25
	
	return 1;
     fd2:	81 e0       	ldi	r24, 0x01	; 1
     fd4:	0a c0       	rjmp	.+20     	; 0xfea <RB_write+0x58>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
     fd6:	80 e0       	ldi	r24, 0x00	; 0
     fd8:	08 c0       	rjmp	.+16     	; 0xfea <RB_write+0x58>

unsigned char RB_write( ring_buffer_t *rb, unsigned char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
     fda:	f8 01       	movw	r30, r16
     fdc:	90 81       	ld	r25, Z
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
     fde:	4f ef       	ldi	r20, 0xFF	; 255
     fe0:	4c 0f       	add	r20, r28
     fe2:	ef 2d       	mov	r30, r15
     fe4:	fd 2f       	mov	r31, r29
	{
		rb->data[head++] = *data++;
		if (head >= RING_BUFFER_SIZE)
		{
			head = 0;
     fe6:	80 e0       	ldi	r24, 0x00	; 0
     fe8:	e3 cf       	rjmp	.-58     	; 0xfb0 <RB_write+0x1e>
	}
	
	rb->head = head;
	
	return 1;
}
     fea:	df 91       	pop	r29
     fec:	cf 91       	pop	r28
     fee:	1f 91       	pop	r17
     ff0:	0f 91       	pop	r16
     ff2:	ff 90       	pop	r15
     ff4:	08 95       	ret

00000ff6 <spi_transmit>:
	}
}

uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     ff6:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     ff8:	0d b4       	in	r0, 0x2d	; 45
     ffa:	07 fe       	sbrs	r0, 7
     ffc:	fd cf       	rjmp	.-6      	; 0xff8 <spi_transmit+0x2>
	return SPDR;
     ffe:	8e b5       	in	r24, 0x2e	; 46
}
    1000:	08 95       	ret

00001002 <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
    1002:	81 30       	cpi	r24, 0x01	; 1
    1004:	31 f0       	breq	.+12     	; 0x1012 <enable_Slave+0x10>
    1006:	18 f0       	brcs	.+6      	; 0x100e <enable_Slave+0xc>
    1008:	82 30       	cpi	r24, 0x02	; 2
    100a:	49 f0       	breq	.+18     	; 0x101e <enable_Slave+0x1c>
    100c:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
    100e:	28 98       	cbi	0x05, 0	; 5
		break;
    1010:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
    1012:	e2 e0       	ldi	r30, 0x02	; 2
    1014:	f1 e0       	ldi	r31, 0x01	; 1
    1016:	80 81       	ld	r24, Z
    1018:	8f 7b       	andi	r24, 0xBF	; 191
    101a:	80 83       	st	Z, r24
		break;
    101c:	08 95       	ret
		
		case MFRC522:
		SPI_CS_RC522_PORT &= ~SPI_CS_RC522_BIT;
    101e:	40 98       	cbi	0x08, 0	; 8
    1020:	08 95       	ret

00001022 <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
    1022:	81 30       	cpi	r24, 0x01	; 1
    1024:	31 f0       	breq	.+12     	; 0x1032 <disable_Slave+0x10>
    1026:	18 f0       	brcs	.+6      	; 0x102e <disable_Slave+0xc>
    1028:	82 30       	cpi	r24, 0x02	; 2
    102a:	49 f0       	breq	.+18     	; 0x103e <disable_Slave+0x1c>
    102c:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
    102e:	28 9a       	sbi	0x05, 0	; 5
		break;
    1030:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
    1032:	e2 e0       	ldi	r30, 0x02	; 2
    1034:	f1 e0       	ldi	r31, 0x01	; 1
    1036:	80 81       	ld	r24, Z
    1038:	80 64       	ori	r24, 0x40	; 64
    103a:	80 83       	st	Z, r24
		break;
    103c:	08 95       	ret
		
		case MFRC522:
		SPI_CS_RC522_PORT |= SPI_CS_RC522_BIT;
    103e:	40 9a       	sbi	0x08, 0	; 8
    1040:	08 95       	ret

00001042 <SPI_init>:

void SPI_init(void)
{
	// Einstellungen für TMC4671: CLK = 1MHz, SPI-Mode = 3, MSB first)

	SPCR = ((1<<SPE)|       // SPI Enable					(1 = Enable, 0 = Disable)					Datasheet S. 197 (Kapitel 21.2.1)
    1042:	83 e5       	ldi	r24, 0x53	; 83
    1044:	8c bd       	out	0x2c, r24	; 44
	(1<<MSTR)|              // Master/Slave select			(0 = Slave, 1 = Master)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<SPR1)|(1<<SPR0)|    // SPI Clock Rate				(Divider Systemclock 16MHz)					Datasheet S. 198 (Kapitel 21.2.1)
	(0<<CPOL)|              // Clock Polarity when idle		(0 = low, 1 = SCK high)						Datasheet S. 197 (Kapitel 21.2.1)
	(0<<CPHA));             // Clock Phase edge sampling	(0 = leading, 1 = trailing edge sampling)	Datasheet S. 197 (Kapitel 21.2.1)

	SPSR = (0<<SPI2X);      // Double Clock Rate			(0 = Disable, 1 = Enable)					Datasheet S. 198 (Kapitel 21.2.1)
    1046:	1d bc       	out	0x2d, r1	; 45

	RB_init(&rb_SPI_w);
    1048:	8b e5       	ldi	r24, 0x5B	; 91
    104a:	9f e0       	ldi	r25, 0x0F	; 15
    104c:	56 df       	rcall	.-340    	; 0xefa <RB_init>
	RB_init(&rb_SPI_r);
    104e:	88 e5       	ldi	r24, 0x58	; 88
    1050:	9c e0       	ldi	r25, 0x0C	; 12
    1052:	53 df       	rcall	.-346    	; 0xefa <RB_init>

	disable_Slave(TMC4671);
    1054:	80 e0       	ldi	r24, 0x00	; 0
    1056:	e5 df       	rcall	.-54     	; 0x1022 <disable_Slave>
	disable_Slave(TMC6200);
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	e3 df       	rcall	.-58     	; 0x1022 <disable_Slave>
	disable_Slave(MFRC522);
    105c:	82 e0       	ldi	r24, 0x02	; 2
    105e:	e1 cf       	rjmp	.-62     	; 0x1022 <disable_Slave>
    1060:	08 95       	ret

00001062 <tx_completed>:
// 	Uart_EnableTransmitIT_3();
// }

void tx_completed()
{
	asm("nop");
    1062:	00 00       	nop
	asm("nop");
    1064:	00 00       	nop
    1066:	08 95       	ret

00001068 <UART_init>:
void (*ptr_tx_completed_1)(void);
void (*ptr_tx_completed_2)(void);
void (*ptr_tx_completed_3)(void);

void UART_init()
{
    1068:	ef 92       	push	r14
    106a:	ff 92       	push	r15
    106c:	0f 93       	push	r16
    106e:	1f 93       	push	r17
    1070:	cf 93       	push	r28
    1072:	df 93       	push	r29
	UBRR0H = (BRC9600 >> 8);
    1074:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = BRC9600;
    1078:	27 e6       	ldi	r18, 0x67	; 103
    107a:	20 93 c4 00 	sts	0x00C4, r18	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0);
    107e:	0f 2e       	mov	r0, r31
    1080:	f1 ec       	ldi	r31, 0xC1	; 193
    1082:	ef 2e       	mov	r14, r31
    1084:	f1 2c       	mov	r15, r1
    1086:	f0 2d       	mov	r31, r0
    1088:	98 e9       	ldi	r25, 0x98	; 152
    108a:	f7 01       	movw	r30, r14
    108c:	90 83       	st	Z, r25
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);	
    108e:	86 e0       	ldi	r24, 0x06	; 6
    1090:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	UBRR1H = (BRC9600>>8);
    1094:	10 92 cd 00 	sts	0x00CD, r1	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7000cd>
	UBRR1L = BRC9600;
    1098:	20 93 cc 00 	sts	0x00CC, r18	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7000cc>
	UCSR1B = (1<<RXEN1)|(1<<TXEN1)|(1<<RXCIE1);
    109c:	09 ec       	ldi	r16, 0xC9	; 201
    109e:	10 e0       	ldi	r17, 0x00	; 0
    10a0:	f8 01       	movw	r30, r16
    10a2:	90 83       	st	Z, r25
	UCSR1C = (1<<UCSZ10)|(1<<UCSZ11);
    10a4:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__TEXT_REGION_LENGTH__+0x7000ca>
	
	UBRR2H = (BRC9600>>8);
    10a8:	10 92 d5 00 	sts	0x00D5, r1	; 0x8000d5 <__TEXT_REGION_LENGTH__+0x7000d5>
	UBRR2L = BRC9600;
    10ac:	20 93 d4 00 	sts	0x00D4, r18	; 0x8000d4 <__TEXT_REGION_LENGTH__+0x7000d4>
	UCSR2B = (1<<RXEN2)|(1<<TXEN2)|(1<<RXCIE2);
    10b0:	c1 ed       	ldi	r28, 0xD1	; 209
    10b2:	d0 e0       	ldi	r29, 0x00	; 0
    10b4:	98 83       	st	Y, r25
	UCSR2C = (1<<UCSZ20)|(1<<UCSZ21);
    10b6:	80 93 d2 00 	sts	0x00D2, r24	; 0x8000d2 <__TEXT_REGION_LENGTH__+0x7000d2>
// 	UBRR3H = (BRC9600>>8);
// 	UBRR3L = BRC9600;
// 	UCSR3B = (1<<RXEN3)|(1<<TXEN3)|(1<<RXCIE3);
// 	UCSR3C = (1<<UCSZ30)|(1<<UCSZ31);
	
	RB_init(&rb_tx_PC);
    10ba:	89 e4       	ldi	r24, 0x49	; 73
    10bc:	97 e0       	ldi	r25, 0x07	; 7
    10be:	1d df       	rcall	.-454    	; 0xefa <RB_init>
	RB_init(&rb_rx_PC);
    10c0:	89 e5       	ldi	r24, 0x59	; 89
    10c2:	9d e0       	ldi	r25, 0x0D	; 13
    10c4:	1a df       	rcall	.-460    	; 0xefa <RB_init>
	
	RB_init(&rb_tx_Display);
    10c6:	8a e4       	ldi	r24, 0x4A	; 74
    10c8:	98 e0       	ldi	r25, 0x08	; 8
    10ca:	17 df       	rcall	.-466    	; 0xefa <RB_init>
	RB_init(&rb_rx_Display);
    10cc:	84 e5       	ldi	r24, 0x54	; 84
    10ce:	9a e0       	ldi	r25, 0x0A	; 10
    10d0:	14 df       	rcall	.-472    	; 0xefa <RB_init>
	
	RB_init(&rb_tx_ESP);
    10d2:	8a e5       	ldi	r24, 0x5A	; 90
    10d4:	9e e0       	ldi	r25, 0x0E	; 14
    10d6:	11 df       	rcall	.-478    	; 0xefa <RB_init>
	RB_init(&rb_rx_ESP);
    10d8:	8f e4       	ldi	r24, 0x4F	; 79
    10da:	99 e0       	ldi	r25, 0x09	; 9
    10dc:	0e df       	rcall	.-484    	; 0xefa <RB_init>
    10de:	f7 01       	movw	r30, r14
	
// 	RB_init(&rb_tx_RFID);
// 	RB_init(&rb_rx_RFID);
	
	Uart_EnableRxIT_0();
    10e0:	80 81       	ld	r24, Z
    10e2:	80 68       	ori	r24, 0x80	; 128
    10e4:	80 83       	st	Z, r24
    10e6:	f8 01       	movw	r30, r16
	
	Uart_EnableRxIT_1();
    10e8:	80 81       	ld	r24, Z
    10ea:	80 68       	ori	r24, 0x80	; 128
    10ec:	80 83       	st	Z, r24
    10ee:	88 81       	ld	r24, Y

	Uart_EnableRxIT_2();
    10f0:	80 68       	ori	r24, 0x80	; 128
    10f2:	88 83       	st	Y, r24
    10f4:	78 94       	sei

// 	Uart_EnableRxIT_3();

	sei();
    10f6:	81 e3       	ldi	r24, 0x31	; 49
	
	ptr_tx_completed_0=tx_completed;
    10f8:	98 e0       	ldi	r25, 0x08	; 8
    10fa:	90 93 68 11 	sts	0x1168, r25	; 0x801168 <ptr_tx_completed_0+0x1>
    10fe:	80 93 67 11 	sts	0x1167, r24	; 0x801167 <ptr_tx_completed_0>
    1102:	90 93 62 11 	sts	0x1162, r25	; 0x801162 <ptr_tx_completed_1+0x1>
	ptr_tx_completed_1=tx_completed;
    1106:	80 93 61 11 	sts	0x1161, r24	; 0x801161 <ptr_tx_completed_1>
    110a:	90 93 64 11 	sts	0x1164, r25	; 0x801164 <ptr_tx_completed_2+0x1>
	ptr_tx_completed_2=tx_completed;
    110e:	80 93 63 11 	sts	0x1163, r24	; 0x801163 <ptr_tx_completed_2>
    1112:	df 91       	pop	r29
// 	ptr_tx_completed_3=tx_completed;
}
    1114:	cf 91       	pop	r28
    1116:	1f 91       	pop	r17
    1118:	0f 91       	pop	r16
    111a:	ff 90       	pop	r15
    111c:	ef 90       	pop	r14
    111e:	08 95       	ret

00001120 <Uart_Transmit_IT_PC>:
    1120:	fc 01       	movw	r30, r24

void Uart_Transmit_IT_PC(uint8_t *data)
{
	uint8_t nbytes = strlen((const char *)data);
    1122:	01 90       	ld	r0, Z+
    1124:	00 20       	and	r0, r0
    1126:	e9 f7       	brne	.-6      	; 0x1122 <Uart_Transmit_IT_PC+0x2>
    1128:	31 97       	sbiw	r30, 0x01	; 1
    112a:	af 01       	movw	r20, r30
    112c:	48 1b       	sub	r20, r24
    112e:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
    1130:	bc 01       	movw	r22, r24
    1132:	89 e4       	ldi	r24, 0x49	; 73
    1134:	97 e0       	ldi	r25, 0x07	; 7
    1136:	2d df       	rcall	.-422    	; 0xf92 <RB_write>
	Uart_EnableTransmitIT_0();
    1138:	e1 ec       	ldi	r30, 0xC1	; 193
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	80 81       	ld	r24, Z
    113e:	80 62       	ori	r24, 0x20	; 32
    1140:	80 83       	st	Z, r24
    1142:	08 95       	ret

00001144 <Uart_Transmit_IT_Display>:
}

void Uart_Transmit_IT_Display(uint8_t *data, uint8_t nbytes )
{
    1144:	46 2f       	mov	r20, r22
	RB_write(&rb_tx_Display, data, nbytes);
    1146:	bc 01       	movw	r22, r24
    1148:	8a e4       	ldi	r24, 0x4A	; 74
    114a:	98 e0       	ldi	r25, 0x08	; 8
    114c:	22 df       	rcall	.-444    	; 0xf92 <RB_write>
	Uart_EnableTransmitIT_1();
    114e:	e9 ec       	ldi	r30, 0xC9	; 201
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	80 62       	ori	r24, 0x20	; 32
    1156:	80 83       	st	Z, r24
    1158:	08 95       	ret

0000115a <Uart_Transmit_IT_ESP>:
}

void Uart_Transmit_IT_ESP(uint8_t *data, uint8_t nbytes )
{
    115a:	46 2f       	mov	r20, r22
	RB_write(&rb_tx_ESP, data, nbytes);
    115c:	bc 01       	movw	r22, r24
    115e:	8a e5       	ldi	r24, 0x5A	; 90
    1160:	9e e0       	ldi	r25, 0x0E	; 14
    1162:	17 df       	rcall	.-466    	; 0xf92 <RB_write>
	Uart_EnableTransmitIT_2();
    1164:	e1 ed       	ldi	r30, 0xD1	; 209
    1166:	f0 e0       	ldi	r31, 0x00	; 0
    1168:	80 81       	ld	r24, Z
    116a:	80 62       	ori	r24, 0x20	; 32
    116c:	80 83       	st	Z, r24
    116e:	08 95       	ret

00001170 <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
    1170:	1f 92       	push	r1
    1172:	0f 92       	push	r0
    1174:	0f b6       	in	r0, 0x3f	; 63
    1176:	0f 92       	push	r0
    1178:	11 24       	eor	r1, r1
    117a:	0b b6       	in	r0, 0x3b	; 59
    117c:	0f 92       	push	r0
    117e:	2f 93       	push	r18
    1180:	3f 93       	push	r19
    1182:	4f 93       	push	r20
    1184:	5f 93       	push	r21
    1186:	6f 93       	push	r22
    1188:	7f 93       	push	r23
    118a:	8f 93       	push	r24
    118c:	9f 93       	push	r25
    118e:	af 93       	push	r26
    1190:	bf 93       	push	r27
    1192:	ef 93       	push	r30
    1194:	ff 93       	push	r31
	if (RB_length(&rb_tx_PC) > 0)
    1196:	89 e4       	ldi	r24, 0x49	; 73
    1198:	97 e0       	ldi	r25, 0x07	; 7
    119a:	be de       	rcall	.-644    	; 0xf18 <RB_length>
    119c:	88 23       	and	r24, r24
    119e:	31 f0       	breq	.+12     	; 0x11ac <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
    11a0:	89 e4       	ldi	r24, 0x49	; 73
    11a2:	97 e0       	ldi	r25, 0x07	; 7
    11a4:	c5 de       	rcall	.-630    	; 0xf30 <RB_readByte>
    11a6:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    11aa:	0c c0       	rjmp	.+24     	; 0x11c4 <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
    11ac:	e1 ec       	ldi	r30, 0xC1	; 193
    11ae:	f0 e0       	ldi	r31, 0x00	; 0
    11b0:	80 81       	ld	r24, Z
    11b2:	8f 7d       	andi	r24, 0xDF	; 223
    11b4:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
    11b6:	e0 91 67 11 	lds	r30, 0x1167	; 0x801167 <ptr_tx_completed_0>
    11ba:	f0 91 68 11 	lds	r31, 0x1168	; 0x801168 <ptr_tx_completed_0+0x1>
    11be:	30 97       	sbiw	r30, 0x00	; 0
    11c0:	09 f0       	breq	.+2      	; 0x11c4 <__vector_26+0x54>
			ptr_tx_completed_0();
    11c2:	19 95       	eicall
	}
}
    11c4:	ff 91       	pop	r31
    11c6:	ef 91       	pop	r30
    11c8:	bf 91       	pop	r27
    11ca:	af 91       	pop	r26
    11cc:	9f 91       	pop	r25
    11ce:	8f 91       	pop	r24
    11d0:	7f 91       	pop	r23
    11d2:	6f 91       	pop	r22
    11d4:	5f 91       	pop	r21
    11d6:	4f 91       	pop	r20
    11d8:	3f 91       	pop	r19
    11da:	2f 91       	pop	r18
    11dc:	0f 90       	pop	r0
    11de:	0b be       	out	0x3b, r0	; 59
    11e0:	0f 90       	pop	r0
    11e2:	0f be       	out	0x3f, r0	; 63
    11e4:	0f 90       	pop	r0
    11e6:	1f 90       	pop	r1
    11e8:	18 95       	reti

000011ea <__vector_25>:

ISR(USART0_RX_vect)
{	
    11ea:	1f 92       	push	r1
    11ec:	0f 92       	push	r0
    11ee:	0f b6       	in	r0, 0x3f	; 63
    11f0:	0f 92       	push	r0
    11f2:	11 24       	eor	r1, r1
    11f4:	0b b6       	in	r0, 0x3b	; 59
    11f6:	0f 92       	push	r0
    11f8:	2f 93       	push	r18
    11fa:	3f 93       	push	r19
    11fc:	4f 93       	push	r20
    11fe:	5f 93       	push	r21
    1200:	6f 93       	push	r22
    1202:	7f 93       	push	r23
    1204:	8f 93       	push	r24
    1206:	9f 93       	push	r25
    1208:	af 93       	push	r26
    120a:	bf 93       	push	r27
    120c:	ef 93       	push	r30
    120e:	ff 93       	push	r31
	char ch = UDR0;
    1210:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
    1214:	89 e5       	ldi	r24, 0x59	; 89
    1216:	9d e0       	ldi	r25, 0x0D	; 13
    1218:	9f de       	rcall	.-706    	; 0xf58 <RB_writeByte>
}
    121a:	ff 91       	pop	r31
    121c:	ef 91       	pop	r30
    121e:	bf 91       	pop	r27
    1220:	af 91       	pop	r26
    1222:	9f 91       	pop	r25
    1224:	8f 91       	pop	r24
    1226:	7f 91       	pop	r23
    1228:	6f 91       	pop	r22
    122a:	5f 91       	pop	r21
    122c:	4f 91       	pop	r20
    122e:	3f 91       	pop	r19
    1230:	2f 91       	pop	r18
    1232:	0f 90       	pop	r0
    1234:	0b be       	out	0x3b, r0	; 59
    1236:	0f 90       	pop	r0
    1238:	0f be       	out	0x3f, r0	; 63
    123a:	0f 90       	pop	r0
    123c:	1f 90       	pop	r1
    123e:	18 95       	reti

00001240 <__vector_37>:

ISR(USART1_UDRE_vect)
{
    1240:	1f 92       	push	r1
    1242:	0f 92       	push	r0
    1244:	0f b6       	in	r0, 0x3f	; 63
    1246:	0f 92       	push	r0
    1248:	11 24       	eor	r1, r1
    124a:	0b b6       	in	r0, 0x3b	; 59
    124c:	0f 92       	push	r0
    124e:	2f 93       	push	r18
    1250:	3f 93       	push	r19
    1252:	4f 93       	push	r20
    1254:	5f 93       	push	r21
    1256:	6f 93       	push	r22
    1258:	7f 93       	push	r23
    125a:	8f 93       	push	r24
    125c:	9f 93       	push	r25
    125e:	af 93       	push	r26
    1260:	bf 93       	push	r27
    1262:	ef 93       	push	r30
    1264:	ff 93       	push	r31
	if (RB_length(&rb_tx_Display) > 0)
    1266:	8a e4       	ldi	r24, 0x4A	; 74
    1268:	98 e0       	ldi	r25, 0x08	; 8
    126a:	56 de       	rcall	.-852    	; 0xf18 <RB_length>
    126c:	88 23       	and	r24, r24
    126e:	31 f0       	breq	.+12     	; 0x127c <__vector_37+0x3c>
	{
		UDR1 = RB_readByte(&rb_tx_Display);
    1270:	8a e4       	ldi	r24, 0x4A	; 74
    1272:	98 e0       	ldi	r25, 0x08	; 8
    1274:	5d de       	rcall	.-838    	; 0xf30 <RB_readByte>
    1276:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7000ce>
    127a:	0c c0       	rjmp	.+24     	; 0x1294 <__vector_37+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_1();
    127c:	e9 ec       	ldi	r30, 0xC9	; 201
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	80 81       	ld	r24, Z
    1282:	8f 7d       	andi	r24, 0xDF	; 223
    1284:	80 83       	st	Z, r24
		if(ptr_tx_completed_1 != 0)
    1286:	e0 91 61 11 	lds	r30, 0x1161	; 0x801161 <ptr_tx_completed_1>
    128a:	f0 91 62 11 	lds	r31, 0x1162	; 0x801162 <ptr_tx_completed_1+0x1>
    128e:	30 97       	sbiw	r30, 0x00	; 0
    1290:	09 f0       	breq	.+2      	; 0x1294 <__vector_37+0x54>
		ptr_tx_completed_1();
    1292:	19 95       	eicall
	}
}
    1294:	ff 91       	pop	r31
    1296:	ef 91       	pop	r30
    1298:	bf 91       	pop	r27
    129a:	af 91       	pop	r26
    129c:	9f 91       	pop	r25
    129e:	8f 91       	pop	r24
    12a0:	7f 91       	pop	r23
    12a2:	6f 91       	pop	r22
    12a4:	5f 91       	pop	r21
    12a6:	4f 91       	pop	r20
    12a8:	3f 91       	pop	r19
    12aa:	2f 91       	pop	r18
    12ac:	0f 90       	pop	r0
    12ae:	0b be       	out	0x3b, r0	; 59
    12b0:	0f 90       	pop	r0
    12b2:	0f be       	out	0x3f, r0	; 63
    12b4:	0f 90       	pop	r0
    12b6:	1f 90       	pop	r1
    12b8:	18 95       	reti

000012ba <__vector_36>:

ISR(USART1_RX_vect)
{
    12ba:	1f 92       	push	r1
    12bc:	0f 92       	push	r0
    12be:	0f b6       	in	r0, 0x3f	; 63
    12c0:	0f 92       	push	r0
    12c2:	11 24       	eor	r1, r1
    12c4:	0b b6       	in	r0, 0x3b	; 59
    12c6:	0f 92       	push	r0
    12c8:	2f 93       	push	r18
    12ca:	3f 93       	push	r19
    12cc:	4f 93       	push	r20
    12ce:	5f 93       	push	r21
    12d0:	6f 93       	push	r22
    12d2:	7f 93       	push	r23
    12d4:	8f 93       	push	r24
    12d6:	9f 93       	push	r25
    12d8:	af 93       	push	r26
    12da:	bf 93       	push	r27
    12dc:	ef 93       	push	r30
    12de:	ff 93       	push	r31
	char ch = UDR1;
    12e0:	60 91 ce 00 	lds	r22, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7000ce>
	RB_writeByte(&rb_rx_Display,ch);
    12e4:	84 e5       	ldi	r24, 0x54	; 84
    12e6:	9a e0       	ldi	r25, 0x0A	; 10
    12e8:	37 de       	rcall	.-914    	; 0xf58 <RB_writeByte>
}
    12ea:	ff 91       	pop	r31
    12ec:	ef 91       	pop	r30
    12ee:	bf 91       	pop	r27
    12f0:	af 91       	pop	r26
    12f2:	9f 91       	pop	r25
    12f4:	8f 91       	pop	r24
    12f6:	7f 91       	pop	r23
    12f8:	6f 91       	pop	r22
    12fa:	5f 91       	pop	r21
    12fc:	4f 91       	pop	r20
    12fe:	3f 91       	pop	r19
    1300:	2f 91       	pop	r18
    1302:	0f 90       	pop	r0
    1304:	0b be       	out	0x3b, r0	; 59
    1306:	0f 90       	pop	r0
    1308:	0f be       	out	0x3f, r0	; 63
    130a:	0f 90       	pop	r0
    130c:	1f 90       	pop	r1
    130e:	18 95       	reti

00001310 <__vector_52>:

ISR(USART2_UDRE_vect)
{
    1310:	1f 92       	push	r1
    1312:	0f 92       	push	r0
    1314:	0f b6       	in	r0, 0x3f	; 63
    1316:	0f 92       	push	r0
    1318:	11 24       	eor	r1, r1
    131a:	0b b6       	in	r0, 0x3b	; 59
    131c:	0f 92       	push	r0
    131e:	2f 93       	push	r18
    1320:	3f 93       	push	r19
    1322:	4f 93       	push	r20
    1324:	5f 93       	push	r21
    1326:	6f 93       	push	r22
    1328:	7f 93       	push	r23
    132a:	8f 93       	push	r24
    132c:	9f 93       	push	r25
    132e:	af 93       	push	r26
    1330:	bf 93       	push	r27
    1332:	ef 93       	push	r30
    1334:	ff 93       	push	r31
	if (RB_length(&rb_tx_ESP) > 0)
    1336:	8a e5       	ldi	r24, 0x5A	; 90
    1338:	9e e0       	ldi	r25, 0x0E	; 14
    133a:	ee dd       	rcall	.-1060   	; 0xf18 <RB_length>
    133c:	88 23       	and	r24, r24
    133e:	31 f0       	breq	.+12     	; 0x134c <__vector_52+0x3c>
	{
		UDR2 = RB_readByte(&rb_tx_ESP);
    1340:	8a e5       	ldi	r24, 0x5A	; 90
    1342:	9e e0       	ldi	r25, 0x0E	; 14
    1344:	f5 dd       	rcall	.-1046   	; 0xf30 <RB_readByte>
    1346:	80 93 d6 00 	sts	0x00D6, r24	; 0x8000d6 <__TEXT_REGION_LENGTH__+0x7000d6>
    134a:	0c c0       	rjmp	.+24     	; 0x1364 <__vector_52+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_2();
    134c:	e1 ed       	ldi	r30, 0xD1	; 209
    134e:	f0 e0       	ldi	r31, 0x00	; 0
    1350:	80 81       	ld	r24, Z
    1352:	8f 7d       	andi	r24, 0xDF	; 223
    1354:	80 83       	st	Z, r24
		if(ptr_tx_completed_2 != 0)
    1356:	e0 91 63 11 	lds	r30, 0x1163	; 0x801163 <ptr_tx_completed_2>
    135a:	f0 91 64 11 	lds	r31, 0x1164	; 0x801164 <ptr_tx_completed_2+0x1>
    135e:	30 97       	sbiw	r30, 0x00	; 0
    1360:	09 f0       	breq	.+2      	; 0x1364 <__vector_52+0x54>
		ptr_tx_completed_2();
    1362:	19 95       	eicall
	}
}
    1364:	ff 91       	pop	r31
    1366:	ef 91       	pop	r30
    1368:	bf 91       	pop	r27
    136a:	af 91       	pop	r26
    136c:	9f 91       	pop	r25
    136e:	8f 91       	pop	r24
    1370:	7f 91       	pop	r23
    1372:	6f 91       	pop	r22
    1374:	5f 91       	pop	r21
    1376:	4f 91       	pop	r20
    1378:	3f 91       	pop	r19
    137a:	2f 91       	pop	r18
    137c:	0f 90       	pop	r0
    137e:	0b be       	out	0x3b, r0	; 59
    1380:	0f 90       	pop	r0
    1382:	0f be       	out	0x3f, r0	; 63
    1384:	0f 90       	pop	r0
    1386:	1f 90       	pop	r1
    1388:	18 95       	reti

0000138a <__vector_51>:

ISR(USART2_RX_vect)
{
    138a:	1f 92       	push	r1
    138c:	0f 92       	push	r0
    138e:	0f b6       	in	r0, 0x3f	; 63
    1390:	0f 92       	push	r0
    1392:	11 24       	eor	r1, r1
    1394:	0b b6       	in	r0, 0x3b	; 59
    1396:	0f 92       	push	r0
    1398:	2f 93       	push	r18
    139a:	3f 93       	push	r19
    139c:	4f 93       	push	r20
    139e:	5f 93       	push	r21
    13a0:	6f 93       	push	r22
    13a2:	7f 93       	push	r23
    13a4:	8f 93       	push	r24
    13a6:	9f 93       	push	r25
    13a8:	af 93       	push	r26
    13aa:	bf 93       	push	r27
    13ac:	ef 93       	push	r30
    13ae:	ff 93       	push	r31
	char ch = UDR2;
    13b0:	60 91 d6 00 	lds	r22, 0x00D6	; 0x8000d6 <__TEXT_REGION_LENGTH__+0x7000d6>
	RB_writeByte(&rb_rx_ESP,ch);
    13b4:	8f e4       	ldi	r24, 0x4F	; 79
    13b6:	99 e0       	ldi	r25, 0x09	; 9
    13b8:	cf dd       	rcall	.-1122   	; 0xf58 <RB_writeByte>
}
    13ba:	ff 91       	pop	r31
    13bc:	ef 91       	pop	r30
    13be:	bf 91       	pop	r27
    13c0:	af 91       	pop	r26
    13c2:	9f 91       	pop	r25
    13c4:	8f 91       	pop	r24
    13c6:	7f 91       	pop	r23
    13c8:	6f 91       	pop	r22
    13ca:	5f 91       	pop	r21
    13cc:	4f 91       	pop	r20
    13ce:	3f 91       	pop	r19
    13d0:	2f 91       	pop	r18
    13d2:	0f 90       	pop	r0
    13d4:	0b be       	out	0x3b, r0	; 59
    13d6:	0f 90       	pop	r0
    13d8:	0f be       	out	0x3f, r0	; 63
    13da:	0f 90       	pop	r0
    13dc:	1f 90       	pop	r1
    13de:	18 95       	reti

000013e0 <main>:

// 	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;


//Initialisierungen
	IO_init();
    13e0:	14 d0       	rcall	.+40     	; 0x140a <IO_init>
	SPI_init();
    13e2:	2f de       	rcall	.-930    	; 0x1042 <SPI_init>
	UART_init();
    13e4:	41 de       	rcall	.-894    	; 0x1068 <UART_init>
	heartbeat_LED();
    13e6:	29 d0       	rcall	.+82     	; 0x143a <heartbeat_LED>
// 	TMC4671_init();
// 	initTMC6200();
// 	initTMC4671_Openloop();
	mfrc522_init();
    13e8:	6d db       	rcall	.-2342   	; 0xac4 <mfrc522_init>
	heartbeat_LED();
    13ea:	27 d0       	rcall	.+78     	; 0x143a <heartbeat_LED>
    13ec:	c1 d8       	rcall	.-3710   	; 0x570 <cocktails_init>
	cocktails_init();
    13ee:	36 da       	rcall	.-2964   	; 0x85c <init_Getraenke_func>
    13f0:	2f ef       	ldi	r18, 0xFF	; 255
	init_Getraenke_func();
    13f2:	87 ea       	ldi	r24, 0xA7	; 167
    13f4:	91 e6       	ldi	r25, 0x61	; 97
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    13f6:	21 50       	subi	r18, 0x01	; 1
    13f8:	80 40       	sbci	r24, 0x00	; 0
    13fa:	90 40       	sbci	r25, 0x00	; 0
    13fc:	e1 f7       	brne	.-8      	; 0x13f6 <main+0x16>
    13fe:	00 c0       	rjmp	.+0      	; 0x1400 <main+0x20>
    1400:	00 00       	nop
	_delay_ms(2000);
	// Mainroutine
	while (1)
	{		
		// Check Communication MFRC522
		check_Communication_Input_MFRC522();
    1402:	13 dd       	rcall	.-1498   	; 0xe2a <check_Communication_Input_MFRC522>
    1404:	0c d2       	rcall	.+1048   	; 0x181e <check_Communication_Input_UART>

		// Check Communication UART
		check_Communication_Input_UART();
    1406:	19 d0       	rcall	.+50     	; 0x143a <heartbeat_LED>
    1408:	fc cf       	rjmp	.-8      	; 0x1402 <main+0x22>

0000140a <IO_init>:

//Init_IO

void IO_init(void)
{
	LED_DDR = LED_OUTPUT_MASK;
    140a:	88 e7       	ldi	r24, 0x78	; 120
    140c:	80 bb       	out	0x10, r24	; 16
	SPI_DDR = SPI_OUTPUT_MASK;
    140e:	87 e8       	ldi	r24, 0x87	; 135
    1410:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
    1412:	88 e6       	ldi	r24, 0x68	; 104
    1414:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	PUMPE_DDR = PUMPE_OUTPUT_MASK;
    1418:	8c ef       	ldi	r24, 0xFC	; 252
    141a:	81 b9       	out	0x01, r24	; 1
	PUMPE_DDR2 = PUMPE2_OUTPUT_MASK;
    141c:	84 e2       	ldi	r24, 0x24	; 36
    141e:	83 bb       	out	0x13, r24	; 19
	PUMPE_DDR3 = PUMPE3_OUTPUT_MASK;
    1420:	8c e7       	ldi	r24, 0x7C	; 124
    1422:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <__TEXT_REGION_LENGTH__+0x700104>
	RFID_DDR = RFID_OUTPUT_MASK;
    1426:	81 e0       	ldi	r24, 0x01	; 1
    1428:	87 b9       	out	0x07, r24	; 7
	FLUSS_DDR = 0b00000000;
    142a:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <__TEXT_REGION_LENGTH__+0x700107>
    142e:	08 95       	ret

00001430 <toggle_LED>:
   		_delay_ms(1000);
}

void toggle_LED(void)
{
		LED_PORT = LED_PORT ^ (LEDR_BIT|LEDG_BIT|LEDB_BIT|LEDW_BIT);
    1430:	91 b3       	in	r25, 0x11	; 17
    1432:	88 e7       	ldi	r24, 0x78	; 120
    1434:	89 27       	eor	r24, r25
    1436:	81 bb       	out	0x11, r24	; 17
    1438:	08 95       	ret

0000143a <heartbeat_LED>:
	FLUSS_DDR = 0b00000000;
}

void heartbeat_LED(void)
{
	toggle_LED();
    143a:	fa df       	rcall	.-12     	; 0x1430 <toggle_LED>
    143c:	2f ef       	ldi	r18, 0xFF	; 255
    143e:	83 ed       	ldi	r24, 0xD3	; 211
    1440:	90 e3       	ldi	r25, 0x30	; 48
    1442:	21 50       	subi	r18, 0x01	; 1
    1444:	80 40       	sbci	r24, 0x00	; 0
    1446:	90 40       	sbci	r25, 0x00	; 0
    1448:	e1 f7       	brne	.-8      	; 0x1442 <heartbeat_LED+0x8>
    144a:	00 c0       	rjmp	.+0      	; 0x144c <heartbeat_LED+0x12>
    144c:	00 00       	nop
    144e:	08 95       	ret

00001450 <check_Communication_Input_UART_0>:
		LED_PORT = LED_PORT ^ (LEDR_BIT|LEDG_BIT|LEDB_BIT|LEDW_BIT);
// 		SPI_CS_TMC4671_PORT = SPI_CS_TMC4671_PORT ^ (SPI_CS_TMC4671_BIT);
}

char check_Communication_Input_UART_0(void)
{
    1450:	1f 93       	push	r17
    1452:	cf 93       	push	r28
    1454:	df 93       	push	r29
	char ret = 0;
    1456:	d0 e0       	ldi	r29, 0x00	; 0
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
			cntr_UART_0++;
			ret = 0;
    1458:	c0 e0       	ldi	r28, 0x00	; 0
		if (ch == 13)
		{
			INPUT_UART_0[cntr_UART_0] = 0;
			cntr_UART_0 = 0;
			cntr_End_UART_0 = 0;
			ret = 1;
    145a:	11 e0       	ldi	r17, 0x01	; 1

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
    145c:	1e c0       	rjmp	.+60     	; 0x149a <check_Communication_Input_UART_0+0x4a>
	{
		unsigned char ch = RB_readByte(&rb_rx_PC);
    145e:	89 e5       	ldi	r24, 0x59	; 89
    1460:	9d e0       	ldi	r25, 0x0D	; 13
    1462:	66 dd       	rcall	.-1332   	; 0xf30 <RB_readByte>
		if (ch == 13)
    1464:	8d 30       	cpi	r24, 0x0D	; 13
    1466:	69 f4       	brne	.+26     	; 0x1482 <check_Communication_Input_UART_0+0x32>
		{
			INPUT_UART_0[cntr_UART_0] = 0;
    1468:	e0 91 48 07 	lds	r30, 0x0748	; 0x800748 <cntr_UART_0>
    146c:	f0 e0       	ldi	r31, 0x00	; 0
    146e:	e7 59       	subi	r30, 0x97	; 151
    1470:	fe 4e       	sbci	r31, 0xEE	; 238
    1472:	10 82       	st	Z, r1
			cntr_UART_0 = 0;
    1474:	c0 93 48 07 	sts	0x0748, r28	; 0x800748 <cntr_UART_0>
			cntr_End_UART_0 = 0;
    1478:	c0 93 47 07 	sts	0x0747, r28	; 0x800747 <cntr_End_UART_0>
			ret = 1;
			toggle_LED();
    147c:	d9 df       	rcall	.-78     	; 0x1430 <toggle_LED>
		if (ch == 13)
		{
			INPUT_UART_0[cntr_UART_0] = 0;
			cntr_UART_0 = 0;
			cntr_End_UART_0 = 0;
			ret = 1;
    147e:	d1 2f       	mov	r29, r17
    1480:	0c c0       	rjmp	.+24     	; 0x149a <check_Communication_Input_UART_0+0x4a>
			toggle_LED();
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
    1482:	90 91 48 07 	lds	r25, 0x0748	; 0x800748 <cntr_UART_0>
    1486:	e9 2f       	mov	r30, r25
    1488:	f0 e0       	ldi	r31, 0x00	; 0
    148a:	e7 59       	subi	r30, 0x97	; 151
    148c:	fe 4e       	sbci	r31, 0xEE	; 238
    148e:	80 83       	st	Z, r24
			cntr_UART_0++;
    1490:	9f 5f       	subi	r25, 0xFF	; 255
    1492:	90 93 48 07 	sts	0x0748, r25	; 0x800748 <cntr_UART_0>
			ret = 0;
			toggle_LED();
    1496:	cc df       	rcall	.-104    	; 0x1430 <toggle_LED>

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
    1498:	dc 2f       	mov	r29, r28
    149a:	89 e5       	ldi	r24, 0x59	; 89
    149c:	9d e0       	ldi	r25, 0x0D	; 13
    149e:	3c dd       	rcall	.-1416   	; 0xf18 <RB_length>
    14a0:	81 11       	cpse	r24, r1
    14a2:	dd cf       	rjmp	.-70     	; 0x145e <check_Communication_Input_UART_0+0xe>
			ret = 0;
			toggle_LED();
		}
	}
	return ret;
}
    14a4:	8d 2f       	mov	r24, r29
    14a6:	df 91       	pop	r29
    14a8:	cf 91       	pop	r28
    14aa:	1f 91       	pop	r17
    14ac:	08 95       	ret

000014ae <proceed_Communication_Input_UART_0>:

void proceed_Communication_Input_UART_0(void)
{
    14ae:	cf 93       	push	r28
    14b0:	df 93       	push	r29
	Uart_Transmit_IT_PC((uint8_t *)"Proceed UART 0: \n\r");
    14b2:	85 ef       	ldi	r24, 0xF5	; 245
    14b4:	96 e0       	ldi	r25, 0x06	; 6
    14b6:	34 de       	rcall	.-920    	; 0x1120 <Uart_Transmit_IT_PC>
	cocktail_test_command(INPUT_UART_0);
    14b8:	89 e6       	ldi	r24, 0x69	; 105
    14ba:	91 e1       	ldi	r25, 0x11	; 17
    14bc:	0e 94 14 02 	call	0x428	; 0x428 <cocktail_test_command>
    14c0:	a9 e6       	ldi	r26, 0x69	; 105
    14c2:	b1 e1       	ldi	r27, 0x11	; 17
	
	for (int i = 0; i < strlen((const char *)INPUT_UART_0);i++)
    14c4:	80 e0       	ldi	r24, 0x00	; 0
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	ed 01       	movw	r28, r26
    14ca:	02 c0       	rjmp	.+4      	; 0x14d0 <proceed_Communication_Input_UART_0+0x22>
	{
		INPUT_UART_0[i] = '\0';
    14cc:	1d 92       	st	X+, r1
void proceed_Communication_Input_UART_0(void)
{
	Uart_Transmit_IT_PC((uint8_t *)"Proceed UART 0: \n\r");
	cocktail_test_command(INPUT_UART_0);
	
	for (int i = 0; i < strlen((const char *)INPUT_UART_0);i++)
    14ce:	01 96       	adiw	r24, 0x01	; 1
    14d0:	fe 01       	movw	r30, r28
    14d2:	01 90       	ld	r0, Z+
    14d4:	00 20       	and	r0, r0
    14d6:	e9 f7       	brne	.-6      	; 0x14d2 <proceed_Communication_Input_UART_0+0x24>
    14d8:	31 97       	sbiw	r30, 0x01	; 1
    14da:	e9 56       	subi	r30, 0x69	; 105
    14dc:	f1 41       	sbci	r31, 0x11	; 17
    14de:	8e 17       	cp	r24, r30
    14e0:	9f 07       	cpc	r25, r31
    14e2:	a0 f3       	brcs	.-24     	; 0x14cc <proceed_Communication_Input_UART_0+0x1e>
	{
		INPUT_UART_0[i] = '\0';
	}
	
}
    14e4:	df 91       	pop	r29
    14e6:	cf 91       	pop	r28
    14e8:	08 95       	ret

000014ea <check_Communication_Input_UART_1>:

char check_Communication_Input_UART_1(void)
{
    14ea:	0f 93       	push	r16
    14ec:	1f 93       	push	r17
    14ee:	cf 93       	push	r28
    14f0:	df 93       	push	r29
	char ret = 0;
    14f2:	00 e0       	ldi	r16, 0x00	; 0
		}
		else
		{
			INPUT_UART_1[cntr_UART_1]=ch;
			cntr_UART_1++;
			ret = 0;
    14f4:	c0 e0       	ldi	r28, 0x00	; 0
			INPUT_UART_1[cntr_UART_1] = 0;
			INPUT_UART_1[cntr_UART_1-1]=0;
			INPUT_UART_1[cntr_UART_1-2]=0;
			cntr_UART_1 = 0;
			cntr_End_UART_1 = 0;
			ret = 1;
    14f6:	d1 e0       	ldi	r29, 0x01	; 1
			{
				cntr_End_UART_1++;
			}
			if (cntr_End_UART_1==1 && (INPUT_UART_1[cntr_UART_1-1] == 0xFF))
			{
				cntr_End_UART_1++;
    14f8:	12 e0       	ldi	r17, 0x02	; 2

char check_Communication_Input_UART_1(void)
{
	char ret = 0;
	
	while(RB_length(&rb_rx_Display)>0)					// UART_1
    14fa:	4c c0       	rjmp	.+152    	; 0x1594 <check_Communication_Input_UART_1+0xaa>
	{
		
		unsigned char ch = RB_readByte(&rb_rx_Display);
    14fc:	84 e5       	ldi	r24, 0x54	; 84
    14fe:	9a e0       	ldi	r25, 0x0A	; 10
    1500:	17 dd       	rcall	.-1490   	; 0xf30 <RB_readByte>

		if (ch == 0xFF)
    1502:	8f 3f       	cpi	r24, 0xFF	; 255
    1504:	29 f5       	brne	.+74     	; 0x1550 <check_Communication_Input_UART_1+0x66>
		{
			if (cntr_End_UART_1==0)
    1506:	90 91 45 07 	lds	r25, 0x0745	; 0x800745 <cntr_End_UART_1>
    150a:	99 23       	and	r25, r25
    150c:	19 f0       	breq	.+6      	; 0x1514 <check_Communication_Input_UART_1+0x2a>
			{
				cntr_End_UART_1++;
			}
			if (cntr_End_UART_1==1 && (INPUT_UART_1[cntr_UART_1-1] == 0xFF))
    150e:	91 30       	cpi	r25, 0x01	; 1
    1510:	09 f0       	breq	.+2      	; 0x1514 <check_Communication_Input_UART_1+0x2a>
    1512:	49 c0       	rjmp	.+146    	; 0x15a6 <check_Communication_Input_UART_1+0xbc>
    1514:	e0 91 46 07 	lds	r30, 0x0746	; 0x800746 <cntr_UART_1>
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	e8 59       	subi	r30, 0x98	; 152
    151c:	fb 4e       	sbci	r31, 0xEB	; 235
    151e:	90 81       	ld	r25, Z
    1520:	9f 3f       	cpi	r25, 0xFF	; 255
    1522:	09 f0       	breq	.+2      	; 0x1526 <check_Communication_Input_UART_1+0x3c>
    1524:	3d c0       	rjmp	.+122    	; 0x15a0 <check_Communication_Input_UART_1+0xb6>
			{
				cntr_End_UART_1++;
    1526:	10 93 45 07 	sts	0x0745, r17	; 0x800745 <cntr_End_UART_1>
			}
			if (cntr_End_UART_1==1 && (INPUT_UART_1[cntr_UART_1-1] != 0xFF))
			{
				cntr_End_UART_1=0;
			}
			if (cntr_End_UART_1==2 && (INPUT_UART_1[cntr_UART_1-1] == 0xFF) && (INPUT_UART_1[cntr_UART_1-2] == 0xFF))
    152a:	20 91 46 07 	lds	r18, 0x0746	; 0x800746 <cntr_UART_1>
    152e:	30 e0       	ldi	r19, 0x00	; 0
    1530:	f9 01       	movw	r30, r18
    1532:	e8 59       	subi	r30, 0x98	; 152
    1534:	fb 4e       	sbci	r31, 0xEB	; 235
    1536:	90 81       	ld	r25, Z
    1538:	9f 3f       	cpi	r25, 0xFF	; 255
    153a:	39 f4       	brne	.+14     	; 0x154a <check_Communication_Input_UART_1+0x60>
    153c:	f9 01       	movw	r30, r18
    153e:	e9 59       	subi	r30, 0x99	; 153
    1540:	fb 4e       	sbci	r31, 0xEB	; 235
    1542:	90 81       	ld	r25, Z
    1544:	9f 3f       	cpi	r25, 0xFF	; 255
    1546:	a1 f5       	brne	.+104    	; 0x15b0 <check_Communication_Input_UART_1+0xc6>
    1548:	07 c0       	rjmp	.+14     	; 0x1558 <check_Communication_Input_UART_1+0x6e>
			{
				cntr_End_UART_1++;
			}
			if (cntr_End_UART_1==2 && ((INPUT_UART_1[cntr_UART_1-1] != 0xFF) || (INPUT_UART_1[cntr_UART_1-2] != 0xFF)))
			{
				cntr_End_UART_1 = 0;
    154a:	c0 93 45 07 	sts	0x0745, r28	; 0x800745 <cntr_End_UART_1>
    154e:	16 c0       	rjmp	.+44     	; 0x157c <check_Communication_Input_UART_1+0x92>
			}
		}
		if (cntr_End_UART_1 == 3)
    1550:	90 91 45 07 	lds	r25, 0x0745	; 0x800745 <cntr_End_UART_1>
    1554:	93 30       	cpi	r25, 0x03	; 3
    1556:	91 f4       	brne	.+36     	; 0x157c <check_Communication_Input_UART_1+0x92>
		{
			INPUT_UART_1[cntr_UART_1] = 0;
    1558:	e0 91 46 07 	lds	r30, 0x0746	; 0x800746 <cntr_UART_1>
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	e7 59       	subi	r30, 0x97	; 151
    1560:	fb 4e       	sbci	r31, 0xEB	; 235
    1562:	10 82       	st	Z, r1
			INPUT_UART_1[cntr_UART_1-1]=0;
    1564:	df 01       	movw	r26, r30
    1566:	11 97       	sbiw	r26, 0x01	; 1
    1568:	1c 92       	st	X, r1
			INPUT_UART_1[cntr_UART_1-2]=0;
    156a:	32 97       	sbiw	r30, 0x02	; 2
    156c:	10 82       	st	Z, r1
			cntr_UART_1 = 0;
    156e:	c0 93 46 07 	sts	0x0746, r28	; 0x800746 <cntr_UART_1>
			cntr_End_UART_1 = 0;
    1572:	c0 93 45 07 	sts	0x0745, r28	; 0x800745 <cntr_End_UART_1>
			ret = 1;
			toggle_LED();
    1576:	5c df       	rcall	.-328    	; 0x1430 <toggle_LED>
			INPUT_UART_1[cntr_UART_1] = 0;
			INPUT_UART_1[cntr_UART_1-1]=0;
			INPUT_UART_1[cntr_UART_1-2]=0;
			cntr_UART_1 = 0;
			cntr_End_UART_1 = 0;
			ret = 1;
    1578:	0d 2f       	mov	r16, r29
    157a:	0c c0       	rjmp	.+24     	; 0x1594 <check_Communication_Input_UART_1+0xaa>
			toggle_LED();
		}
		else
		{
			INPUT_UART_1[cntr_UART_1]=ch;
    157c:	90 91 46 07 	lds	r25, 0x0746	; 0x800746 <cntr_UART_1>
    1580:	e9 2f       	mov	r30, r25
    1582:	f0 e0       	ldi	r31, 0x00	; 0
    1584:	e7 59       	subi	r30, 0x97	; 151
    1586:	fb 4e       	sbci	r31, 0xEB	; 235
    1588:	80 83       	st	Z, r24
			cntr_UART_1++;
    158a:	9f 5f       	subi	r25, 0xFF	; 255
    158c:	90 93 46 07 	sts	0x0746, r25	; 0x800746 <cntr_UART_1>
			ret = 0;
			toggle_LED();
    1590:	4f df       	rcall	.-354    	; 0x1430 <toggle_LED>

char check_Communication_Input_UART_1(void)
{
	char ret = 0;
	
	while(RB_length(&rb_rx_Display)>0)					// UART_1
    1592:	0c 2f       	mov	r16, r28
    1594:	84 e5       	ldi	r24, 0x54	; 84
    1596:	9a e0       	ldi	r25, 0x0A	; 10
    1598:	bf dc       	rcall	.-1666   	; 0xf18 <RB_length>
    159a:	81 11       	cpse	r24, r1
    159c:	af cf       	rjmp	.-162    	; 0x14fc <check_Communication_Input_UART_1+0x12>
    159e:	11 c0       	rjmp	.+34     	; 0x15c2 <check_Communication_Input_UART_1+0xd8>
			{
				cntr_End_UART_1++;
			}
			if (cntr_End_UART_1==1 && (INPUT_UART_1[cntr_UART_1-1] != 0xFF))
			{
				cntr_End_UART_1=0;
    15a0:	c0 93 45 07 	sts	0x0745, r28	; 0x800745 <cntr_End_UART_1>
    15a4:	d5 cf       	rjmp	.-86     	; 0x1550 <check_Communication_Input_UART_1+0x66>
			}
			if (cntr_End_UART_1==2 && (INPUT_UART_1[cntr_UART_1-1] == 0xFF) && (INPUT_UART_1[cntr_UART_1-2] == 0xFF))
    15a6:	90 91 45 07 	lds	r25, 0x0745	; 0x800745 <cntr_End_UART_1>
    15aa:	92 30       	cpi	r25, 0x02	; 2
    15ac:	89 f6       	brne	.-94     	; 0x1550 <check_Communication_Input_UART_1+0x66>
    15ae:	bd cf       	rjmp	.-134    	; 0x152a <check_Communication_Input_UART_1+0x40>
			{
				cntr_End_UART_1++;
			}
			if (cntr_End_UART_1==2 && ((INPUT_UART_1[cntr_UART_1-1] != 0xFF) || (INPUT_UART_1[cntr_UART_1-2] != 0xFF)))
    15b0:	e0 91 46 07 	lds	r30, 0x0746	; 0x800746 <cntr_UART_1>
    15b4:	f0 e0       	ldi	r31, 0x00	; 0
    15b6:	e9 59       	subi	r30, 0x99	; 153
    15b8:	fb 4e       	sbci	r31, 0xEB	; 235
    15ba:	90 81       	ld	r25, Z
    15bc:	9f 3f       	cpi	r25, 0xFF	; 255
    15be:	29 f6       	brne	.-118    	; 0x154a <check_Communication_Input_UART_1+0x60>
    15c0:	dd cf       	rjmp	.-70     	; 0x157c <check_Communication_Input_UART_1+0x92>
			ret = 0;
			toggle_LED();
		}
	}
	return ret;
}
    15c2:	80 2f       	mov	r24, r16
    15c4:	df 91       	pop	r29
    15c6:	cf 91       	pop	r28
    15c8:	1f 91       	pop	r17
    15ca:	0f 91       	pop	r16
    15cc:	08 95       	ret

000015ce <proceed_Communication_INPUT_UART_1>:

void proceed_Communication_INPUT_UART_1(void)
{
	unsigned char *ch0 = (unsigned char *)"Proceed UART 1: ";//************************	Start
	Uart_Transmit_IT_PC(ch0);
    15ce:	88 e0       	ldi	r24, 0x08	; 8
    15d0:	97 e0       	ldi	r25, 0x07	; 7
    15d2:	a6 dd       	rcall	.-1204   	; 0x1120 <Uart_Transmit_IT_PC>
	Uart_Transmit_IT_PC((unsigned char *)INPUT_UART_1);
    15d4:	89 e6       	ldi	r24, 0x69	; 105
    15d6:	94 e1       	ldi	r25, 0x14	; 20
    15d8:	a3 dd       	rcall	.-1210   	; 0x1120 <Uart_Transmit_IT_PC>
	ch0 = (unsigned char *)"\r\n";//************************	Start
	Uart_Transmit_IT_PC(ch0);
    15da:	85 e7       	ldi	r24, 0x75	; 117
    15dc:	96 e0       	ldi	r25, 0x06	; 6
    15de:	a0 dd       	rcall	.-1216   	; 0x1120 <Uart_Transmit_IT_PC>

	cocktail_check_command(INPUT_UART_1[0],INPUT_UART_1[1]);
    15e0:	e9 e6       	ldi	r30, 0x69	; 105
    15e2:	f4 e1       	ldi	r31, 0x14	; 20
    15e4:	61 81       	ldd	r22, Z+1	; 0x01
    15e6:	80 81       	ld	r24, Z
    15e8:	0c 94 b5 00 	jmp	0x16a	; 0x16a <cocktail_check_command>
    15ec:	08 95       	ret

000015ee <check_Communication_Input_UART_2>:
}

char check_Communication_Input_UART_2(void)
{
    15ee:	0f 93       	push	r16
    15f0:	1f 93       	push	r17
    15f2:	cf 93       	push	r28
    15f4:	df 93       	push	r29
	char ret = 0;
    15f6:	00 e0       	ldi	r16, 0x00	; 0
		}
		else
		{
			INPUT_UART_2[cntr_UART_2]=ch;
			cntr_UART_2++;
			ret = 0;
    15f8:	c0 e0       	ldi	r28, 0x00	; 0
			INPUT_UART_2[cntr_UART_2] = 0;
			INPUT_UART_2[cntr_UART_2-1]=0;
			INPUT_UART_2[cntr_UART_2-2]=0;
			cntr_UART_2 = 0;
			cntr_End_UART_2 = 0;
			ret = 1;
    15fa:	d1 e0       	ldi	r29, 0x01	; 1
			{
				cntr_End_UART_2++;
			}
			if (cntr_End_UART_2==1 && (INPUT_UART_2[cntr_UART_2-1] == 0xFF))
			{
				cntr_End_UART_2++;
    15fc:	12 e0       	ldi	r17, 0x02	; 2
}

char check_Communication_Input_UART_2(void)
{
	char ret = 0;
	while(RB_length(&rb_rx_ESP)>0)					// UART_2
    15fe:	4c c0       	rjmp	.+152    	; 0x1698 <check_Communication_Input_UART_2+0xaa>
	{
		unsigned char ch = RB_readByte(&rb_rx_ESP);
    1600:	8f e4       	ldi	r24, 0x4F	; 79
    1602:	99 e0       	ldi	r25, 0x09	; 9
    1604:	95 dc       	rcall	.-1750   	; 0xf30 <RB_readByte>
		// Verbesserung oder Verschlimmbesserung: Falls cntr_UART_1 >=2 dann schauen ob die letzten drei Übertragungen [cntr_UART_1], [cntr_UART_1-1], [cntr_UART_1-2] 0xFF sind
		if (ch == 0xFF)
    1606:	8f 3f       	cpi	r24, 0xFF	; 255
    1608:	29 f5       	brne	.+74     	; 0x1654 <check_Communication_Input_UART_2+0x66>
		{
			if (cntr_End_UART_2==0)
    160a:	90 91 43 07 	lds	r25, 0x0743	; 0x800743 <cntr_End_UART_2>
    160e:	99 23       	and	r25, r25
    1610:	19 f0       	breq	.+6      	; 0x1618 <check_Communication_Input_UART_2+0x2a>
			{
				cntr_End_UART_2++;
			}
			if (cntr_End_UART_2==1 && (INPUT_UART_2[cntr_UART_2-1] == 0xFF))
    1612:	91 30       	cpi	r25, 0x01	; 1
    1614:	09 f0       	breq	.+2      	; 0x1618 <check_Communication_Input_UART_2+0x2a>
    1616:	49 c0       	rjmp	.+146    	; 0x16aa <check_Communication_Input_UART_2+0xbc>
    1618:	e0 91 44 07 	lds	r30, 0x0744	; 0x800744 <cntr_UART_2>
    161c:	f0 e0       	ldi	r31, 0x00	; 0
    161e:	e8 59       	subi	r30, 0x98	; 152
    1620:	fa 4e       	sbci	r31, 0xEA	; 234
    1622:	90 81       	ld	r25, Z
    1624:	9f 3f       	cpi	r25, 0xFF	; 255
    1626:	09 f0       	breq	.+2      	; 0x162a <check_Communication_Input_UART_2+0x3c>
    1628:	3d c0       	rjmp	.+122    	; 0x16a4 <check_Communication_Input_UART_2+0xb6>
			{
				cntr_End_UART_2++;
    162a:	10 93 43 07 	sts	0x0743, r17	; 0x800743 <cntr_End_UART_2>
			}
			if (cntr_End_UART_2==1 && (INPUT_UART_2[cntr_UART_2-1] != 0xFF))
			{
				cntr_End_UART_2=0;
			}
			if (cntr_End_UART_2==2 && (INPUT_UART_2[cntr_UART_2-1] == 0xFF) && (INPUT_UART_2[cntr_UART_2-2] == 0xFF))
    162e:	20 91 44 07 	lds	r18, 0x0744	; 0x800744 <cntr_UART_2>
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	f9 01       	movw	r30, r18
    1636:	e8 59       	subi	r30, 0x98	; 152
    1638:	fa 4e       	sbci	r31, 0xEA	; 234
    163a:	90 81       	ld	r25, Z
    163c:	9f 3f       	cpi	r25, 0xFF	; 255
    163e:	39 f4       	brne	.+14     	; 0x164e <check_Communication_Input_UART_2+0x60>
    1640:	f9 01       	movw	r30, r18
    1642:	e9 59       	subi	r30, 0x99	; 153
    1644:	fa 4e       	sbci	r31, 0xEA	; 234
    1646:	90 81       	ld	r25, Z
    1648:	9f 3f       	cpi	r25, 0xFF	; 255
    164a:	a1 f5       	brne	.+104    	; 0x16b4 <check_Communication_Input_UART_2+0xc6>
    164c:	07 c0       	rjmp	.+14     	; 0x165c <check_Communication_Input_UART_2+0x6e>
			{
				cntr_End_UART_2++;
			}
			if (cntr_End_UART_2==2 && ((INPUT_UART_2[cntr_UART_2-1] != 0xFF) || (INPUT_UART_2[cntr_UART_2-2] != 0xFF)))
			{
				cntr_End_UART_2 = 0;
    164e:	c0 93 43 07 	sts	0x0743, r28	; 0x800743 <cntr_End_UART_2>
    1652:	16 c0       	rjmp	.+44     	; 0x1680 <check_Communication_Input_UART_2+0x92>
			}
		}
		if (cntr_End_UART_2 == 3)
    1654:	90 91 43 07 	lds	r25, 0x0743	; 0x800743 <cntr_End_UART_2>
    1658:	93 30       	cpi	r25, 0x03	; 3
    165a:	91 f4       	brne	.+36     	; 0x1680 <check_Communication_Input_UART_2+0x92>
		{
			INPUT_UART_2[cntr_UART_2] = 0;
    165c:	e0 91 44 07 	lds	r30, 0x0744	; 0x800744 <cntr_UART_2>
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	e7 59       	subi	r30, 0x97	; 151
    1664:	fa 4e       	sbci	r31, 0xEA	; 234
    1666:	10 82       	st	Z, r1
			INPUT_UART_2[cntr_UART_2-1]=0;
    1668:	df 01       	movw	r26, r30
    166a:	11 97       	sbiw	r26, 0x01	; 1
    166c:	1c 92       	st	X, r1
			INPUT_UART_2[cntr_UART_2-2]=0;
    166e:	32 97       	sbiw	r30, 0x02	; 2
    1670:	10 82       	st	Z, r1
			cntr_UART_2 = 0;
    1672:	c0 93 44 07 	sts	0x0744, r28	; 0x800744 <cntr_UART_2>
			cntr_End_UART_2 = 0;
    1676:	c0 93 43 07 	sts	0x0743, r28	; 0x800743 <cntr_End_UART_2>
			ret = 1;
			toggle_LED();
    167a:	da de       	rcall	.-588    	; 0x1430 <toggle_LED>
			INPUT_UART_2[cntr_UART_2] = 0;
			INPUT_UART_2[cntr_UART_2-1]=0;
			INPUT_UART_2[cntr_UART_2-2]=0;
			cntr_UART_2 = 0;
			cntr_End_UART_2 = 0;
			ret = 1;
    167c:	0d 2f       	mov	r16, r29
    167e:	0c c0       	rjmp	.+24     	; 0x1698 <check_Communication_Input_UART_2+0xaa>
			toggle_LED();
		}
		else
		{
			INPUT_UART_2[cntr_UART_2]=ch;
    1680:	90 91 44 07 	lds	r25, 0x0744	; 0x800744 <cntr_UART_2>
    1684:	e9 2f       	mov	r30, r25
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	e7 59       	subi	r30, 0x97	; 151
    168a:	fa 4e       	sbci	r31, 0xEA	; 234
    168c:	80 83       	st	Z, r24
			cntr_UART_2++;
    168e:	9f 5f       	subi	r25, 0xFF	; 255
    1690:	90 93 44 07 	sts	0x0744, r25	; 0x800744 <cntr_UART_2>
			ret = 0;
			toggle_LED();
    1694:	cd de       	rcall	.-614    	; 0x1430 <toggle_LED>
}

char check_Communication_Input_UART_2(void)
{
	char ret = 0;
	while(RB_length(&rb_rx_ESP)>0)					// UART_2
    1696:	0c 2f       	mov	r16, r28
    1698:	8f e4       	ldi	r24, 0x4F	; 79
    169a:	99 e0       	ldi	r25, 0x09	; 9
    169c:	3d dc       	rcall	.-1926   	; 0xf18 <RB_length>
    169e:	81 11       	cpse	r24, r1
    16a0:	af cf       	rjmp	.-162    	; 0x1600 <check_Communication_Input_UART_2+0x12>
    16a2:	11 c0       	rjmp	.+34     	; 0x16c6 <check_Communication_Input_UART_2+0xd8>
			{
				cntr_End_UART_2++;
			}
			if (cntr_End_UART_2==1 && (INPUT_UART_2[cntr_UART_2-1] != 0xFF))
			{
				cntr_End_UART_2=0;
    16a4:	c0 93 43 07 	sts	0x0743, r28	; 0x800743 <cntr_End_UART_2>
    16a8:	d5 cf       	rjmp	.-86     	; 0x1654 <check_Communication_Input_UART_2+0x66>
			}
			if (cntr_End_UART_2==2 && (INPUT_UART_2[cntr_UART_2-1] == 0xFF) && (INPUT_UART_2[cntr_UART_2-2] == 0xFF))
    16aa:	90 91 43 07 	lds	r25, 0x0743	; 0x800743 <cntr_End_UART_2>
    16ae:	92 30       	cpi	r25, 0x02	; 2
    16b0:	89 f6       	brne	.-94     	; 0x1654 <check_Communication_Input_UART_2+0x66>
    16b2:	bd cf       	rjmp	.-134    	; 0x162e <check_Communication_Input_UART_2+0x40>
			{
				cntr_End_UART_2++;
			}
			if (cntr_End_UART_2==2 && ((INPUT_UART_2[cntr_UART_2-1] != 0xFF) || (INPUT_UART_2[cntr_UART_2-2] != 0xFF)))
    16b4:	e0 91 44 07 	lds	r30, 0x0744	; 0x800744 <cntr_UART_2>
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	e9 59       	subi	r30, 0x99	; 153
    16bc:	fa 4e       	sbci	r31, 0xEA	; 234
    16be:	90 81       	ld	r25, Z
    16c0:	9f 3f       	cpi	r25, 0xFF	; 255
    16c2:	29 f6       	brne	.-118    	; 0x164e <check_Communication_Input_UART_2+0x60>
    16c4:	dd cf       	rjmp	.-70     	; 0x1680 <check_Communication_Input_UART_2+0x92>
			ret = 0;
			toggle_LED();
		}
	}
	return ret;
}
    16c6:	80 2f       	mov	r24, r16
    16c8:	df 91       	pop	r29
    16ca:	cf 91       	pop	r28
    16cc:	1f 91       	pop	r17
    16ce:	0f 91       	pop	r16
    16d0:	08 95       	ret

000016d2 <proceed_Communication_Input_UART_2>:

void proceed_Communication_Input_UART_2(void)
{
	unsigned char *ch0 = (unsigned char *)"Proceed UART 2: ";//************************	Start
	Uart_Transmit_IT_PC(ch0);
    16d2:	89 e1       	ldi	r24, 0x19	; 25
    16d4:	97 e0       	ldi	r25, 0x07	; 7
    16d6:	24 dd       	rcall	.-1464   	; 0x1120 <Uart_Transmit_IT_PC>
	Uart_Transmit_IT_PC((unsigned char *)INPUT_UART_2);
    16d8:	89 e6       	ldi	r24, 0x69	; 105
    16da:	95 e1       	ldi	r25, 0x15	; 21
    16dc:	21 dd       	rcall	.-1470   	; 0x1120 <Uart_Transmit_IT_PC>
	ch0 = (unsigned char *)"\r\n";//************************	Start
	Uart_Transmit_IT_PC(ch0);
    16de:	85 e7       	ldi	r24, 0x75	; 117
    16e0:	96 e0       	ldi	r25, 0x06	; 6
    16e2:	1e dd       	rcall	.-1476   	; 0x1120 <Uart_Transmit_IT_PC>
	
	cocktail_check_command(INPUT_UART_2[0],INPUT_UART_2[1]);
    16e4:	e9 e6       	ldi	r30, 0x69	; 105
    16e6:	f5 e1       	ldi	r31, 0x15	; 21
    16e8:	61 81       	ldd	r22, Z+1	; 0x01
    16ea:	80 81       	ld	r24, Z
    16ec:	0c 94 b5 00 	jmp	0x16a	; 0x16a <cocktail_check_command>
    16f0:	08 95       	ret

000016f2 <check_Communication_Input_UART_3>:
}

char check_Communication_Input_UART_3(void)
{
    16f2:	0f 93       	push	r16
    16f4:	1f 93       	push	r17
    16f6:	cf 93       	push	r28
    16f8:	df 93       	push	r29
	char ret = 0;
    16fa:	00 e0       	ldi	r16, 0x00	; 0
		}
		else
		{
			INPUT_UART_3[cntr_UART_3]=ch;
			cntr_UART_3++;
			ret = 0;
    16fc:	c0 e0       	ldi	r28, 0x00	; 0
			INPUT_UART_3[cntr_UART_3] = 0;
			INPUT_UART_3[cntr_UART_3-1]=0;
			INPUT_UART_3[cntr_UART_3-2]=0;
			cntr_UART_3 = 0;
			cntr_End_UART_3 = 0;
			ret = 1;
    16fe:	d1 e0       	ldi	r29, 0x01	; 1
			{
				cntr_End_UART_3++;
			}
			if (cntr_End_UART_3==1 && (INPUT_UART_3[cntr_UART_3-1] == 0xFF))
			{
				cntr_End_UART_3++;
    1700:	12 e0       	ldi	r17, 0x02	; 2

char check_Communication_Input_UART_3(void)
{
	char ret = 0;
	
	while(RB_length(&rb_rx_RFID)>0)
    1702:	55 c0       	rjmp	.+170    	; 0x17ae <check_Communication_Input_UART_3+0xbc>
	{
		
		unsigned char ch = RB_readByte(&rb_rx_RFID);
    1704:	8c e5       	ldi	r24, 0x5C	; 92
    1706:	90 e1       	ldi	r25, 0x10	; 16
    1708:	13 dc       	rcall	.-2010   	; 0xf30 <RB_readByte>

		if (ch == 0xFF)
    170a:	8f 3f       	cpi	r24, 0xFF	; 255
    170c:	71 f5       	brne	.+92     	; 0x176a <check_Communication_Input_UART_3+0x78>
		{
			if (cntr_End_UART_3==0)
    170e:	90 91 41 07 	lds	r25, 0x0741	; 0x800741 <cntr_End_UART_3>
    1712:	91 11       	cpse	r25, r1
    1714:	03 c0       	rjmp	.+6      	; 0x171c <check_Communication_Input_UART_3+0x2a>
			{
				cntr_End_UART_3++;
    1716:	d0 93 41 07 	sts	0x0741, r29	; 0x800741 <cntr_End_UART_3>
    171a:	03 c0       	rjmp	.+6      	; 0x1722 <check_Communication_Input_UART_3+0x30>
			}
			if (cntr_End_UART_3==1 && (INPUT_UART_3[cntr_UART_3-1] == 0xFF))
    171c:	91 30       	cpi	r25, 0x01	; 1
    171e:	09 f0       	breq	.+2      	; 0x1722 <check_Communication_Input_UART_3+0x30>
    1720:	54 c0       	rjmp	.+168    	; 0x17ca <check_Communication_Input_UART_3+0xd8>
    1722:	20 91 42 07 	lds	r18, 0x0742	; 0x800742 <cntr_UART_3>
    1726:	30 e0       	ldi	r19, 0x00	; 0
    1728:	f9 01       	movw	r30, r18
    172a:	e8 59       	subi	r30, 0x98	; 152
    172c:	fd 4e       	sbci	r31, 0xED	; 237
    172e:	90 81       	ld	r25, Z
    1730:	9f 3f       	cpi	r25, 0xFF	; 255
    1732:	09 f0       	breq	.+2      	; 0x1736 <check_Communication_Input_UART_3+0x44>
    1734:	42 c0       	rjmp	.+132    	; 0x17ba <check_Communication_Input_UART_3+0xc8>
			{
				cntr_End_UART_3++;
    1736:	10 93 41 07 	sts	0x0741, r17	; 0x800741 <cntr_End_UART_3>
    173a:	03 c0       	rjmp	.+6      	; 0x1742 <check_Communication_Input_UART_3+0x50>
			}
			if (cntr_End_UART_3==1 && (INPUT_UART_3[cntr_UART_3-3] != 0xFF))
			{
				cntr_End_UART_3=0;
    173c:	c0 93 41 07 	sts	0x0741, r28	; 0x800741 <cntr_End_UART_3>
    1740:	14 c0       	rjmp	.+40     	; 0x176a <check_Communication_Input_UART_3+0x78>
			}
			if (cntr_End_UART_3==2 && (INPUT_UART_3[cntr_UART_3-1] == 0xFF) && (INPUT_UART_3[cntr_UART_3-2] == 0xFF))
    1742:	20 91 42 07 	lds	r18, 0x0742	; 0x800742 <cntr_UART_3>
    1746:	30 e0       	ldi	r19, 0x00	; 0
    1748:	f9 01       	movw	r30, r18
    174a:	e8 59       	subi	r30, 0x98	; 152
    174c:	fd 4e       	sbci	r31, 0xED	; 237
    174e:	90 81       	ld	r25, Z
    1750:	9f 3f       	cpi	r25, 0xFF	; 255
    1752:	41 f4       	brne	.+16     	; 0x1764 <check_Communication_Input_UART_3+0x72>
    1754:	f9 01       	movw	r30, r18
    1756:	e9 59       	subi	r30, 0x99	; 153
    1758:	fd 4e       	sbci	r31, 0xED	; 237
    175a:	90 81       	ld	r25, Z
    175c:	9f 3f       	cpi	r25, 0xFF	; 255
    175e:	09 f0       	breq	.+2      	; 0x1762 <check_Communication_Input_UART_3+0x70>
    1760:	3e c0       	rjmp	.+124    	; 0x17de <check_Communication_Input_UART_3+0xec>
    1762:	07 c0       	rjmp	.+14     	; 0x1772 <check_Communication_Input_UART_3+0x80>
			{
				cntr_End_UART_3++;
			}
			if (cntr_End_UART_3==2 && ((INPUT_UART_3[cntr_UART_3-1] != 0xFF) || (INPUT_UART_3[cntr_UART_3-2] != 0xFF)))
			{
				cntr_End_UART_3 = 0;
    1764:	c0 93 41 07 	sts	0x0741, r28	; 0x800741 <cntr_End_UART_3>
    1768:	16 c0       	rjmp	.+44     	; 0x1796 <check_Communication_Input_UART_3+0xa4>
			}
		}
		if (cntr_End_UART_3 == 3)
    176a:	90 91 41 07 	lds	r25, 0x0741	; 0x800741 <cntr_End_UART_3>
    176e:	93 30       	cpi	r25, 0x03	; 3
    1770:	91 f4       	brne	.+36     	; 0x1796 <check_Communication_Input_UART_3+0xa4>
		{
			INPUT_UART_3[cntr_UART_3] = 0;
    1772:	e0 91 42 07 	lds	r30, 0x0742	; 0x800742 <cntr_UART_3>
    1776:	f0 e0       	ldi	r31, 0x00	; 0
    1778:	e7 59       	subi	r30, 0x97	; 151
    177a:	fd 4e       	sbci	r31, 0xED	; 237
    177c:	10 82       	st	Z, r1
			INPUT_UART_3[cntr_UART_3-1]=0;
    177e:	df 01       	movw	r26, r30
    1780:	11 97       	sbiw	r26, 0x01	; 1
    1782:	1c 92       	st	X, r1
			INPUT_UART_3[cntr_UART_3-2]=0;
    1784:	32 97       	sbiw	r30, 0x02	; 2
    1786:	10 82       	st	Z, r1
			cntr_UART_3 = 0;
    1788:	c0 93 42 07 	sts	0x0742, r28	; 0x800742 <cntr_UART_3>
			cntr_End_UART_3 = 0;
    178c:	c0 93 41 07 	sts	0x0741, r28	; 0x800741 <cntr_End_UART_3>
			ret = 1;
			toggle_LED();
    1790:	4f de       	rcall	.-866    	; 0x1430 <toggle_LED>
			INPUT_UART_3[cntr_UART_3] = 0;
			INPUT_UART_3[cntr_UART_3-1]=0;
			INPUT_UART_3[cntr_UART_3-2]=0;
			cntr_UART_3 = 0;
			cntr_End_UART_3 = 0;
			ret = 1;
    1792:	0d 2f       	mov	r16, r29
    1794:	0c c0       	rjmp	.+24     	; 0x17ae <check_Communication_Input_UART_3+0xbc>
			toggle_LED();
		}
		else
		{
			INPUT_UART_3[cntr_UART_3]=ch;
    1796:	90 91 42 07 	lds	r25, 0x0742	; 0x800742 <cntr_UART_3>
    179a:	e9 2f       	mov	r30, r25
    179c:	f0 e0       	ldi	r31, 0x00	; 0
    179e:	e7 59       	subi	r30, 0x97	; 151
    17a0:	fd 4e       	sbci	r31, 0xED	; 237
    17a2:	80 83       	st	Z, r24
			cntr_UART_3++;
    17a4:	9f 5f       	subi	r25, 0xFF	; 255
    17a6:	90 93 42 07 	sts	0x0742, r25	; 0x800742 <cntr_UART_3>
			ret = 0;
			toggle_LED();
    17aa:	42 de       	rcall	.-892    	; 0x1430 <toggle_LED>

char check_Communication_Input_UART_3(void)
{
	char ret = 0;
	
	while(RB_length(&rb_rx_RFID)>0)
    17ac:	0c 2f       	mov	r16, r28
    17ae:	8c e5       	ldi	r24, 0x5C	; 92
    17b0:	90 e1       	ldi	r25, 0x10	; 16
    17b2:	b2 db       	rcall	.-2204   	; 0xf18 <RB_length>
    17b4:	81 11       	cpse	r24, r1
    17b6:	a6 cf       	rjmp	.-180    	; 0x1704 <check_Communication_Input_UART_3+0x12>
    17b8:	1c c0       	rjmp	.+56     	; 0x17f2 <check_Communication_Input_UART_3+0x100>
			}
			if (cntr_End_UART_3==1 && (INPUT_UART_3[cntr_UART_3-1] == 0xFF))
			{
				cntr_End_UART_3++;
			}
			if (cntr_End_UART_3==1 && (INPUT_UART_3[cntr_UART_3-3] != 0xFF))
    17ba:	f9 01       	movw	r30, r18
    17bc:	ea 59       	subi	r30, 0x9A	; 154
    17be:	fd 4e       	sbci	r31, 0xED	; 237
    17c0:	90 81       	ld	r25, Z
    17c2:	9f 3f       	cpi	r25, 0xFF	; 255
    17c4:	09 f0       	breq	.+2      	; 0x17c8 <check_Communication_Input_UART_3+0xd6>
    17c6:	ba cf       	rjmp	.-140    	; 0x173c <check_Communication_Input_UART_3+0x4a>
    17c8:	05 c0       	rjmp	.+10     	; 0x17d4 <check_Communication_Input_UART_3+0xe2>
			{
				cntr_End_UART_3=0;
			}
			if (cntr_End_UART_3==2 && (INPUT_UART_3[cntr_UART_3-1] == 0xFF) && (INPUT_UART_3[cntr_UART_3-2] == 0xFF))
    17ca:	90 91 41 07 	lds	r25, 0x0741	; 0x800741 <cntr_End_UART_3>
    17ce:	92 30       	cpi	r25, 0x02	; 2
    17d0:	61 f6       	brne	.-104    	; 0x176a <check_Communication_Input_UART_3+0x78>
    17d2:	b7 cf       	rjmp	.-146    	; 0x1742 <check_Communication_Input_UART_3+0x50>
			{
				cntr_End_UART_3++;
			}
			if (cntr_End_UART_3==2 && ((INPUT_UART_3[cntr_UART_3-1] != 0xFF) || (INPUT_UART_3[cntr_UART_3-2] != 0xFF)))
    17d4:	90 91 41 07 	lds	r25, 0x0741	; 0x800741 <cntr_End_UART_3>
    17d8:	92 30       	cpi	r25, 0x02	; 2
    17da:	39 f6       	brne	.-114    	; 0x176a <check_Communication_Input_UART_3+0x78>
    17dc:	c3 cf       	rjmp	.-122    	; 0x1764 <check_Communication_Input_UART_3+0x72>
    17de:	e0 91 42 07 	lds	r30, 0x0742	; 0x800742 <cntr_UART_3>
    17e2:	f0 e0       	ldi	r31, 0x00	; 0
    17e4:	e9 59       	subi	r30, 0x99	; 153
    17e6:	fd 4e       	sbci	r31, 0xED	; 237
    17e8:	90 81       	ld	r25, Z
    17ea:	9f 3f       	cpi	r25, 0xFF	; 255
    17ec:	09 f0       	breq	.+2      	; 0x17f0 <check_Communication_Input_UART_3+0xfe>
    17ee:	ba cf       	rjmp	.-140    	; 0x1764 <check_Communication_Input_UART_3+0x72>
    17f0:	d2 cf       	rjmp	.-92     	; 0x1796 <check_Communication_Input_UART_3+0xa4>
			ret = 0;
			toggle_LED();
		}
	}
	return ret;
}
    17f2:	80 2f       	mov	r24, r16
    17f4:	df 91       	pop	r29
    17f6:	cf 91       	pop	r28
    17f8:	1f 91       	pop	r17
    17fa:	0f 91       	pop	r16
    17fc:	08 95       	ret

000017fe <proceed_Communication_Input_UART_3>:

void proceed_Communication_Input_UART_3(void)
{
	unsigned char *ch0 = (unsigned char *)"Proceed UART 3: ";//************************	Start
	Uart_Transmit_IT_PC(ch0);
    17fe:	8a e2       	ldi	r24, 0x2A	; 42
    1800:	97 e0       	ldi	r25, 0x07	; 7
    1802:	8e dc       	rcall	.-1764   	; 0x1120 <Uart_Transmit_IT_PC>
	Uart_Transmit_IT_PC((unsigned char *)INPUT_UART_3);
    1804:	89 e6       	ldi	r24, 0x69	; 105
    1806:	92 e1       	ldi	r25, 0x12	; 18
    1808:	8b dc       	rcall	.-1770   	; 0x1120 <Uart_Transmit_IT_PC>
	ch0 = (unsigned char *)"\r\n";//************************	Start
	Uart_Transmit_IT_PC(ch0);
    180a:	85 e7       	ldi	r24, 0x75	; 117
    180c:	96 e0       	ldi	r25, 0x06	; 6
    180e:	88 dc       	rcall	.-1776   	; 0x1120 <Uart_Transmit_IT_PC>
	
	cocktail_check_command(INPUT_UART_3[0],INPUT_UART_3[1]);
    1810:	e9 e6       	ldi	r30, 0x69	; 105
    1812:	f2 e1       	ldi	r31, 0x12	; 18
    1814:	61 81       	ldd	r22, Z+1	; 0x01
    1816:	80 81       	ld	r24, Z
    1818:	0c 94 b5 00 	jmp	0x16a	; 0x16a <cocktail_check_command>
    181c:	08 95       	ret

0000181e <check_Communication_Input_UART>:
}

void check_Communication_Input_UART(void)
{
	if (check_Communication_Input_UART_0())				// Check UART_0 (USB), ob vollständige Übertragung stattgefunden hat (Ende = "\r")
    181e:	18 de       	rcall	.-976    	; 0x1450 <check_Communication_Input_UART_0>
    1820:	81 11       	cpse	r24, r1
	{
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
    1822:	45 de       	rcall	.-886    	; 0x14ae <proceed_Communication_Input_UART_0>
	}
	if (check_Communication_Input_UART_1())				// Check UART_1 (Nextion-Display), ob vollständige Übertragung stattgefunden hat (Ende = "0xFF 0xFF 0xFF")
    1824:	62 de       	rcall	.-828    	; 0x14ea <check_Communication_Input_UART_1>
	{
		proceed_Communication_INPUT_UART_1();				// Vollständige Übertragung des Displays verarbeiten
    1826:	81 11       	cpse	r24, r1
	}
	if (check_Communication_Input_UART_2())				// Check UART_2 (ESP), ob vollständige Übertragung stattgefunden hat (Ende = "0xFF 0xFF 0xFF")
    1828:	d2 de       	rcall	.-604    	; 0x15ce <proceed_Communication_INPUT_UART_1>
    182a:	e1 de       	rcall	.-574    	; 0x15ee <check_Communication_Input_UART_2>
	{
		proceed_Communication_Input_UART_2();				// Vollständige Übertragung des ESP's verarbeiten
    182c:	81 11       	cpse	r24, r1
    182e:	51 df       	rcall	.-350    	; 0x16d2 <proceed_Communication_Input_UART_2>
	}
	if (check_Communication_Input_UART_3())				// Check UART_3 (RFID), ob vollständige Übertragung stattgefunden hat (Ende = "0xFF 0xFF 0xFF")
    1830:	60 df       	rcall	.-320    	; 0x16f2 <check_Communication_Input_UART_3>
    1832:	81 11       	cpse	r24, r1
    1834:	e4 cf       	rjmp	.-56     	; 0x17fe <proceed_Communication_Input_UART_3>
	{
		proceed_Communication_Input_UART_3();				// Vollständige Übertragung des ESP's verarbeiten
    1836:	08 95       	ret

00001838 <__tablejump2__>:
    1838:	ee 0f       	add	r30, r30
    183a:	ff 1f       	adc	r31, r31
    183c:	88 1f       	adc	r24, r24
    183e:	8b bf       	out	0x3b, r24	; 59
    1840:	07 90       	elpm	r0, Z+
    1842:	f6 91       	elpm	r31, Z
    1844:	e0 2d       	mov	r30, r0
    1846:	19 94       	eijmp

00001848 <calloc>:
    1848:	0f 93       	push	r16
    184a:	1f 93       	push	r17
    184c:	cf 93       	push	r28
    184e:	df 93       	push	r29
    1850:	86 9f       	mul	r24, r22
    1852:	80 01       	movw	r16, r0
    1854:	87 9f       	mul	r24, r23
    1856:	10 0d       	add	r17, r0
    1858:	96 9f       	mul	r25, r22
    185a:	10 0d       	add	r17, r0
    185c:	11 24       	eor	r1, r1
    185e:	c8 01       	movw	r24, r16
    1860:	0d d0       	rcall	.+26     	; 0x187c <malloc>
    1862:	ec 01       	movw	r28, r24
    1864:	00 97       	sbiw	r24, 0x00	; 0
    1866:	21 f0       	breq	.+8      	; 0x1870 <calloc+0x28>
    1868:	a8 01       	movw	r20, r16
    186a:	60 e0       	ldi	r22, 0x00	; 0
    186c:	70 e0       	ldi	r23, 0x00	; 0
    186e:	44 d1       	rcall	.+648    	; 0x1af8 <memset>
    1870:	ce 01       	movw	r24, r28
    1872:	df 91       	pop	r29
    1874:	cf 91       	pop	r28
    1876:	1f 91       	pop	r17
    1878:	0f 91       	pop	r16
    187a:	08 95       	ret

0000187c <malloc>:
    187c:	0f 93       	push	r16
    187e:	1f 93       	push	r17
    1880:	cf 93       	push	r28
    1882:	df 93       	push	r29
    1884:	82 30       	cpi	r24, 0x02	; 2
    1886:	91 05       	cpc	r25, r1
    1888:	10 f4       	brcc	.+4      	; 0x188e <malloc+0x12>
    188a:	82 e0       	ldi	r24, 0x02	; 2
    188c:	90 e0       	ldi	r25, 0x00	; 0
    188e:	e0 91 6b 17 	lds	r30, 0x176B	; 0x80176b <__flp>
    1892:	f0 91 6c 17 	lds	r31, 0x176C	; 0x80176c <__flp+0x1>
    1896:	20 e0       	ldi	r18, 0x00	; 0
    1898:	30 e0       	ldi	r19, 0x00	; 0
    189a:	a0 e0       	ldi	r26, 0x00	; 0
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	30 97       	sbiw	r30, 0x00	; 0
    18a0:	19 f1       	breq	.+70     	; 0x18e8 <malloc+0x6c>
    18a2:	40 81       	ld	r20, Z
    18a4:	51 81       	ldd	r21, Z+1	; 0x01
    18a6:	02 81       	ldd	r16, Z+2	; 0x02
    18a8:	13 81       	ldd	r17, Z+3	; 0x03
    18aa:	48 17       	cp	r20, r24
    18ac:	59 07       	cpc	r21, r25
    18ae:	c8 f0       	brcs	.+50     	; 0x18e2 <malloc+0x66>
    18b0:	84 17       	cp	r24, r20
    18b2:	95 07       	cpc	r25, r21
    18b4:	69 f4       	brne	.+26     	; 0x18d0 <malloc+0x54>
    18b6:	10 97       	sbiw	r26, 0x00	; 0
    18b8:	31 f0       	breq	.+12     	; 0x18c6 <malloc+0x4a>
    18ba:	12 96       	adiw	r26, 0x02	; 2
    18bc:	0c 93       	st	X, r16
    18be:	12 97       	sbiw	r26, 0x02	; 2
    18c0:	13 96       	adiw	r26, 0x03	; 3
    18c2:	1c 93       	st	X, r17
    18c4:	27 c0       	rjmp	.+78     	; 0x1914 <malloc+0x98>
    18c6:	00 93 6b 17 	sts	0x176B, r16	; 0x80176b <__flp>
    18ca:	10 93 6c 17 	sts	0x176C, r17	; 0x80176c <__flp+0x1>
    18ce:	22 c0       	rjmp	.+68     	; 0x1914 <malloc+0x98>
    18d0:	21 15       	cp	r18, r1
    18d2:	31 05       	cpc	r19, r1
    18d4:	19 f0       	breq	.+6      	; 0x18dc <malloc+0x60>
    18d6:	42 17       	cp	r20, r18
    18d8:	53 07       	cpc	r21, r19
    18da:	18 f4       	brcc	.+6      	; 0x18e2 <malloc+0x66>
    18dc:	9a 01       	movw	r18, r20
    18de:	bd 01       	movw	r22, r26
    18e0:	ef 01       	movw	r28, r30
    18e2:	df 01       	movw	r26, r30
    18e4:	f8 01       	movw	r30, r16
    18e6:	db cf       	rjmp	.-74     	; 0x189e <malloc+0x22>
    18e8:	21 15       	cp	r18, r1
    18ea:	31 05       	cpc	r19, r1
    18ec:	f9 f0       	breq	.+62     	; 0x192c <malloc+0xb0>
    18ee:	28 1b       	sub	r18, r24
    18f0:	39 0b       	sbc	r19, r25
    18f2:	24 30       	cpi	r18, 0x04	; 4
    18f4:	31 05       	cpc	r19, r1
    18f6:	80 f4       	brcc	.+32     	; 0x1918 <malloc+0x9c>
    18f8:	8a 81       	ldd	r24, Y+2	; 0x02
    18fa:	9b 81       	ldd	r25, Y+3	; 0x03
    18fc:	61 15       	cp	r22, r1
    18fe:	71 05       	cpc	r23, r1
    1900:	21 f0       	breq	.+8      	; 0x190a <malloc+0x8e>
    1902:	fb 01       	movw	r30, r22
    1904:	93 83       	std	Z+3, r25	; 0x03
    1906:	82 83       	std	Z+2, r24	; 0x02
    1908:	04 c0       	rjmp	.+8      	; 0x1912 <malloc+0x96>
    190a:	90 93 6c 17 	sts	0x176C, r25	; 0x80176c <__flp+0x1>
    190e:	80 93 6b 17 	sts	0x176B, r24	; 0x80176b <__flp>
    1912:	fe 01       	movw	r30, r28
    1914:	32 96       	adiw	r30, 0x02	; 2
    1916:	44 c0       	rjmp	.+136    	; 0x19a0 <malloc+0x124>
    1918:	fe 01       	movw	r30, r28
    191a:	e2 0f       	add	r30, r18
    191c:	f3 1f       	adc	r31, r19
    191e:	81 93       	st	Z+, r24
    1920:	91 93       	st	Z+, r25
    1922:	22 50       	subi	r18, 0x02	; 2
    1924:	31 09       	sbc	r19, r1
    1926:	39 83       	std	Y+1, r19	; 0x01
    1928:	28 83       	st	Y, r18
    192a:	3a c0       	rjmp	.+116    	; 0x19a0 <malloc+0x124>
    192c:	20 91 69 17 	lds	r18, 0x1769	; 0x801769 <__brkval>
    1930:	30 91 6a 17 	lds	r19, 0x176A	; 0x80176a <__brkval+0x1>
    1934:	23 2b       	or	r18, r19
    1936:	41 f4       	brne	.+16     	; 0x1948 <malloc+0xcc>
    1938:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    193c:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1940:	30 93 6a 17 	sts	0x176A, r19	; 0x80176a <__brkval+0x1>
    1944:	20 93 69 17 	sts	0x1769, r18	; 0x801769 <__brkval>
    1948:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
    194c:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    1950:	21 15       	cp	r18, r1
    1952:	31 05       	cpc	r19, r1
    1954:	41 f4       	brne	.+16     	; 0x1966 <malloc+0xea>
    1956:	2d b7       	in	r18, 0x3d	; 61
    1958:	3e b7       	in	r19, 0x3e	; 62
    195a:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    195e:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1962:	24 1b       	sub	r18, r20
    1964:	35 0b       	sbc	r19, r21
    1966:	e0 91 69 17 	lds	r30, 0x1769	; 0x801769 <__brkval>
    196a:	f0 91 6a 17 	lds	r31, 0x176A	; 0x80176a <__brkval+0x1>
    196e:	e2 17       	cp	r30, r18
    1970:	f3 07       	cpc	r31, r19
    1972:	a0 f4       	brcc	.+40     	; 0x199c <malloc+0x120>
    1974:	2e 1b       	sub	r18, r30
    1976:	3f 0b       	sbc	r19, r31
    1978:	28 17       	cp	r18, r24
    197a:	39 07       	cpc	r19, r25
    197c:	78 f0       	brcs	.+30     	; 0x199c <malloc+0x120>
    197e:	ac 01       	movw	r20, r24
    1980:	4e 5f       	subi	r20, 0xFE	; 254
    1982:	5f 4f       	sbci	r21, 0xFF	; 255
    1984:	24 17       	cp	r18, r20
    1986:	35 07       	cpc	r19, r21
    1988:	48 f0       	brcs	.+18     	; 0x199c <malloc+0x120>
    198a:	4e 0f       	add	r20, r30
    198c:	5f 1f       	adc	r21, r31
    198e:	50 93 6a 17 	sts	0x176A, r21	; 0x80176a <__brkval+0x1>
    1992:	40 93 69 17 	sts	0x1769, r20	; 0x801769 <__brkval>
    1996:	81 93       	st	Z+, r24
    1998:	91 93       	st	Z+, r25
    199a:	02 c0       	rjmp	.+4      	; 0x19a0 <malloc+0x124>
    199c:	e0 e0       	ldi	r30, 0x00	; 0
    199e:	f0 e0       	ldi	r31, 0x00	; 0
    19a0:	cf 01       	movw	r24, r30
    19a2:	df 91       	pop	r29
    19a4:	cf 91       	pop	r28
    19a6:	1f 91       	pop	r17
    19a8:	0f 91       	pop	r16
    19aa:	08 95       	ret

000019ac <free>:
    19ac:	cf 93       	push	r28
    19ae:	df 93       	push	r29
    19b0:	00 97       	sbiw	r24, 0x00	; 0
    19b2:	09 f4       	brne	.+2      	; 0x19b6 <free+0xa>
    19b4:	81 c0       	rjmp	.+258    	; 0x1ab8 <free+0x10c>
    19b6:	fc 01       	movw	r30, r24
    19b8:	32 97       	sbiw	r30, 0x02	; 2
    19ba:	13 82       	std	Z+3, r1	; 0x03
    19bc:	12 82       	std	Z+2, r1	; 0x02
    19be:	a0 91 6b 17 	lds	r26, 0x176B	; 0x80176b <__flp>
    19c2:	b0 91 6c 17 	lds	r27, 0x176C	; 0x80176c <__flp+0x1>
    19c6:	10 97       	sbiw	r26, 0x00	; 0
    19c8:	81 f4       	brne	.+32     	; 0x19ea <free+0x3e>
    19ca:	20 81       	ld	r18, Z
    19cc:	31 81       	ldd	r19, Z+1	; 0x01
    19ce:	82 0f       	add	r24, r18
    19d0:	93 1f       	adc	r25, r19
    19d2:	20 91 69 17 	lds	r18, 0x1769	; 0x801769 <__brkval>
    19d6:	30 91 6a 17 	lds	r19, 0x176A	; 0x80176a <__brkval+0x1>
    19da:	28 17       	cp	r18, r24
    19dc:	39 07       	cpc	r19, r25
    19de:	51 f5       	brne	.+84     	; 0x1a34 <free+0x88>
    19e0:	f0 93 6a 17 	sts	0x176A, r31	; 0x80176a <__brkval+0x1>
    19e4:	e0 93 69 17 	sts	0x1769, r30	; 0x801769 <__brkval>
    19e8:	67 c0       	rjmp	.+206    	; 0x1ab8 <free+0x10c>
    19ea:	ed 01       	movw	r28, r26
    19ec:	20 e0       	ldi	r18, 0x00	; 0
    19ee:	30 e0       	ldi	r19, 0x00	; 0
    19f0:	ce 17       	cp	r28, r30
    19f2:	df 07       	cpc	r29, r31
    19f4:	40 f4       	brcc	.+16     	; 0x1a06 <free+0x5a>
    19f6:	4a 81       	ldd	r20, Y+2	; 0x02
    19f8:	5b 81       	ldd	r21, Y+3	; 0x03
    19fa:	9e 01       	movw	r18, r28
    19fc:	41 15       	cp	r20, r1
    19fe:	51 05       	cpc	r21, r1
    1a00:	f1 f0       	breq	.+60     	; 0x1a3e <free+0x92>
    1a02:	ea 01       	movw	r28, r20
    1a04:	f5 cf       	rjmp	.-22     	; 0x19f0 <free+0x44>
    1a06:	d3 83       	std	Z+3, r29	; 0x03
    1a08:	c2 83       	std	Z+2, r28	; 0x02
    1a0a:	40 81       	ld	r20, Z
    1a0c:	51 81       	ldd	r21, Z+1	; 0x01
    1a0e:	84 0f       	add	r24, r20
    1a10:	95 1f       	adc	r25, r21
    1a12:	c8 17       	cp	r28, r24
    1a14:	d9 07       	cpc	r29, r25
    1a16:	59 f4       	brne	.+22     	; 0x1a2e <free+0x82>
    1a18:	88 81       	ld	r24, Y
    1a1a:	99 81       	ldd	r25, Y+1	; 0x01
    1a1c:	84 0f       	add	r24, r20
    1a1e:	95 1f       	adc	r25, r21
    1a20:	02 96       	adiw	r24, 0x02	; 2
    1a22:	91 83       	std	Z+1, r25	; 0x01
    1a24:	80 83       	st	Z, r24
    1a26:	8a 81       	ldd	r24, Y+2	; 0x02
    1a28:	9b 81       	ldd	r25, Y+3	; 0x03
    1a2a:	93 83       	std	Z+3, r25	; 0x03
    1a2c:	82 83       	std	Z+2, r24	; 0x02
    1a2e:	21 15       	cp	r18, r1
    1a30:	31 05       	cpc	r19, r1
    1a32:	29 f4       	brne	.+10     	; 0x1a3e <free+0x92>
    1a34:	f0 93 6c 17 	sts	0x176C, r31	; 0x80176c <__flp+0x1>
    1a38:	e0 93 6b 17 	sts	0x176B, r30	; 0x80176b <__flp>
    1a3c:	3d c0       	rjmp	.+122    	; 0x1ab8 <free+0x10c>
    1a3e:	e9 01       	movw	r28, r18
    1a40:	fb 83       	std	Y+3, r31	; 0x03
    1a42:	ea 83       	std	Y+2, r30	; 0x02
    1a44:	49 91       	ld	r20, Y+
    1a46:	59 91       	ld	r21, Y+
    1a48:	c4 0f       	add	r28, r20
    1a4a:	d5 1f       	adc	r29, r21
    1a4c:	ec 17       	cp	r30, r28
    1a4e:	fd 07       	cpc	r31, r29
    1a50:	61 f4       	brne	.+24     	; 0x1a6a <free+0xbe>
    1a52:	80 81       	ld	r24, Z
    1a54:	91 81       	ldd	r25, Z+1	; 0x01
    1a56:	84 0f       	add	r24, r20
    1a58:	95 1f       	adc	r25, r21
    1a5a:	02 96       	adiw	r24, 0x02	; 2
    1a5c:	e9 01       	movw	r28, r18
    1a5e:	99 83       	std	Y+1, r25	; 0x01
    1a60:	88 83       	st	Y, r24
    1a62:	82 81       	ldd	r24, Z+2	; 0x02
    1a64:	93 81       	ldd	r25, Z+3	; 0x03
    1a66:	9b 83       	std	Y+3, r25	; 0x03
    1a68:	8a 83       	std	Y+2, r24	; 0x02
    1a6a:	e0 e0       	ldi	r30, 0x00	; 0
    1a6c:	f0 e0       	ldi	r31, 0x00	; 0
    1a6e:	12 96       	adiw	r26, 0x02	; 2
    1a70:	8d 91       	ld	r24, X+
    1a72:	9c 91       	ld	r25, X
    1a74:	13 97       	sbiw	r26, 0x03	; 3
    1a76:	00 97       	sbiw	r24, 0x00	; 0
    1a78:	19 f0       	breq	.+6      	; 0x1a80 <free+0xd4>
    1a7a:	fd 01       	movw	r30, r26
    1a7c:	dc 01       	movw	r26, r24
    1a7e:	f7 cf       	rjmp	.-18     	; 0x1a6e <free+0xc2>
    1a80:	8d 91       	ld	r24, X+
    1a82:	9c 91       	ld	r25, X
    1a84:	11 97       	sbiw	r26, 0x01	; 1
    1a86:	9d 01       	movw	r18, r26
    1a88:	2e 5f       	subi	r18, 0xFE	; 254
    1a8a:	3f 4f       	sbci	r19, 0xFF	; 255
    1a8c:	82 0f       	add	r24, r18
    1a8e:	93 1f       	adc	r25, r19
    1a90:	20 91 69 17 	lds	r18, 0x1769	; 0x801769 <__brkval>
    1a94:	30 91 6a 17 	lds	r19, 0x176A	; 0x80176a <__brkval+0x1>
    1a98:	28 17       	cp	r18, r24
    1a9a:	39 07       	cpc	r19, r25
    1a9c:	69 f4       	brne	.+26     	; 0x1ab8 <free+0x10c>
    1a9e:	30 97       	sbiw	r30, 0x00	; 0
    1aa0:	29 f4       	brne	.+10     	; 0x1aac <free+0x100>
    1aa2:	10 92 6c 17 	sts	0x176C, r1	; 0x80176c <__flp+0x1>
    1aa6:	10 92 6b 17 	sts	0x176B, r1	; 0x80176b <__flp>
    1aaa:	02 c0       	rjmp	.+4      	; 0x1ab0 <free+0x104>
    1aac:	13 82       	std	Z+3, r1	; 0x03
    1aae:	12 82       	std	Z+2, r1	; 0x02
    1ab0:	b0 93 6a 17 	sts	0x176A, r27	; 0x80176a <__brkval+0x1>
    1ab4:	a0 93 69 17 	sts	0x1769, r26	; 0x801769 <__brkval>
    1ab8:	df 91       	pop	r29
    1aba:	cf 91       	pop	r28
    1abc:	08 95       	ret

00001abe <atoi>:
    1abe:	fc 01       	movw	r30, r24
    1ac0:	88 27       	eor	r24, r24
    1ac2:	99 27       	eor	r25, r25
    1ac4:	e8 94       	clt
    1ac6:	21 91       	ld	r18, Z+
    1ac8:	20 32       	cpi	r18, 0x20	; 32
    1aca:	e9 f3       	breq	.-6      	; 0x1ac6 <atoi+0x8>
    1acc:	29 30       	cpi	r18, 0x09	; 9
    1ace:	10 f0       	brcs	.+4      	; 0x1ad4 <atoi+0x16>
    1ad0:	2e 30       	cpi	r18, 0x0E	; 14
    1ad2:	c8 f3       	brcs	.-14     	; 0x1ac6 <atoi+0x8>
    1ad4:	2b 32       	cpi	r18, 0x2B	; 43
    1ad6:	39 f0       	breq	.+14     	; 0x1ae6 <atoi+0x28>
    1ad8:	2d 32       	cpi	r18, 0x2D	; 45
    1ada:	31 f4       	brne	.+12     	; 0x1ae8 <atoi+0x2a>
    1adc:	68 94       	set
    1ade:	03 c0       	rjmp	.+6      	; 0x1ae6 <atoi+0x28>
    1ae0:	1c d0       	rcall	.+56     	; 0x1b1a <__mulhi_const_10>
    1ae2:	82 0f       	add	r24, r18
    1ae4:	91 1d       	adc	r25, r1
    1ae6:	21 91       	ld	r18, Z+
    1ae8:	20 53       	subi	r18, 0x30	; 48
    1aea:	2a 30       	cpi	r18, 0x0A	; 10
    1aec:	c8 f3       	brcs	.-14     	; 0x1ae0 <atoi+0x22>
    1aee:	1e f4       	brtc	.+6      	; 0x1af6 <atoi+0x38>
    1af0:	90 95       	com	r25
    1af2:	81 95       	neg	r24
    1af4:	9f 4f       	sbci	r25, 0xFF	; 255
    1af6:	08 95       	ret

00001af8 <memset>:
    1af8:	dc 01       	movw	r26, r24
    1afa:	01 c0       	rjmp	.+2      	; 0x1afe <memset+0x6>
    1afc:	6d 93       	st	X+, r22
    1afe:	41 50       	subi	r20, 0x01	; 1
    1b00:	50 40       	sbci	r21, 0x00	; 0
    1b02:	e0 f7       	brcc	.-8      	; 0x1afc <memset+0x4>
    1b04:	08 95       	ret

00001b06 <__itoa_ncheck>:
    1b06:	bb 27       	eor	r27, r27
    1b08:	4a 30       	cpi	r20, 0x0A	; 10
    1b0a:	31 f4       	brne	.+12     	; 0x1b18 <__itoa_ncheck+0x12>
    1b0c:	99 23       	and	r25, r25
    1b0e:	22 f4       	brpl	.+8      	; 0x1b18 <__itoa_ncheck+0x12>
    1b10:	bd e2       	ldi	r27, 0x2D	; 45
    1b12:	90 95       	com	r25
    1b14:	81 95       	neg	r24
    1b16:	9f 4f       	sbci	r25, 0xFF	; 255
    1b18:	09 c0       	rjmp	.+18     	; 0x1b2c <__utoa_common>

00001b1a <__mulhi_const_10>:
    1b1a:	7a e0       	ldi	r23, 0x0A	; 10
    1b1c:	97 9f       	mul	r25, r23
    1b1e:	90 2d       	mov	r25, r0
    1b20:	87 9f       	mul	r24, r23
    1b22:	80 2d       	mov	r24, r0
    1b24:	91 0d       	add	r25, r1
    1b26:	11 24       	eor	r1, r1
    1b28:	08 95       	ret

00001b2a <__utoa_ncheck>:
    1b2a:	bb 27       	eor	r27, r27

00001b2c <__utoa_common>:
    1b2c:	fb 01       	movw	r30, r22
    1b2e:	55 27       	eor	r21, r21
    1b30:	aa 27       	eor	r26, r26
    1b32:	88 0f       	add	r24, r24
    1b34:	99 1f       	adc	r25, r25
    1b36:	aa 1f       	adc	r26, r26
    1b38:	a4 17       	cp	r26, r20
    1b3a:	10 f0       	brcs	.+4      	; 0x1b40 <__utoa_common+0x14>
    1b3c:	a4 1b       	sub	r26, r20
    1b3e:	83 95       	inc	r24
    1b40:	50 51       	subi	r21, 0x10	; 16
    1b42:	b9 f7       	brne	.-18     	; 0x1b32 <__utoa_common+0x6>
    1b44:	a0 5d       	subi	r26, 0xD0	; 208
    1b46:	aa 33       	cpi	r26, 0x3A	; 58
    1b48:	08 f0       	brcs	.+2      	; 0x1b4c <__utoa_common+0x20>
    1b4a:	a9 5d       	subi	r26, 0xD9	; 217
    1b4c:	a1 93       	st	Z+, r26
    1b4e:	00 97       	sbiw	r24, 0x00	; 0
    1b50:	79 f7       	brne	.-34     	; 0x1b30 <__utoa_common+0x4>
    1b52:	b1 11       	cpse	r27, r1
    1b54:	b1 93       	st	Z+, r27
    1b56:	11 92       	st	Z+, r1
    1b58:	cb 01       	movw	r24, r22
    1b5a:	00 c0       	rjmp	.+0      	; 0x1b5c <strrev>

00001b5c <strrev>:
    1b5c:	dc 01       	movw	r26, r24
    1b5e:	fc 01       	movw	r30, r24
    1b60:	67 2f       	mov	r22, r23
    1b62:	71 91       	ld	r23, Z+
    1b64:	77 23       	and	r23, r23
    1b66:	e1 f7       	brne	.-8      	; 0x1b60 <strrev+0x4>
    1b68:	32 97       	sbiw	r30, 0x02	; 2
    1b6a:	04 c0       	rjmp	.+8      	; 0x1b74 <strrev+0x18>
    1b6c:	7c 91       	ld	r23, X
    1b6e:	6d 93       	st	X+, r22
    1b70:	70 83       	st	Z, r23
    1b72:	62 91       	ld	r22, -Z
    1b74:	ae 17       	cp	r26, r30
    1b76:	bf 07       	cpc	r27, r31
    1b78:	c8 f3       	brcs	.-14     	; 0x1b6c <strrev+0x10>
    1b7a:	08 95       	ret

00001b7c <_exit>:
    1b7c:	f8 94       	cli

00001b7e <__stop_program>:
    1b7e:	ff cf       	rjmp	.-2      	; 0x1b7e <__stop_program>
