#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 10 02:12:36 2020
# Process ID: 10224
# Current directory: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12768 C:\Users\danie\Documents\Repaso_VIVADO\PYNQ_base\base\base.xpr
# Log file: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/vivado.log
# Journal file: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/base.bd}
add_files -fileset constrs_1 -norecurse C:/PYNQ/boards/Pynq-Z1/base/vivado/constraints/base.xdc
import_files -fileset constrs_1 C:/PYNQ/boards/Pynq-Z1/base/vivado/constraints/base.xdc
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_bd_tcl -force C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base_woleds.tcl
file copy -force C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/impl_1/base_wrapper.bit C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base_woleds.bit
close_project
create_project comblock_pynq C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock -part xc7z020clg400-1
set_property board_part digilentinc.com:arty-z7-20:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
set_property  ip_repo_paths  C:/Users/danie/Documents/Repaso_VIVADO/core-comblock-master/src/comblock [current_project]
update_ip_catalog
create_bd_design "comblock_desing"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv www.ictp.it:user:comblock:2.0 comblock_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/comblock_0/AXIL} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins comblock_0/AXIL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/comblock_0/AXIF} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins comblock_0/AXIF]
endgroup
regenerate_bd_layout
set_property name comblock_ip [get_bd_cells comblock_0]
startgroup
set_property -dict [list CONFIG.REGS_IN_DWIDTH {2} CONFIG.REGS_IN_DEPTH {1} CONFIG.REGS_OUT_DWIDTH {4} CONFIG.REGS_OUT_DEPTH {1} CONFIG.DRAM_IO_ENA {false} CONFIG.FIFO_IN_ENA {false}] [get_bd_cells comblock_ip]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins comblock_ip/IN_REGS]
endgroup
set_property location {3 899 304} [get_bd_cells comblock_ip]
regenerate_bd_layout
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins comblock_ip/OUT_REGS]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins comblock_ip/OUT_REGS]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins comblock_ip/IN_REGS]
endgroup
create_bd_port -dir I -from 1 -to 0 sw
set_property location {725 27} [get_bd_ports sw]
undo
regenerate_bd_layout
set_property location {376 2} [get_bd_ports sw]
set_property location {850 7} [get_bd_ports sw]
delete_bd_objs [get_bd_ports sw]
startgroup
endgroup
startgroup
make_bd_pins_external  [get_bd_pins comblock_ip/reg0_i]
endgroup
set_property name sw [get_bd_ports reg0_i_0]
startgroup
make_bd_pins_external  [get_bd_pins comblock_ip/reg0_o]
endgroup
set_property name leds [get_bd_ports reg0_o_0]
set_property name sws [get_bd_ports sw]
set_property location {1 271 349} [get_bd_cells processing_system7_0]
save_bd_design
make_wrapper -files [get_files C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.srcs/sources_1/bd/comblock_desing/comblock_desing.bd] -top
add_files -norecurse C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.srcs/sources_1/bd/comblock_desing/hdl/comblock_desing_wrapper.vhd
add_files -fileset constrs_1 -norecurse C:/Users/danie/Documents/Repaso_VIVADO/ARTYZ720.xdc
import_files -fileset constrs_1 C:/Users/danie/Documents/Repaso_VIVADO/ARTYZ720.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_bd_tcl -force C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_sw_led.tcl
file copy -force C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.runs/impl_1/comblock_desing_wrapper.bit C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_sw_led.bit
open_run impl_1
file mkdir C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.sdk
file copy -force C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.runs/impl_1/comblock_desing_wrapper.sysdef C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.sdk/comblock_desing_wrapper.hdf

launch_sdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.sdk/comblock_desing_wrapper.hdf
open_bd_design {C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_comblock/comblock_pynq.srcs/sources_1/bd/comblock_desing/comblock_desing.bd}
