// Seed: 4104863456
module module_0 (
    input wor id_0,
    output wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7
);
  wire [-1 : 1 'h0] id_9;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd36,
    parameter id_5 = 32'd32
) (
    output tri0 id_0,
    output uwire id_1,
    input tri id_2,
    input supply1 _id_3,
    input tri0 id_4,
    input tri1 _id_5
);
  wire [id_5 : id_3  -  1] id_7 = id_5;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_4,
      id_4,
      id_4,
      id_0,
      id_2
  );
endmodule
