// Seed: 3010864629
module module_0 (
    output supply0 id_0,
    input tri id_1,
    output uwire id_2,
    output tri id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6,
    input tri1 id_7,
    output uwire id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    output uwire id_12,
    input uwire id_13,
    input tri id_14,
    output wand id_15,
    input wire id_16
);
  wire id_18;
  assign id_2 = 1;
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri1 id_7,
    output tri id_8,
    output logic id_9
    , id_13,
    input wand id_10,
    output supply1 id_11
);
  always_latch @(negedge id_10 or posedge 1) id_9 <= id_0;
  module_0(
      id_11,
      id_5,
      id_8,
      id_11,
      id_1,
      id_8,
      id_7,
      id_10,
      id_6,
      id_5,
      id_2,
      id_10,
      id_6,
      id_5,
      id_5,
      id_2,
      id_7
  );
  assign id_2 = 1;
endmodule
