INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12565/Desktop/2019-2020-spring/computer architecture laborotary/lab_2/lab_2.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
