|lampeggiatore_asimmetrico
LEDG[8] <= spiker_1Hz:inst.n_rc
CLOCK_50 => spiker_1Hz:inst.ck
CLOCK_50 => lampeggio_asimmetrico:inst9.clock_50MHz
KEY[2] => spiker_1Hz:inst.n_ce
KEY[3] => spiker_1Hz:inst.n_cl
KEY[3] => lampeggio_asimmetrico:inst9.reset
LEDR[0] <= lampeggio_asimmetrico:inst9.ledr[0]
LEDR[1] <= lampeggio_asimmetrico:inst9.ledr[1]
LEDR[2] <= lampeggio_asimmetrico:inst9.ledr[2]
LEDR[3] <= lampeggio_asimmetrico:inst9.ledr[3]
LEDR[4] <= lampeggio_asimmetrico:inst9.ledr[4]
LEDR[5] <= lampeggio_asimmetrico:inst9.ledr[5]
LEDR[6] <= lampeggio_asimmetrico:inst9.ledr[6]
LEDR[7] <= lampeggio_asimmetrico:inst9.ledr[7]
LEDR[8] <= lampeggio_asimmetrico:inst9.ledr[8]
LEDR[9] <= lampeggio_asimmetrico:inst9.ledr[9]
LEDR[10] <= lampeggio_asimmetrico:inst9.ledr[10]
LEDR[11] <= lampeggio_asimmetrico:inst9.ledr[11]
LEDR[12] <= lampeggio_asimmetrico:inst9.ledr[12]
LEDR[13] <= lampeggio_asimmetrico:inst9.ledr[13]
LEDR[14] <= lampeggio_asimmetrico:inst9.ledr[14]
LEDR[15] <= lampeggio_asimmetrico:inst9.ledr[15]
LEDR[16] <= lampeggio_asimmetrico:inst9.ledr[16]
LEDR[17] <= lampeggio_asimmetrico:inst9.ledr[17]
SW[0] => lampeggio_asimmetrico:inst9.switch[0]
SW[1] => lampeggio_asimmetrico:inst9.switch[1]
SW[2] => lampeggio_asimmetrico:inst9.switch[2]
SW[3] => lampeggio_asimmetrico:inst9.switch[3]
SW[4] => lampeggio_asimmetrico:inst9.switch[4]
SW[5] => lampeggio_asimmetrico:inst9.switch[5]
SW[6] => lampeggio_asimmetrico:inst9.switch[6]
SW[7] => lampeggio_asimmetrico:inst9.switch[7]
SW[8] => lampeggio_asimmetrico:inst9.switch[8]
SW[9] => lampeggio_asimmetrico:inst9.switch[9]
SW[10] => lampeggio_asimmetrico:inst9.switch[10]
SW[11] => lampeggio_asimmetrico:inst9.switch[11]
SW[12] => lampeggio_asimmetrico:inst9.switch[12]
SW[13] => lampeggio_asimmetrico:inst9.switch[13]
SW[14] => lampeggio_asimmetrico:inst9.switch[14]
SW[15] => lampeggio_asimmetrico:inst9.switch[15]
SW[16] => lampeggio_asimmetrico:inst9.switch[16]
SW[17] => lampeggio_asimmetrico:inst9.switch[17]


|lampeggiatore_asimmetrico|spiker_1Hz:inst
ck => n_rc~reg0.CLK
ck => cnt_clk[0].CLK
ck => cnt_clk[1].CLK
ck => cnt_clk[2].CLK
ck => cnt_clk[3].CLK
ck => cnt_clk[4].CLK
ck => cnt_clk[5].CLK
ck => cnt_clk[6].CLK
ck => cnt_clk[7].CLK
ck => cnt_clk[8].CLK
ck => cnt_clk[9].CLK
ck => cnt_clk[10].CLK
ck => cnt_clk[11].CLK
ck => cnt_clk[12].CLK
ck => cnt_clk[13].CLK
ck => cnt_clk[14].CLK
ck => cnt_clk[15].CLK
ck => cnt_clk[16].CLK
ck => cnt_clk[17].CLK
ck => cnt_clk[18].CLK
ck => cnt_clk[19].CLK
ck => cnt_clk[20].CLK
ck => cnt_clk[21].CLK
ck => cnt_clk[22].CLK
ck => cnt_clk[23].CLK
ck => cnt_clk[24].CLK
ck => cnt_clk[25].CLK
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => n_rc~reg0.ENA
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => n_rc.OUTPUTSELECT
n_rc <= n_rc~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lampeggiatore_asimmetrico|lampeggio_asimmetrico:inst9
clock_50MHz => delay_count[0].CLK
clock_50MHz => delay_count[1].CLK
clock_50MHz => delay_count[2].CLK
clock_50MHz => delay_count[3].CLK
clock_50MHz => delay_count[4].CLK
clock_50MHz => delay_count[5].CLK
clock_50MHz => delay_count[6].CLK
clock_50MHz => delay_count[7].CLK
clock_50MHz => delay_count[8].CLK
clock_50MHz => delay_count[9].CLK
clock_50MHz => delay_count[10].CLK
clock_50MHz => delay_count[11].CLK
clock_50MHz => delay_count[12].CLK
clock_50MHz => delay_count[13].CLK
clock_50MHz => delay_count[14].CLK
clock_50MHz => delay_count[15].CLK
clock_50MHz => ledr[0]~reg0.CLK
clock_50MHz => ledr[1]~reg0.CLK
clock_50MHz => ledr[2]~reg0.CLK
clock_50MHz => ledr[3]~reg0.CLK
clock_50MHz => ledr[4]~reg0.CLK
clock_50MHz => ledr[5]~reg0.CLK
clock_50MHz => ledr[6]~reg0.CLK
clock_50MHz => ledr[7]~reg0.CLK
clock_50MHz => ledr[8]~reg0.CLK
clock_50MHz => ledr[9]~reg0.CLK
clock_50MHz => ledr[10]~reg0.CLK
clock_50MHz => ledr[11]~reg0.CLK
clock_50MHz => ledr[12]~reg0.CLK
clock_50MHz => ledr[13]~reg0.CLK
clock_50MHz => ledr[14]~reg0.CLK
clock_50MHz => ledr[15]~reg0.CLK
clock_50MHz => ledr[16]~reg0.CLK
clock_50MHz => ledr[17]~reg0.CLK
clock_50MHz => next_state~1.DATAIN
clock_50MHz => fsm~7.DATAIN
spike_1Hz => fsm.OUTPUTSELECT
spike_1Hz => fsm.OUTPUTSELECT
spike_1Hz => fsm.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => delay_count.OUTPUTSELECT
spike_1Hz => next_state.OUTPUTSELECT
spike_1Hz => next_state.OUTPUTSELECT
spike_1Hz => next_state.OUTPUTSELECT
spike_1Hz => ledr[17]~reg0.ENA
spike_1Hz => ledr[16]~reg0.ENA
spike_1Hz => ledr[15]~reg0.ENA
spike_1Hz => ledr[14]~reg0.ENA
spike_1Hz => ledr[13]~reg0.ENA
spike_1Hz => ledr[12]~reg0.ENA
spike_1Hz => ledr[11]~reg0.ENA
spike_1Hz => ledr[10]~reg0.ENA
spike_1Hz => ledr[9]~reg0.ENA
spike_1Hz => ledr[8]~reg0.ENA
spike_1Hz => ledr[7]~reg0.ENA
spike_1Hz => ledr[6]~reg0.ENA
spike_1Hz => ledr[5]~reg0.ENA
spike_1Hz => ledr[4]~reg0.ENA
spike_1Hz => ledr[3]~reg0.ENA
spike_1Hz => ledr[2]~reg0.ENA
spike_1Hz => ledr[1]~reg0.ENA
spike_1Hz => ledr[0]~reg0.ENA
switch[0] => Selector7.IN2
switch[1] => Selector6.IN2
switch[2] => Selector5.IN2
switch[3] => Selector4.IN2
switch[4] => Selector3.IN2
switch[5] => Selector2.IN2
switch[6] => Selector1.IN2
switch[7] => Selector0.IN2
switch[8] => ~NO_FANOUT~
switch[9] => ~NO_FANOUT~
switch[10] => Selector7.IN1
switch[11] => Selector6.IN1
switch[12] => Selector5.IN1
switch[13] => Selector4.IN1
switch[14] => Selector3.IN1
switch[15] => Selector2.IN1
switch[16] => Selector1.IN1
switch[17] => Selector0.IN1
reset => ledr[0]~reg0.PRESET
reset => ledr[1]~reg0.PRESET
reset => ledr[2]~reg0.PRESET
reset => ledr[3]~reg0.PRESET
reset => ledr[4]~reg0.PRESET
reset => ledr[5]~reg0.PRESET
reset => ledr[6]~reg0.PRESET
reset => ledr[7]~reg0.PRESET
reset => ledr[8]~reg0.PRESET
reset => ledr[9]~reg0.PRESET
reset => ledr[10]~reg0.PRESET
reset => ledr[11]~reg0.PRESET
reset => ledr[12]~reg0.PRESET
reset => ledr[13]~reg0.PRESET
reset => ledr[14]~reg0.PRESET
reset => ledr[15]~reg0.PRESET
reset => ledr[16]~reg0.PRESET
reset => ledr[17]~reg0.PRESET
reset => next_state~3.DATAIN
reset => fsm~9.DATAIN
reset => delay_count[0].ENA
reset => delay_count[15].ENA
reset => delay_count[14].ENA
reset => delay_count[13].ENA
reset => delay_count[12].ENA
reset => delay_count[11].ENA
reset => delay_count[10].ENA
reset => delay_count[9].ENA
reset => delay_count[8].ENA
reset => delay_count[7].ENA
reset => delay_count[6].ENA
reset => delay_count[5].ENA
reset => delay_count[4].ENA
reset => delay_count[3].ENA
reset => delay_count[2].ENA
reset => delay_count[1].ENA
ledr[0] <= ledr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[1] <= ledr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[2] <= ledr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[3] <= ledr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[4] <= ledr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[5] <= ledr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[6] <= ledr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[7] <= ledr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[8] <= ledr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[9] <= ledr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[10] <= ledr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[11] <= ledr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[12] <= ledr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[13] <= ledr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[14] <= ledr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[15] <= ledr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[16] <= ledr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledr[17] <= ledr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


