module bug27072( 
    output reg sum, 
    input wire ci); 
endmodule 