
---------- Begin Simulation Statistics ----------
final_tick                                22028977500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    561                       # Simulator instruction rate (inst/s)
host_mem_usage                                9897876                       # Number of bytes of host memory used
host_op_rate                                      576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25798.99                       # Real time elapsed on the host
host_tick_rate                                 432909                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14475263                       # Number of instructions simulated
sim_ops                                      14852516                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011169                       # Number of seconds simulated
sim_ticks                                 11168603125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.404615                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   80974                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               107386                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                978                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            110617                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10959                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12062                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1103                       # Number of indirect misses.
system.cpu.branchPred.lookups                  193307                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31065                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1300                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1233342                       # Number of instructions committed
system.cpu.committedOps                       1314122                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.405223                       # CPI: cycles per instruction
system.cpu.discardedOps                         19732                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             937061                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            158737                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            77704                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1550634                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.415762                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      958                       # number of quiesce instructions executed
system.cpu.numCycles                          2966462                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       958                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1015498     77.28%     77.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2965      0.23%     77.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                 175950     13.39%     90.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                119709      9.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1314122                       # Class of committed instruction
system.cpu.quiesceCycles                     14903303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1415828                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              455614                       # Transaction distribution
system.membus.trans_dist::ReadResp             456415                       # Transaction distribution
system.membus.trans_dist::WriteReq             264456                       # Transaction distribution
system.membus.trans_dist::WriteResp            264456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          532                       # Transaction distribution
system.membus.trans_dist::CleanEvict              338                       # Transaction distribution
system.membus.trans_dist::ReadExReq               296                       # Transaction distribution
system.membus.trans_dist::ReadExResp              296                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            217                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1443204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45614980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            721543                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004709                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  721527    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              721543                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1945723500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19040625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              470140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3704875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15411500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2828666710                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1087250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       916810                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       916810                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2857620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45503060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4919958875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          3143390                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          727                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   3937414575                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2452810000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       256000                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       256000                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       872526                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       872526    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       872526                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2102727500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2529280000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16384000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46792704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29097984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46399488                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       512000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8114176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       909312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2722695368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1466969487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4189664856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1549119779                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2605337809                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4154457588                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4271815147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4072307297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8344122444                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13888                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13888                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          217                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          236                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1243486                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108877                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1352362                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1243486                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1243486                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1243486                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108877                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1352362                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29097984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29153088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16384000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16418048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       454656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              455517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       256000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256532                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2605337809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4933831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2610271640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3048546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1466969487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1470018033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3048546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4072307297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4933831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4080289674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    710608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289212250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              817910                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             273342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      455517                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256532                       # Number of write requests accepted
system.mem_ctrls.readBursts                    455517                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     49                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16039                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14662282135                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2277340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26618317135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32191.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58441.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       369                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   424933                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  238911                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                455517                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    738                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.001578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.274895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.585222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1084      2.25%      2.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          982      2.04%      4.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          674      1.40%      5.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          809      1.68%      7.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          897      1.86%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          678      1.41%     10.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          654      1.36%     12.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          826      1.71%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41566     86.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48170                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1814.717131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1731.323199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    529.387204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     25.90%     25.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     26.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     72.11%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.087649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.705300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.671283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      4.78%      5.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          238     94.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29149952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16418816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29153088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16418048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2609.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1470.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2610.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1470.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11168503750                       # Total gap between requests
system.mem_ctrls.avgGap                      15685.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29094912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16383040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2605062752.643920898438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4928100.621356800199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3203265.403881920036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1466883532.044209718704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       454656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       256000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26584067385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34249750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4000092500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 212012199250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58470.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39779.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7518970.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    828172.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         23770749.375000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16590092.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           828433350                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       356536193.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     106919964.900005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     225277041.262502                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     53777504.100000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1611304895.287490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.270942                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2718215160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    604170000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7848314840                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1916                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9723325.287056                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2457129.173706                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          958    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5719500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11994250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12714031875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9314945625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       379107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           379107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       379107                       # number of overall hits
system.cpu.icache.overall_hits::total          379107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          217                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            217                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          217                       # number of overall misses
system.cpu.icache.overall_misses::total           217                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9430000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9430000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9430000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9430000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       379324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       379324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       379324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       379324                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43456.221198                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43456.221198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43456.221198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43456.221198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          217                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          217                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9084875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9084875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9084875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9084875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000572                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000572                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000572                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000572                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41865.783410                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41865.783410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41865.783410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41865.783410                       # average overall mshr miss latency
system.cpu.icache.replacements                     58                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       379107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          379107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          217                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           217                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9430000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9430000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       379324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       379324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43456.221198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43456.221198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9084875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9084875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41865.783410                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41865.783410                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           374.381955                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              345273                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5952.982759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   374.381955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.731215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.731215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            758865                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           758865                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       286828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           286828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       286828                       # number of overall hits
system.cpu.dcache.overall_hits::total          286828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1156                       # number of overall misses
system.cpu.dcache.overall_misses::total          1156                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     84841250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     84841250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     84841250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     84841250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       287984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       287984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287984                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004014                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004014                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004014                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73392.084775                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73392.084775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73392.084775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73392.084775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          532                       # number of writebacks
system.cpu.dcache.writebacks::total               532                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          880                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          880                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63231375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63231375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63231375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63231375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20821750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20821750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003056                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003056                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71853.835227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71853.835227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71853.835227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71853.835227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.785638                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.785638                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    812                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       176846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          176846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     43386250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     43386250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       177430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       177430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74291.523973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74291.523973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     42459125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     42459125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20821750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20821750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72703.981164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72703.981164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21734.603340                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21734.603340                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       109982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41455000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41455000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       110554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       110554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72473.776224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72473.776224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20772250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20772250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70176.520270                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70176.520270                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           478.490244                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              297171                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               812                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            365.974138                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   478.490244                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.934551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.934551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1152816                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1152816                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22028977500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22029063125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    561                       # Simulator instruction rate (inst/s)
host_mem_usage                                9897876                       # Number of bytes of host memory used
host_op_rate                                      576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25799.08                       # Real time elapsed on the host
host_tick_rate                                 432910                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14475272                       # Number of instructions simulated
sim_ops                                      14852531                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011169                       # Number of seconds simulated
sim_ticks                                 11168688750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.400631                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   80975                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               107393                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                979                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            110617                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10959                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12062                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1103                       # Number of indirect misses.
system.cpu.branchPred.lookups                  193316                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31067                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1300                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1233351                       # Number of instructions committed
system.cpu.committedOps                       1314137                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.405316                       # CPI: cycles per instruction
system.cpu.discardedOps                         19739                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             937082                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            158737                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            77705                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1550724                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.415746                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      958                       # number of quiesce instructions executed
system.cpu.numCycles                          2966599                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       958                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1015506     77.28%     77.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2965      0.23%     77.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                 175956     13.39%     90.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                119709      9.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1314137                       # Class of committed instruction
system.cpu.quiesceCycles                     14903303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1415875                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1976                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              455614                       # Transaction distribution
system.membus.trans_dist::ReadResp             456416                       # Transaction distribution
system.membus.trans_dist::WriteReq             264456                       # Transaction distribution
system.membus.trans_dist::WriteResp            264456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          532                       # Transaction distribution
system.membus.trans_dist::CleanEvict              339                       # Transaction distribution
system.membus.trans_dist::ReadExReq               296                       # Transaction distribution
system.membus.trans_dist::ReadExResp              296                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            217                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           585                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1421312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1443207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45615044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            721544                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004709                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  721528    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              721544                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1945726500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19040625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              470140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3704875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15417250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2828666710                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1087250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       512000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       916810                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       916810                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2842624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2857620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45503060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4919958875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          3143390                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          727                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   3937414575                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2452810000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       454656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       256000                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       256000                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45481984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       872526                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       872526    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       872526                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2102727500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2529280000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16384000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46792704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29097984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46399488                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       512000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8114176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       909312                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2722674495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1466958241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4189632736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1549107902                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2605317836                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4154425738                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4271782397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4072276076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8344058473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13888                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13888                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          217                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          236                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1243476                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108876                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1352352                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1243476                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1243476                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1243476                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108876                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1352352                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29097984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29153152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16384000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16418048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       454656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              455518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       256000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256532                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2605317836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4939523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2610257359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3048523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1466958241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1470006763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3048523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4072276076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4939523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4080264122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    710608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289212250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              817912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             273342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      455518                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256532                       # Number of write requests accepted
system.mem_ctrls.readBursts                    455518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     49                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16039                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14662282135                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2277345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26618343385                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32191.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58441.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       369                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   424934                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  238911                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                455518                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    738                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.001578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.274895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.585222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1084      2.25%      2.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          982      2.04%      4.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          674      1.40%      5.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          809      1.68%      7.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          897      1.86%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          678      1.41%     10.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          654      1.36%     12.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          826      1.71%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41566     86.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48170                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1814.717131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1731.323199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    529.387204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     25.90%     25.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     26.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     72.11%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.087649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.705300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.671283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      4.78%      5.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          238     94.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29150016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16418816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29153152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16418048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2609.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1470.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2610.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1470.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11168700000                       # Total gap between requests
system.mem_ctrls.avgGap                      15685.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29094912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16383040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2605042780.872553348541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4933793.145591957495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3203240.845976659562                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1466872286.149079084396                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       454656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       256000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26584067385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34276000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4000092500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 212012199250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58470.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39763.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7518970.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    828172.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         23770749.375000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16590092.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        828435168.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       356536193.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     106919964.900005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     225279372.600002                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     53777504.100000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1611309045.374990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.270208                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2718215160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    604170000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7848400465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1916                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9723325.287056                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2457129.173706                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          958    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5719500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11994250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             958                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12714117500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9314945625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       379119                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           379119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       379119                       # number of overall hits
system.cpu.icache.overall_hits::total          379119                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          217                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            217                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          217                       # number of overall misses
system.cpu.icache.overall_misses::total           217                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9430000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9430000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9430000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9430000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       379336                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       379336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       379336                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       379336                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43456.221198                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43456.221198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43456.221198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43456.221198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          217                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          217                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9084875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9084875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9084875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9084875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000572                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000572                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000572                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000572                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41865.783410                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41865.783410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41865.783410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41865.783410                       # average overall mshr miss latency
system.cpu.icache.replacements                     58                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       379119                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          379119                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          217                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           217                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9430000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9430000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       379336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       379336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43456.221198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43456.221198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9084875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9084875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41865.783410                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41865.783410                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           374.381975                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4334439                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9964.227586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   374.381975                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.731215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.731215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            758889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           758889                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       286832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           286832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       286832                       # number of overall hits
system.cpu.dcache.overall_hits::total          286832                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1157                       # number of overall misses
system.cpu.dcache.overall_misses::total          1157                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     84901250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     84901250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     84901250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     84901250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       287989                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287989                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       287989                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287989                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004018                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73380.509939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73380.509939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73380.509939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73380.509939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          532                       # number of writebacks
system.cpu.dcache.writebacks::total               532                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63290000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63290000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20821750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20821750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003059                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003059                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003059                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71838.819523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71838.819523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71838.819523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71838.819523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.785638                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.785638                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    813                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       176850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          176850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     43446250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     43446250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       177435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       177435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74267.094017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74267.094017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          958                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     42517750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     42517750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20821750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20821750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72679.914530                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72679.914530                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21734.603340                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21734.603340                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       109982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41455000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41455000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       110554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       110554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72473.776224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72473.776224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8456                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20772250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20772250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70176.520270                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70176.520270                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           478.490440                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              569264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            432.242976                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   478.490440                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.934552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.934552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1152837                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1152837                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22029063125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
