// Seed: 2999077324
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply0 id_3,
    output supply0 id_4,
    output supply0 id_5
);
  wire id_7;
  generate
    if (1) begin : LABEL_0
      wire [1 : 1] id_8;
    end else wire id_9;
  endgenerate
endmodule
module module_1 #(
    parameter id_1 = 32'd93,
    parameter id_3 = 32'd57
) (
    output tri  id_0,
    output tri0 _id_1,
    input  tri  id_2,
    output wor  _id_3
);
  logic id_5;
  localparam id_6 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0
  );
  wire [id_1 : id_3] id_7;
endmodule
