Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May 18 20:49:34 2021
| Host         : zz-Latitude-7490 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file blok_wrapper_control_sets_placed.rpt
| Design       : blok_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     3 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             176 |           79 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             145 |           61 |
| Yes          | No                    | No                     |             416 |          138 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             499 |          165 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                  Enable Signal                                                                 |                                                                                    Set/Reset Signal                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              4 |         1.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                             | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                | blok_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                |                1 |              4 |         4.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                             | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              4 |         1.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                             | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/misobitptr[4]_i_2_n_0                                                                                                 | blok_i/controller_0/inst/misobitptr[4]_i_1_n_0                                                                                                                                         |                2 |              5 |         2.50 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/datmem_wea_o[0]                                                                                                       | blok_i/decoder_0/inst/data_o[31]_i_1_n_0                                                                                                                                               |                3 |              6 |         2.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                         | blok_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                          |                2 |              6 |         3.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/mosi_o_i_1_n_0                                                                                                        |                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/clk_en                                                                                                                |                                                                                                                                                                                        |                5 |              7 |         1.40 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_shutter[31]_i_1_n_0                                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                     | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              8 |         2.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                     | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_bits_to_write[15]_i_1_n_0                                                                                     |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_shutter[23]_i_1_n_0                                                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_shutter[15]_i_1_n_0                                                                                           |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_bits_to_write[7]_i_1_n_0                                                                                      |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_downcounter[23]_i_1_n_0                                                                                       |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_downcounter[15]_i_1_n_0                                                                                       |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_downcounter[7]_i_1_n_0                                                                                        |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_downcounter[31]_i_1_n_0                                                                                       |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_bits_to_write[31]_i_1_n_0                                                                                     |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_shutter[7]_i_1_n_0                                                                                            |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ctl_reg_bits_to_write[23]_i_1_n_0                                                                                     |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                     | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              8 |         2.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                          | blok_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                   |                3 |              8 |         2.67 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                        | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                5 |             10 |         2.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                        | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                5 |             10 |         2.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                        | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                6 |             10 |         1.67 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/cfgmem_addr_o[31]_i_1_n_0                                                                                             |                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                             | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                6 |             13 |         2.17 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                             | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             15 |         3.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                             | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |             15 |         3.75 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                     | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |             15 |         3.75 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                             |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/writer_address[31]_i_2_n_0                                                                                            | blok_i/controller_0/inst/writer_address[31]_i_1_n_0                                                                                                                                    |                4 |             16 |         4.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/mosiaddress[31]_i_2_n_0                                                                                               | blok_i/controller_0/inst/mosiaddress[31]_i_1_n_0                                                                                                                                       |                4 |             16 |         4.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                     | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                6 |             17 |         2.83 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                     | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                7 |             17 |         2.43 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                | blok_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                   |               10 |             18 |         1.80 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               12 |             29 |         2.42 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/ipc_data[30]_i_1_n_0                                                                                                  |                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               14 |             31 |         2.21 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               16 |             31 |         1.94 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                | blok_i/controller_0/inst/clk_counter[0]_i_1_n_0                                                                                                                                        |                8 |             32 |         4.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                            | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                6 |             32 |         5.33 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/mosidata[31]_i_2_n_0                                                                                                  | blok_i/controller_0/inst/mosidata[31]_i_1_n_0                                                                                                                                          |               10 |             32 |         3.20 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/misobitptr[4]_i_2_n_0                                                                                                 | blok_i/controller_0/inst/fsm_bits_sent[31]_i_1_n_0                                                                                                                                     |                9 |             32 |         3.56 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/misobitptr[4]_i_2_n_0                                                                                                 | blok_i/controller_0/inst/fsm_skip_counter[31]_i_1_n_0                                                                                                                                  |                9 |             32 |         3.56 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                              | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_ctl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                             |                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/fsm_shutter_counter[0]_i_1_n_0                                                                                        |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                             |                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                             |                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                              | blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                6 |             32 |         5.33 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                            | blok_i/axi_bram_ctrl_dat/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                8 |             32 |         4.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                            |                                                                                                                                                                                        |                8 |             35 |         4.38 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/datmem_wea_o[0]                                                                                                       |                                                                                                                                                                                        |               28 |             39 |         1.39 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/controller_0/inst/datmem_data_o[31]_i_1_n_0                                                                                             |                                                                                                                                                                                        |               13 |             45 |         3.46 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG | blok_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                      | blok_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                   |               16 |             48 |         3.00 |
|  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                |                                                                                                                                                                                        |               80 |            181 |         2.26 |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


