// Seed: 2001336520
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output tri   id_0,
    input  wor   id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  wand  id_4,
    input  tri0  id_5,
    output logic id_6
);
  tri1 id_8;
  always @(posedge 1 or negedge 1) begin
    id_8 = id_1;
    id_6 <= 1;
    if (1) id_6 = id_4 & 1'h0;
  end
  module_0();
endmodule
