ncsim: 08.20-s012: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
ncsim> run
ASSERT/WARNING (time 0 FS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
0 % complete
ASSERT/WARNING (time 510022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
1 % complete
ASSERT/WARNING (time 1020022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
2 % complete
ASSERT/WARNING (time 1530022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
3 % complete
ASSERT/WARNING (time 2040022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
4 % complete
ASSERT/WARNING (time 2550022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
5 % complete
ASSERT/WARNING (time 3060022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
6 % complete
ASSERT/WARNING (time 3570022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
7 % complete
ASSERT/WARNING (time 4080022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
8 % complete
ASSERT/WARNING (time 4590022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
9 % complete
ASSERT/WARNING (time 5100022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
10 % complete
ASSERT/WARNING (time 5610022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
11 % complete
ASSERT/WARNING (time 6120022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
12 % complete
ASSERT/WARNING (time 6630022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
13 % complete
ASSERT/WARNING (time 7140022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
14 % complete
ASSERT/WARNING (time 7650022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
15 % complete
ASSERT/WARNING (time 8160022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
16 % complete
ASSERT/WARNING (time 8670022 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
17 % complete
Simulation interrupted at 8861310 NS + 2
ncsim> exit
