module shifts(input logic [127:0] a, output logic [127:0] b);
	
endmodule 