{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666004579107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666004579120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 19:02:58 2022 " "Processing started: Mon Oct 17 19:02:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666004579120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666004579120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666004579120 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666004579701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_portab.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_portab.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_portAB " "Found entity 1: counter_portAB" {  } { { "design/counter_portAB.sv" "" { Text "D:/code/Program_sv/HW5/design/counter_portAB.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666004580303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666004580303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/controller2c_seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/controller2c_seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller2C_seven " "Found entity 1: controller2C_seven" {  } { { "design/controller2C_seven.sv" "" { Text "D:/code/Program_sv/HW5/design/controller2C_seven.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666004580315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666004580315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/controller2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/controller2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller2C " "Found entity 1: controller2C" {  } { { "design/controller2C.sv" "" { Text "D:/code/Program_sv/HW5/design/controller2C.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666004580317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666004580317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/controller2b.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/controller2b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller2B " "Found entity 1: controller2B" {  } { { "design/controller2B.sv" "" { Text "D:/code/Program_sv/HW5/design/controller2B.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666004580320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666004580320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/controller2a.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/controller2a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller2A " "Found entity 1: controller2A" {  } { { "design/controller2A.sv" "" { Text "D:/code/Program_sv/HW5/design/controller2A.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666004580322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666004580322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/sub_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/sub_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_8bit " "Found entity 1: sub_8bit" {  } { { "design/sub_8bit.sv" "" { Text "D:/code/Program_sv/HW5/design/sub_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666004580324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666004580324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW5/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666004580326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666004580326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/adder_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/adder_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Found entity 1: adder_8bit" {  } { { "design/adder_8bit.sv" "" { Text "D:/code/Program_sv/HW5/design/adder_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666004580328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666004580328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK controller2C_seven.sv(22) " "Verilog HDL Implicit Net warning at controller2C_seven.sv(22): created implicit net for \"CLK\"" {  } { { "design/controller2C_seven.sv" "" { Text "D:/code/Program_sv/HW5/design/controller2C_seven.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666004580329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTN controller2C_seven.sv(23) " "Verilog HDL Implicit Net warning at controller2C_seven.sv(23): created implicit net for \"BTN\"" {  } { { "design/controller2C_seven.sv" "" { Text "D:/code/Program_sv/HW5/design/controller2C_seven.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666004580329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666004580409 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcu.sv(12) " "Output port \"HEX0\" at mcu.sv(12) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW5/design/mcu.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666004580436 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.sv(13) " "Output port \"HEX1\" at mcu.sv(13) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW5/design/mcu.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666004580452 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.sv(14) " "Output port \"HEX2\" at mcu.sv(14) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW5/design/mcu.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666004580452 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.sv(15) " "Output port \"HEX3\" at mcu.sv(15) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW5/design/mcu.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666004580452 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mcu.sv(18) " "Output port \"LED\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW5/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666004580453 "|mcu"}
{ "Warning" "WSGN_EMPTY_SHELL" "mcu " "Entity \"mcu\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1666004580455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666004580790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 19:03:00 2022 " "Processing ended: Mon Oct 17 19:03:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666004580790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666004580790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666004580790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666004580790 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 9 s " "Quartus II Flow was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666004581665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666004582489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666004582489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 19:03:02 2022 " "Processing started: Mon Oct 17 19:03:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666004582489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666004582489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim mcu mcu " "Command: quartus_sh -t d:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim mcu mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666004582489 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim mcu mcu " "Quartus(args): --rtl_sim mcu mcu" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1666004582489 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1666004585034 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1666004585374 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1666004585375 ""}
{ "Warning" "0" "" "Warning: File mcu_run_msim_rtl_verilog.do already exists - backing up current file as mcu_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File mcu_run_msim_rtl_verilog.do already exists - backing up current file as mcu_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1666004586452 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/code/Program_sv/HW5/simulation/modelsim/mcu_run_msim_rtl_verilog.do" {  } { { "D:/code/Program_sv/HW5/simulation/modelsim/mcu_run_msim_rtl_verilog.do" "0" { Text "D:/code/Program_sv/HW5/simulation/modelsim/mcu_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/code/Program_sv/HW5/simulation/modelsim/mcu_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1666004586457 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1666004586461 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1666004587358 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 10 s " "Quartus II Flow was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666012449578 ""}
