

================================================================
== Vivado HLS Report for 'concatenate3d_array_array_array_ap_fixed_8_4_5_3_0_16u_config10_s'
================================================================
* Date:           Thu Jun 26 23:04:25 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099| 20.495 us | 20.495 us |  4099|  4099|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                               |                                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                    Instance                                   |                                Module                               |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_16u_config10_s_fu_78  |concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_16u_config10_s  |     4098|     4098| 20.490 us | 20.490 us |  4098|  4098|   none  |
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      19|    377|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    321|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      24|    700|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+----+-----+-----+
    |                                    Instance                                   |                                Module                               | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+----+-----+-----+
    |grp_concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_16u_config10_s_fu_78  |concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_16u_config10_s  |        0|      0|  19|  377|    0|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+----+-----+-----+
    |Total                                                                          |                                                                     |        0|      0|  19|  377|    0|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  15|          3|    1|          3|
    |ap_done                |   9|          2|    1|          2|
    |data1_V_data_0_V_read  |   9|          2|    1|          2|
    |data1_V_data_1_V_read  |   9|          2|    1|          2|
    |data1_V_data_2_V_read  |   9|          2|    1|          2|
    |data1_V_data_3_V_read  |   9|          2|    1|          2|
    |data1_V_data_4_V_read  |   9|          2|    1|          2|
    |data1_V_data_5_V_read  |   9|          2|    1|          2|
    |data1_V_data_6_V_read  |   9|          2|    1|          2|
    |data1_V_data_7_V_read  |   9|          2|    1|          2|
    |data2_V_data_0_V_read  |   9|          2|    1|          2|
    |data2_V_data_1_V_read  |   9|          2|    1|          2|
    |data2_V_data_2_V_read  |   9|          2|    1|          2|
    |data2_V_data_3_V_read  |   9|          2|    1|          2|
    |data2_V_data_4_V_read  |   9|          2|    1|          2|
    |data2_V_data_5_V_read  |   9|          2|    1|          2|
    |data2_V_data_6_V_read  |   9|          2|    1|          2|
    |data2_V_data_7_V_read  |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |res_V_data_0_V_write   |   9|          2|    1|          2|
    |res_V_data_10_V_write  |   9|          2|    1|          2|
    |res_V_data_11_V_write  |   9|          2|    1|          2|
    |res_V_data_12_V_write  |   9|          2|    1|          2|
    |res_V_data_13_V_write  |   9|          2|    1|          2|
    |res_V_data_14_V_write  |   9|          2|    1|          2|
    |res_V_data_15_V_write  |   9|          2|    1|          2|
    |res_V_data_1_V_write   |   9|          2|    1|          2|
    |res_V_data_2_V_write   |   9|          2|    1|          2|
    |res_V_data_3_V_write   |   9|          2|    1|          2|
    |res_V_data_4_V_write   |   9|          2|    1|          2|
    |res_V_data_5_V_write   |   9|          2|    1|          2|
    |res_V_data_6_V_write   |   9|          2|    1|          2|
    |res_V_data_7_V_write   |   9|          2|    1|          2|
    |res_V_data_8_V_write   |   9|          2|    1|          2|
    |res_V_data_9_V_write   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 321|         71|   35|         71|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                            Name                                            | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                   |  2|   0|    2|          0|
    |ap_done_reg                                                                                 |  1|   0|    1|          0|
    |grp_concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_16u_config10_s_fu_78_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                              |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                       |  5|   0|    5|          0|
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> | return value |
|start_out                 | out |    1| ap_ctrl_hs | concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> | return value |
|start_write               | out |    1| ap_ctrl_hs | concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> | return value |
|data1_V_data_0_V_dout     |  in |    8|   ap_fifo  |                          data1_V_data_0_V                          |    pointer   |
|data1_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                          data1_V_data_0_V                          |    pointer   |
|data1_V_data_0_V_read     | out |    1|   ap_fifo  |                          data1_V_data_0_V                          |    pointer   |
|data1_V_data_1_V_dout     |  in |    8|   ap_fifo  |                          data1_V_data_1_V                          |    pointer   |
|data1_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                          data1_V_data_1_V                          |    pointer   |
|data1_V_data_1_V_read     | out |    1|   ap_fifo  |                          data1_V_data_1_V                          |    pointer   |
|data1_V_data_2_V_dout     |  in |    8|   ap_fifo  |                          data1_V_data_2_V                          |    pointer   |
|data1_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                          data1_V_data_2_V                          |    pointer   |
|data1_V_data_2_V_read     | out |    1|   ap_fifo  |                          data1_V_data_2_V                          |    pointer   |
|data1_V_data_3_V_dout     |  in |    8|   ap_fifo  |                          data1_V_data_3_V                          |    pointer   |
|data1_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                          data1_V_data_3_V                          |    pointer   |
|data1_V_data_3_V_read     | out |    1|   ap_fifo  |                          data1_V_data_3_V                          |    pointer   |
|data1_V_data_4_V_dout     |  in |    8|   ap_fifo  |                          data1_V_data_4_V                          |    pointer   |
|data1_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                          data1_V_data_4_V                          |    pointer   |
|data1_V_data_4_V_read     | out |    1|   ap_fifo  |                          data1_V_data_4_V                          |    pointer   |
|data1_V_data_5_V_dout     |  in |    8|   ap_fifo  |                          data1_V_data_5_V                          |    pointer   |
|data1_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                          data1_V_data_5_V                          |    pointer   |
|data1_V_data_5_V_read     | out |    1|   ap_fifo  |                          data1_V_data_5_V                          |    pointer   |
|data1_V_data_6_V_dout     |  in |    8|   ap_fifo  |                          data1_V_data_6_V                          |    pointer   |
|data1_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                          data1_V_data_6_V                          |    pointer   |
|data1_V_data_6_V_read     | out |    1|   ap_fifo  |                          data1_V_data_6_V                          |    pointer   |
|data1_V_data_7_V_dout     |  in |    8|   ap_fifo  |                          data1_V_data_7_V                          |    pointer   |
|data1_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                          data1_V_data_7_V                          |    pointer   |
|data1_V_data_7_V_read     | out |    1|   ap_fifo  |                          data1_V_data_7_V                          |    pointer   |
|data2_V_data_0_V_dout     |  in |    8|   ap_fifo  |                          data2_V_data_0_V                          |    pointer   |
|data2_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                          data2_V_data_0_V                          |    pointer   |
|data2_V_data_0_V_read     | out |    1|   ap_fifo  |                          data2_V_data_0_V                          |    pointer   |
|data2_V_data_1_V_dout     |  in |    8|   ap_fifo  |                          data2_V_data_1_V                          |    pointer   |
|data2_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                          data2_V_data_1_V                          |    pointer   |
|data2_V_data_1_V_read     | out |    1|   ap_fifo  |                          data2_V_data_1_V                          |    pointer   |
|data2_V_data_2_V_dout     |  in |    8|   ap_fifo  |                          data2_V_data_2_V                          |    pointer   |
|data2_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                          data2_V_data_2_V                          |    pointer   |
|data2_V_data_2_V_read     | out |    1|   ap_fifo  |                          data2_V_data_2_V                          |    pointer   |
|data2_V_data_3_V_dout     |  in |    8|   ap_fifo  |                          data2_V_data_3_V                          |    pointer   |
|data2_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                          data2_V_data_3_V                          |    pointer   |
|data2_V_data_3_V_read     | out |    1|   ap_fifo  |                          data2_V_data_3_V                          |    pointer   |
|data2_V_data_4_V_dout     |  in |    8|   ap_fifo  |                          data2_V_data_4_V                          |    pointer   |
|data2_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                          data2_V_data_4_V                          |    pointer   |
|data2_V_data_4_V_read     | out |    1|   ap_fifo  |                          data2_V_data_4_V                          |    pointer   |
|data2_V_data_5_V_dout     |  in |    8|   ap_fifo  |                          data2_V_data_5_V                          |    pointer   |
|data2_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                          data2_V_data_5_V                          |    pointer   |
|data2_V_data_5_V_read     | out |    1|   ap_fifo  |                          data2_V_data_5_V                          |    pointer   |
|data2_V_data_6_V_dout     |  in |    8|   ap_fifo  |                          data2_V_data_6_V                          |    pointer   |
|data2_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                          data2_V_data_6_V                          |    pointer   |
|data2_V_data_6_V_read     | out |    1|   ap_fifo  |                          data2_V_data_6_V                          |    pointer   |
|data2_V_data_7_V_dout     |  in |    8|   ap_fifo  |                          data2_V_data_7_V                          |    pointer   |
|data2_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                          data2_V_data_7_V                          |    pointer   |
|data2_V_data_7_V_read     | out |    1|   ap_fifo  |                          data2_V_data_7_V                          |    pointer   |
|res_V_data_0_V_din        | out |    8|   ap_fifo  |                           res_V_data_0_V                           |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                           res_V_data_0_V                           |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                           res_V_data_0_V                           |    pointer   |
|res_V_data_1_V_din        | out |    8|   ap_fifo  |                           res_V_data_1_V                           |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                           res_V_data_1_V                           |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                           res_V_data_1_V                           |    pointer   |
|res_V_data_2_V_din        | out |    8|   ap_fifo  |                           res_V_data_2_V                           |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                           res_V_data_2_V                           |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                           res_V_data_2_V                           |    pointer   |
|res_V_data_3_V_din        | out |    8|   ap_fifo  |                           res_V_data_3_V                           |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                           res_V_data_3_V                           |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                           res_V_data_3_V                           |    pointer   |
|res_V_data_4_V_din        | out |    8|   ap_fifo  |                           res_V_data_4_V                           |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                           res_V_data_4_V                           |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                           res_V_data_4_V                           |    pointer   |
|res_V_data_5_V_din        | out |    8|   ap_fifo  |                           res_V_data_5_V                           |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                           res_V_data_5_V                           |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                           res_V_data_5_V                           |    pointer   |
|res_V_data_6_V_din        | out |    8|   ap_fifo  |                           res_V_data_6_V                           |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                           res_V_data_6_V                           |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                           res_V_data_6_V                           |    pointer   |
|res_V_data_7_V_din        | out |    8|   ap_fifo  |                           res_V_data_7_V                           |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                           res_V_data_7_V                           |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                           res_V_data_7_V                           |    pointer   |
|res_V_data_8_V_din        | out |    8|   ap_fifo  |                           res_V_data_8_V                           |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                           res_V_data_8_V                           |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                           res_V_data_8_V                           |    pointer   |
|res_V_data_9_V_din        | out |    8|   ap_fifo  |                           res_V_data_9_V                           |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                           res_V_data_9_V                           |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                           res_V_data_9_V                           |    pointer   |
|res_V_data_10_V_din       | out |    8|   ap_fifo  |                           res_V_data_10_V                          |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                           res_V_data_10_V                          |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                           res_V_data_10_V                          |    pointer   |
|res_V_data_11_V_din       | out |    8|   ap_fifo  |                           res_V_data_11_V                          |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                           res_V_data_11_V                          |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                           res_V_data_11_V                          |    pointer   |
|res_V_data_12_V_din       | out |    8|   ap_fifo  |                           res_V_data_12_V                          |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                           res_V_data_12_V                          |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                           res_V_data_12_V                          |    pointer   |
|res_V_data_13_V_din       | out |    8|   ap_fifo  |                           res_V_data_13_V                          |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                           res_V_data_13_V                          |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                           res_V_data_13_V                          |    pointer   |
|res_V_data_14_V_din       | out |    8|   ap_fifo  |                           res_V_data_14_V                          |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                           res_V_data_14_V                          |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                           res_V_data_14_V                          |    pointer   |
|res_V_data_15_V_din       | out |    8|   ap_fifo  |                           res_V_data_15_V                          |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                           res_V_data_15_V                          |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                           res_V_data_15_V                          |    pointer   |
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @"concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10>"(i8* %data1_V_data_0_V, i8* %data1_V_data_1_V, i8* %data1_V_data_2_V, i8* %data1_V_data_3_V, i8* %data1_V_data_4_V, i8* %data1_V_data_5_V, i8* %data1_V_data_6_V, i8* %data1_V_data_7_V, i8* %data2_V_data_0_V, i8* %data2_V_data_1_V, i8* %data2_V_data_2_V, i8* %data2_V_data_3_V, i8* %data2_V_data_4_V, i8* %data2_V_data_5_V, i8* %data2_V_data_6_V, i8* %data2_V_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V)" [firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @"concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10>"(i8* %data1_V_data_0_V, i8* %data1_V_data_1_V, i8* %data1_V_data_2_V, i8* %data1_V_data_3_V, i8* %data1_V_data_4_V, i8* %data1_V_data_5_V, i8* %data1_V_data_6_V, i8* %data1_V_data_7_V, i8* %data2_V_data_0_V, i8* %data2_V_data_1_V, i8* %data2_V_data_2_V, i8* %data2_V_data_3_V, i8* %data2_V_data_4_V, i8* %data2_V_data_5_V, i8* %data2_V_data_6_V, i8* %data2_V_data_7_V, i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V)" [firmware/nnet_utils/nnet_merge_stream.h:262]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_merge_stream.h:268]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln262        (call         ) [ 000]
ret_ln268         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data1_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data1_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data1_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data1_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data1_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data1_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data2_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data2_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data2_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data2_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data2_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data2_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data2_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data2_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="res_V_data_12_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="res_V_data_13_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="res_V_data_14_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="res_V_data_15_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10>"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="grp_concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_16u_config10_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="0" index="3" bw="8" slack="0"/>
<pin id="83" dir="0" index="4" bw="8" slack="0"/>
<pin id="84" dir="0" index="5" bw="8" slack="0"/>
<pin id="85" dir="0" index="6" bw="8" slack="0"/>
<pin id="86" dir="0" index="7" bw="8" slack="0"/>
<pin id="87" dir="0" index="8" bw="8" slack="0"/>
<pin id="88" dir="0" index="9" bw="8" slack="0"/>
<pin id="89" dir="0" index="10" bw="8" slack="0"/>
<pin id="90" dir="0" index="11" bw="8" slack="0"/>
<pin id="91" dir="0" index="12" bw="8" slack="0"/>
<pin id="92" dir="0" index="13" bw="8" slack="0"/>
<pin id="93" dir="0" index="14" bw="8" slack="0"/>
<pin id="94" dir="0" index="15" bw="8" slack="0"/>
<pin id="95" dir="0" index="16" bw="8" slack="0"/>
<pin id="96" dir="0" index="17" bw="8" slack="0"/>
<pin id="97" dir="0" index="18" bw="8" slack="0"/>
<pin id="98" dir="0" index="19" bw="8" slack="0"/>
<pin id="99" dir="0" index="20" bw="8" slack="0"/>
<pin id="100" dir="0" index="21" bw="8" slack="0"/>
<pin id="101" dir="0" index="22" bw="8" slack="0"/>
<pin id="102" dir="0" index="23" bw="8" slack="0"/>
<pin id="103" dir="0" index="24" bw="8" slack="0"/>
<pin id="104" dir="0" index="25" bw="8" slack="0"/>
<pin id="105" dir="0" index="26" bw="8" slack="0"/>
<pin id="106" dir="0" index="27" bw="8" slack="0"/>
<pin id="107" dir="0" index="28" bw="8" slack="0"/>
<pin id="108" dir="0" index="29" bw="8" slack="0"/>
<pin id="109" dir="0" index="30" bw="8" slack="0"/>
<pin id="110" dir="0" index="31" bw="8" slack="0"/>
<pin id="111" dir="0" index="32" bw="8" slack="0"/>
<pin id="112" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln262/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="64" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="78" pin=10"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="78" pin=11"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="78" pin=12"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="78" pin=13"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="78" pin=14"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="78" pin=15"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="78" pin=16"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="78" pin=17"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="78" pin=18"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="78" pin=19"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="78" pin=20"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="78" pin=21"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="78" pin=22"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="78" pin=23"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="78" pin=24"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="78" pin=25"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="78" pin=26"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="78" pin=27"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="78" pin=28"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="78" pin=29"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="78" pin=30"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="78" pin=31"/></net>

<net id="145"><net_src comp="62" pin="0"/><net_sink comp="78" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {1 2 }
	Port: res_V_data_1_V | {1 2 }
	Port: res_V_data_2_V | {1 2 }
	Port: res_V_data_3_V | {1 2 }
	Port: res_V_data_4_V | {1 2 }
	Port: res_V_data_5_V | {1 2 }
	Port: res_V_data_6_V | {1 2 }
	Port: res_V_data_7_V | {1 2 }
	Port: res_V_data_8_V | {1 2 }
	Port: res_V_data_9_V | {1 2 }
	Port: res_V_data_10_V | {1 2 }
	Port: res_V_data_11_V | {1 2 }
	Port: res_V_data_12_V | {1 2 }
	Port: res_V_data_13_V | {1 2 }
	Port: res_V_data_14_V | {1 2 }
	Port: res_V_data_15_V | {1 2 }
 - Input state : 
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data1_V_data_0_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data1_V_data_1_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data1_V_data_2_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data1_V_data_3_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data1_V_data_4_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data1_V_data_5_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data1_V_data_6_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data1_V_data_7_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data2_V_data_0_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data2_V_data_1_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data2_V_data_2_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data2_V_data_3_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data2_V_data_4_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data2_V_data_5_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data2_V_data_6_V | {1 2 }
	Port: concatenate3d<array,array,array<ap_fixed<8,4,5,3,0>,16u>,config10> : data2_V_data_7_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|
| Operation|                                Functional Unit                                |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|
|   call   | grp_concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_16u_config10_s_fu_78 |    27   |    30   |
|----------|-------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                               |    27   |    30   |
|----------|-------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   27   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   27   |   30   |
+-----------+--------+--------+
