# Basic AND logic gate
#
# in_1  -1-+---\
#          | &  |-3- out
# in_2  -2-+---/

.chipsets:
input in_1
input in_2
output out
and gate
not ngate

.links:
in_1:1 gate:1
in_2:1 gate:2
gate:3 ngate:1
out:1 ngate:2
