 arch	                        circuit	      script_params	  vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	                  vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  placement_technique	        reward	  uniform_percentage	  median_percentage	  wmedian_percentage	  wcent_percentage	  fr_percentage	  critUni_percentage	  centroid_percentage	 
 shorted_flyover_wires.xml	   raygentop.v	  common	         20.35	                  	       0.29	             30904	         3	          0.92	            -1	            -1	            40248	        -1	        -1	           111	      214	     0	             8	         success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  74672	        214	                 305	                  2963	                 2869	                   1	                   1440	                  638	                     19	            19	             361	                io clb	                     auto	         2.12	       10853	                  1.80	        0.01	               4.39776	         -2544.65	              -4.39776	              4.39776	                                                        0.00303779	                         0.00260209	             0.429115	                          0.364245	              72	              26412	              29	                                      1.65001e+07	             9.15023e+06	            1.23565e+06	                        3422.86	                               11.21	                      1.95617	                                    1.71757	                        22890	                        21	                                 6582	                         15472	                               5982062	                      1480365	                    5.73156	              5.73156	                                             -3143	      -5.73156	   0	         0	         1.55270e+06	                   4301.11	                          1.02	                  0.20812	                               0.191963	                  simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                  
 buffered_flyover_wires.xml	  raygentop.v	  common	         17.81	                  	       0.31	             30972	         3	          0.95	            -1	            -1	            40288	        -1	        -1	           111	      214	     0	             8	         success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  65736	        214	                 305	                  2963	                 2869	                   1	                   1440	                  638	                     19	            19	             361	                io clb	                     auto	         2.49	       10805	                  2.15	        0.02	               4.22889	         -2529.16	              -4.22889	              4.22889	                                                        0.00384604	                         0.00346148	             0.530196	                          0.445947	              66	              26701	              32	                                      1.65001e+07	             9.15023e+06	            1.19176e+06	                        3301.28	                               7.58	                       1.64377	                                    1.43459	                        21777	                        21	                                 7180	                         16606	                               6373079	                      1540190	                    4.97475	              4.97475	                                             -3188.21	   -4.97475	   0	         0	         1.48698e+06	                   4119.07	                          1.16	                  0.220307	                              0.203063	                  simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                  
