TimeQuest Timing Analyzer report for top
Thu Nov 19 18:12:55 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Summary
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 41. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Summary
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C8                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; sha256.sdc    ; OK     ; Thu Nov 19 18:12:46 2015 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 85.93 MHz ; 85.93 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+---------+----------------+
; Clock    ; Slack   ; End Point TNS  ;
+----------+---------+----------------+
; CLOCK_50 ; -10.637 ; -15338.935     ;
+----------+---------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.353 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.201 ; -5351.453                     ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                          ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.637 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.963     ;
; -10.632 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.958     ;
; -10.613 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.939     ;
; -10.586 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.912     ;
; -10.560 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.901     ;
; -10.538 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.864     ;
; -10.533 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.859     ;
; -10.514 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.840     ;
; -10.487 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.813     ;
; -10.487 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.813     ;
; -10.485 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.812     ;
; -10.483 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.824     ;
; -10.482 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.808     ;
; -10.480 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.807     ;
; -10.470 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.806     ;
; -10.466 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.807     ;
; -10.465 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.801     ;
; -10.463 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.789     ;
; -10.461 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.788     ;
; -10.461 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.802     ;
; -10.446 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.782     ;
; -10.440 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.322      ; 11.763     ;
; -10.436 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.762     ;
; -10.434 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.761     ;
; -10.419 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.755     ;
; -10.410 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.751     ;
; -10.408 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.750     ;
; -10.394 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.720     ;
; -10.393 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.350      ; 11.744     ;
; -10.389 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.715     ;
; -10.389 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.716     ;
; -10.384 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.725     ;
; -10.384 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.711     ;
; -10.381 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~91       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.323      ; 11.705     ;
; -10.380 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.374      ; 11.755     ;
; -10.378 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~92       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.323      ; 11.702     ;
; -10.374 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.323      ; 11.698     ;
; -10.374 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 11.709     ;
; -10.374 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.716     ;
; -10.372 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.708     ;
; -10.370 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.696     ;
; -10.367 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.708     ;
; -10.367 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.703     ;
; -10.365 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.692     ;
; -10.361 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.687     ;
; -10.361 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.687     ;
; -10.352 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~156      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.345      ; 11.698     ;
; -10.350 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~155      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.345      ; 11.696     ;
; -10.348 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.684     ;
; -10.346 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.672     ;
; -10.343 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.669     ;
; -10.341 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.667     ;
; -10.341 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.322      ; 11.664     ;
; -10.339 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.666     ;
; -10.338 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.665     ;
; -10.334 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.661     ;
; -10.333 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.674     ;
; -10.331 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.673     ;
; -10.331 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.667     ;
; -10.326 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.662     ;
; -10.323 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.659     ;
; -10.322 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~253      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.338      ; 11.661     ;
; -10.322 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.648     ;
; -10.321 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.657     ;
; -10.318 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~254      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.338      ; 11.657     ;
; -10.318 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.654     ;
; -10.317 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.658     ;
; -10.316 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~59       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.657     ;
; -10.316 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.657     ;
; -10.316 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.350      ; 11.667     ;
; -10.315 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.642     ;
; -10.314 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.656     ;
; -10.312 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.654     ;
; -10.308 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~189      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.338      ; 11.647     ;
; -10.307 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.643     ;
; -10.305 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~251      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.338      ; 11.644     ;
; -10.300 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~26       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.339      ; 11.640     ;
; -10.299 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.350      ; 11.650     ;
; -10.299 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.635     ;
; -10.295 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 11.621     ;
; -10.295 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.350      ; 11.646     ;
; -10.290 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.322      ; 11.613     ;
; -10.288 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~62       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.340      ; 11.629     ;
; -10.288 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.323      ; 11.612     ;
; -10.288 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.615     ;
; -10.287 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.414      ; 11.702     ;
; -10.283 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~255      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.338      ; 11.622     ;
; -10.282 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~91       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.323      ; 11.606     ;
; -10.281 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~28       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 11.616     ;
; -10.281 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.374      ; 11.656     ;
; -10.280 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.616     ;
; -10.279 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~92       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.323      ; 11.603     ;
; -10.275 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.323      ; 11.599     ;
; -10.275 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 11.610     ;
; -10.275 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.617     ;
; -10.273 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~29       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 11.610     ;
; -10.273 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.606     ;
; -10.272 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 11.608     ;
; -10.271 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~63       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 11.613     ;
; -10.271 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.346      ; 11.618     ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[496] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 1.095      ;
; 0.396 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[279] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 1.141      ;
; 0.422 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~181                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~181                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[6]                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[6]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[2]                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[2]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[5]                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[5]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 0.746      ;
; 0.422 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[7]                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[7]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 0.746      ;
; 0.423 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop_start                                                                                                                      ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop_start                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; y_Q.s_WAIT                                                                                                                                                                     ; y_Q.s_WAIT                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~96                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~96                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~8                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~8                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~97                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~97                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~1                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~1                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~121                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~121                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~25                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~25                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~119                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~119                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~23                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~23                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~101                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~101                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~12                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~12                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~109                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~109                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~2                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~2                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~98                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~98                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~99                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~99                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~3                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~3                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~11                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~11                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~8                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~8                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~8                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~8                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~118                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~118                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~22                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~22                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~106                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~106                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~114                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~114                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~111                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~111                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~19                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~19                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~105                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~105                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~9                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~9                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~11                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~11                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~107                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~107                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~11                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~11                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~112                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~112                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~16                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~16                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~117                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~117                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~116                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~116                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~20                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~20                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~113                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~113                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~17                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~17                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~17                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~17                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~120                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~120                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~24                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~24                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~4                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~4                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~103                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~103                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~7                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~7                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~102                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~102                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.423 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~6                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~6                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~15                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~15                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~10                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~10                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~13                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~13                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~12                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~12                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~9                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~9                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~14                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~14                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~128                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~128                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~192                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~192                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~160                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~160                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~224                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~224                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~0                                                                                              ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~0                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~0                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~0                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~0                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~0                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~0                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~0                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~0                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~16                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~16                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~193                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~193                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~225                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~225                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~1                                                                                              ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~1                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~33                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~33                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~65                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~65                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~1                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~1                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~1                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~1                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~1                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~1                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~17                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~17                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~25                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~25                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~25                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~25                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~25                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~25                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~89                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~89                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~153                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~153                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~217                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~217                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~185                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~185                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~249                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~249                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~55                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~87                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~87                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~215                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~215                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~151                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~151                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~183                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~183                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~247                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~247                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~23                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~23                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~23                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~23                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~5                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~5                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~5                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~5                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~5                                                                                              ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~5                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~69                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~69                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
; 0.424 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_we_reg                                                                                                                                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_we_reg                                                                                                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_address_reg0                                                                                                                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_datain_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_we_reg                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:k|altsyncram:ram_rtl_0|altsyncram_fjl1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:k|altsyncram:ram_rtl_0|altsyncram_fjl1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:k|altsyncram:ram_rtl_0|altsyncram_fjl1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:k|altsyncram:ram_rtl_0|altsyncram_fjl1:auto_generated|ram_block1a13~portb_address_reg0                                                                                                                               ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[0]                                                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[10]                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.828 ; 5.263 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.828 ; 5.263 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 2.487 ; 2.788 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.434 ; -1.732 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.507 ; -1.771 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -1.434 ; -1.732 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 13.905 ; 13.289 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 13.905 ; 13.289 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 10.999 ; 11.238 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.627  ; 6.584  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.506  ; 6.462  ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 12.475 ; 12.001 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 9.962  ; 10.044 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.506  ; 6.462  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 91.81 MHz ; 91.81 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -9.892 ; -14062.914     ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.339 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.201 ; -5351.453                    ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.892 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.204     ;
; -9.883 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.195     ;
; -9.865 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.177     ;
; -9.843 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.155     ;
; -9.841 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.169     ;
; -9.802 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.114     ;
; -9.793 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.105     ;
; -9.775 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.087     ;
; -9.763 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.075     ;
; -9.760 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.088     ;
; -9.754 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.066     ;
; -9.753 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.065     ;
; -9.752 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 11.065     ;
; -9.752 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 11.070     ;
; -9.751 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.079     ;
; -9.743 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 11.056     ;
; -9.743 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 11.061     ;
; -9.738 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.066     ;
; -9.736 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.048     ;
; -9.725 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 11.038     ;
; -9.725 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 11.043     ;
; -9.714 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 11.026     ;
; -9.712 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 11.040     ;
; -9.703 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 11.016     ;
; -9.703 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 11.021     ;
; -9.701 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 11.030     ;
; -9.701 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 11.035     ;
; -9.695 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 11.013     ;
; -9.686 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 11.004     ;
; -9.677 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 10.989     ;
; -9.670 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.307      ; 10.979     ;
; -9.670 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 10.998     ;
; -9.668 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 10.980     ;
; -9.668 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.986     ;
; -9.665 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 10.978     ;
; -9.656 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 10.969     ;
; -9.650 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 10.962     ;
; -9.650 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[27] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.968     ;
; -9.648 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 10.976     ;
; -9.646 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.964     ;
; -9.644 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 10.978     ;
; -9.642 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 10.954     ;
; -9.641 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[27] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.959     ;
; -9.638 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 10.951     ;
; -9.633 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 10.945     ;
; -9.631 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 10.959     ;
; -9.631 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.949     ;
; -9.628 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 10.940     ;
; -9.627 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~91       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 10.937     ;
; -9.627 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 10.940     ;
; -9.626 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 10.954     ;
; -9.626 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.944     ;
; -9.624 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~92       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 10.934     ;
; -9.623 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[27] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.941     ;
; -9.622 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.940     ;
; -9.620 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 10.930     ;
; -9.620 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 10.949     ;
; -9.620 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 10.954     ;
; -9.618 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 10.931     ;
; -9.617 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.935     ;
; -9.616 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 10.929     ;
; -9.615 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 10.927     ;
; -9.614 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 10.943     ;
; -9.609 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 10.937     ;
; -9.604 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.922     ;
; -9.601 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[27] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.919     ;
; -9.600 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~156      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.328      ; 10.930     ;
; -9.600 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.358      ; 10.960     ;
; -9.600 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 10.913     ;
; -9.599 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.917     ;
; -9.599 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[27] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 10.933     ;
; -9.598 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~155      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.328      ; 10.928     ;
; -9.598 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 10.926     ;
; -9.598 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 10.927     ;
; -9.598 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 10.932     ;
; -9.593 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 10.905     ;
; -9.591 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 10.919     ;
; -9.590 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 10.901     ;
; -9.590 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 10.901     ;
; -9.589 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~253      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.321      ; 10.912     ;
; -9.585 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~254      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.321      ; 10.908     ;
; -9.583 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.323      ; 10.908     ;
; -9.582 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.900     ;
; -9.580 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.307      ; 10.889     ;
; -9.580 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 10.914     ;
; -9.578 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~59       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 10.906     ;
; -9.578 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 10.891     ;
; -9.577 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.895     ;
; -9.576 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 10.905     ;
; -9.575 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 10.909     ;
; -9.574 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~251      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.321      ; 10.897     ;
; -9.573 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~189      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.323      ; 10.898     ;
; -9.569 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.887     ;
; -9.563 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 10.897     ;
; -9.560 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~62       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 10.888     ;
; -9.560 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[25] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 10.878     ;
; -9.558 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[27]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 10.870     ;
; -9.557 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~26       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.325      ; 10.884     ;
; -9.549 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~255      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.321      ; 10.872     ;
; -9.549 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[27]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 10.861     ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[496] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.000      ;
; 0.373 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop_start                                                                                                                      ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop_start                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; y_Q.s_WAIT                                                                                                                                                                     ; y_Q.s_WAIT                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~1                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~1                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~181                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~181                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~20                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~20                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[6]                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[6]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[2]                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[2]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[5]                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[5]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.373 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[7]                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[7]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~192                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~192                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~160                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~160                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~224                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~224                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~0                                                                                              ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~0                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~64                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~64                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~96                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~96                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~0                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~0                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~8                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~8                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~0                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~0                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~0                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~0                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~129                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~225                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~225                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~65                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~65                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~1                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~1                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~1                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~1                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~1                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~1                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~25                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~25                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~25                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~25                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~89                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~89                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~25                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~25                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~87                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~87                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~119                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~119                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~23                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~23                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~23                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~23                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~5                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~5                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~69                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~69                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~133                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~229                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~229                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~5                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~5                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~5                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~5                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~197                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~197                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~76                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~76                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~140                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~140                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~236                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~236                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~12                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~12                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~12                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~12                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~238                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~238                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~78                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~78                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~14                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~14                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~14                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~14                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~142                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~142                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~13                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~13                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~13                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~13                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~205                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~205                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~141                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~141                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~237                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~237                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~13                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~13                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~2                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~2                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~2                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~2                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~2                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~2                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~98                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~98                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~66                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~66                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~130                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~130                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~226                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~226                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~195                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~195                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~131                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~131                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~227                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~227                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~99                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~99                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~3                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~3                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~3                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~3                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~11                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~11                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~3                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~3                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~67                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~67                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~136                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~136                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~232                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~232                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~72                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~8                                                                                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~8                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~8                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~8                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~22                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~22                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~86                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~86                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~214                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~214                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~22                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~22                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~10                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~10                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~10                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~10                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~10                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~10                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~106                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~106                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~74                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~74                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~138                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~138                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~202                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~202                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~10                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~10                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~18                                                                                  ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_1|ram~18                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~82                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~82                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~114                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~114                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~18                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~18                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~143                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~143                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~239                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~239                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~79                                                                                             ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~79                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~111                                                                                            ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~111                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~15                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_dt|ram~15                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.374 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~15                                                                                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:legup_memcpy_1_0_st|ram~15                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a1                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_3vp:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a1                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gData|altsyncram:ram_rtl_0|altsyncram_1io1:auto_generated|ram_block1a0~portb_we_reg                                                                                                                                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a0~portb_we_reg                                                                                                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_address_reg0                                                                                                                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_datain_reg0                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:outerloop_0_W|altsyncram:ram_rtl_0|altsyncram_6mo1:auto_generated|ram_block1a13~portb_we_reg                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:k|altsyncram:ram_rtl_0|altsyncram_fjl1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:k|altsyncram:ram_rtl_0|altsyncram_fjl1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:k|altsyncram:ram_rtl_0|altsyncram_fjl1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:k|altsyncram:ram_rtl_0|altsyncram_fjl1:auto_generated|ram_block1a13~portb_address_reg0                                                                                                                               ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[0]                                                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[10]                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.415 ; 4.715 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.415 ; 4.715 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 2.269 ; 2.357 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.300 ; -1.390 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.371 ; -1.448 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -1.300 ; -1.390 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 12.901 ; 12.009 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 12.901 ; 12.009 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 9.928  ; 10.331 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 5.937  ; 5.919  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 5.830  ; 5.812  ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 11.585 ; 10.781 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 8.931  ; 9.236  ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 5.830  ; 5.812  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -4.052 ; -5048.729      ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.112 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -4507.613                    ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.052 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.161      ;
; -4.048 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.157      ;
; -4.032 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.141      ;
; -4.019 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.128      ;
; -4.008 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.121      ;
; -4.005 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.114      ;
; -4.004 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.117      ;
; -4.001 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.110      ;
; -3.988 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.101      ;
; -3.987 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.097      ;
; -3.985 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.094      ;
; -3.983 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.093      ;
; -3.981 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.090      ;
; -3.977 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.086      ;
; -3.975 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.088      ;
; -3.973 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 5.096      ;
; -3.973 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.082      ;
; -3.972 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.118      ; 5.077      ;
; -3.972 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.081      ;
; -3.972 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.081      ;
; -3.967 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 5.094      ;
; -3.967 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.077      ;
; -3.964 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~91       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 5.070      ;
; -3.961 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.070      ;
; -3.960 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.073      ;
; -3.959 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~92       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 5.065      ;
; -3.956 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 5.062      ;
; -3.956 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.069      ;
; -3.954 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.064      ;
; -3.951 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 5.075      ;
; -3.948 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.057      ;
; -3.945 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 5.061      ;
; -3.945 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.058      ;
; -3.942 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 5.065      ;
; -3.942 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.052      ;
; -3.941 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~155      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 5.062      ;
; -3.941 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~156      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 5.062      ;
; -3.941 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.054      ;
; -3.940 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.053      ;
; -3.939 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.052      ;
; -3.938 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.047      ;
; -3.938 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.048      ;
; -3.935 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.048      ;
; -3.934 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.043      ;
; -3.931 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 5.070      ;
; -3.930 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~58       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 5.053      ;
; -3.929 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 5.056      ;
; -3.929 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.042      ;
; -3.928 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.037      ;
; -3.928 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.041      ;
; -3.927 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[23] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.040      ;
; -3.926 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 5.049      ;
; -3.926 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.035      ;
; -3.925 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.118      ; 5.030      ;
; -3.925 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.034      ;
; -3.925 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.038      ;
; -3.923 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.144      ; 5.054      ;
; -3.922 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.032      ;
; -3.920 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 5.047      ;
; -3.920 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~91       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.030      ;
; -3.919 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.028      ;
; -3.919 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.029      ;
; -3.919 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.032      ;
; -3.918 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.027      ;
; -3.917 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~91       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 5.023      ;
; -3.916 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~29       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 5.032      ;
; -3.915 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.024      ;
; -3.915 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.025      ;
; -3.915 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~92       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.025      ;
; -3.912 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~92       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 5.018      ;
; -3.912 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.022      ;
; -3.912 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[28] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.025      ;
; -3.909 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~30       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 5.025      ;
; -3.909 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~90       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 5.015      ;
; -3.909 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[23]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.019      ;
; -3.908 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~59       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 5.031      ;
; -3.908 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 5.032      ;
; -3.908 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.018      ;
; -3.907 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~31       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 5.023      ;
; -3.907 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 5.013      ;
; -3.907 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.017      ;
; -3.907 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.035      ;
; -3.906 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[26] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.019      ;
; -3.905 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[25]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~159      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.014      ;
; -3.904 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 5.028      ;
; -3.902 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~60       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 5.025      ;
; -3.902 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.011      ;
; -3.902 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 5.030      ;
; -3.902 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[27] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.126      ; 5.015      ;
; -3.901 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.125      ; 5.013      ;
; -3.901 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.125      ; 5.013      ;
; -3.901 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~191      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.118      ; 5.006      ;
; -3.901 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[26]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.010      ;
; -3.901 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 5.021      ;
; -3.899 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[28]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 5.008      ;
; -3.899 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[26]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~158      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 5.009      ;
; -3.899 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1in_reg[24]                 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~91       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.120      ; 5.006      ;
; -3.898 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 5.025      ;
; -3.898 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[23]                   ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|q_a_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 5.014      ;
; -3.898 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_12_13_reg[24] ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~61       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 5.025      ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.112 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[496]                                                                                 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.441      ;
; 0.142 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[279]                                                                                 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.473      ;
; 0.151 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.482      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.496      ;
; 0.155 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.488      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|cntr_sqf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.495      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.486      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|cntr_sqf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_8vp:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.489      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.498      ;
; 0.157 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|cntr_oqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_2vp:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.497      ;
; 0.158 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.487      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.491      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_0vp:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.493      ;
; 0.161 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.493      ;
; 0.161 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.492      ;
; 0.162 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.494      ;
; 0.162 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.494      ;
; 0.163 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.496      ;
; 0.163 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.494      ;
; 0.164 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.496      ;
; 0.164 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.496      ;
; 0.164 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[2]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.493      ;
; 0.165 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.495      ;
; 0.165 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_6vp:auto_generated|altsyncram_de81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.495      ;
; 0.165 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_vup:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.498      ;
; 0.166 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.497      ;
; 0.167 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.500      ;
; 0.167 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.498      ;
; 0.168 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.499      ;
; 0.168 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.497      ;
; 0.168 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.498      ;
; 0.169 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.502      ;
; 0.169 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.499      ;
; 0.169 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.500      ;
; 0.169 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.499      ;
; 0.169 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.497      ;
; 0.169 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.502      ;
; 0.170 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.501      ;
; 0.170 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_9vp:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.501      ;
; 0.171 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.502      ;
; 0.172 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.503      ;
; 0.172 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_sup:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|cntr_rqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_1vp:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.501      ;
; 0.173 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~15                                                                                                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~15                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~10                                                                                                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~10                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~13                                                                                                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~13                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~12                                                                                                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~12                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~9                                                                                                                                                                           ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~9                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~14                                                                                                                                                                          ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:main_0_msg|ram~14                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop_start                                                                                                                                                                                                      ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop_start                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_4vp:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.501      ;
; 0.173 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_5vp:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.506      ;
; 0.173 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|cntr_0rf:cntr1|counter_reg_bit[1]  ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tup:auto_generated|altsyncram_ce81:altsyncram2|ram_block3a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.501      ;
; 0.173 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|cntr_6rf:cntr1|counter_reg_bit[3] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.502      ;
; 0.173 ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_7vp:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.501      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[10]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[11]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[12]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[13]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[14]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[15]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[16]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[17]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[18]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[19]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[20]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[21]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[22]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[23]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[24]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[25]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[26]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[27]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[28]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[29]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[30]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[31]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|SHA256_0_1_reg[9]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_0                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_F_SHA256_BB__0_1                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_F_SHA256_BB__0_3                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_F_SHA256_BB__0_5                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_function_call_2                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|cur_state.LEGUP_function_call_4                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|finish                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__0_1    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__112_28 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__113_29 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_30 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_31 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_32 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_33 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__123_34 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_10  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_5   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_6   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_7   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_8   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__12_9   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__2_2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__31_11  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__33_12  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__34_13  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__34_14  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_15  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_16  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_17  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_18  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_19  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__37_20  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__66_21  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__67_22  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__68_23  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__70_24  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__70_25  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__70_26  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__8_3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__92_27  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|cur_state.LEGUP_F_outerloop_BB__9_4    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|finish                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[24]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[25]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[26]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[27]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[28]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[29]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; top:top_inst|main:main_inst|SHA256:SHA256|outerloop:outerloop|outerloop_0_smax_reg[30]               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.193 ; 2.820 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.193 ; 2.820 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 1.151 ; 1.819 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.678 ; -1.317 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.678 ; -1.317 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -0.697 ; -1.362 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.251 ; 6.482 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 6.251 ; 6.482 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 5.267 ; 5.147 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.211 ; 3.214 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 3.153 ; 3.156 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 5.618 ; 5.932 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.826 ; 4.610 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.153 ; 3.156 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.637    ; 0.112 ; N/A      ; N/A     ; -3.201              ;
;  CLOCK_50        ; -10.637    ; 0.112 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -15338.935 ; 0.0   ; 0.0      ; 0.0     ; -5351.453           ;
;  CLOCK_50        ; -15338.935 ; 0.000 ; N/A      ; N/A     ; -5351.453           ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.828 ; 5.263 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.828 ; 5.263 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 2.487 ; 2.788 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.678 ; -1.317 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.678 ; -1.317 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -0.697 ; -1.362 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 13.905 ; 13.289 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 13.905 ; 13.289 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 10.999 ; 11.238 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.627  ; 6.584  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 3.153 ; 3.156 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 5.618 ; 5.932 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.826 ; 4.610 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.153 ; 3.156 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2130063  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2130063  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 149   ; 149  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Nov 19 18:12:43 2015
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'sha256.sdc'
Warning (332174): Ignored filter at sha256.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at sha256.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at sha256.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at sha256.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at sha256.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at sha256.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.637
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.637          -15338.935 CLOCK_50 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -5351.453 CLOCK_50 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -10.637
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -10.637 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]
    Info (332115): To Node      : top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.385      3.385  R        clock network delay
    Info (332115):      3.646      0.261     uTco  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]
    Info (332115):      3.646      0.000 FF  CELL  top_inst|main_inst|SHA256|pad|pad_12_i1_reg[24]|q
    Info (332115):      4.079      0.433 FF    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[24]~2|datab
    Info (332115):      4.644      0.565 FR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[24]~2|cout
    Info (332115):      4.644      0.000 RR    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[25]~4|cin
    Info (332115):      4.717      0.073 RF  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[25]~4|cout
    Info (332115):      4.717      0.000 FF    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[26]~6|cin
    Info (332115):      4.790      0.073 FR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[26]~6|cout
    Info (332115):      4.790      0.000 RR    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[27]~8|cin
    Info (332115):      4.863      0.073 RF  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[27]~8|cout
    Info (332115):      4.863      0.000 FF    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[28]~10|cin
    Info (332115):      4.936      0.073 FR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[28]~10|cout
    Info (332115):      4.936      0.000 RR    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[29]~12|cin
    Info (332115):      5.543      0.607 RR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[29]~12|combout
    Info (332115):      6.393      0.850 RR    IC  top_inst|main_inst|memory_controller_address_a[29]~29|datac
    Info (332115):      6.720      0.327 RR  CELL  top_inst|main_inst|memory_controller_address_a[29]~29|combout
    Info (332115):      6.956      0.236 RR    IC  top_inst|main_inst|memory_controller_address_a[29]~30|datad
    Info (332115):      7.111      0.155 RF  CELL  top_inst|main_inst|memory_controller_address_a[29]~30|combout
    Info (332115):      7.372      0.261 FF    IC  top_inst|main_inst|memory_controller_address_a[29]~31|datac
    Info (332115):      7.688      0.316 FF  CELL  top_inst|main_inst|memory_controller_address_a[29]~31|combout
    Info (332115):      7.950      0.262 FF    IC  top_inst|main_inst|memory_controller_address_a[29]~34|datac
    Info (332115):      8.266      0.316 FF  CELL  top_inst|main_inst|memory_controller_address_a[29]~34|combout
    Info (332115):      8.521      0.255 FF    IC  top_inst|main_inst|memory_controller_address_a[29]~36|datad
    Info (332115):      8.660      0.139 FF  CELL  top_inst|main_inst|memory_controller_address_a[29]~36|combout
    Info (332115):      9.466      0.806 FF    IC  top_inst|memory_controller_inst|Equal0~3|datad
    Info (332115):      9.605      0.139 FF  CELL  top_inst|memory_controller_inst|Equal0~3|combout
    Info (332115):      9.860      0.255 FF    IC  top_inst|memory_controller_inst|Equal0~4|datad
    Info (332115):     10.028      0.168 FR  CELL  top_inst|memory_controller_inst|Equal0~4|combout
    Info (332115):     10.291      0.263 RR    IC  top_inst|memory_controller_inst|Equal0~8|datad
    Info (332115):     10.468      0.177 RR  CELL  top_inst|memory_controller_inst|Equal0~8|combout
    Info (332115):     10.922      0.454 RR    IC  top_inst|memory_controller_inst|Equal2~1|datad
    Info (332115):     11.099      0.177 RR  CELL  top_inst|memory_controller_inst|Equal2~1|combout
    Info (332115):     12.099      1.000 RR    IC  rtl~46|datad
    Info (332115):     12.276      0.177 RR  CELL  rtl~46|combout
    Info (332115):     12.539      0.263 RR    IC  rtl~12|datad
    Info (332115):     12.716      0.177 RR  CELL  rtl~12|combout
    Info (332115):     13.618      0.902 RR    IC  top_inst|memory_controller_inst|gDigest|ram~682|datad
    Info (332115):     13.795      0.177 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~682|combout
    Info (332115):     14.658      0.863 RR    IC  top_inst|memory_controller_inst|gDigest|ram~278|datad
    Info (332115):     14.835      0.177 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~278|combout
    Info (332115):     15.072      0.237 RR    IC  top_inst|memory_controller_inst|gDigest|ram~157feeder|datad
    Info (332115):     15.249      0.177 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~157feeder|combout
    Info (332115):     15.249      0.000 RR    IC  top_inst|memory_controller_inst|gDigest|ram~157|d
    Info (332115):     15.348      0.099 RR  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      4.701      3.701  R        clock network delay
    Info (332115):      4.710      0.009           clock pessimism removed
    Info (332115):      4.690     -0.020           clock uncertainty
    Info (332115):      4.711      0.021     uTsu  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157
    Info (332115): 
    Info (332115): Data Arrival Time  :    15.348
    Info (332115): Data Required Time :     4.711
    Info (332115): Slack              :   -10.637 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.353 
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[496]
    Info (332115): To Node      : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.267      3.267  R        clock network delay
    Info (332115):      3.528      0.261     uTco  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[496]
    Info (332115):      3.528      0.000 FF  CELL  top_inst|main_inst|SHA256|pad|lpm_divide_pad_16_22|auto_generated|divider|divider|DFFQuotient[496]|q
    Info (332115):      4.279      0.751 FF    IC  top_inst|main_inst|SHA256|pad|lpm_divide_pad_16_22|auto_generated|divider|divider|DFFQuotient_rtl_14|auto_generated|altsyncram2|ram_block3a0|portadatain[0]
    Info (332115):      4.362      0.083 FF  CELL  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.790      3.790  R        clock network delay
    Info (332115):      3.755     -0.035           clock pessimism removed
    Info (332115):      3.755      0.000           clock uncertainty
    Info (332115):      4.009      0.254      uTh  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.362
    Info (332115): Data Required Time :     4.009
    Info (332115): Slack              :     0.353 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -3.201
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -3.201 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Min Period
    Info (332113): Required Width   :     4.201
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -3.201 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.892          -14062.914 CLOCK_50 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -5351.453 CLOCK_50 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -9.892
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -9.892 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]
    Info (332115): To Node      : top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.079      3.079  R        clock network delay
    Info (332115):      3.319      0.240     uTco  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]
    Info (332115):      3.319      0.000 FF  CELL  top_inst|main_inst|SHA256|pad|pad_12_i1_reg[24]|q
    Info (332115):      3.710      0.391 FF    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[24]~2|datab
    Info (332115):      4.207      0.497 FR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[24]~2|cout
    Info (332115):      4.207      0.000 RR    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[25]~4|cin
    Info (332115):      4.270      0.063 RF  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[25]~4|cout
    Info (332115):      4.270      0.000 FF    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[26]~6|cin
    Info (332115):      4.333      0.063 FR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[26]~6|cout
    Info (332115):      4.333      0.000 RR    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[27]~8|cin
    Info (332115):      4.396      0.063 RF  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[27]~8|cout
    Info (332115):      4.396      0.000 FF    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[28]~10|cin
    Info (332115):      4.459      0.063 FR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[28]~10|cout
    Info (332115):      4.459      0.000 RR    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[29]~12|cin
    Info (332115):      5.008      0.549 RR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[29]~12|combout
    Info (332115):      5.836      0.828 RR    IC  top_inst|main_inst|memory_controller_address_a[29]~29|datac
    Info (332115):      6.141      0.305 RR  CELL  top_inst|main_inst|memory_controller_address_a[29]~29|combout
    Info (332115):      6.366      0.225 RR    IC  top_inst|main_inst|memory_controller_address_a[29]~30|datad
    Info (332115):      6.533      0.167 RR  CELL  top_inst|main_inst|memory_controller_address_a[29]~30|combout
    Info (332115):      6.757      0.224 RR    IC  top_inst|main_inst|memory_controller_address_a[29]~31|datac
    Info (332115):      7.058      0.301 RR  CELL  top_inst|main_inst|memory_controller_address_a[29]~31|combout
    Info (332115):      7.282      0.224 RR    IC  top_inst|main_inst|memory_controller_address_a[29]~34|datac
    Info (332115):      7.587      0.305 RR  CELL  top_inst|main_inst|memory_controller_address_a[29]~34|combout
    Info (332115):      7.813      0.226 RR    IC  top_inst|main_inst|memory_controller_address_a[29]~36|datad
    Info (332115):      7.956      0.143 RF  CELL  top_inst|main_inst|memory_controller_address_a[29]~36|combout
    Info (332115):      8.675      0.719 FF    IC  top_inst|memory_controller_inst|Equal0~3|datad
    Info (332115):      8.796      0.121 FF  CELL  top_inst|memory_controller_inst|Equal0~3|combout
    Info (332115):      9.029      0.233 FF    IC  top_inst|memory_controller_inst|Equal0~4|datad
    Info (332115):      9.180      0.151 FR  CELL  top_inst|memory_controller_inst|Equal0~4|combout
    Info (332115):      9.428      0.248 RR    IC  top_inst|memory_controller_inst|Equal0~8|datad
    Info (332115):      9.595      0.167 RR  CELL  top_inst|memory_controller_inst|Equal0~8|combout
    Info (332115):     10.038      0.443 RR    IC  top_inst|memory_controller_inst|Equal2~1|datad
    Info (332115):     10.205      0.167 RR  CELL  top_inst|memory_controller_inst|Equal2~1|combout
    Info (332115):     11.169      0.964 RR    IC  rtl~46|datad
    Info (332115):     11.336      0.167 RR  CELL  rtl~46|combout
    Info (332115):     11.584      0.248 RR    IC  rtl~12|datad
    Info (332115):     11.751      0.167 RR  CELL  rtl~12|combout
    Info (332115):     12.621      0.870 RR    IC  top_inst|memory_controller_inst|gDigest|ram~682|datad
    Info (332115):     12.788      0.167 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~682|combout
    Info (332115):     13.633      0.845 RR    IC  top_inst|memory_controller_inst|gDigest|ram~278|datad
    Info (332115):     13.800      0.167 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~278|combout
    Info (332115):     14.026      0.226 RR    IC  top_inst|memory_controller_inst|gDigest|ram~157feeder|datad
    Info (332115):     14.193      0.167 RR  CELL  top_inst|memory_controller_inst|gDigest|ram~157feeder|combout
    Info (332115):     14.193      0.000 RR    IC  top_inst|memory_controller_inst|gDigest|ram~157|d
    Info (332115):     14.283      0.090 RR  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      4.381      3.381  R        clock network delay
    Info (332115):      4.389      0.008           clock pessimism removed
    Info (332115):      4.369     -0.020           clock uncertainty
    Info (332115):      4.391      0.022     uTsu  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~157
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.283
    Info (332115): Data Required Time :     4.391
    Info (332115): Slack              :    -9.892 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.339 
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[496]
    Info (332115): To Node      : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.974      2.974  R        clock network delay
    Info (332115):      3.214      0.240     uTco  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[496]
    Info (332115):      3.214      0.000 FF  CELL  top_inst|main_inst|SHA256|pad|lpm_divide_pad_16_22|auto_generated|divider|divider|DFFQuotient[496]|q
    Info (332115):      3.888      0.674 FF    IC  top_inst|main_inst|SHA256|pad|lpm_divide_pad_16_22|auto_generated|divider|divider|DFFQuotient_rtl_14|auto_generated|altsyncram2|ram_block3a0|portadatain[0]
    Info (332115):      3.974      0.086 FF  CELL  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.435      3.435  R        clock network delay
    Info (332115):      3.405     -0.030           clock pessimism removed
    Info (332115):      3.405      0.000           clock uncertainty
    Info (332115):      3.635      0.230      uTh  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.974
    Info (332115): Data Required Time :     3.635
    Info (332115): Slack              :     0.339 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -3.201
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -3.201 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_uup:auto_generated|altsyncram_ee81:altsyncram2|ram_block3a0
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Min Period
    Info (332113): Required Width   :     4.201
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -3.201 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.052           -5048.729 CLOCK_50 
Info (332146): Worst-case hold slack is 0.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.112               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -4507.613 CLOCK_50 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.052
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -4.052 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]
    Info (332115): To Node      : top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.553      1.553  R        clock network delay
    Info (332115):      1.658      0.105     uTco  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|pad_12_i1_reg[24]
    Info (332115):      1.658      0.000 FF  CELL  top_inst|main_inst|SHA256|pad|pad_12_i1_reg[24]|q
    Info (332115):      1.845      0.187 FF    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[24]~2|datab
    Info (332115):      2.102      0.257 FR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[24]~2|cout
    Info (332115):      2.102      0.000 RR    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[25]~4|cin
    Info (332115):      2.136      0.034 RF  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[25]~4|cout
    Info (332115):      2.136      0.000 FF    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[26]~6|cin
    Info (332115):      2.170      0.034 FR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[26]~6|cout
    Info (332115):      2.170      0.000 RR    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[27]~8|cin
    Info (332115):      2.204      0.034 RF  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[27]~8|cout
    Info (332115):      2.204      0.000 FF    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[28]~10|cin
    Info (332115):      2.238      0.034 FR  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[28]~10|cout
    Info (332115):      2.238      0.000 RR    IC  top_inst|main_inst|SHA256|pad|pad_15_scevgep[29]~12|cin
    Info (332115):      2.472      0.234 RF  CELL  top_inst|main_inst|SHA256|pad|pad_15_scevgep[29]~12|combout
    Info (332115):      2.852      0.380 FF    IC  top_inst|main_inst|memory_controller_address_a[29]~29|datac
    Info (332115):      2.985      0.133 FF  CELL  top_inst|main_inst|memory_controller_address_a[29]~29|combout
    Info (332115):      3.092      0.107 FF    IC  top_inst|main_inst|memory_controller_address_a[29]~30|datad
    Info (332115):      3.155      0.063 FF  CELL  top_inst|main_inst|memory_controller_address_a[29]~30|combout
    Info (332115):      3.266      0.111 FF    IC  top_inst|main_inst|memory_controller_address_a[29]~31|datac
    Info (332115):      3.399      0.133 FF  CELL  top_inst|main_inst|memory_controller_address_a[29]~31|combout
    Info (332115):      3.509      0.110 FF    IC  top_inst|main_inst|memory_controller_address_a[29]~34|datac
    Info (332115):      3.642      0.133 FF  CELL  top_inst|main_inst|memory_controller_address_a[29]~34|combout
    Info (332115):      3.749      0.107 FF    IC  top_inst|main_inst|memory_controller_address_a[29]~36|datad
    Info (332115):      3.821      0.072 FR  CELL  top_inst|main_inst|memory_controller_address_a[29]~36|combout
    Info (332115):      4.154      0.333 RR    IC  top_inst|memory_controller_inst|Equal0~3|datad
    Info (332115):      4.222      0.068 RR  CELL  top_inst|memory_controller_inst|Equal0~3|combout
    Info (332115):      4.312      0.090 RR    IC  top_inst|memory_controller_inst|Equal0~4|datad
    Info (332115):      4.378      0.066 RF  CELL  top_inst|memory_controller_inst|Equal0~4|combout
    Info (332115):      4.499      0.121 FF    IC  top_inst|memory_controller_inst|Equal0~8|datad
    Info (332115):      4.562      0.063 FF  CELL  top_inst|memory_controller_inst|Equal0~8|combout
    Info (332115):      4.751      0.189 FF    IC  top_inst|memory_controller_inst|Equal2~1|datad
    Info (332115):      4.814      0.063 FF  CELL  top_inst|memory_controller_inst|Equal2~1|combout
    Info (332115):      5.310      0.496 FF    IC  rtl~46|datad
    Info (332115):      5.373      0.063 FF  CELL  rtl~46|combout
    Info (332115):      5.498      0.125 FF    IC  rtl~12|datad
    Info (332115):      5.561      0.063 FF  CELL  rtl~12|combout
    Info (332115):      5.976      0.415 FF    IC  top_inst|memory_controller_inst|gDigest|ram~705|datad
    Info (332115):      6.039      0.063 FF  CELL  top_inst|memory_controller_inst|gDigest|ram~705|combout
    Info (332115):      6.147      0.108 FF    IC  top_inst|memory_controller_inst|gDigest|ram~318|datad
    Info (332115):      6.210      0.063 FF  CELL  top_inst|memory_controller_inst|gDigest|ram~318|combout
    Info (332115):      6.601      0.391 FF    IC  top_inst|memory_controller_inst|gDigest|ram~154feeder|datad
    Info (332115):      6.664      0.063 FF  CELL  top_inst|memory_controller_inst|gDigest|ram~154feeder|combout
    Info (332115):      6.664      0.000 FF    IC  top_inst|memory_controller_inst|gDigest|ram~154|d
    Info (332115):      6.714      0.050 FF  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.670      1.670  R        clock network delay
    Info (332115):      2.675      0.005           clock pessimism removed
    Info (332115):      2.655     -0.020           clock uncertainty
    Info (332115):      2.662      0.007     uTsu  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:gDigest|ram~154
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.714
    Info (332115): Data Required Time :     2.662
    Info (332115): Slack              :    -4.052 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.112
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.112 
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[496]
    Info (332115): To Node      : top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.498      1.498  R        clock network delay
    Info (332115):      1.603      0.105     uTco  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|DFFQuotient[496]
    Info (332115):      1.603      0.000 RR  CELL  top_inst|main_inst|SHA256|pad|lpm_divide_pad_16_22|auto_generated|divider|divider|DFFQuotient[496]|q
    Info (332115):      1.903      0.300 RR    IC  top_inst|main_inst|SHA256|pad|lpm_divide_pad_16_22|auto_generated|divider|divider|DFFQuotient_rtl_14|auto_generated|altsyncram2|ram_block3a0|portadatain[0]
    Info (332115):      1.939      0.036 RR  CELL  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.743      1.743  R        clock network delay
    Info (332115):      1.723     -0.020           clock pessimism removed
    Info (332115):      1.723      0.000           clock uncertainty
    Info (332115):      1.827      0.104      uTh  top:top_inst|main:main_inst|SHA256:SHA256|pad:pad|lpm_divide:lpm_divide_pad_16_22|lpm_divide_a2t:auto_generated|abs_divider_hkh:divider|alt_u_div_jhg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_avp:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.939
    Info (332115): Data Required Time :     1.827
    Info (332115): Slack              :     0.112 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -3.000
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -3.000 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     4.000
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -3.000 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1026 megabytes
    Info: Processing ended: Thu Nov 19 18:12:55 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


