<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'top'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     FPGASDR_impl1.ngd -o FPGASDR_impl1_map.ncd -pr FPGASDR_impl1.prf -mp
     FPGASDR_impl1.mrp -lpf
     C:/Users/user/lattice/FPGASDR/impl1/FPGASDR_impl1.lpf -lpf
     C:/Users/user/lattice/FPGASDR/FPGASDR.lpf -c 0 -gui -msgset
     C:/Users/user/lattice/FPGASDR/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  06/03/19  23:45:51


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:   1075 out of  7209 (15%)
      PFU registers:         1075 out of  6864 (16%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       549 out of  3432 (16%)
      SLICEs as Logic/ROM:    549 out of  3432 (16%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        352 out of  3432 (10%)
   Number of LUT4s:        791 out of  6864 (12%)
      Number used as logic LUTs:         87
      Number used as distributed RAM:     0
      Number used as ripple logic:      704
      Number used as shift registers:     0
   Number of PIO sites used: 36 + 4(JTAG) out of 115 (35%)
      Number of PIO sites used for single ended IOs: 38
      Number of PIO sites used for differential IOs: 2 (represented by 1 PIO
     comps in NCD)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

   Number of clocks:  3
     Net uart_rx1/UartClk[2]: 24 loads, 24 rising, 0 falling (Driver:
     uart_rx1/UartClk_148__i2 )
     Net osc_clk: 526 loads, 526 rising, 0 falling (Driver: PLL1/PLLInst_0 )
     Net XIn_c: 1 loads, 1 rising, 0 falling (Driver: PIO XIn )
   Number of Clock Enables:  26
     Net uart_rx1/UartClk_2_enable_1: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_27: 9 loads, 9 LSLICEs
     Net uart_rx1/UartClk_2_enable_15: 2 loads, 2 LSLICEs
     Net uart_rx1/UartClk_2_enable_17: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_21: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_20: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_16: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_25: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_18: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_19: 1 loads, 1 LSLICEs
     Net uart_rx1/UartClk_2_enable_28: 1 loads, 1 LSLICEs
     Net PWM1/osc_clk_enable_577: 4 loads, 4 LSLICEs
     Net CIC1/osc_clk_enable_59: 24 loads, 24 LSLICEs
     Net CIC1/osc_clk_enable_98: 25 loads, 25 LSLICEs
     Net CIC1/v_comb: 21 loads, 21 LSLICEs
     Net CIC1/d_clk_tmp_N_2217: 9 loads, 9 LSLICEs
     Net CIC1/osc_clk_enable_148: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_198: 26 loads, 26 LSLICEs
     Net CIC1/osc_clk_enable_248: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_298: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_348: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_398: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_448: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_498: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_548: 25 loads, 25 LSLICEs
     Net CIC1/osc_clk_enable_605: 25 loads, 25 LSLICEs
   Number of LSRs:  5
     Net uart_rx1/n1507: 1 loads, 1 LSLICEs
     Net uart_rx1/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net uart_rx1/n746: 9 loads, 9 LSLICEs
     Net CIC1/osc_clk_enable_59: 2 loads, 2 LSLICEs
     Net CIC1/d_clk_tmp_N_2217: 7 loads, 7 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net MixerOutSin_c_7: 58 loads
     Net CIC1/osc_clk_enable_59: 38 loads
     Net CIC1/osc_clk_enable_198: 26 loads
     Net CIC1/osc_clk_enable_148: 25 loads
     Net CIC1/osc_clk_enable_248: 25 loads
     Net CIC1/osc_clk_enable_298: 25 loads
     Net CIC1/osc_clk_enable_348: 25 loads
     Net CIC1/osc_clk_enable_398: 25 loads
     Net CIC1/osc_clk_enable_448: 25 loads
     Net CIC1/osc_clk_enable_98: 25 loads




   Number of warnings:  0
   Number of errors:    0


     



<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_DV             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Tx_Serial         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[7]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[6]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[5]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[4]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| MixerOutSin[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MixerOutSin[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| XOut                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DiffOut             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| PWMOut              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sinGen              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sin_out             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CIC_out_clk         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_Rx_Serial         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| XIn                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RFIn                | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block GSR_INST undriven or does not drive anything - clipped.
Signal SinCos1/Sine_1_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Sine_2_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Sine_3_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Sine_4_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Sine_5_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Sine_6_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Sine_7_ffin undriven or does not drive anything - clipped.
Signal SinCos1/Sine_0_ffin undriven or does not drive anything - clipped.
Signal CIC1/sub_39_add_2_65/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_39_add_2_65/CO undriven or does not drive anything - clipped.
Signal CIC1/sub_38_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_38_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1/sub_38_add_2_65/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_38_add_2_65/CO undriven or does not drive anything - clipped.
Signal CIC1/sub_37_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_37_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1/sub_37_add_2_65/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_37_add_2_65/CO undriven or does not drive anything - clipped.
Signal CIC1/sub_36_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_36_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1/sub_36_add_2_65/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_36_add_2_65/CO undriven or does not drive anything - clipped.
Signal CIC1/add_3_2/S0 undriven or does not drive anything - clipped.

Signal CIC1/add_3_2/CI undriven or does not drive anything - clipped.
Signal CIC1/add_3_64/CO undriven or does not drive anything - clipped.
Signal CIC1/add_4_2/S0 undriven or does not drive anything - clipped.
Signal CIC1/add_4_2/CI undriven or does not drive anything - clipped.
Signal CIC1/add_4_64/CO undriven or does not drive anything - clipped.
Signal CIC1/add_5_2/S0 undriven or does not drive anything - clipped.
Signal CIC1/add_5_2/CI undriven or does not drive anything - clipped.
Signal CIC1/add_5_64/CO undriven or does not drive anything - clipped.
Signal CIC1/add_6_2/S0 undriven or does not drive anything - clipped.
Signal CIC1/add_6_2/CI undriven or does not drive anything - clipped.
Signal CIC1/add_6_64/CO undriven or does not drive anything - clipped.
Signal CIC1/add_7_2/S0 undriven or does not drive anything - clipped.
Signal CIC1/add_7_2/CI undriven or does not drive anything - clipped.
Signal CIC1/add_7_64/CO undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_1/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_1/CI undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_3/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_3/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_5/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_5/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_7/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_7/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_9/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_9/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_11/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_11/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_13/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_13/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_15/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_15/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_17/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_17/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_19/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_19/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_21/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_21/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_23/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_23/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_25/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_25/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_27/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_27/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_29/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_29/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_31/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_31/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_33/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_33/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_35/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_35/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_37/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_37/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_39/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_39/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_41/S1 undriven or does not drive anything - clipped.

Signal CIC1/sub_40_add_2_41/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_43/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_43/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_45/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_45/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_47/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_47/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_49/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_49/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_51/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_51/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_53/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_53/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_55/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_55/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_57/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_65/S1 undriven or does not drive anything - clipped.
Signal CIC1/sub_40_add_2_65/CO undriven or does not drive anything - clipped.
Signal CIC1/count_145_146_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal CIC1/count_145_146_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal CIC1/count_145_146_add_4_15/S1 undriven or does not drive anything -
     clipped.
Signal CIC1/count_145_146_add_4_15/CO undriven or does not drive anything -
     clipped.
Signal CIC1/sub_39_add_2_1/S0 undriven or does not drive anything - clipped.
Signal CIC1/sub_39_add_2_1/CI undriven or does not drive anything - clipped.
Signal PWM1/counter_147_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal PWM1/counter_147_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal PWM1/counter_147_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal PWM1/counter_147_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal Mixer1/unary_minus_6_add_3_1/S0 undriven or does not drive anything -
     clipped.
Signal Mixer1/unary_minus_6_add_3_1/CI undriven or does not drive anything -
     clipped.
Signal Mixer1/unary_minus_6_add_3_9/S1 undriven or does not drive anything -
     clipped.
Signal Mixer1/unary_minus_6_add_3_9/CO undriven or does not drive anything -
     clipped.
Signal uart_rx1/r_Clock_Count_150_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal uart_rx1/r_Clock_Count_150_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal uart_rx1/r_Clock_Count_150_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal uart_rx1/r_Clock_Count_150_add_4_17/CO undriven or does not drive
     anything - clipped.
Block SinCos1/triglut_1_0_9 was optimized away.
Block SinCos1/triglut_1_0_10 was optimized away.
Block SinCos1/triglut_1_0_11 was optimized away.
Block SinCos1/triglut_1_0_12 was optimized away.

Block SinCos1/triglut_1_0_13 was optimized away.
Block SinCos1/triglut_1_0_14 was optimized away.
Block SinCos1/triglut_1_0_15 was optimized away.
Block SinCos1/triglut_1_0_8 was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_pll"></A><B><U><big>PLL/DLL Summary</big></U></B>
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                PLL1/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      XIn_c
  Output Clock(P):                         NODE     osc_clk
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     osc_clk
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                       8.0000

  Output Clock(P) Frequency (MHz):                  80.0000
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    10
  CLKOP Divider:                                    6
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: PLL1/PLLInst_0
         Type: EHXPLLJ



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 65 MB
        













Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
