Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Arbiter_testbench_behav xil_defaultlib.Arbiter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mast1_rdata' [C:/Users/Daksith/Documents/Ads_bus/Ads_bus.srcs/sim_1/new/Arbiter_testbench.v:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mast2_rdata' [C:/Users/Daksith/Documents/Ads_bus/Ads_bus.srcs/sim_1/new/Arbiter_testbench.v:90]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mast3_rdata' [C:/Users/Daksith/Documents/Ads_bus/Ads_bus.srcs/sim_1/new/Arbiter_testbench.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slave_for_testbench
Compiling module xil_defaultlib.Arbiter
Compiling module xil_defaultlib.Arbiter_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Arbiter_testbench_behav
