 
****************************************
Report : area
Design : fifo
Version: G-2012.06
Date   : Sat Jul 11 19:31:58 2015
****************************************

Library(s) Used:

    smic18_tt_1p8v_25c (File: /usr/local/synopsys/dc/libraries/smic18mmrf_1P6M_200902271315/Versilicon_SMIC18_v2.7/FEView_STDIO/STD/Synopsys/smic18_tt_1p8v_25c.db)

Number of ports:                           24
Number of nets:                           295
Number of cells:                          271
Number of combinational cells:            123
Number of sequential cells:               148
Number of macros:                           0
Number of buf/inv:                         14
Number of references:                      30

Combinational area:       3705.631981
Noncombinational area:    10837.439972
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          14543.071953
Total area:                 undefined
1
