quartus_sh --flow compile top
Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Mar 11 22:08:19 2020
Info: Command: quartus_sh --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/legup/legup_repo/examples/extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main/lab/part_a/top
Info: Revision Name = top
Info (125068): Revision "top" was previously opened in Quartus II software version 11.1. Created Quartus II Default Settings File /home/legup/legup_repo/examples/extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main/lab/part_a/top_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1.
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /home/legup/altera/11.1/quartus/linux/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 11 22:08:26 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 10 design units, including 10 entities, in source file extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v
    Info (12023): Found entity 1: top
    Info (12023): Found entity 2: memory_controller
    Info (12023): Found entity 3: decode_run_i
    Info (12023): Found entity 4: main
    Info (12023): Found entity 5: ram_dual_port
    Info (12023): Found entity 6: rom_dual_port
    Info (12023): Found entity 7: de2
    Info (12023): Found entity 8: de4
    Info (12023): Found entity 9: hex_digits
    Info (12023): Found entity 10: main_tb
Warning (10236): Verilog HDL Implicit Net warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(69): created implicit net for "clk2x"
Warning (10236): Verilog HDL Implicit Net warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(70): created implicit net for "clk1x_follower"
Info (12127): Elaborating entity "de2" for the top level hierarchy
Warning (10034): Output port "LEDG[7..4]" at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(9690) has no driver
Info (12128): Elaborating entity "hex_digits" for hierarchy "hex_digits:h7"
Info (12128): Elaborating entity "top" for hierarchy "top:top_inst"
Info (12128): Elaborating entity "memory_controller" for hierarchy "top:top_inst|memory_controller:memory_controller_inst"
Warning (10034): Output port "memory_controller_out_reg_a" at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(118) has no driver
Warning (10034): Output port "memory_controller_out_reg_b" at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(128) has no driver
Warning (12158): Entity "memory_controller" contains only dangling pins
Info (12128): Elaborating entity "main" for hierarchy "top:top_inst|main:main_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(8999): object "main_0_1_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(9019): object "decode_run_i_memory_controller_out_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(9025): object "decode_run_i_memory_controller_out_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(9027): object "decode_run_i_memory_controller_waitrequest" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(9031): object "legup_function_call" assigned a value but never read
Info (12128): Elaborating entity "decode_run_i" for hierarchy "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(334): object "decode_run_i_0_6_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(336): object "decode_run_i_0_7_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(354): object "decode_run_i_11__01_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(356): object "decode_run_i_11_12_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(360): object "decode_run_i_13_scevgep244_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(364): object "decode_run_i_13_14_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(366): object "decode_run_i_13_15_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(372): object "decode_run_i_16_17_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(374): object "decode_run_i_16_18_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(378): object "decode_run_i_16_or_cond_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(394): object "decode_run_i__outer52_tmp251_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(412): object "decode_run_i_20__1_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(416): object "decode_run_i_20_22_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(420): object "decode_run_i_20_24_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(426): object "decode_run_i_26_scevgep214_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(430): object "decode_run_i_26_27_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(432): object "decode_run_i_26_28_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(438): object "decode_run_i_29_30_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(440): object "decode_run_i_29_31_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(444): object "decode_run_i_29_or_cond6_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(460): object "decode_run_i__outer42_tmp221_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(470): object "decode_run_i_33_34_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(474): object "decode_run_i__preheader30_tmp169_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(476): object "decode_run_i__preheader30_tmp170_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(492): object "decode_run_i_36__2_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(494): object "decode_run_i_36_37_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(502): object "decode_run_i_38_scevgep175_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(508): object "decode_run_i_38_40_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(510): object "decode_run_i_38_41_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(516): object "decode_run_i_42_43_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(518): object "decode_run_i_42_44_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(522): object "decode_run_i_42_or_cond7_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(538): object "decode_run_i__outer32_tmp185_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(542): object "decode_run_i__outer32_tmp186_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(544): object "decode_run_i__outer32_tmp189_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(556): object "decode_run_i_46_47_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(558): object "decode_run_i_48_49_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(560): object "decode_run_i_48_50_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(562): object "decode_run_i_48_or_cond8_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(568): object "decode_run_i__preheader20_tmp114_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(586): object "decode_run_i_53__3_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(588): object "decode_run_i_53_54_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(600): object "decode_run_i_55_tmp134_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(602): object "decode_run_i_55_tmp132_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(604): object "decode_run_i_55_tmp129_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(606): object "decode_run_i_55_scevgep127_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(614): object "decode_run_i_55_56_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(616): object "decode_run_i_55_57_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(620): object "decode_run_i_55_59_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(622): object "decode_run_i_55_z_0_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(624): object "decode_run_i_55_60_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(626): object "decode_run_i_55_61_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(634): object "decode_run_i_55_64_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(638): object "decode_run_i_55_66_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(642): object "decode_run_i_55_68_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(646): object "decode_run_i_55_70_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(654): object "decode_run_i_55_73_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(656): object "decode_run_i_55_74_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(662): object "decode_run_i_55_77_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(670): object "decode_run_i_55_80_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(674): object "decode_run_i_55_82_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(676): object "decode_run_i_55_83_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(678): object "decode_run_i_55_84_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(680): object "decode_run_i_55_85_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(682): object "decode_run_i_55_86_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(690): object "decode_run_i_55_90_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(692): object "decode_run_i_55_91_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(698): object "decode_run_i_92_93_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(700): object "decode_run_i_92_94_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(704): object "decode_run_i_92_or_cond9_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(720): object "decode_run_i__outer22_tmp145_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(724): object "decode_run_i__outer22_tmp146_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(726): object "decode_run_i__outer22_tmp149_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(732): object "decode_run_i__outer22_tmp117_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(750): object "decode_run_i_96_97_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(752): object "decode_run_i_98_99_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(754): object "decode_run_i_98_100_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(756): object "decode_run_i_98_or_cond10_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(760): object "decode_run_i__preheader_tmp73_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(778): object "decode_run_i_102__4_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(780): object "decode_run_i_102_103_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(788): object "decode_run_i_104_tmp93_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(790): object "decode_run_i_104_105_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(792): object "decode_run_i_104_backstep__neg_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(796): object "decode_run_i_104_106_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(800): object "decode_run_i_104_108_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(802): object "decode_run_i_104_109_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(808): object "decode_run_i_110_111_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(810): object "decode_run_i_110_112_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(814): object "decode_run_i_110_or_cond11_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(830): object "decode_run_i__outer_tmp87_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(834): object "decode_run_i__outer_tmp88_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(836): object "decode_run_i__outer_tmp91_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(860): object "decode_run_i__loopexit_115_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(862): object "decode_run_i__loopexit_116_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(864): object "decode_run_i_117_118_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(866): object "decode_run_i_117_119_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(870): object "decode_run_i_121_122_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(872): object "decode_run_i_121_123_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.v(878): object "decode_run_i_125_storemerge_reg" assigned a value but never read
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info (17049): 167 registers lost all their fanouts during netlist optimizations. The first 167 are displayed below.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer42_tmp226_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer32_tmp194_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer22_tmp153_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer_tmp97_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|cur_state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|cur_state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|cur_state~115" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|cur_state~116" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|cur_state~117" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|cur_state~118" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|cur_state~119" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|cur_state~120" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|cur_state~121" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/legup/legup_repo/examples/extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main/lab/part_a/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 1739 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 1652 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 195 warnings
    Info: Peak virtual memory: 366 megabytes
    Info: Processing ended: Wed Mar 11 22:10:44 2020
    Info: Elapsed time: 00:02:18
    Info: Total CPU time (on all processors): 00:02:16
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 11 22:10:48 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "top"
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (332104): Reading SDC File: 'extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc'
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Warning (332153): Family doesn't support jitter analysis.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II 32-bit Fitter was successful. 0 errors, 350 warnings
    Info: Peak virtual memory: 420 megabytes
    Info: Processing ended: Wed Mar 11 22:11:43 2020
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:00:54
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 11 22:11:49 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info: *******************************************************************
Info: Running Quartus II 32-bit Assembler
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 11 22:11:51 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (332104): Reading SDC File: 'extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc'
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Warning (332153): Family doesn't support jitter analysis.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.469
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.469     -2904.418 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -1241.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.469
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.469 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_indvar237_reg[0]
    Info (332115): To Node      : top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[31]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.682      2.682  R        clock network delay
    Info (332115):      2.932      0.250     uTco  top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_indvar237_reg[0]
    Info (332115):      2.932      0.000 FF  CELL  top_inst|main_inst|decode_run_i_inst|decode_run_i__outer52_indvar237_reg[0]|regout
    Info (332115):      3.921      0.989 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~0|dataa
    Info (332115):      4.335      0.414 FF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~0|cout
    Info (332115):      4.335      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~2|cin
    Info (332115):      4.406      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~2|cout
    Info (332115):      4.406      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~4|cin
    Info (332115):      4.477      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~4|cout
    Info (332115):      4.477      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~6|cin
    Info (332115):      4.548      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~6|cout
    Info (332115):      4.548      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~8|cin
    Info (332115):      4.619      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~8|cout
    Info (332115):      4.619      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~10|cin
    Info (332115):      4.690      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~10|cout
    Info (332115):      4.690      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~12|cin
    Info (332115):      4.849      0.159 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~12|cout
    Info (332115):      4.849      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~14|cin
    Info (332115):      4.920      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~14|cout
    Info (332115):      4.920      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~16|cin
    Info (332115):      4.991      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~16|cout
    Info (332115):      4.991      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~18|cin
    Info (332115):      5.062      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~18|cout
    Info (332115):      5.062      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~20|cin
    Info (332115):      5.133      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~20|cout
    Info (332115):      5.133      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~22|cin
    Info (332115):      5.204      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~22|cout
    Info (332115):      5.204      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~24|cin
    Info (332115):      5.275      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~24|cout
    Info (332115):      5.275      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~26|cin
    Info (332115):      5.346      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~26|cout
    Info (332115):      5.346      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~28|cin
    Info (332115):      5.492      0.146 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~28|cout
    Info (332115):      5.492      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~30|cin
    Info (332115):      5.563      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~30|cout
    Info (332115):      5.563      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~32|cin
    Info (332115):      5.634      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~32|cout
    Info (332115):      5.634      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~34|cin
    Info (332115):      5.705      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~34|cout
    Info (332115):      5.705      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~36|cin
    Info (332115):      5.776      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~36|cout
    Info (332115):      5.776      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~38|cin
    Info (332115):      5.847      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~38|cout
    Info (332115):      5.847      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~40|cin
    Info (332115):      5.918      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~40|cout
    Info (332115):      5.918      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~42|cin
    Info (332115):      5.989      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~42|cout
    Info (332115):      5.989      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~44|cin
    Info (332115):      6.148      0.159 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~44|cout
    Info (332115):      6.148      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~46|cin
    Info (332115):      6.219      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~46|cout
    Info (332115):      6.219      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~48|cin
    Info (332115):      6.290      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~48|cout
    Info (332115):      6.290      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~50|cin
    Info (332115):      6.361      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~50|cout
    Info (332115):      6.361      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~52|cin
    Info (332115):      6.432      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~52|cout
    Info (332115):      6.432      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~54|cin
    Info (332115):      6.503      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~54|cout
    Info (332115):      6.503      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~56|cin
    Info (332115):      6.574      0.071 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~56|cout
    Info (332115):      6.574      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~58|cin
    Info (332115):      6.645      0.071 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~58|cout
    Info (332115):      6.645      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~60|cin
    Info (332115):      7.055      0.410 RR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~60|combout
    Info (332115):      8.815      1.760 RR    IC  top_inst|main_inst|decode_run_i_inst|decode_run_i__outer52_tmp256_reg[31]|sdata
    Info (332115):      9.181      0.366 RR  CELL  top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[31]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.676      2.676  R        clock network delay
    Info (332115):      3.712      0.036     uTsu  top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[31]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.181
    Info (332115): Data Required Time :     3.712
    Info (332115): Slack              :    -5.469 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : y_Q.s_EXE
    Info (332115): To Node      : y_Q.s_EXE
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.685      2.685  R        clock network delay
    Info (332115):      2.935      0.250     uTco  y_Q.s_EXE
    Info (332115):      2.935      0.000 RR  CELL  y_Q.s_EXE|regout
    Info (332115):      2.935      0.000 RR    IC  Selector0~0|datac
    Info (332115):      3.258      0.323 RR  CELL  Selector0~0|combout
    Info (332115):      3.258      0.000 RR    IC  y_Q.s_EXE|datain
    Info (332115):      3.342      0.084 RR  CELL  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.685      2.685  R        clock network delay
    Info (332115):      2.951      0.266      uTh  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.342
    Info (332115): Data Required Time :     2.951
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.380
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.116
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.116      -747.737 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -1241.380 CLOCK_50 
Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 356 megabytes
    Info: Processing ended: Wed Mar 11 22:12:18 2020
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:13
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.116
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.116 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_indvar237_reg[0]
    Info (332115): To Node      : top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[31]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.660      1.660  R        clock network delay
    Info (332115):      1.801      0.141     uTco  top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_indvar237_reg[0]
    Info (332115):      1.801      0.000 FF  CELL  top_inst|main_inst|decode_run_i_inst|decode_run_i__outer52_indvar237_reg[0]|regout
    Info (332115):      2.261      0.460 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~0|dataa
    Info (332115):      2.411      0.150 FF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~0|cout
    Info (332115):      2.411      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~2|cin
    Info (332115):      2.446      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~2|cout
    Info (332115):      2.446      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~4|cin
    Info (332115):      2.481      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~4|cout
    Info (332115):      2.481      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~6|cin
    Info (332115):      2.516      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~6|cout
    Info (332115):      2.516      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~8|cin
    Info (332115):      2.551      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~8|cout
    Info (332115):      2.551      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~10|cin
    Info (332115):      2.586      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~10|cout
    Info (332115):      2.586      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~12|cin
    Info (332115):      2.680      0.094 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~12|cout
    Info (332115):      2.680      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~14|cin
    Info (332115):      2.715      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~14|cout
    Info (332115):      2.715      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~16|cin
    Info (332115):      2.750      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~16|cout
    Info (332115):      2.750      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~18|cin
    Info (332115):      2.785      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~18|cout
    Info (332115):      2.785      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~20|cin
    Info (332115):      2.820      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~20|cout
    Info (332115):      2.820      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~22|cin
    Info (332115):      2.855      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~22|cout
    Info (332115):      2.855      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~24|cin
    Info (332115):      2.890      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~24|cout
    Info (332115):      2.890      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~26|cin
    Info (332115):      2.925      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~26|cout
    Info (332115):      2.925      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~28|cin
    Info (332115):      3.012      0.087 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~28|cout
    Info (332115):      3.012      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~30|cin
    Info (332115):      3.047      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~30|cout
    Info (332115):      3.047      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~32|cin
    Info (332115):      3.082      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~32|cout
    Info (332115):      3.082      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~34|cin
    Info (332115):      3.117      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~34|cout
    Info (332115):      3.117      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~36|cin
    Info (332115):      3.152      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~36|cout
    Info (332115):      3.152      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~38|cin
    Info (332115):      3.187      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~38|cout
    Info (332115):      3.187      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~40|cin
    Info (332115):      3.222      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~40|cout
    Info (332115):      3.222      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~42|cin
    Info (332115):      3.257      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~42|cout
    Info (332115):      3.257      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~44|cin
    Info (332115):      3.351      0.094 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~44|cout
    Info (332115):      3.351      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~46|cin
    Info (332115):      3.386      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~46|cout
    Info (332115):      3.386      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~48|cin
    Info (332115):      3.421      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~48|cout
    Info (332115):      3.421      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~50|cin
    Info (332115):      3.456      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~50|cout
    Info (332115):      3.456      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~52|cin
    Info (332115):      3.491      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~52|cout
    Info (332115):      3.491      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~54|cin
    Info (332115):      3.526      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~54|cout
    Info (332115):      3.526      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~56|cin
    Info (332115):      3.561      0.035 RF  CELL  top_inst|main_inst|decode_run_i_inst|Add13~56|cout
    Info (332115):      3.561      0.000 FF    IC  top_inst|main_inst|decode_run_i_inst|Add13~58|cin
    Info (332115):      3.596      0.035 FR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~58|cout
    Info (332115):      3.596      0.000 RR    IC  top_inst|main_inst|decode_run_i_inst|Add13~60|cin
    Info (332115):      3.766      0.170 RR  CELL  top_inst|main_inst|decode_run_i_inst|Add13~60|combout
    Info (332115):      4.615      0.849 RR    IC  top_inst|main_inst|decode_run_i_inst|decode_run_i__outer52_tmp256_reg[31]|sdata
    Info (332115):      4.800      0.185 RR  CELL  top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[31]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.652      1.652  R        clock network delay
    Info (332115):      2.684      0.032     uTsu  top:top_inst|main:main_inst|decode_run_i:decode_run_i_inst|decode_run_i__outer52_tmp256_reg[31]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.800
    Info (332115): Data Required Time :     2.684
    Info (332115): Slack              :    -2.116 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : y_Q.s_EXE
    Info (332115): To Node      : y_Q.s_EXE
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.662      1.662  R        clock network delay
    Info (332115):      1.803      0.141     uTco  y_Q.s_EXE
    Info (332115):      1.803      0.000 RR  CELL  y_Q.s_EXE|regout
    Info (332115):      1.803      0.000 RR    IC  Selector0~0|datac
    Info (332115):      1.987      0.184 RR  CELL  Selector0~0|combout
    Info (332115):      1.987      0.000 RR    IC  y_Q.s_EXE|datain
    Info (332115):      2.029      0.042 RR  CELL  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.662      1.662  R        clock network delay
    Info (332115):      1.814      0.152      uTh  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.029
    Info (332115): Data Required Time :     1.814
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.380
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     1.000
    Info (332113): Slack            :    -1.380 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 315 megabytes
    Info: Processing ended: Wed Mar 11 22:12:20 2020
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:16
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info (293000): Quartus II Full Compilation was successful. 0 errors, 556 warnings
Info (23030): Evaluation of Tcl script /home/legup/altera/11.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus II 32-bit Shell was successful. 0 errors, 556 warnings
    Info: Peak virtual memory: 111 megabytes
    Info: Processing ended: Wed Mar 11 22:12:22 2020
    Info: Elapsed time: 00:04:03
    Info: Total CPU time (on all processors): 00:03:59
