5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd disable2.vcd -o disable2.cdd -v disable2.v
3 0 $root $root NA 0 0
3 0 main main disable2.v 1 36
2 1 7 30006 1 3e 21002 0 0 1 2 2 2
2 2 7 30006 2 3b 3100a 0 0 1 2 1102 foo
2 3 9 c000d 1 0 20008 0 0 32 64 10 1 0 0 0 0 0 0
2 4 9 b000d 3 2c 3100a 3 0 32 2 aa aa aa aa aa aa aa aa
2 5 10 4000e 1 40 20002 0 0 1 2 2 foo
2 6 11 8000b 1 0 20008 0 0 1 4 1
2 7 11 40004 0 1 400 0 0 a
2 8 11 4000b 1 37 a 6 7
2 9 9 b000d 1 3e 20002 0 0 1 2 2 4
2 10 13 8000b 2 3f 20002 0 0 1 2 2
1 a 3 830004 1 0 0 0 1 1 2
4 2 0 0
4 8 0 0
4 5 8 8
4 4 5 0
4 10 0 0
4 9 10 10
4 1 9 9
3 3 main.foo main.foo disable2.v 25 34
2 11 27 20006 1 3d 31002 0 0 1 2 102 bar
1 a 26 830006 1 0 0 0 1 1 102
4 11 0 0
3 1 main.foo.bar main.foo.bar disable2.v 27 33
2 12 28 8000b 1 0 20004 0 0 1 4 0
2 13 28 40004 0 1 400 0 0 a
2 14 28 4000b 1 37 11006 12 13
2 15 29 50006 1 0 20008 0 0 32 64 55 0 0 0 0 0 0 0
2 16 29 40006 2 2c 2000a 15 0 32 2 aa aa aa aa aa aa aa aa
2 17 30 8000b 1 0 20008 0 0 1 4 1
2 18 30 40004 0 1 400 0 0 a
2 19 30 4000b 1 37 a 17 18
2 20 31 50006 1 0 20008 0 0 32 64 55 0 0 0 0 0 0 0
2 21 31 40006 1 2c 20002 20 0 32 2 aa aa aa aa aa aa aa aa
2 22 32 8000b 0 0 20010 0 0 1 4 0
2 23 32 40004 0 1 400 0 0 a
2 24 32 4000b 0 37 22 22 23
4 24 0 0
4 21 24 0
4 19 21 21
4 16 19 0
4 14 16 16
