<stg><name>dfm</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="16" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %Dlen_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Dlen_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:2 %K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="30">
<![CDATA[
entry:4 %K_cast1 = zext i30 %K_read

]]></Node>
<StgValue><ssdm name="K_cast1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_4, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_32, void @empty_13, void @empty_23, i32 16, i32 16, i32 16, i32 16, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %store_ln111 = store i32 0, i32 %Dlen_0

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:8 %store_ln111 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln111 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body:0 %i_5 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body:1 %icmp_ln111 = icmp_eq  i3 %i_5, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body:3 %add_ln111 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln111 = br i1 %icmp_ln111, void %for.body.split, void %for.end16

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="3">
<![CDATA[
for.body.split:0 %zext_ln111 = zext i3 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:3 %tile_ref_addr = getelementptr i1 %tile_ref, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="tile_ref_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2">
<![CDATA[
for.body.split:4 %tile_ref_load = load i2 %tile_ref_addr

]]></Node>
<StgValue><ssdm name="tile_ref_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
for.end16:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:1 %specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23

]]></Node>
<StgValue><ssdm name="specpipeline_ln112"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2">
<![CDATA[
for.body.split:4 %tile_ref_load = load i2 %tile_ref_addr

]]></Node>
<StgValue><ssdm name="tile_ref_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:5 %br_ln113 = br i1 %tile_ref_load, void %VITIS_LOOP_114_1, void %for.inc14

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_114_1:1 %tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="tile_y_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_114_1:3 %tile_y_load = load i2 %tile_y_addr

]]></Node>
<StgValue><ssdm name="tile_y_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_114_1:3 %tile_y_load = load i2 %tile_y_addr

]]></Node>
<StgValue><ssdm name="tile_y_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_114_1:4 %mul = mul i32 %tile_y_load, i32 %K_cast1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_114_1:4 %mul = mul i32 %tile_y_load, i32 %K_cast1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
VITIS_LOOP_114_1:5 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="34">
<![CDATA[
VITIS_LOOP_114_1:6 %zext_ln114 = zext i34 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_114_1:7 %add_ln114 = add i64 %zext_ln114, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_114_1:8 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_114_1:0 %Dlen_0_load = load i32 %Dlen_0

]]></Node>
<StgValue><ssdm name="Dlen_0_load"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_114_1:2 %empty_44 = trunc i32 %Dlen_0_load

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_114_1:9 %sext_ln114 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_114_1:10 %gmem6_addr = getelementptr i32 %gmem6, i64 %sext_ln114

]]></Node>
<StgValue><ssdm name="gmem6_addr"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1:11 %empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_114_1:13 %add_ln118 = add i32 %Dlen_0_load, i32 %K_cast1

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_114_1:14 %store_ln119 = store i32 %add_ln118, i32 %Dlen_0

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1:11 %empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="57" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1:11 %empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="58" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1:11 %empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="59" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1:11 %empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="60" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1:11 %empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="61" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1:11 %empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="62" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="30" op_4_bw="16" op_5_bw="32" op_6_bw="0">
<![CDATA[
VITIS_LOOP_114_1:12 %call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_1, i32 %gmem6, i62 %trunc_ln, i30 %K_read, i16 %empty_44, i32 %Dbuf

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="63" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="30" op_4_bw="16" op_5_bw="32" op_6_bw="0">
<![CDATA[
VITIS_LOOP_114_1:12 %call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_1, i32 %gmem6, i62 %trunc_ln, i30 %K_read, i16 %empty_44, i32 %Dbuf

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>

<operation id="64" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_114_1:15 %br_ln119 = br void %for.inc14

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="65" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14:0 %store_ln111 = store i3 %add_ln111, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="66" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
for.inc14:1 %br_ln111 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="tile_y" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tile_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="tile_ref" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tile_ref"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="Dbuf" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="Dbuf"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="gmem6" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem6"/></StgValue>
</port>
<port id="90" name="B" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="B"/></StgValue>
</port>
<port id="91" name="K" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="K"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="93" from="StgValue_92" to="i" fromId="92" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_92" to="Dlen_0" fromId="92" toId="18">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_auto.i30" to="K_read" fromId="95" toId="19">
</dataflow>
<dataflow id="97" from="K" to="K_read" fromId="91" toId="19">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.i64" to="B_read" fromId="98" toId="20">
</dataflow>
<dataflow id="100" from="B" to="B_read" fromId="90" toId="20">
</dataflow>
<dataflow id="101" from="K_read" to="K_cast1" fromId="19" toId="21">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="102" toId="22">
</dataflow>
<dataflow id="104" from="Dbuf" to="specmemcore_ln0" fromId="88" toId="22">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="22">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specmemcore_ln0" fromId="109" toId="22">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="gmem6" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="115" from="empty_4" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="23">
</dataflow>
<dataflow id="118" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="23">
</dataflow>
<dataflow id="120" from="empty_23" to="specinterface_ln0" fromId="119" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="23">
</dataflow>
<dataflow id="124" from="empty_32" to="specinterface_ln0" fromId="123" toId="23">
</dataflow>
<dataflow id="126" from="empty_13" to="specinterface_ln0" fromId="125" toId="23">
</dataflow>
<dataflow id="127" from="empty_23" to="specinterface_ln0" fromId="119" toId="23">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="23">
</dataflow>
<dataflow id="131" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="23">
</dataflow>
<dataflow id="132" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="23">
</dataflow>
<dataflow id="133" from="empty_23" to="specinterface_ln0" fromId="119" toId="23">
</dataflow>
<dataflow id="134" from="empty_23" to="specinterface_ln0" fromId="119" toId="23">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_116" to="store_ln111" fromId="116" toId="24">
</dataflow>
<dataflow id="139" from="Dlen_0" to="store_ln111" fromId="18" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_140" to="store_ln111" fromId="140" toId="25">
</dataflow>
<dataflow id="142" from="i" to="store_ln111" fromId="17" toId="25">
</dataflow>
<dataflow id="143" from="i" to="i_5" fromId="17" toId="27">
</dataflow>
<dataflow id="144" from="i_5" to="icmp_ln111" fromId="27" toId="28">
</dataflow>
<dataflow id="146" from="StgValue_145" to="icmp_ln111" fromId="145" toId="28">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="147" toId="29">
</dataflow>
<dataflow id="150" from="StgValue_149" to="empty" fromId="149" toId="29">
</dataflow>
<dataflow id="151" from="StgValue_149" to="empty" fromId="149" toId="29">
</dataflow>
<dataflow id="152" from="StgValue_149" to="empty" fromId="149" toId="29">
</dataflow>
<dataflow id="153" from="i_5" to="add_ln111" fromId="27" toId="30">
</dataflow>
<dataflow id="155" from="StgValue_154" to="add_ln111" fromId="154" toId="30">
</dataflow>
<dataflow id="156" from="icmp_ln111" to="br_ln111" fromId="28" toId="31">
</dataflow>
<dataflow id="157" from="i_5" to="zext_ln111" fromId="27" toId="32">
</dataflow>
<dataflow id="158" from="tile_ref" to="tile_ref_addr" fromId="87" toId="33">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tile_ref_addr" fromId="159" toId="33">
</dataflow>
<dataflow id="161" from="zext_ln111" to="tile_ref_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="162" from="tile_ref_addr" to="tile_ref_load" fromId="33" toId="34">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecPipeline" to="specpipeline_ln112" fromId="163" toId="36">
</dataflow>
<dataflow id="165" from="StgValue_92" to="specpipeline_ln112" fromId="92" toId="36">
</dataflow>
<dataflow id="166" from="StgValue_116" to="specpipeline_ln112" fromId="116" toId="36">
</dataflow>
<dataflow id="167" from="StgValue_116" to="specpipeline_ln112" fromId="116" toId="36">
</dataflow>
<dataflow id="168" from="StgValue_116" to="specpipeline_ln112" fromId="116" toId="36">
</dataflow>
<dataflow id="169" from="empty_23" to="specpipeline_ln112" fromId="119" toId="36">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecLoopName" to="specloopname_ln111" fromId="170" toId="37">
</dataflow>
<dataflow id="173" from="empty_22" to="specloopname_ln111" fromId="172" toId="37">
</dataflow>
<dataflow id="174" from="tile_ref_addr" to="tile_ref_load" fromId="33" toId="38">
</dataflow>
<dataflow id="175" from="tile_ref_load" to="br_ln113" fromId="38" toId="39">
</dataflow>
<dataflow id="176" from="tile_y" to="tile_y_addr" fromId="86" toId="40">
</dataflow>
<dataflow id="177" from="StgValue_159" to="tile_y_addr" fromId="159" toId="40">
</dataflow>
<dataflow id="178" from="zext_ln111" to="tile_y_addr" fromId="32" toId="40">
</dataflow>
<dataflow id="179" from="tile_y_addr" to="tile_y_load" fromId="40" toId="41">
</dataflow>
<dataflow id="180" from="tile_y_addr" to="tile_y_load" fromId="40" toId="42">
</dataflow>
<dataflow id="181" from="tile_y_load" to="mul" fromId="42" toId="43">
</dataflow>
<dataflow id="182" from="K_cast1" to="mul" fromId="21" toId="43">
</dataflow>
<dataflow id="183" from="tile_y_load" to="mul" fromId="42" toId="44">
</dataflow>
<dataflow id="184" from="K_cast1" to="mul" fromId="21" toId="44">
</dataflow>
<dataflow id="186" from="_ssdm_op_BitConcatenate.i34.i32.i2" to="shl_ln" fromId="185" toId="45">
</dataflow>
<dataflow id="187" from="mul" to="shl_ln" fromId="44" toId="45">
</dataflow>
<dataflow id="189" from="StgValue_188" to="shl_ln" fromId="188" toId="45">
</dataflow>
<dataflow id="190" from="shl_ln" to="zext_ln114" fromId="45" toId="46">
</dataflow>
<dataflow id="191" from="zext_ln114" to="add_ln114" fromId="46" toId="47">
</dataflow>
<dataflow id="192" from="B_read" to="add_ln114" fromId="20" toId="47">
</dataflow>
<dataflow id="194" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="193" toId="48">
</dataflow>
<dataflow id="195" from="add_ln114" to="trunc_ln" fromId="47" toId="48">
</dataflow>
<dataflow id="197" from="StgValue_196" to="trunc_ln" fromId="196" toId="48">
</dataflow>
<dataflow id="199" from="StgValue_198" to="trunc_ln" fromId="198" toId="48">
</dataflow>
<dataflow id="200" from="Dlen_0" to="Dlen_0_load" fromId="18" toId="49">
</dataflow>
<dataflow id="201" from="Dlen_0_load" to="empty_44" fromId="49" toId="50">
</dataflow>
<dataflow id="202" from="trunc_ln" to="sext_ln114" fromId="48" toId="51">
</dataflow>
<dataflow id="203" from="gmem6" to="gmem6_addr" fromId="89" toId="52">
</dataflow>
<dataflow id="204" from="sext_ln114" to="gmem6_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="206" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_45" fromId="205" toId="53">
</dataflow>
<dataflow id="207" from="gmem6_addr" to="empty_45" fromId="52" toId="53">
</dataflow>
<dataflow id="208" from="K_cast1" to="empty_45" fromId="21" toId="53">
</dataflow>
<dataflow id="209" from="Dlen_0_load" to="add_ln118" fromId="49" toId="54">
</dataflow>
<dataflow id="210" from="K_cast1" to="add_ln118" fromId="21" toId="54">
</dataflow>
<dataflow id="211" from="add_ln118" to="store_ln119" fromId="54" toId="55">
</dataflow>
<dataflow id="212" from="Dlen_0" to="store_ln119" fromId="18" toId="55">
</dataflow>
<dataflow id="213" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_45" fromId="205" toId="56">
</dataflow>
<dataflow id="214" from="gmem6_addr" to="empty_45" fromId="52" toId="56">
</dataflow>
<dataflow id="215" from="K_cast1" to="empty_45" fromId="21" toId="56">
</dataflow>
<dataflow id="216" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_45" fromId="205" toId="57">
</dataflow>
<dataflow id="217" from="gmem6_addr" to="empty_45" fromId="52" toId="57">
</dataflow>
<dataflow id="218" from="K_cast1" to="empty_45" fromId="21" toId="57">
</dataflow>
<dataflow id="219" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_45" fromId="205" toId="58">
</dataflow>
<dataflow id="220" from="gmem6_addr" to="empty_45" fromId="52" toId="58">
</dataflow>
<dataflow id="221" from="K_cast1" to="empty_45" fromId="21" toId="58">
</dataflow>
<dataflow id="222" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_45" fromId="205" toId="59">
</dataflow>
<dataflow id="223" from="gmem6_addr" to="empty_45" fromId="52" toId="59">
</dataflow>
<dataflow id="224" from="K_cast1" to="empty_45" fromId="21" toId="59">
</dataflow>
<dataflow id="225" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_45" fromId="205" toId="60">
</dataflow>
<dataflow id="226" from="gmem6_addr" to="empty_45" fromId="52" toId="60">
</dataflow>
<dataflow id="227" from="K_cast1" to="empty_45" fromId="21" toId="60">
</dataflow>
<dataflow id="228" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_45" fromId="205" toId="61">
</dataflow>
<dataflow id="229" from="gmem6_addr" to="empty_45" fromId="52" toId="61">
</dataflow>
<dataflow id="230" from="K_cast1" to="empty_45" fromId="21" toId="61">
</dataflow>
<dataflow id="232" from="dfm_Pipeline_VITIS_LOOP_114_1" to="call_ln114" fromId="231" toId="62">
</dataflow>
<dataflow id="233" from="gmem6" to="call_ln114" fromId="89" toId="62">
</dataflow>
<dataflow id="234" from="trunc_ln" to="call_ln114" fromId="48" toId="62">
</dataflow>
<dataflow id="235" from="K_read" to="call_ln114" fromId="19" toId="62">
</dataflow>
<dataflow id="236" from="empty_44" to="call_ln114" fromId="50" toId="62">
</dataflow>
<dataflow id="237" from="Dbuf" to="call_ln114" fromId="88" toId="62">
</dataflow>
<dataflow id="238" from="dfm_Pipeline_VITIS_LOOP_114_1" to="call_ln114" fromId="231" toId="63">
</dataflow>
<dataflow id="239" from="gmem6" to="call_ln114" fromId="89" toId="63">
</dataflow>
<dataflow id="240" from="trunc_ln" to="call_ln114" fromId="48" toId="63">
</dataflow>
<dataflow id="241" from="K_read" to="call_ln114" fromId="19" toId="63">
</dataflow>
<dataflow id="242" from="empty_44" to="call_ln114" fromId="50" toId="63">
</dataflow>
<dataflow id="243" from="Dbuf" to="call_ln114" fromId="88" toId="63">
</dataflow>
<dataflow id="244" from="add_ln111" to="store_ln111" fromId="30" toId="65">
</dataflow>
<dataflow id="245" from="i" to="store_ln111" fromId="17" toId="65">
</dataflow>
<dataflow id="246" from="icmp_ln111" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="247" from="tile_ref_load" to="StgValue_3" fromId="38" toId="3">
</dataflow>
<dataflow id="248" from="tile_ref_load" to="StgValue_16" fromId="38" toId="16">
</dataflow>
</dataflows>


</stg>
