; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_hardtanh_hardtanh_backward_16(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %10 = shl i32 %9, 9, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 2, !dbg !12
  %13 = and i32 %12, 508, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = sdiv i32 %14, 1024, !dbg !14
  %16 = srem i32 %15, 9, !dbg !15
  %17 = sext i32 %14 to i64, !dbg !16
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !16
  %19 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %18, i1 true) #3, !dbg !17
  %20 = sext i32 %16 to i64, !dbg !18
  %21 = getelementptr float, ptr addrspace(1) %1, i64 %20, !dbg !18
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !19
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !19
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !19
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !19
  %26 = getelementptr float, ptr addrspace(1) %2, i64 %20, !dbg !20
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !21
  %28 = bitcast i32 %27 to float, !dbg !21
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !21
  %30 = bitcast i32 %29 to float, !dbg !21
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !21
  %32 = bitcast i32 %31 to float, !dbg !21
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !21
  %34 = bitcast i32 %33 to float, !dbg !21
  %35 = getelementptr float, ptr addrspace(1) %3, i64 %20, !dbg !22
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !23
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !23
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !23
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !23
  %40 = getelementptr float, ptr addrspace(1) %4, i64 %20, !dbg !24
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !25
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !25
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !25
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !25
  %45 = fadd float %28, 0x3EE4F8B580000000, !dbg !26
  %46 = fadd float %30, 0x3EE4F8B580000000, !dbg !26
  %47 = fadd float %32, 0x3EE4F8B580000000, !dbg !26
  %48 = fadd float %34, 0x3EE4F8B580000000, !dbg !26
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !27
  %.not.i = icmp eq i32 %49, 0, !dbg !27
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !27
  %.not1.i = icmp eq i32 %50, 0, !dbg !27
  br i1 %.not.i, label %56, label %51, !dbg !27

51:                                               ; preds = %8
  br i1 %.not1.i, label %54, label %52, !dbg !27

52:                                               ; preds = %51
  %53 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %45) #3, !dbg !27
  br label %__nv_sqrtf.exit, !dbg !27

54:                                               ; preds = %51
  %55 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %45) #3, !dbg !27
  br label %__nv_sqrtf.exit, !dbg !27

56:                                               ; preds = %8
  br i1 %.not1.i, label %59, label %57, !dbg !27

57:                                               ; preds = %56
  %58 = tail call float @llvm.nvvm.sqrt.rn.f(float %45) #3, !dbg !27
  br label %__nv_sqrtf.exit, !dbg !27

59:                                               ; preds = %56
  %60 = tail call float @llvm.nvvm.sqrt.approx.f(float %45) #3, !dbg !27
  br label %__nv_sqrtf.exit, !dbg !27

__nv_sqrtf.exit:                                  ; preds = %52, %54, %57, %59
  %.0.i = phi float [ %53, %52 ], [ %55, %54 ], [ %58, %57 ], [ %60, %59 ], !dbg !27
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !27
  %.not.i4 = icmp eq i32 %61, 0, !dbg !27
  %62 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !27
  %.not1.i7 = icmp eq i32 %62, 0, !dbg !27
  br i1 %.not.i4, label %68, label %63, !dbg !27

63:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i7, label %66, label %64, !dbg !27

64:                                               ; preds = %63
  %65 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %46) #3, !dbg !27
  br label %__nv_sqrtf.exit8, !dbg !27

66:                                               ; preds = %63
  %67 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %46) #3, !dbg !27
  br label %__nv_sqrtf.exit8, !dbg !27

68:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i7, label %71, label %69, !dbg !27

69:                                               ; preds = %68
  %70 = tail call float @llvm.nvvm.sqrt.rn.f(float %46) #3, !dbg !27
  br label %__nv_sqrtf.exit8, !dbg !27

71:                                               ; preds = %68
  %72 = tail call float @llvm.nvvm.sqrt.approx.f(float %46) #3, !dbg !27
  br label %__nv_sqrtf.exit8, !dbg !27

__nv_sqrtf.exit8:                                 ; preds = %64, %66, %69, %71
  %.0.i6 = phi float [ %65, %64 ], [ %67, %66 ], [ %70, %69 ], [ %72, %71 ], !dbg !27
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !27
  %.not.i9 = icmp eq i32 %73, 0, !dbg !27
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !27
  %.not1.i12 = icmp eq i32 %74, 0, !dbg !27
  br i1 %.not.i9, label %80, label %75, !dbg !27

75:                                               ; preds = %__nv_sqrtf.exit8
  br i1 %.not1.i12, label %78, label %76, !dbg !27

76:                                               ; preds = %75
  %77 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %47) #3, !dbg !27
  br label %__nv_sqrtf.exit13, !dbg !27

78:                                               ; preds = %75
  %79 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %47) #3, !dbg !27
  br label %__nv_sqrtf.exit13, !dbg !27

80:                                               ; preds = %__nv_sqrtf.exit8
  br i1 %.not1.i12, label %83, label %81, !dbg !27

81:                                               ; preds = %80
  %82 = tail call float @llvm.nvvm.sqrt.rn.f(float %47) #3, !dbg !27
  br label %__nv_sqrtf.exit13, !dbg !27

83:                                               ; preds = %80
  %84 = tail call float @llvm.nvvm.sqrt.approx.f(float %47) #3, !dbg !27
  br label %__nv_sqrtf.exit13, !dbg !27

__nv_sqrtf.exit13:                                ; preds = %76, %78, %81, %83
  %.0.i11 = phi float [ %77, %76 ], [ %79, %78 ], [ %82, %81 ], [ %84, %83 ], !dbg !27
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !27
  %.not.i14 = icmp eq i32 %85, 0, !dbg !27
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !27
  %.not1.i17 = icmp eq i32 %86, 0, !dbg !27
  br i1 %.not.i14, label %92, label %87, !dbg !27

87:                                               ; preds = %__nv_sqrtf.exit13
  br i1 %.not1.i17, label %90, label %88, !dbg !27

88:                                               ; preds = %87
  %89 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %48) #3, !dbg !27
  br label %__nv_sqrtf.exit18, !dbg !27

90:                                               ; preds = %87
  %91 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %48) #3, !dbg !27
  br label %__nv_sqrtf.exit18, !dbg !27

92:                                               ; preds = %__nv_sqrtf.exit13
  br i1 %.not1.i17, label %95, label %93, !dbg !27

93:                                               ; preds = %92
  %94 = tail call float @llvm.nvvm.sqrt.rn.f(float %48) #3, !dbg !27
  br label %__nv_sqrtf.exit18, !dbg !27

95:                                               ; preds = %92
  %96 = tail call float @llvm.nvvm.sqrt.approx.f(float %48) #3, !dbg !27
  br label %__nv_sqrtf.exit18, !dbg !27

__nv_sqrtf.exit18:                                ; preds = %88, %90, %93, %95
  %.0.i16 = phi float [ %89, %88 ], [ %91, %90 ], [ %94, %93 ], [ %96, %95 ], !dbg !27
  %97 = extractvalue { i32, i32, i32, i32 } %19, 3, !dbg !17
  %98 = insertelement <4 x i32> poison, i32 %22, i64 0, !dbg !19
  %99 = insertelement <4 x i32> %98, i32 %23, i64 1, !dbg !19
  %100 = insertelement <4 x i32> %99, i32 %24, i64 2, !dbg !19
  %101 = insertelement <4 x i32> %100, i32 %25, i64 3, !dbg !19
  %102 = bitcast <4 x i32> %101 to <4 x float>, !dbg !19
  %103 = extractvalue { i32, i32, i32, i32 } %19, 2, !dbg !17
  %104 = extractvalue { i32, i32, i32, i32 } %19, 1, !dbg !17
  %105 = extractvalue { i32, i32, i32, i32 } %19, 0, !dbg !17
  %106 = insertelement <4 x i32> poison, i32 %41, i64 0, !dbg !25
  %107 = insertelement <4 x i32> %106, i32 %42, i64 1, !dbg !25
  %108 = insertelement <4 x i32> %107, i32 %43, i64 2, !dbg !25
  %109 = insertelement <4 x i32> %108, i32 %44, i64 3, !dbg !25
  %110 = bitcast <4 x i32> %109 to <4 x float>, !dbg !25
  %111 = insertelement <4 x i32> poison, i32 %36, i64 0, !dbg !23
  %112 = insertelement <4 x i32> %111, i32 %37, i64 1, !dbg !23
  %113 = insertelement <4 x i32> %112, i32 %38, i64 2, !dbg !23
  %114 = insertelement <4 x i32> %113, i32 %39, i64 3, !dbg !23
  %115 = bitcast <4 x i32> %114 to <4 x float>, !dbg !23
  %116 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !28
  %117 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i6) #3, !dbg !28
  %118 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i11) #3, !dbg !28
  %119 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i16) #3, !dbg !28
  %120 = getelementptr float, ptr addrspace(1) %5, i64 %17, !dbg !29
  %121 = getelementptr i1, ptr addrspace(1) %6, i64 %17, !dbg !30
  %122 = insertelement <4 x i32> poison, i32 %105, i64 0, !dbg !17
  %123 = insertelement <4 x i32> %122, i32 %104, i64 1, !dbg !17
  %124 = insertelement <4 x i32> %123, i32 %103, i64 2, !dbg !17
  %125 = insertelement <4 x i32> %124, i32 %97, i64 3, !dbg !17
  %126 = bitcast <4 x i32> %125 to <4 x float>, !dbg !17
  %127 = fsub <4 x float> %126, %102, !dbg !31
  %128 = insertelement <4 x float> poison, float %116, i64 0, !dbg !32
  %129 = insertelement <4 x float> %128, float %117, i64 1, !dbg !32
  %130 = insertelement <4 x float> %129, float %118, i64 2, !dbg !32
  %131 = insertelement <4 x float> %130, float %119, i64 3, !dbg !32
  %132 = fmul <4 x float> %127, %131, !dbg !32
  %133 = fmul <4 x float> %132, %115, !dbg !33
  %134 = fadd <4 x float> %133, %110, !dbg !34
  %135 = fcmp ole <4 x float> %134, <float 0.000000e+00, float 6.000000e+00, float 0.000000e+00, float 6.000000e+00>, !dbg !35
  %136 = fcmp oge <4 x float> %134, <float 0.000000e+00, float 6.000000e+00, float 0.000000e+00, float 6.000000e+00>, !dbg !35
  %137 = shufflevector <4 x i1> %135, <4 x i1> %136, <4 x i32> <i32 0, i32 5, i32 2, i32 7>, !dbg !35
  %138 = fcmp oge <4 x float> %134, <float 6.000000e+00, float 0.000000e+00, float 6.000000e+00, float 0.000000e+00>, !dbg !39
  %139 = fcmp ole <4 x float> %134, <float 6.000000e+00, float 0.000000e+00, float 6.000000e+00, float 0.000000e+00>, !dbg !39
  %140 = shufflevector <4 x i1> %138, <4 x i1> %139, <4 x i32> <i32 0, i32 5, i32 2, i32 7>, !dbg !39
  %141 = shufflevector <4 x i1> %137, <4 x i1> %140, <4 x i32> <i32 0, i32 5, i32 2, i32 7>, !dbg !35
  %142 = select <4 x i1> %141, <4 x float> zeroinitializer, <4 x float> %134, !dbg !35
  %143 = fcmp olt <4 x float> %142, splat (float 6.000000e+00), !dbg !40
  %144 = extractelement <4 x float> %142, i64 0, !dbg !42
  %145 = fcmp uno float %144, 0.000000e+00, !dbg !43
  %146 = extractelement <4 x float> %142, i64 1, !dbg !42
  %147 = fcmp uno float %146, 0.000000e+00, !dbg !43
  %148 = extractelement <4 x float> %142, i64 2, !dbg !42
  %149 = fcmp uno float %148, 0.000000e+00, !dbg !43
  %150 = extractelement <4 x float> %142, i64 3, !dbg !42
  %151 = fcmp uno float %150, 0.000000e+00, !dbg !43
  %152 = extractelement <4 x i1> %143, i64 0, !dbg !44
  %153 = or i1 %152, %145, !dbg !44
  %154 = extractelement <4 x i1> %143, i64 1, !dbg !44
  %155 = or i1 %154, %147, !dbg !44
  %156 = extractelement <4 x i1> %143, i64 2, !dbg !44
  %157 = or i1 %156, %149, !dbg !44
  %158 = extractelement <4 x i1> %143, i64 3, !dbg !44
  %159 = or i1 %158, %151, !dbg !44
  %160 = or <4 x i1> %140, %137, !dbg !45
  %161 = bitcast float %144 to i32, !dbg !42
  %162 = select i1 %153, i32 %161, i32 1086324736, !dbg !46
  %163 = bitcast float %146 to i32, !dbg !42
  %164 = select i1 %155, i32 %163, i32 1086324736, !dbg !46
  %165 = bitcast float %148 to i32, !dbg !42
  %166 = select i1 %157, i32 %165, i32 1086324736, !dbg !46
  %167 = bitcast float %150 to i32, !dbg !42
  %168 = select i1 %159, i32 %167, i32 1086324736, !dbg !46
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %162, i32 %164, i32 %166, i32 %168, ptr addrspace(1) %120, i1 true) #3, !dbg !42
  %169 = zext <4 x i1> %160 to <4 x i8>, !dbg !47
  %170 = bitcast <4 x i8> %169 to i32, !dbg !47
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %170, ptr addrspace(1) %121, i1 true) #3, !dbg !47
  ret void, !dbg !48
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cyuztxhho4vfljc44oakfekswgedjvtf72tcbvtsz3sjjvrcb7vo.py", directory: "inductor_cache/yu")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_hardtanh_hardtanh_backward_16, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_hardtanh_hardtanh_backward_16, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_hardtanh_hardtanh_backward_16", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_hardtanh_hardtanh_backward_16", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 29, scope: !7)
!16 = !DILocation(line: 26, column: 30, scope: !7)
!17 = !DILocation(line: 26, column: 35, scope: !7)
!18 = !DILocation(line: 27, column: 30, scope: !7)
!19 = !DILocation(line: 27, column: 35, scope: !7)
!20 = !DILocation(line: 28, column: 30, scope: !7)
!21 = !DILocation(line: 28, column: 35, scope: !7)
!22 = !DILocation(line: 29, column: 31, scope: !7)
!23 = !DILocation(line: 29, column: 36, scope: !7)
!24 = !DILocation(line: 30, column: 31, scope: !7)
!25 = !DILocation(line: 30, column: 36, scope: !7)
!26 = !DILocation(line: 33, column: 18, scope: !7)
!27 = !DILocation(line: 34, column: 26, scope: !7)
!28 = !DILocation(line: 36, column: 18, scope: !7)
!29 = !DILocation(line: 49, column: 25, scope: !7)
!30 = !DILocation(line: 50, column: 25, scope: !7)
!31 = !DILocation(line: 31, column: 18, scope: !7)
!32 = !DILocation(line: 39, column: 19, scope: !7)
!33 = !DILocation(line: 40, column: 20, scope: !7)
!34 = !DILocation(line: 41, column: 20, scope: !7)
!35 = !DILocation(line: 121, column: 29, scope: !36, inlinedAt: !38)
!36 = distinct !DILexicalBlockFile(scope: !7, file: !37, discriminator: 0)
!37 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!38 = !DILocation(line: 43, column: 42, scope: !7)
!39 = !DILocation(line: 47, column: 21, scope: !7)
!40 = !DILocation(line: 110, column: 15, scope: !36, inlinedAt: !41)
!41 = !DILocation(line: 45, column: 42, scope: !7)
!42 = !DILocation(line: 49, column: 37, scope: !7)
!43 = !DILocation(line: 112, column: 21, scope: !36, inlinedAt: !41)
!44 = !DILocation(line: 112, column: 16, scope: !36, inlinedAt: !41)
!45 = !DILocation(line: 48, column: 20, scope: !7)
!46 = !DILocation(line: 113, column: 29, scope: !36, inlinedAt: !41)
!47 = !DILocation(line: 50, column: 37, scope: !7)
!48 = !DILocation(line: 50, column: 4, scope: !7)
