Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 25 12:00:58 2020
| Host         : DESKTOP-NJO422N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file candado_comp_timing_summary_routed.rpt -pb candado_comp_timing_summary_routed.pb -rpx candado_comp_timing_summary_routed.rpx -warn_on_violation
| Design       : candado_comp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.416        0.000                      0                   60        0.249        0.000                      0                   60        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.416        0.000                      0                   60        0.249        0.000                      0                   60        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 i_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.064ns (29.525%)  route 2.540ns (70.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  i_debouncer/XSync_reg/Q
                         net (fo=31, routed)          1.325     6.935    i_debouncer/XSync
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.152     7.087 r  i_debouncer/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     7.677    i_debouncer/FSM_sequential_state[1]_i_7_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.332     8.009 r  i_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.625     8.634    i_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124     8.758 r  i_debouncer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.758    i_debouncer/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  i_debouncer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    i_debouncer/CLK
    SLICE_X2Y9           FDCE                                         r  i_debouncer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.077    15.174    i_debouncer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 i_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.902ns (53.280%)  route 1.668ns (46.720%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  i_debouncer/XSync_reg/Q
                         net (fo=31, routed)          1.668     7.278    i_debouncer/XSync
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.124     7.402 r  i_debouncer/count[0]_i_11/O
                         net (fo=1, routed)           0.000     7.402    i_debouncer/count[0]_i_11_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.934 r  i_debouncer/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.934    i_debouncer/count_reg[0]_i_2_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  i_debouncer/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    i_debouncer/count_reg[4]_i_1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  i_debouncer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    i_debouncer/count_reg[8]_i_1_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.276 r  i_debouncer/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.276    i_debouncer/count_reg[12]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.390 r  i_debouncer/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    i_debouncer/count_reg[16]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.724 r  i_debouncer/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.724    i_debouncer/count_reg[20]_i_1_n_6
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514    14.855    i_debouncer/CLK
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.062    15.156    i_debouncer/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 i_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.056ns (29.368%)  route 2.540ns (70.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  i_debouncer/XSync_reg/Q
                         net (fo=31, routed)          1.325     6.935    i_debouncer/XSync
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.152     7.087 r  i_debouncer/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.590     7.677    i_debouncer/FSM_sequential_state[1]_i_7_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.332     8.009 r  i_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.625     8.634    i_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.116     8.750 r  i_debouncer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.750    i_debouncer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    i_debouncer/CLK
    SLICE_X2Y9           FDCE                                         r  i_debouncer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.118    15.215    i_debouncer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 i_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.807ns (52.003%)  route 1.668ns (47.997%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    i_debouncer/CLK
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  i_debouncer/XSync_reg/Q
                         net (fo=31, routed)          1.668     7.278    i_debouncer/XSync
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.124     7.402 r  i_debouncer/count[0]_i_11/O
                         net (fo=1, routed)           0.000     7.402    i_debouncer/count[0]_i_11_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.934 r  i_debouncer/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.934    i_debouncer/count_reg[0]_i_2_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  i_debouncer/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    i_debouncer/count_reg[4]_i_1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  i_debouncer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    i_debouncer/count_reg[8]_i_1_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.276 r  i_debouncer/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.276    i_debouncer/count_reg[12]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.390 r  i_debouncer/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    i_debouncer/count_reg[16]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.629 r  i_debouncer/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.629    i_debouncer/count_reg[20]_i_1_n_5
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514    14.855    i_debouncer/CLK
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.062    15.156    i_debouncer/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 i_debouncer/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.704ns (21.953%)  route 2.503ns (78.047%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.637     5.158    i_debouncer/CLK
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  i_debouncer/count_reg[1]/Q
                         net (fo=3, routed)           0.869     6.483    i_debouncer/count_reg[1]
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.124     6.607 r  i_debouncer/count[0]_i_4/O
                         net (fo=1, routed)           0.939     7.546    i_debouncer/count[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  i_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.695     8.365    i_debouncer/count[0]_i_1_n_0
    SLICE_X3Y9           FDCE                                         r  i_debouncer/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    i_debouncer/CLK
    SLICE_X3Y9           FDCE                                         r  i_debouncer/count_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDCE (Setup_fdce_C_CE)      -0.205    14.892    i_debouncer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 i_debouncer/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.704ns (21.953%)  route 2.503ns (78.047%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.637     5.158    i_debouncer/CLK
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  i_debouncer/count_reg[1]/Q
                         net (fo=3, routed)           0.869     6.483    i_debouncer/count_reg[1]
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.124     6.607 r  i_debouncer/count[0]_i_4/O
                         net (fo=1, routed)           0.939     7.546    i_debouncer/count[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  i_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.695     8.365    i_debouncer/count[0]_i_1_n_0
    SLICE_X3Y9           FDCE                                         r  i_debouncer/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    i_debouncer/CLK
    SLICE_X3Y9           FDCE                                         r  i_debouncer/count_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDCE (Setup_fdce_C_CE)      -0.205    14.892    i_debouncer/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 i_debouncer/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.704ns (21.953%)  route 2.503ns (78.047%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.637     5.158    i_debouncer/CLK
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  i_debouncer/count_reg[1]/Q
                         net (fo=3, routed)           0.869     6.483    i_debouncer/count_reg[1]
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.124     6.607 r  i_debouncer/count[0]_i_4/O
                         net (fo=1, routed)           0.939     7.546    i_debouncer/count[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  i_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.695     8.365    i_debouncer/count[0]_i_1_n_0
    SLICE_X3Y9           FDCE                                         r  i_debouncer/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    i_debouncer/CLK
    SLICE_X3Y9           FDCE                                         r  i_debouncer/count_reg[6]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDCE (Setup_fdce_C_CE)      -0.205    14.892    i_debouncer/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 i_debouncer/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.704ns (21.953%)  route 2.503ns (78.047%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.637     5.158    i_debouncer/CLK
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  i_debouncer/count_reg[1]/Q
                         net (fo=3, routed)           0.869     6.483    i_debouncer/count_reg[1]
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.124     6.607 r  i_debouncer/count[0]_i_4/O
                         net (fo=1, routed)           0.939     7.546    i_debouncer/count[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  i_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.695     8.365    i_debouncer/count[0]_i_1_n_0
    SLICE_X3Y9           FDCE                                         r  i_debouncer/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    i_debouncer/CLK
    SLICE_X3Y9           FDCE                                         r  i_debouncer/count_reg[7]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDCE (Setup_fdce_C_CE)      -0.205    14.892    i_debouncer/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 i_debouncer/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.704ns (21.817%)  route 2.523ns (78.183%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.637     5.158    i_debouncer/CLK
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  i_debouncer/count_reg[1]/Q
                         net (fo=3, routed)           0.869     6.483    i_debouncer/count_reg[1]
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.124     6.607 r  i_debouncer/count[0]_i_4/O
                         net (fo=1, routed)           0.939     7.546    i_debouncer/count[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  i_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.715     8.385    i_debouncer/count[0]_i_1_n_0
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518    14.859    i_debouncer/CLK
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[0]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y8           FDCE (Setup_fdce_C_CE)      -0.205    14.918    i_debouncer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 i_debouncer/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.704ns (21.817%)  route 2.523ns (78.183%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.637     5.158    i_debouncer/CLK
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  i_debouncer/count_reg[1]/Q
                         net (fo=3, routed)           0.869     6.483    i_debouncer/count_reg[1]
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.124     6.607 r  i_debouncer/count[0]_i_4/O
                         net (fo=1, routed)           0.939     7.546    i_debouncer/count[0]_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  i_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.715     8.385    i_debouncer/count[0]_i_1_n_0
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518    14.859    i_debouncer/CLK
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[1]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y8           FDCE (Setup_fdce_C_CE)      -0.205    14.918    i_debouncer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i_debouncer/XSyncAnterior_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/XSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSyncAnterior_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  i_debouncer/XSyncAnterior_reg/Q
                         net (fo=1, routed)           0.174     1.789    i_debouncer/XSyncAnterior
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    i_debouncer/CLK
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSync_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDPE (Hold_fdpe_C_D)         0.066     1.540    i_debouncer/XSync_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 i_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.364%)  route 0.128ns (33.636%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  i_debouncer/XSync_reg/Q
                         net (fo=31, routed)          0.128     1.743    i_debouncer/XSync
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.045     1.788 r  i_debouncer/count[16]_i_3/O
                         net (fo=1, routed)           0.000     1.788    i_debouncer/count[16]_i_3_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.854 r  i_debouncer/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    i_debouncer/count_reg[16]_i_1_n_5
    SLICE_X3Y12          FDCE                                         r  i_debouncer/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    i_debouncer/CLK
    SLICE_X3Y12          FDCE                                         r  i_debouncer/count_reg[18]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.595    i_debouncer/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i_candado/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/FSM_sequential_estado_actual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.761%)  route 0.188ns (50.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    i_candado/CLK
    SLICE_X0Y10          FDCE                                         r  i_candado/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  i_candado/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.188     1.805    i_candado/Q[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  i_candado/FSM_sequential_estado_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    i_candado/estado_siguiente[0]
    SLICE_X0Y9           FDCE                                         r  i_candado/FSM_sequential_estado_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    i_candado/CLK
    SLICE_X0Y9           FDCE                                         r  i_candado/FSM_sequential_estado_actual_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.092     1.585    i_candado/FSM_sequential_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i_candado/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/FSM_sequential_estado_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.894%)  route 0.187ns (50.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    i_candado/CLK
    SLICE_X0Y10          FDCE                                         r  i_candado/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  i_candado/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.187     1.804    i_candado/Q[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  i_candado/FSM_sequential_estado_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    i_candado/estado_siguiente[2]
    SLICE_X0Y9           FDCE                                         r  i_candado/FSM_sequential_estado_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    i_candado/CLK
    SLICE_X0Y9           FDCE                                         r  i_candado/FSM_sequential_estado_actual_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.091     1.584    i_candado/FSM_sequential_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 i_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.251ns (62.541%)  route 0.150ns (37.459%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  i_debouncer/XSync_reg/Q
                         net (fo=31, routed)          0.150     1.765    i_debouncer/XSync
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.045     1.810 r  i_debouncer/count[20]_i_3/O
                         net (fo=1, routed)           0.000     1.810    i_debouncer/count[20]_i_3_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.875 r  i_debouncer/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.875    i_debouncer/count_reg[20]_i_1_n_6
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    i_debouncer/CLK
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[21]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.594    i_debouncer/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.848%)  route 0.151ns (37.152%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  i_debouncer/XSync_reg/Q
                         net (fo=31, routed)          0.151     1.766    i_debouncer/XSync
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.045     1.811 r  i_debouncer/count[20]_i_4/O
                         net (fo=1, routed)           0.000     1.811    i_debouncer/count[20]_i_4_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.881 r  i_debouncer/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    i_debouncer/count_reg[20]_i_1_n_7
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    i_debouncer/CLK
    SLICE_X3Y13          FDCE                                         r  i_debouncer/count_reg[20]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.594    i_debouncer/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 i_debouncer/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (69.053%)  route 0.128ns (30.947%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    i_debouncer/CLK
    SLICE_X0Y13          FDPE                                         r  i_debouncer/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  i_debouncer/XSync_reg/Q
                         net (fo=31, routed)          0.128     1.743    i_debouncer/XSync
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.045     1.788 r  i_debouncer/count[16]_i_3/O
                         net (fo=1, routed)           0.000     1.788    i_debouncer/count[16]_i_3_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.887 r  i_debouncer/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    i_debouncer/count_reg[16]_i_1_n_4
    SLICE_X3Y12          FDCE                                         r  i_debouncer/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    i_debouncer/CLK
    SLICE_X3Y12          FDCE                                         r  i_debouncer/count_reg[19]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.595    i_debouncer/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 i_candado/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_candado/FSM_sequential_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    i_candado/CLK
    SLICE_X0Y10          FDCE                                         r  i_candado/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  i_candado/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.197     1.814    i_candado/Q[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.859 r  i_candado/FSM_sequential_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    i_candado/estado_siguiente[1]
    SLICE_X0Y10          FDCE                                         r  i_candado/FSM_sequential_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     1.991    i_candado/CLK
    SLICE_X0Y10          FDCE                                         r  i_candado/FSM_sequential_estado_actual_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.091     1.567    i_candado/FSM_sequential_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i_debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.594     1.477    i_debouncer/CLK
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  i_debouncer/count_reg[3]/Q
                         net (fo=3, routed)           0.170     1.788    i_debouncer/count_reg[3]
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.045     1.833 r  i_debouncer/count[0]_i_8/O
                         net (fo=1, routed)           0.000     1.833    i_debouncer/count[0]_i_8_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  i_debouncer/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.896    i_debouncer/count_reg[0]_i_2_n_4
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    i_debouncer/CLK
    SLICE_X3Y8           FDCE                                         r  i_debouncer/count_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y8           FDCE (Hold_fdce_C_D)         0.105     1.582    i_debouncer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 i_debouncer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_debouncer/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.274ns (62.716%)  route 0.163ns (37.284%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.594     1.477    i_debouncer/CLK
    SLICE_X2Y9           FDCE                                         r  i_debouncer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  i_debouncer/FSM_sequential_state_reg[0]/Q
                         net (fo=32, routed)          0.163     1.804    i_debouncer/state[0]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.849 r  i_debouncer/count[4]_i_4/O
                         net (fo=1, routed)           0.000     1.849    i_debouncer/count[4]_i_4_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.914 r  i_debouncer/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.914    i_debouncer/count_reg[4]_i_1_n_6
    SLICE_X3Y9           FDCE                                         r  i_debouncer/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    i_debouncer/CLK
    SLICE_X3Y9           FDCE                                         r  i_debouncer/count_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X3Y9           FDCE (Hold_fdce_C_D)         0.105     1.595    i_debouncer/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     i_candado/FSM_sequential_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    i_candado/FSM_sequential_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9     i_candado/FSM_sequential_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    i_candado/clave_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    i_candado/clave_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y9     i_candado/clave_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y9     i_candado/clave_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y9     i_candado/clave_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y9     i_candado/clave_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    i_candado/FSM_sequential_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    i_candado/clave_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    i_candado/clave_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    i_debouncer/XSyncAnterior_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    i_debouncer/XSync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     i_debouncer/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    i_debouncer/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    i_debouncer/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    i_debouncer/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    i_debouncer/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     i_candado/FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9     i_candado/FSM_sequential_estado_actual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     i_candado/clave_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     i_candado/clave_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     i_candado/clave_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     i_candado/clave_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     i_candado/clave_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     i_candado/clave_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     i_debouncer/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     i_debouncer/FSM_sequential_state_reg[1]/C



