<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::SPI1::CR1 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1.html">SPI1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html">CR1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::SPI1::CR1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>control register 1  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a1eb0ffe8c331c64360a89ea79326fac1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a1eb0ffe8c331c64360a89ea79326fac1">BIDIMODE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 15, 1 &gt;</td></tr>
<tr class="memdesc:a1eb0ffe8c331c64360a89ea79326fac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bidirectional data mode enable.  <a href="#a1eb0ffe8c331c64360a89ea79326fac1">More...</a><br /></td></tr>
<tr class="separator:a1eb0ffe8c331c64360a89ea79326fac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879656dec093f7121371584f83abe3ef"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a879656dec093f7121371584f83abe3ef">BIDIOE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 14, 1 &gt;</td></tr>
<tr class="memdesc:a879656dec093f7121371584f83abe3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output enable in bidirectional mode.  <a href="#a879656dec093f7121371584f83abe3ef">More...</a><br /></td></tr>
<tr class="separator:a879656dec093f7121371584f83abe3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ef78e2562d735e75149f92c6b33dec"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#ae6ef78e2562d735e75149f92c6b33dec">CRCEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 13, 1 &gt;</td></tr>
<tr class="memdesc:ae6ef78e2562d735e75149f92c6b33dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> calculation enable.  <a href="#ae6ef78e2562d735e75149f92c6b33dec">More...</a><br /></td></tr>
<tr class="separator:ae6ef78e2562d735e75149f92c6b33dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cedfd502ffc2f4634ac2d40761d8d7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#af3cedfd502ffc2f4634ac2d40761d8d7">CRCNEXT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 12, 1 &gt;</td></tr>
<tr class="memdesc:af3cedfd502ffc2f4634ac2d40761d8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> transfer next.  <a href="#af3cedfd502ffc2f4634ac2d40761d8d7">More...</a><br /></td></tr>
<tr class="separator:af3cedfd502ffc2f4634ac2d40761d8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8130b3d5f0292d94a169707798d080e1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a8130b3d5f0292d94a169707798d080e1">DFF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 11, 1 &gt;</td></tr>
<tr class="memdesc:a8130b3d5f0292d94a169707798d080e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data frame format.  <a href="#a8130b3d5f0292d94a169707798d080e1">More...</a><br /></td></tr>
<tr class="separator:a8130b3d5f0292d94a169707798d080e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487c0feef3df1e9e57328c17a94f0512"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a487c0feef3df1e9e57328c17a94f0512">RXONLY</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 10, 1 &gt;</td></tr>
<tr class="memdesc:a487c0feef3df1e9e57328c17a94f0512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive only.  <a href="#a487c0feef3df1e9e57328c17a94f0512">More...</a><br /></td></tr>
<tr class="separator:a487c0feef3df1e9e57328c17a94f0512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef916e419075911fc6abd4de803d83d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a8ef916e419075911fc6abd4de803d83d">SSM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 9, 1 &gt;</td></tr>
<tr class="memdesc:a8ef916e419075911fc6abd4de803d83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software slave management.  <a href="#a8ef916e419075911fc6abd4de803d83d">More...</a><br /></td></tr>
<tr class="separator:a8ef916e419075911fc6abd4de803d83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c58596eab514d2496bb7dbb8c96ea3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a40c58596eab514d2496bb7dbb8c96ea3">SSI</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 8, 1 &gt;</td></tr>
<tr class="memdesc:a40c58596eab514d2496bb7dbb8c96ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal slave select.  <a href="#a40c58596eab514d2496bb7dbb8c96ea3">More...</a><br /></td></tr>
<tr class="separator:a40c58596eab514d2496bb7dbb8c96ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6caffa12d52db589b8c31bbd18fbe9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#ada6caffa12d52db589b8c31bbd18fbe9">LSBFIRST</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 7, 1 &gt;</td></tr>
<tr class="memdesc:ada6caffa12d52db589b8c31bbd18fbe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame format.  <a href="#ada6caffa12d52db589b8c31bbd18fbe9">More...</a><br /></td></tr>
<tr class="separator:ada6caffa12d52db589b8c31bbd18fbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86daf3276a2a5d2264b4422b858236db"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a86daf3276a2a5d2264b4422b858236db">SPE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 6, 1 &gt;</td></tr>
<tr class="memdesc:a86daf3276a2a5d2264b4422b858236db"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable.  <a href="#a86daf3276a2a5d2264b4422b858236db">More...</a><br /></td></tr>
<tr class="separator:a86daf3276a2a5d2264b4422b858236db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311f3b4353da7f8b77f2a5f0b1e2ac24"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a311f3b4353da7f8b77f2a5f0b1e2ac24">BR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 3, 3 &gt;</td></tr>
<tr class="memdesc:a311f3b4353da7f8b77f2a5f0b1e2ac24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud rate control.  <a href="#a311f3b4353da7f8b77f2a5f0b1e2ac24">More...</a><br /></td></tr>
<tr class="separator:a311f3b4353da7f8b77f2a5f0b1e2ac24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df9e90e59f4bf02e246392ca096eefe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a0df9e90e59f4bf02e246392ca096eefe">MSTR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 2, 1 &gt;</td></tr>
<tr class="memdesc:a0df9e90e59f4bf02e246392ca096eefe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master selection.  <a href="#a0df9e90e59f4bf02e246392ca096eefe">More...</a><br /></td></tr>
<tr class="separator:a0df9e90e59f4bf02e246392ca096eefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ffd4dd61804ba5dfa4ba33b83999e5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a80ffd4dd61804ba5dfa4ba33b83999e5">CPOL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 1, 1 &gt;</td></tr>
<tr class="memdesc:a80ffd4dd61804ba5dfa4ba33b83999e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity.  <a href="#a80ffd4dd61804ba5dfa4ba33b83999e5">More...</a><br /></td></tr>
<tr class="separator:a80ffd4dd61804ba5dfa4ba33b83999e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61acfb94e223bfdbd583827b04f70c1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#ac61acfb94e223bfdbd583827b04f70c1">CPHA</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 0, 1 &gt;</td></tr>
<tr class="memdesc:ac61acfb94e223bfdbd583827b04f70c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase.  <a href="#ac61acfb94e223bfdbd583827b04f70c1">More...</a><br /></td></tr>
<tr class="separator:ac61acfb94e223bfdbd583827b04f70c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>control register 1 </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a1eb0ffe8c331c64360a89ea79326fac1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a1eb0ffe8c331c64360a89ea79326fac1">STM32LIB::reg::SPI1::CR1::BIDIMODE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bidirectional data mode enable. </p>

</div>
</div>
<a class="anchor" id="a879656dec093f7121371584f83abe3ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a879656dec093f7121371584f83abe3ef">STM32LIB::reg::SPI1::CR1::BIDIOE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output enable in bidirectional mode. </p>

</div>
</div>
<a class="anchor" id="ae6ef78e2562d735e75149f92c6b33dec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#ae6ef78e2562d735e75149f92c6b33dec">STM32LIB::reg::SPI1::CR1::CRCEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> calculation enable. </p>

</div>
</div>
<a class="anchor" id="af3cedfd502ffc2f4634ac2d40761d8d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#af3cedfd502ffc2f4634ac2d40761d8d7">STM32LIB::reg::SPI1::CR1::CRCNEXT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> transfer next. </p>

</div>
</div>
<a class="anchor" id="a8130b3d5f0292d94a169707798d080e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a8130b3d5f0292d94a169707798d080e1">STM32LIB::reg::SPI1::CR1::DFF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data frame format. </p>

</div>
</div>
<a class="anchor" id="a487c0feef3df1e9e57328c17a94f0512"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a487c0feef3df1e9e57328c17a94f0512">STM32LIB::reg::SPI1::CR1::RXONLY</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive only. </p>

</div>
</div>
<a class="anchor" id="a8ef916e419075911fc6abd4de803d83d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a8ef916e419075911fc6abd4de803d83d">STM32LIB::reg::SPI1::CR1::SSM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software slave management. </p>

</div>
</div>
<a class="anchor" id="a40c58596eab514d2496bb7dbb8c96ea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a40c58596eab514d2496bb7dbb8c96ea3">STM32LIB::reg::SPI1::CR1::SSI</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal slave select. </p>

</div>
</div>
<a class="anchor" id="ada6caffa12d52db589b8c31bbd18fbe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#ada6caffa12d52db589b8c31bbd18fbe9">STM32LIB::reg::SPI1::CR1::LSBFIRST</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame format. </p>

</div>
</div>
<a class="anchor" id="a86daf3276a2a5d2264b4422b858236db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a86daf3276a2a5d2264b4422b858236db">STM32LIB::reg::SPI1::CR1::SPE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI enable. </p>

</div>
</div>
<a class="anchor" id="a311f3b4353da7f8b77f2a5f0b1e2ac24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a311f3b4353da7f8b77f2a5f0b1e2ac24">STM32LIB::reg::SPI1::CR1::BR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 3, 3&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Baud rate control. </p>

</div>
</div>
<a class="anchor" id="a0df9e90e59f4bf02e246392ca096eefe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a0df9e90e59f4bf02e246392ca096eefe">STM32LIB::reg::SPI1::CR1::MSTR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master selection. </p>

</div>
</div>
<a class="anchor" id="a80ffd4dd61804ba5dfa4ba33b83999e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#a80ffd4dd61804ba5dfa4ba33b83999e5">STM32LIB::reg::SPI1::CR1::CPOL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock polarity. </p>

</div>
</div>
<a class="anchor" id="ac61acfb94e223bfdbd583827b04f70c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html#ac61acfb94e223bfdbd583827b04f70c1">STM32LIB::reg::SPI1::CR1::CPHA</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013000, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:16 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
