// Seed: 3018101043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_5 = -1'h0;
  always disable id_6;
  wire id_7;
  ;
endmodule
macromodule module_1 #(
    parameter id_24 = 32'd12
) (
    input tri0 id_0,
    output supply1 id_1,
    input wire id_2,
    input wand id_3,
    output wor id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri id_8,
    input tri1 id_9,
    input tri id_10,
    output wor id_11,
    output tri id_12,
    input supply1 id_13,
    input wor id_14,
    input wand id_15,
    input wire id_16,
    input supply1 id_17,
    output tri1 id_18,
    input wand id_19,
    output wand id_20,
    output wor id_21,
    input supply1 id_22,
    output uwire id_23,
    input supply1 _id_24
);
  logic [id_24 : 1] id_26;
  ;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
