<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/top_dht11.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/key_debounce.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/dht11_key.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/dht11_drive.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/binary2bcd.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/clk_div.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_display.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_driver.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_rgb_char.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/rd_id.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>146</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 5900X 12-Core Processor</data>
            <data>32</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/top_dht11.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/top_dht11.v(line number: 28)] Analyzing module top_dht11 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/key_debounce.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/key_debounce.v(line number: 28)] Analyzing module key_debounce (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/dht11_key.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/dht11_key.v(line number: 28)] Analyzing module dht11_key (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/dht11_drive.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/dht11_drive.v(line number: 28)] Analyzing module dht11_drive (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/binary2bcd.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/binary2bcd.v(line number: 19)] Analyzing module binary2bcd (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/clk_div.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/clk_div.v(line number: 19)] Analyzing module clk_div (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_display.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_display.v(line number: 19)] Analyzing module lcd_display (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_driver.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_driver.v(line number: 18)] Analyzing module lcd_driver (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_rgb_char.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_rgb_char.v(line number: 19)] Analyzing module lcd_rgb_char (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/rd_id.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/rd_id.v(line number: 19)] Analyzing module rd_id (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;top_dht11&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/top_dht11.v(line number: 28)] Elaborating module top_dht11</data>
        </row>
        <row>
            <data message="4">Module instance {top_dht11} parameter value:
    CHAR_POS_X = 11'b00000000001
    CHAR_POS_Y = 11'b00000000001
    CHAR_WIDTH = 11'b00001011000
    CHAR_HEIGHT = 11'b00000010000
    WHITE = 24'b111111111111111111111111
    BLACK = 24'b000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/top_dht11.v(line number: 64)] Elaborating instance u_dht11_drive</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/dht11_drive.v(line number: 28)] Elaborating module dht11_drive</data>
        </row>
        <row>
            <data message="4">Module instance {top_dht11/u_dht11_drive} parameter value:
    POWER_ON_NUM = 32'b00000000000011110100001001000000
    st_power_on_wait = 3'b000
    st_low_20ms = 3'b001
    st_high_13us = 3'b010
    st_rec_low_83us = 3'b011
    st_rec_high_87us = 3'b100
    st_rec_data = 3'b101
    st_delay = 3'b110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/top_dht11.v(line number: 74)] Elaborating instance u_key_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/key_debounce.v(line number: 28)] Elaborating module key_debounce</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/top_dht11.v(line number: 84)] Elaborating instance u_dht11_key</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/dht11_key.v(line number: 28)] Elaborating module dht11_key</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/top_dht11.v(line number: 84)] Width mismatch between port data and signal bound to it for instantiated module dht11_key</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/top_dht11.v(line number: 109)] Elaborating instance u_lcd_rgb_char</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_rgb_char.v(line number: 19)] Elaborating module lcd_rgb_char</data>
        </row>
        <row>
            <data message="4">Module instance {top_dht11/u_lcd_rgb_char} parameter value:
    CHAR_POS_X = 11'b00000000001
    CHAR_POS_Y = 11'b00000000001
    CHAR_WIDTH = 11'b00001011000
    CHAR_HEIGHT = 11'b00000010000
    WHITE = 24'b111111111111111111111111
    BLACK = 24'b000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_rgb_char.v(line number: 59)] Elaborating instance u_rd_id</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/rd_id.v(line number: 19)] Elaborating module rd_id</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_rgb_char.v(line number: 68)] Elaborating instance u_clk_div</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/clk_div.v(line number: 19)] Elaborating module clk_div</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_rgb_char.v(line number: 77)] Elaborating instance u_binary2bcd</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/binary2bcd.v(line number: 19)] Elaborating module binary2bcd</data>
        </row>
        <row>
            <data message="4">Module instance {top_dht11/u_lcd_rgb_char/u_binary2bcd} parameter value:
    CNT_SHIFT_NUM = 7'b0010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_rgb_char.v(line number: 95)] Elaborating instance u_lcd_display</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_display.v(line number: 19)] Elaborating module lcd_display</data>
        </row>
        <row>
            <data message="4">Module instance {top_dht11/u_lcd_rgb_char/u_lcd_display} parameter value:
    CHAR_POS_X = 11'b00000000001
    CHAR_POS_Y = 11'b00000000001
    CHAR_WIDTH = 11'b00001011000
    CHAR_HEIGHT = 11'b00000010000
    WHITE = 24'b111111111111111111111111
    BLACK = 24'b000000000000000000000000</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_rgb_char.v(line number: 107)] Elaborating instance u_lcd_driver</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_driver.v(line number: 18)] Elaborating module lcd_driver</data>
        </row>
        <row>
            <data message="4">Module instance {top_dht11/u_lcd_rgb_char/u_lcd_driver} parameter value:
    H_SYNC_4342 = 11'b00000101001
    H_BACK_4342 = 11'b00000000010
    H_DISP_4342 = 11'b00111100000
    H_FRONT_4342 = 11'b00000000010
    H_TOTAL_4342 = 11'b01000001101
    V_SYNC_4342 = 11'b00000001010
    V_BACK_4342 = 11'b00000000010
    V_DISP_4342 = 11'b00100010000
    V_FRONT_4342 = 11'b00000000010
    V_TOTAL_4342 = 11'b00100011110
    H_SYNC_7084 = 11'b00010000000
    H_BACK_7084 = 11'b00001011000
    H_DISP_7084 = 11'b01100100000
    H_FRONT_7084 = 11'b00000101000
    H_TOTAL_7084 = 11'b10000100000
    V_SYNC_7084 = 11'b00000000010
    V_BACK_7084 = 11'b00000100001
    V_DISP_7084 = 11'b00111100000
    V_FRONT_7084 = 11'b00000001010
    V_TOTAL_7084 = 11'b01000001101
    H_SYNC_7016 = 11'b00000010100
    H_BACK_7016 = 11'b00010001100
    H_DISP_7016 = 11'b10000000000
    H_FRONT_7016 = 11'b00010100000
    H_TOTAL_7016 = 11'b10101000000
    V_SYNC_7016 = 11'b00000000011
    V_BACK_7016 = 11'b00000010100
    V_DISP_7016 = 11'b01001011000
    V_FRONT_7016 = 11'b00000001100
    V_TOTAL_7016 = 11'b01001111011
    H_SYNC_1018 = 11'b00000001010
    H_BACK_1018 = 11'b00001010000
    H_DISP_1018 = 11'b10100000000
    H_FRONT_1018 = 11'b00001000110
    H_TOTAL_1018 = 11'b10110100000
    V_SYNC_1018 = 11'b00000000011
    V_BACK_1018 = 11'b00000001010
    V_DISP_1018 = 11'b01100100000
    V_FRONT_1018 = 11'b00000001010
    V_TOTAL_1018 = 11'b01100110111
    H_SYNC_4384 = 11'b00010000000
    H_BACK_4384 = 11'b00001011000
    H_DISP_4384 = 11'b01100100000
    H_FRONT_4384 = 11'b00000101000
    H_TOTAL_4384 = 11'b10000100000
    V_SYNC_4384 = 11'b00000000010
    V_BACK_4384 = 11'b00000100001
    V_DISP_4384 = 11'b00111100000
    V_FRONT_4384 = 11'b00000001010
    V_TOTAL_4384 = 11'b01000001101</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_display.v(line number: 38)] The net 'char[13]' in top_dht11.u_lcd_rgb_char.u_lcd_display is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/lcd_rgb_char/lcd_display.v(line number: 38)] The net 'char[14]' in top_dht11.u_lcd_rgb_char.u_lcd_display is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2014: [C:/Users/Admin/Desktop/25G/21_top_dht11/rtl/dht11_drive.v(line number: 33)] Feedback mux created for signal 'data_valid'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. </data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N323 (bmsPMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N84 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N32 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N107 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N134_1 (bmsPMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N128_1 (bmsPMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N122_1 (bmsPMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N116_1 (bmsPMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N110_1 (bmsPMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top_dht11</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/Admin/Desktop/25G/21_top_dht11/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>