INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/workspace/project_3/project_3.sim/sim_1/synth/timing/xsim/FA_HA_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA
INFO: [VRFC 10-311] analyzing module glbl
