GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v'
Compiling module 'uart'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":1)
Extracting RAM for identifier 'testMemory'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":32)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":82)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":85)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":94)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":99)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":132)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":141)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":145)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":153)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":158)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\src\UART.v":165)
NOTE  (EX0101) : Current top module is "uart"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\impl\gwsynthesis\UART_com.vg" completed
[100%] Generate report file "C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\UART_com\impl\gwsynthesis\UART_com_syn.rpt.html" completed
GowinSynthesis finish
