

================================================================
== Synthesis Summary Report of 'edge_detect'
================================================================
+ General Information: 
    * Date:           Mon Jul 28 11:58:15 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        edge_detect
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |            |            |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ edge_detect                       |     -|  0.00|     4241|  2.120e+04|         -|     4242|     -|        no|  2 (~0%)|   -|  2653 (~0%)|  3571 (~0%)|    -|
    | o VITIS_LOOP_24_1_VITIS_LOOP_25_2  |     -|  3.65|     4239|  2.120e+04|        17|        1|  4224|       yes|        -|   -|           -|           -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_in_r  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_out_r | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------+--------+-------+--------+----------------------------+
| Interface     | Register      | Offset | Width | Access | Description                |
+---------------+---------------+--------+-------+--------+----------------------------+
| s_axi_control | inputImage_1  | 0x10   | 32    | W      | Data signal of inputImage  |
| s_axi_control | inputImage_2  | 0x14   | 32    | W      | Data signal of inputImage  |
| s_axi_control | outputImage_1 | 0x1c   | 32    | W      | Data signal of outputImage |
| s_axi_control | outputImage_2 | 0x20   | 32    | W      | Data signal of outputImage |
+---------------+---------------+--------+-------+--------+----------------------------+

* Other Ports
+----------------+---------+----------+
| Interface      | Mode    | Bitwidth |
+----------------+---------+----------+
| EDGE_THRESHOLD | ap_none | 32       |
+----------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+----------+
| Argument       | Direction | Datatype |
+----------------+-----------+----------+
| inputImage     | in        | int*     |
| outputImage    | out       | int*     |
| EDGE_THRESHOLD | in        | int      |
+----------------+-----------+----------+

* SW-to-HW Mapping
+----------------+----------------+-----------+----------+-----------------------------------------+
| Argument       | HW Interface   | HW Type   | HW Usage | HW Info                                 |
+----------------+----------------+-----------+----------+-----------------------------------------+
| inputImage     | m_axi_in_r     | interface |          |                                         |
| inputImage     | s_axi_control  | register  | offset   | name=inputImage_1 offset=0x10 range=32  |
| inputImage     | s_axi_control  | register  | offset   | name=inputImage_2 offset=0x14 range=32  |
| outputImage    | m_axi_out_r    | interface |          |                                         |
| outputImage    | s_axi_control  | register  | offset   | name=outputImage_1 offset=0x1c range=32 |
| outputImage    | s_axi_control  | register  | offset   | name=outputImage_2 offset=0x20 range=32 |
| EDGE_THRESHOLD | EDGE_THRESHOLD | port      |          |                                         |
+----------------+----------------+-----------+----------+-----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+-------------+-----------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------+
| HW Interface | Variable    | Loop            | Problem                                   | Resolution | Location                                                                               |
+--------------+-------------+-----------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------+
| m_axi_in     | inputImage  | VITIS_LOOP_25_2 | Access load is in the conditional branch  | 214-232    | /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_fast.cpp:25:26 |
| m_axi_out    | outputImage | VITIS_LOOP_25_2 | Access store is in the conditional branch | 214-232    | /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_fast.cpp:25:26 |
+--------------+-------------+-----------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + edge_detect          | 0   |        |            |     |        |         |
|   add_ln24_fu_302_p2   | -   |        | add_ln24   | add | fabric | 0       |
|   add_ln24_1_fu_328_p2 | -   |        | add_ln24_1 | add | fabric | 0       |
|   add_ln32_fu_410_p2   | -   |        | add_ln32   | add | fabric | 0       |
|   add_ln32_1_fu_420_p2 | -   |        | add_ln32_1 | add | fabric | 0       |
|   add_ln32_2_fu_438_p2 | -   |        | add_ln32_2 | add | fabric | 0       |
|   add_ln51_fu_463_p2   | -   |        | add_ln51   | add | fabric | 0       |
|   add_ln52_fu_597_p2   | -   |        | add_ln52   | add | fabric | 0       |
|   add_ln54_fu_654_p2   | -   |        | add_ln54   | add | fabric | 0       |
|   add_ln54_1_fu_664_p2 | -   |        | add_ln54_1 | add | fabric | 0       |
|   sub_ln55_fu_674_p2   | -   |        | sub_ln55   | sub | fabric | 0       |
|   neg_fu_756_p2        | -   |        | neg        | sub | fabric | 0       |
|   neg27_fu_777_p2      | -   |        | neg27      | sub | fabric | 0       |
|   gradient_fu_798_p2   | -   |        | gradient   | add | fabric | 0       |
|   add_ln67_fu_491_p2   | -   |        | add_ln67   | add | fabric | 0       |
|   add_ln67_2_fu_501_p2 | -   |        | add_ln67_2 | add | fabric | 0       |
|   add_ln67_1_fu_703_p2 | -   |        | add_ln67_1 | add | fabric | 0       |
|   add_ln25_fu_507_p2   | -   |        | add_ln25   | add | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+-------------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+-----------------+------+------+--------+-------------+---------+------+---------+
| + edge_detect   | 2    | 0    |        |             |         |      |         |
|   lineBuffer1_U | 1    | -    | yes    | lineBuffer1 | ram_2p  | bram | 1       |
|   lineBuffer2_U | 1    | -    | yes    | lineBuffer2 | ram_2p  | bram | 1       |
+-----------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+
| Type     | Options                               | Location                                            | Messages                                                                   |
+----------+---------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+
| resource | variable=lineBuffer1 core=RAM_2P_BRAM | edge_detect_fast.cpp:16 in edge_detect, lineBuffer1 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
| resource | variable=lineBuffer2 core=RAM_2P_BRAM | edge_detect_fast.cpp:18 in edge_detect, lineBuffer2 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
+----------+---------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------------------------------+-----------------------------------------------------+
| Type            | Options                                                   | Location                                            |
+-----------------+-----------------------------------------------------------+-----------------------------------------------------+
| interface       | m_axi depth=4096 port=outputImage offset=slave bundle=out | edge_detect_fast.cpp:12 in edge_detect, outputImage |
| interface       | m_axi depth=4096 port=inputImage offset=slave bundle=in   | edge_detect_fast.cpp:13 in edge_detect, inputImage  |
| array_partition | variable=pixelWindow complete dim=1                       | edge_detect_fast.cpp:20 in edge_detect, pixelWindow |
| array_partition | variable=pixelWindow complete dim=2                       | edge_detect_fast.cpp:21 in edge_detect, pixelWindow |
+-----------------+-----------------------------------------------------------+-----------------------------------------------------+


