// Seed: 1386487521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output uwire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_9 = 32'd58
) (
    output tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri1 id_3
    , id_27,
    output wor id_4,
    input tri id_5,
    input wor id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri _id_9,
    output tri id_10,
    input supply0 id_11,
    input wor id_12,
    input tri0 id_13,
    output supply1 id_14
    , id_28,
    input supply1 id_15,
    input tri1 id_16,
    input uwire id_17,
    output tri id_18,
    input tri id_19,
    output wor id_20,
    output tri0 id_21,
    input tri id_22,
    input tri1 id_23,
    input tri1 id_24,
    input wire id_25
);
  module_0 modCall_1 (
      id_28,
      id_27,
      id_28,
      id_27
  );
  logic [1  -  id_9 : -1  +  1] id_29;
  assign id_2 = -1'b0;
endmodule
