// Seed: 1757988631
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output wire id_2,
    output wand id_3,
    input wire id_4,
    output uwire id_5,
    output tri0 id_6,
    output uwire id_7,
    output wire id_8,
    input wire id_9,
    input supply0 id_10,
    output uwire id_11,
    input tri0 id_12,
    output tri id_13
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input supply0 id_2,
    output wor id_3,
    input wire id_4,
    output supply1 id_5,
    input wor id_6,
    output supply0 id_7,
    input wand id_8,
    input tri0 id_9,
    input wire id_10,
    input wire id_11,
    input supply0 id_12,
    input tri id_13
);
  wire id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_7,
      id_3,
      id_9,
      id_5,
      id_7,
      id_5,
      id_1,
      id_12,
      id_9,
      id_7,
      id_10,
      id_1
  );
  assign id_7#(
      .id_9 (-1),
      .id_8 (1),
      .id_13(-1)
  ) = id_4;
  initial if (!1) id_0 <= id_11;
endmodule
