--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml testdivisor.twx testdivisor.ncd -o testdivisor.twr
testdivisor.pcf -ucf Nexys3.ucf

Design file:              testdivisor.ncd
Physical constraint file: testdivisor.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11719 paths analyzed, 56 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.964ns.
--------------------------------------------------------------------------------

Paths for end point div/clk_1Hz (SLICE_X21Y3.A6), 405 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/contador_3 (FF)
  Destination:          div/clk_1Hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.336 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/contador_3 to div/clk_1Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   div/contador<6>
                                                       div/contador_3
    SLICE_X14Y19.D2      net (fanout=2)        0.814   div/contador<3>
    SLICE_X14Y19.COUT    Topcyd                0.261   div/Madd__n0013_cy<3>
                                                       div/contador<3>_rt.1
                                                       div/Madd__n0013_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.076   div/Madd__n0013_cy<7>
                                                       div/Madd__n0013_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.076   div/Madd__n0013_cy<11>
                                                       div/Madd__n0013_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<11>
    SLICE_X14Y22.COUT    Tbyp                  0.076   div/Madd__n0013_cy<15>
                                                       div/Madd__n0013_cy<15>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<15>
    SLICE_X14Y23.BMUX    Tcinb                 0.292   div/Madd__n0013_cy<19>
                                                       div/Madd__n0013_cy<19>
    SLICE_X17Y22.A1      net (fanout=1)        0.840   div/_n0013<11>
    SLICE_X17Y22.A       Tilo                  0.259   div/_n0034<0>2
                                                       div/_n0034<0>3
    SLICE_X15Y22.A1      net (fanout=2)        0.629   div/_n0034<0>2
    SLICE_X15Y22.A       Tilo                  0.259   div/contador<17>
                                                       div/_n0034<0>8_1
    SLICE_X21Y3.A6       net (fanout=13)       1.599   div/_n0034<0>8
    SLICE_X21Y3.CLK      Tas                   0.322   div/clk_1Hz
                                                       div/clk_1Hz_rstpot
                                                       div/clk_1Hz
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (2.012ns logic, 3.894ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/contador_3 (FF)
  Destination:          div/clk_1Hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.849ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.336 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/contador_3 to div/clk_1Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   div/contador<6>
                                                       div/contador_3
    SLICE_X14Y19.D2      net (fanout=2)        0.814   div/contador<3>
    SLICE_X14Y19.COUT    Topcyd                0.261   div/Madd__n0013_cy<3>
                                                       div/contador<3>_rt.1
                                                       div/Madd__n0013_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.076   div/Madd__n0013_cy<7>
                                                       div/Madd__n0013_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.076   div/Madd__n0013_cy<11>
                                                       div/Madd__n0013_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<11>
    SLICE_X14Y22.COUT    Tbyp                  0.076   div/Madd__n0013_cy<15>
                                                       div/Madd__n0013_cy<15>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<15>
    SLICE_X14Y23.COUT    Tbyp                  0.076   div/Madd__n0013_cy<19>
                                                       div/Madd__n0013_cy<19>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   div/Madd__n0013_cy<19>
    SLICE_X14Y24.AMUX    Tcina                 0.202   div/Madd__n0013_cy<23>
                                                       div/Madd__n0013_cy<23>
    SLICE_X17Y22.A3      net (fanout=1)        0.715   div/_n0013<8>
    SLICE_X17Y22.A       Tilo                  0.259   div/_n0034<0>2
                                                       div/_n0034<0>3
    SLICE_X15Y22.A1      net (fanout=2)        0.629   div/_n0034<0>2
    SLICE_X15Y22.A       Tilo                  0.259   div/contador<17>
                                                       div/_n0034<0>8_1
    SLICE_X21Y3.A6       net (fanout=13)       1.599   div/_n0034<0>8
    SLICE_X21Y3.CLK      Tas                   0.322   div/clk_1Hz
                                                       div/clk_1Hz_rstpot
                                                       div/clk_1Hz
    -------------------------------------------------  ---------------------------
    Total                                      5.849ns (1.998ns logic, 3.851ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/contador_3 (FF)
  Destination:          div/clk_1Hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.846ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.336 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/contador_3 to div/clk_1Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   div/contador<6>
                                                       div/contador_3
    SLICE_X14Y19.D2      net (fanout=2)        0.814   div/contador<3>
    SLICE_X14Y19.COUT    Topcyd                0.261   div/Madd__n0013_cy<3>
                                                       div/contador<3>_rt.1
                                                       div/Madd__n0013_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.076   div/Madd__n0013_cy<7>
                                                       div/Madd__n0013_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.076   div/Madd__n0013_cy<11>
                                                       div/Madd__n0013_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<11>
    SLICE_X14Y22.CMUX    Tcinc                 0.261   div/Madd__n0013_cy<15>
                                                       div/Madd__n0013_cy<15>
    SLICE_X17Y19.A6      net (fanout=1)        0.546   div/_n0013<14>
    SLICE_X17Y19.A       Tilo                  0.259   div/_n0034<0>5
                                                       div/_n0034<0>6
    SLICE_X15Y22.A2      net (fanout=2)        0.973   div/_n0034<0>5
    SLICE_X15Y22.A       Tilo                  0.259   div/contador<17>
                                                       div/_n0034<0>8_1
    SLICE_X21Y3.A6       net (fanout=13)       1.599   div/_n0034<0>8
    SLICE_X21Y3.CLK      Tas                   0.322   div/clk_1Hz
                                                       div/clk_1Hz_rstpot
                                                       div/clk_1Hz
    -------------------------------------------------  ---------------------------
    Total                                      5.846ns (1.905ns logic, 3.941ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point div/contador_10 (SLICE_X13Y21.D2), 405 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/contador_3 (FF)
  Destination:          div/contador_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/contador_3 to div/contador_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   div/contador<6>
                                                       div/contador_3
    SLICE_X14Y19.D2      net (fanout=2)        0.814   div/contador<3>
    SLICE_X14Y19.COUT    Topcyd                0.261   div/Madd__n0013_cy<3>
                                                       div/contador<3>_rt.1
                                                       div/Madd__n0013_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.076   div/Madd__n0013_cy<7>
                                                       div/Madd__n0013_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.076   div/Madd__n0013_cy<11>
                                                       div/Madd__n0013_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<11>
    SLICE_X14Y22.COUT    Tbyp                  0.076   div/Madd__n0013_cy<15>
                                                       div/Madd__n0013_cy<15>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<15>
    SLICE_X14Y23.COUT    Tbyp                  0.076   div/Madd__n0013_cy<19>
                                                       div/Madd__n0013_cy<19>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   div/Madd__n0013_cy<19>
    SLICE_X14Y24.COUT    Tbyp                  0.076   div/Madd__n0013_cy<23>
                                                       div/Madd__n0013_cy<23>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<23>
    SLICE_X14Y25.DMUX    Tcind                 0.302   div/_n0013<1>
                                                       div/Madd__n0013_xor<27>
    SLICE_X15Y21.A5      net (fanout=1)        0.615   div/_n0013<1>
    SLICE_X15Y21.A       Tilo                  0.259   div/_n0034<0>6
                                                       div/_n0034<0>4
    SLICE_X15Y19.B4      net (fanout=2)        0.689   div/_n0034<0>3
    SLICE_X15Y19.B       Tilo                  0.259   div/contador<2>
                                                       div/_n0034<0>8
    SLICE_X13Y21.D2      net (fanout=15)       1.071   div/_n0034
    SLICE_X13Y21.CLK     Tas                   0.322   div/contador<10>
                                                       div/contador_10_rstpot
                                                       div/contador_10
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (2.174ns logic, 3.286ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/contador_3 (FF)
  Destination:          div/contador_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.432ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/contador_3 to div/contador_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   div/contador<6>
                                                       div/contador_3
    SLICE_X14Y19.D2      net (fanout=2)        0.814   div/contador<3>
    SLICE_X14Y19.COUT    Topcyd                0.261   div/Madd__n0013_cy<3>
                                                       div/contador<3>_rt.1
                                                       div/Madd__n0013_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.076   div/Madd__n0013_cy<7>
                                                       div/Madd__n0013_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.076   div/Madd__n0013_cy<11>
                                                       div/Madd__n0013_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<11>
    SLICE_X14Y22.COUT    Tbyp                  0.076   div/Madd__n0013_cy<15>
                                                       div/Madd__n0013_cy<15>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<15>
    SLICE_X14Y23.COUT    Tbyp                  0.076   div/Madd__n0013_cy<19>
                                                       div/Madd__n0013_cy<19>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   div/Madd__n0013_cy<19>
    SLICE_X14Y24.CMUX    Tcinc                 0.261   div/Madd__n0013_cy<23>
                                                       div/Madd__n0013_cy<23>
    SLICE_X15Y20.A6      net (fanout=1)        0.807   div/_n0013<6>
    SLICE_X15Y20.A       Tilo                  0.259   div/_n0034<0>
                                                       div/_n0034<0>2
    SLICE_X15Y19.B1      net (fanout=2)        0.589   div/_n0034<0>1
    SLICE_X15Y19.B       Tilo                  0.259   div/contador<2>
                                                       div/_n0034<0>8
    SLICE_X13Y21.D2      net (fanout=15)       1.071   div/_n0034
    SLICE_X13Y21.CLK     Tas                   0.322   div/contador<10>
                                                       div/contador_10_rstpot
                                                       div/contador_10
    -------------------------------------------------  ---------------------------
    Total                                      5.432ns (2.057ns logic, 3.375ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/contador_3 (FF)
  Destination:          div/contador_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/contador_3 to div/contador_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   div/contador<6>
                                                       div/contador_3
    SLICE_X14Y19.D2      net (fanout=2)        0.814   div/contador<3>
    SLICE_X14Y19.COUT    Topcyd                0.261   div/Madd__n0013_cy<3>
                                                       div/contador<3>_rt.1
                                                       div/Madd__n0013_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.076   div/Madd__n0013_cy<7>
                                                       div/Madd__n0013_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.076   div/Madd__n0013_cy<11>
                                                       div/Madd__n0013_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<11>
    SLICE_X14Y22.COUT    Tbyp                  0.076   div/Madd__n0013_cy<15>
                                                       div/Madd__n0013_cy<15>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<15>
    SLICE_X14Y23.COUT    Tbyp                  0.076   div/Madd__n0013_cy<19>
                                                       div/Madd__n0013_cy<19>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   div/Madd__n0013_cy<19>
    SLICE_X14Y24.BMUX    Tcinb                 0.292   div/Madd__n0013_cy<23>
                                                       div/Madd__n0013_cy<23>
    SLICE_X15Y20.A3      net (fanout=1)        0.719   div/_n0013<7>
    SLICE_X15Y20.A       Tilo                  0.259   div/_n0034<0>
                                                       div/_n0034<0>2
    SLICE_X15Y19.B1      net (fanout=2)        0.589   div/_n0034<0>1
    SLICE_X15Y19.B       Tilo                  0.259   div/contador<2>
                                                       div/_n0034<0>8
    SLICE_X13Y21.D2      net (fanout=15)       1.071   div/_n0034
    SLICE_X13Y21.CLK     Tas                   0.322   div/contador<10>
                                                       div/contador_10_rstpot
                                                       div/contador_10
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (2.088ns logic, 3.287ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point div/contador_14 (SLICE_X13Y22.D3), 405 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/contador_3 (FF)
  Destination:          div/contador_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/contador_3 to div/contador_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   div/contador<6>
                                                       div/contador_3
    SLICE_X14Y19.D2      net (fanout=2)        0.814   div/contador<3>
    SLICE_X14Y19.COUT    Topcyd                0.261   div/Madd__n0013_cy<3>
                                                       div/contador<3>_rt.1
                                                       div/Madd__n0013_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.076   div/Madd__n0013_cy<7>
                                                       div/Madd__n0013_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.076   div/Madd__n0013_cy<11>
                                                       div/Madd__n0013_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<11>
    SLICE_X14Y22.COUT    Tbyp                  0.076   div/Madd__n0013_cy<15>
                                                       div/Madd__n0013_cy<15>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<15>
    SLICE_X14Y23.COUT    Tbyp                  0.076   div/Madd__n0013_cy<19>
                                                       div/Madd__n0013_cy<19>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   div/Madd__n0013_cy<19>
    SLICE_X14Y24.COUT    Tbyp                  0.076   div/Madd__n0013_cy<23>
                                                       div/Madd__n0013_cy<23>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<23>
    SLICE_X14Y25.DMUX    Tcind                 0.302   div/_n0013<1>
                                                       div/Madd__n0013_xor<27>
    SLICE_X15Y21.A5      net (fanout=1)        0.615   div/_n0013<1>
    SLICE_X15Y21.A       Tilo                  0.259   div/_n0034<0>6
                                                       div/_n0034<0>4
    SLICE_X15Y19.B4      net (fanout=2)        0.689   div/_n0034<0>3
    SLICE_X15Y19.B       Tilo                  0.259   div/contador<2>
                                                       div/_n0034<0>8
    SLICE_X13Y22.D3      net (fanout=15)       0.973   div/_n0034
    SLICE_X13Y22.CLK     Tas                   0.322   div/contador<14>
                                                       div/contador_14_rstpot
                                                       div/contador_14
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (2.174ns logic, 3.188ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/contador_3 (FF)
  Destination:          div/contador_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.334ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/contador_3 to div/contador_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   div/contador<6>
                                                       div/contador_3
    SLICE_X14Y19.D2      net (fanout=2)        0.814   div/contador<3>
    SLICE_X14Y19.COUT    Topcyd                0.261   div/Madd__n0013_cy<3>
                                                       div/contador<3>_rt.1
                                                       div/Madd__n0013_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.076   div/Madd__n0013_cy<7>
                                                       div/Madd__n0013_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.076   div/Madd__n0013_cy<11>
                                                       div/Madd__n0013_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<11>
    SLICE_X14Y22.COUT    Tbyp                  0.076   div/Madd__n0013_cy<15>
                                                       div/Madd__n0013_cy<15>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<15>
    SLICE_X14Y23.COUT    Tbyp                  0.076   div/Madd__n0013_cy<19>
                                                       div/Madd__n0013_cy<19>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   div/Madd__n0013_cy<19>
    SLICE_X14Y24.CMUX    Tcinc                 0.261   div/Madd__n0013_cy<23>
                                                       div/Madd__n0013_cy<23>
    SLICE_X15Y20.A6      net (fanout=1)        0.807   div/_n0013<6>
    SLICE_X15Y20.A       Tilo                  0.259   div/_n0034<0>
                                                       div/_n0034<0>2
    SLICE_X15Y19.B1      net (fanout=2)        0.589   div/_n0034<0>1
    SLICE_X15Y19.B       Tilo                  0.259   div/contador<2>
                                                       div/_n0034<0>8
    SLICE_X13Y22.D3      net (fanout=15)       0.973   div/_n0034
    SLICE_X13Y22.CLK     Tas                   0.322   div/contador<14>
                                                       div/contador_14_rstpot
                                                       div/contador_14
    -------------------------------------------------  ---------------------------
    Total                                      5.334ns (2.057ns logic, 3.277ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/contador_3 (FF)
  Destination:          div/contador_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/contador_3 to div/contador_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.391   div/contador<6>
                                                       div/contador_3
    SLICE_X14Y19.D2      net (fanout=2)        0.814   div/contador<3>
    SLICE_X14Y19.COUT    Topcyd                0.261   div/Madd__n0013_cy<3>
                                                       div/contador<3>_rt.1
                                                       div/Madd__n0013_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.076   div/Madd__n0013_cy<7>
                                                       div/Madd__n0013_cy<7>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<7>
    SLICE_X14Y21.COUT    Tbyp                  0.076   div/Madd__n0013_cy<11>
                                                       div/Madd__n0013_cy<11>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<11>
    SLICE_X14Y22.COUT    Tbyp                  0.076   div/Madd__n0013_cy<15>
                                                       div/Madd__n0013_cy<15>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   div/Madd__n0013_cy<15>
    SLICE_X14Y23.COUT    Tbyp                  0.076   div/Madd__n0013_cy<19>
                                                       div/Madd__n0013_cy<19>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   div/Madd__n0013_cy<19>
    SLICE_X14Y24.BMUX    Tcinb                 0.292   div/Madd__n0013_cy<23>
                                                       div/Madd__n0013_cy<23>
    SLICE_X15Y20.A3      net (fanout=1)        0.719   div/_n0013<7>
    SLICE_X15Y20.A       Tilo                  0.259   div/_n0034<0>
                                                       div/_n0034<0>2
    SLICE_X15Y19.B1      net (fanout=2)        0.589   div/_n0034<0>1
    SLICE_X15Y19.B       Tilo                  0.259   div/contador<2>
                                                       div/_n0034<0>8
    SLICE_X13Y22.D3      net (fanout=15)       0.973   div/_n0034
    SLICE_X13Y22.CLK     Tas                   0.322   div/contador<14>
                                                       div/contador_14_rstpot
                                                       div/contador_14
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (2.088ns logic, 3.189ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point div/clk_1Hz (SLICE_X21Y3.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div/clk_1Hz (FF)
  Destination:          div/clk_1Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div/clk_1Hz to div/clk_1Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y3.AQ       Tcko                  0.198   div/clk_1Hz
                                                       div/clk_1Hz
    SLICE_X21Y3.A5       net (fanout=2)        0.211   div/clk_1Hz
    SLICE_X21Y3.CLK      Tah         (-Th)    -0.215   div/clk_1Hz
                                                       div/clk_1Hz_rstpot
                                                       div/clk_1Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.413ns logic, 0.211ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point div/contador_21 (SLICE_X13Y24.D6), 22 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div/contador_21 (FF)
  Destination:          div/contador_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div/contador_21 to div/contador_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.198   div/contador<21>
                                                       div/contador_21
    SLICE_X12Y24.B1      net (fanout=2)        0.259   div/contador<21>
    SLICE_X12Y24.BMUX    Topbb                 0.240   div/Mcount_contador_cy<23>
                                                       div/contador<21>_rt
                                                       div/Mcount_contador_cy<23>
    SLICE_X13Y24.D6      net (fanout=1)        0.020   Result<21>
    SLICE_X13Y24.CLK     Tah         (-Th)    -0.215   div/contador<21>
                                                       div/contador_21_rstpot
                                                       div/contador_21
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.653ns logic, 0.279ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div/contador_20 (FF)
  Destination:          div/contador_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div/contador_20 to div/contador_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.198   div/contador<21>
                                                       div/contador_20
    SLICE_X12Y24.A1      net (fanout=2)        0.256   div/contador<20>
    SLICE_X12Y24.BMUX    Topab                 0.267   div/Mcount_contador_cy<23>
                                                       div/contador<20>_rt
                                                       div/Mcount_contador_cy<23>
    SLICE_X13Y24.D6      net (fanout=1)        0.020   Result<21>
    SLICE_X13Y24.CLK     Tah         (-Th)    -0.215   div/contador<21>
                                                       div/contador_21_rstpot
                                                       div/contador_21
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.680ns logic, 0.276ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div/contador_12 (FF)
  Destination:          div/contador_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.019ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div/contador_12 to div/contador_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.BQ      Tcko                  0.198   div/contador<14>
                                                       div/contador_12
    SLICE_X12Y22.A5      net (fanout=2)        0.053   div/contador<12>
    SLICE_X12Y22.COUT    Topcya                0.265   div/Mcount_contador_cy<15>
                                                       div/contador<12>_rt
                                                       div/Mcount_contador_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.001   div/Mcount_contador_cy<15>
    SLICE_X12Y23.COUT    Tbyp                  0.032   div/Mcount_contador_cy<19>
                                                       div/Mcount_contador_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.080   div/Mcount_contador_cy<19>
    SLICE_X12Y24.BMUX    Tcinb                 0.155   div/Mcount_contador_cy<23>
                                                       div/Mcount_contador_cy<23>
    SLICE_X13Y24.D6      net (fanout=1)        0.020   Result<21>
    SLICE_X13Y24.CLK     Tah         (-Th)    -0.215   div/contador<21>
                                                       div/contador_21_rstpot
                                                       div/contador_21
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (0.865ns logic, 0.154ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point div/contador_25 (SLICE_X13Y25.D6), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div/contador_25 (FF)
  Destination:          div/contador_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div/contador_25 to div/contador_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.DQ      Tcko                  0.198   div/contador<25>
                                                       div/contador_25
    SLICE_X12Y25.B1      net (fanout=2)        0.259   div/contador<25>
    SLICE_X12Y25.BMUX    Topbb                 0.240   Result<26>
                                                       div/contador<25>_rt
                                                       div/Mcount_contador_xor<26>
    SLICE_X13Y25.D6      net (fanout=1)        0.020   Result<25>
    SLICE_X13Y25.CLK     Tah         (-Th)    -0.215   div/contador<25>
                                                       div/contador_25_rstpot
                                                       div/contador_25
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.653ns logic, 0.279ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div/contador_24 (FF)
  Destination:          div/contador_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div/contador_24 to div/contador_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.CQ      Tcko                  0.198   div/contador<25>
                                                       div/contador_24
    SLICE_X12Y25.A1      net (fanout=2)        0.256   div/contador<24>
    SLICE_X12Y25.BMUX    Topab                 0.267   Result<26>
                                                       div/contador<24>_rt
                                                       div/Mcount_contador_xor<26>
    SLICE_X13Y25.D6      net (fanout=1)        0.020   Result<25>
    SLICE_X13Y25.CLK     Tah         (-Th)    -0.215   div/contador<25>
                                                       div/contador_25_rstpot
                                                       div/contador_25
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.680ns logic, 0.276ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div/contador_22 (FF)
  Destination:          div/contador_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div/contador_22 to div/contador_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.198   div/contador<25>
                                                       div/contador_22
    SLICE_X12Y24.C4      net (fanout=2)        0.217   div/contador<22>
    SLICE_X12Y24.COUT    Topcyc                0.195   div/Mcount_contador_cy<23>
                                                       div/contador<22>_rt
                                                       div/Mcount_contador_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.001   div/Mcount_contador_cy<23>
    SLICE_X12Y25.BMUX    Tcinb                 0.155   Result<26>
                                                       div/Mcount_contador_xor<26>
    SLICE_X13Y25.D6      net (fanout=1)        0.020   Result<25>
    SLICE_X13Y25.CLK     Tah         (-Th)    -0.215   div/contador<25>
                                                       div/contador_25_rstpot
                                                       div/contador_25
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.763ns logic, 0.238ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: div/contador<6>/CLK
  Logical resource: div/contador_3/CK
  Location pin: SLICE_X13Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: div/contador<6>/CLK
  Logical resource: div/contador_4/CK
  Location pin: SLICE_X13Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.964|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11719 paths, 0 nets, and 173 connections

Design statistics:
   Minimum period:   5.964ns{1}   (Maximum frequency: 167.673MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 04 15:28:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



