

================================================================
== Vitis HLS Report for 'aes_Pipeline_VITIS_LOOP_94_5'
================================================================
* Date:           Wed Apr 17 16:02:14 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_5  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ciphertext_and_decryptedtext_V_dest_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ciphertext_and_decryptedtext_V_id_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ciphertext_and_decryptedtext_V_last_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ciphertext_and_decryptedtext_V_user_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ciphertext_and_decryptedtext_V_strb_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ciphertext_and_decryptedtext_V_keep_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ciphertext_and_decryptedtext_V_data_V, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_dest_V_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_dest_V_reload"   --->   Operation 13 'read' 'tmp_dest_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_id_V_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_id_V_reload"   --->   Operation 14 'read' 'tmp_id_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_user_V_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_user_V_reload"   --->   Operation 15 'read' 'tmp_user_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_strb_V_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_strb_V_reload"   --->   Operation 16 'read' 'tmp_strb_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_keep_V_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_keep_V_reload"   --->   Operation 17 'read' 'tmp_keep_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_29 = load i5 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:94]   --->   Operation 20 'load' 'i_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.36ns)   --->   "%icmp_ln94 = icmp_eq  i5 %i_29, i5 16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:94]   --->   Operation 22 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.78ns)   --->   "%add_ln94 = add i5 %i_29, i5 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:94]   --->   Operation 24 'add' 'add_ln94' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.inc57.split, void %for.end59.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:94]   --->   Operation 25 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_35_cast = zext i5 %i_29" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:94]   --->   Operation 26 'zext' 'i_35_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%decryptedtext_array_addr = getelementptr i8 %decryptedtext_array, i64 0, i64 %i_35_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:95]   --->   Operation 27 'getelementptr' 'decryptedtext_array_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%tmp_c_and_d_data_V = load i4 %decryptedtext_array_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:95]   --->   Operation 28 'load' 'tmp_c_and_d_data_V' <Predicate = (!icmp_ln94)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln94 = store i5 %add_ln94, i5 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:94]   --->   Operation 29 'store' 'store_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63]   --->   Operation 30 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%tmp_c_and_d_data_V = load i4 %decryptedtext_array_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:95]   --->   Operation 31 'load' 'tmp_c_and_d_data_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %ciphertext_and_decryptedtext_V_data_V, i1 %ciphertext_and_decryptedtext_V_keep_V, i1 %ciphertext_and_decryptedtext_V_strb_V, i1 %ciphertext_and_decryptedtext_V_user_V, i1 %ciphertext_and_decryptedtext_V_last_V, i1 %ciphertext_and_decryptedtext_V_id_V, i1 %ciphertext_and_decryptedtext_V_dest_V, i8 %tmp_c_and_d_data_V, i1 %tmp_keep_V_reload_read, i1 %tmp_strb_V_reload_read, i1 %tmp_user_V_reload_read, i1 0, i1 %tmp_id_V_reload_read, i1 %tmp_dest_V_reload_read"   --->   Operation 32 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc57" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:94]   --->   Operation 33 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ decryptedtext_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_keep_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_strb_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_user_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_id_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_dest_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ciphertext_and_decryptedtext_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ciphertext_and_decryptedtext_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 010]
specinterface_ln0        (specinterface    ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
tmp_dest_V_reload_read   (read             ) [ 011]
tmp_id_V_reload_read     (read             ) [ 011]
tmp_user_V_reload_read   (read             ) [ 011]
tmp_strb_V_reload_read   (read             ) [ 011]
tmp_keep_V_reload_read   (read             ) [ 011]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 000]
i_29                     (load             ) [ 000]
specpipeline_ln0         (specpipeline     ) [ 000]
icmp_ln94                (icmp             ) [ 010]
empty                    (speclooptripcount) [ 000]
add_ln94                 (add              ) [ 000]
br_ln94                  (br               ) [ 000]
i_35_cast                (zext             ) [ 000]
decryptedtext_array_addr (getelementptr    ) [ 011]
store_ln94               (store            ) [ 000]
specloopname_ln63        (specloopname     ) [ 000]
tmp_c_and_d_data_V       (load             ) [ 000]
write_ln304              (write            ) [ 000]
br_ln94                  (br               ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="decryptedtext_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decryptedtext_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_keep_V_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_keep_V_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_strb_V_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_strb_V_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_user_V_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_user_V_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_id_V_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_id_V_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_dest_V_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dest_V_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ciphertext_and_decryptedtext_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ciphertext_and_decryptedtext_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ciphertext_and_decryptedtext_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ciphertext_and_decryptedtext_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ciphertext_and_decryptedtext_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ciphertext_and_decryptedtext_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ciphertext_and_decryptedtext_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext_and_decryptedtext_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_dest_V_reload_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_dest_V_reload_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_id_V_reload_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_id_V_reload_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_user_V_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_user_V_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_strb_V_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_strb_V_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_keep_V_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_keep_V_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln304_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="0" index="3" bw="1" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="0" index="5" bw="1" slack="0"/>
<pin id="107" dir="0" index="6" bw="1" slack="0"/>
<pin id="108" dir="0" index="7" bw="1" slack="0"/>
<pin id="109" dir="0" index="8" bw="8" slack="0"/>
<pin id="110" dir="0" index="9" bw="1" slack="1"/>
<pin id="111" dir="0" index="10" bw="1" slack="1"/>
<pin id="112" dir="0" index="11" bw="1" slack="1"/>
<pin id="113" dir="0" index="12" bw="1" slack="0"/>
<pin id="114" dir="0" index="13" bw="1" slack="1"/>
<pin id="115" dir="0" index="14" bw="1" slack="1"/>
<pin id="116" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="decryptedtext_array_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decryptedtext_array_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_c_and_d_data_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_29_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_29/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln94_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln94_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_35_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_35_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln94_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="177" class="1005" name="tmp_dest_V_reload_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_reload_read "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_id_V_reload_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_reload_read "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_user_V_reload_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_reload_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="tmp_strb_V_reload_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_reload_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="tmp_keep_V_reload_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_reload_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="decryptedtext_array_addr_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="decryptedtext_array_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="117"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="100" pin=12"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="133" pin="3"/><net_sink comp="100" pin=8"/></net>

<net id="139"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="145" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="169"><net_src comp="154" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="66" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="180"><net_src comp="70" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="100" pin=14"/></net>

<net id="185"><net_src comp="76" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="100" pin=13"/></net>

<net id="190"><net_src comp="82" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="100" pin=11"/></net>

<net id="195"><net_src comp="88" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="100" pin=10"/></net>

<net id="200"><net_src comp="94" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="100" pin=9"/></net>

<net id="208"><net_src comp="126" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ciphertext_and_decryptedtext_V_data_V | {2 }
	Port: ciphertext_and_decryptedtext_V_keep_V | {2 }
	Port: ciphertext_and_decryptedtext_V_strb_V | {2 }
	Port: ciphertext_and_decryptedtext_V_user_V | {2 }
	Port: ciphertext_and_decryptedtext_V_last_V | {2 }
	Port: ciphertext_and_decryptedtext_V_id_V | {2 }
	Port: ciphertext_and_decryptedtext_V_dest_V | {2 }
 - Input state : 
	Port: aes_Pipeline_VITIS_LOOP_94_5 : decryptedtext_array | {1 2 }
	Port: aes_Pipeline_VITIS_LOOP_94_5 : tmp_keep_V_reload | {1 }
	Port: aes_Pipeline_VITIS_LOOP_94_5 : tmp_strb_V_reload | {1 }
	Port: aes_Pipeline_VITIS_LOOP_94_5 : tmp_user_V_reload | {1 }
	Port: aes_Pipeline_VITIS_LOOP_94_5 : tmp_id_V_reload | {1 }
	Port: aes_Pipeline_VITIS_LOOP_94_5 : tmp_dest_V_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_29 : 1
		icmp_ln94 : 2
		add_ln94 : 2
		br_ln94 : 3
		i_35_cast : 2
		decryptedtext_array_addr : 3
		tmp_c_and_d_data_V : 4
		store_ln94 : 3
	State 2
		write_ln304 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln94_fu_154          |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln94_fu_148         |    0    |    9    |
|----------|-----------------------------------|---------|---------|
|          | tmp_dest_V_reload_read_read_fu_70 |    0    |    0    |
|          |  tmp_id_V_reload_read_read_fu_76  |    0    |    0    |
|   read   | tmp_user_V_reload_read_read_fu_82 |    0    |    0    |
|          | tmp_strb_V_reload_read_read_fu_88 |    0    |    0    |
|          | tmp_keep_V_reload_read_read_fu_94 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |      write_ln304_write_fu_100     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |          i_35_cast_fu_160         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    22   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|decryptedtext_array_addr_reg_205|    4   |
|            i_reg_170           |    5   |
| tmp_dest_V_reload_read_reg_177 |    1   |
|  tmp_id_V_reload_read_reg_182  |    1   |
| tmp_keep_V_reload_read_reg_197 |    1   |
| tmp_strb_V_reload_read_reg_192 |    1   |
| tmp_user_V_reload_read_reg_187 |    1   |
+--------------------------------+--------+
|              Total             |   14   |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   14   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   14   |   31   |
+-----------+--------+--------+--------+
