# 5-stage-pipeline-mips32-processor-design-using-verilog