
;; Function LL_DMA_DeInit (LL_DMA_DeInit, funcdef_no=544, decl_uid=10659, cgraph_uid=548, symbol_order=548)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 56 n_edges 81 count 56 (    1)


LL_DMA_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,55u} r13={1d,55u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={28d,28u} r102={1d,55u} r103={1d,54u} r113={1d,1u} r114={1d,1u} r115={16d,7u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r130={1d,2u} r131={1d,1u} r132={1d,1u} r133={11d,1u} r134={1d,23u,4e} r135={1d,27u} r137={1d,1u} r138={1d,4u} r142={1d,1u} r143={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,11u} r153={1d,1u,1e} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r171={1d,1u} r172={1d,1u} r175={1d,1u} r176={1d,1u} 
;;    total ref usage 492{122d,365u,5e} in 238{238 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,51] 102[52,52] 103[53,53] 113[54,54] 114[55,55] 115[56,71] 116[72,72] 117[73,73] 118[74,74] 119[75,75] 120[76,76] 121[77,77] 122[78,78] 123[79,79] 130[80,80] 131[81,81] 132[82,82] 133[83,93] 134[94,94] 135[95,95] 137[96,96] 138[97,97] 142[98,98] 143[99,99] 147[100,100] 148[101,101] 149[102,102] 153[103,103] 154[104,104] 155[105,105] 156[106,106] 157[107,107] 158[108,108] 159[109,109] 160[110,110] 161[111,111] 162[112,112] 163[113,113] 164[114,114] 165[115,115] 166[116,116] 167[117,117] 171[118,118] 172[119,119] 175[120,120] 176[121,121] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d52(102){ }d53(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[52],103[53]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[52],103[53]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[52],103[53]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d52(bb 0 insn -1) }u3(103){ d53(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 134 135
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[52],103[53]
;; rd  gen 	(3) 100[26],134[94],135[95]
;; rd  kill	(30) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],134[94],135[95]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d52(bb 0 insn -1) }u11(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 137
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(2) 100[51],137[96]
;; rd  kill	(29) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],137[96]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(5) 7[5],13[6],102[52],103[53],134[94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 3 )->[4]->( 55 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(102){ d52(bb 0 insn -1) }u19(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116 117 118 119 133 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116 117 118 119 133 138
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[52],103[53],134[94]
;; rd  gen 	(6) 116[72],117[73],118[74],119[75],133[93],138[97]
;; rd  kill	(16) 116[72],117[73],118[74],119[75],133[83,84,85,86,87,88,89,90,91,92,93],138[97]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[93]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 3 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d5(bb 0 insn -1) }u29(13){ d6(bb 0 insn -1) }u30(102){ d52(bb 0 insn -1) }u31(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 142
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[52],103[53],134[94]
;; rd  gen 	(2) 100[50],142[98]
;; rd  kill	(29) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],142[98]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[52],103[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 5 53 )->[6]->( 55 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ d5(bb 0 insn -1) }u37(13){ d6(bb 0 insn -1) }u38(102){ d52(bb 0 insn -1) }u39(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],149[102]
;; rd  gen 	(1) 133[92]
;; rd  kill	(11) 133[83,84,85,86,87,88,89,90,91,92,93]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[92]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 5 )->[7]->( 55 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ d5(bb 0 insn -1) }u41(13){ d6(bb 0 insn -1) }u42(102){ d52(bb 0 insn -1) }u43(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 120 121 122 123 133 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 120 121 122 123 133 143
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[52],103[53]
;; rd  gen 	(6) 120[76],121[77],122[78],123[79],133[91],143[99]
;; rd  kill	(16) 120[76],121[77],122[78],123[79],133[83,84,85,86,87,88,89,90,91,92,93],143[99]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[91]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 2 )->[8]->( 11 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ d5(bb 0 insn -1) }u53(13){ d6(bb 0 insn -1) }u54(102){ d52(bb 0 insn -1) }u55(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 147
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(2) 100[49],147[100]
;; rd  kill	(29) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],147[100]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 8 )->[9]->( 14 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u60(7){ d5(bb 0 insn -1) }u61(13){ d6(bb 0 insn -1) }u62(102){ d52(bb 0 insn -1) }u63(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[48]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 9 )->[10]->( 39 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ d5(bb 0 insn -1) }u67(13){ d6(bb 0 insn -1) }u68(102){ d52(bb 0 insn -1) }u69(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[71]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[71],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 8 )->[11]->( 38 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d52(bb 0 insn -1) }u73(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 148
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(2) 100[47],148[101]
;; rd  kill	(29) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],148[101]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 11 )->[12]->( 16 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(7){ d5(bb 0 insn -1) }u79(13){ d6(bb 0 insn -1) }u80(102){ d52(bb 0 insn -1) }u81(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[46]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 12 )->[13]->( 39 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u84(7){ d5(bb 0 insn -1) }u85(13){ d6(bb 0 insn -1) }u86(102){ d52(bb 0 insn -1) }u87(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[70]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[70],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 9 )->[14]->( 18 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(7){ d5(bb 0 insn -1) }u89(13){ d6(bb 0 insn -1) }u90(102){ d52(bb 0 insn -1) }u91(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[45]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 14 )->[15]->( 39 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u94(7){ d5(bb 0 insn -1) }u95(13){ d6(bb 0 insn -1) }u96(102){ d52(bb 0 insn -1) }u97(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[69]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[69],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 12 )->[16]->( 20 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u98(7){ d5(bb 0 insn -1) }u99(13){ d6(bb 0 insn -1) }u100(102){ d52(bb 0 insn -1) }u101(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[44]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 16 )->[17]->( 39 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u104(7){ d5(bb 0 insn -1) }u105(13){ d6(bb 0 insn -1) }u106(102){ d52(bb 0 insn -1) }u107(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[68]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[68],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 14 )->[18]->( 22 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u108(7){ d5(bb 0 insn -1) }u109(13){ d6(bb 0 insn -1) }u110(102){ d52(bb 0 insn -1) }u111(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[43]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 18 )->[19]->( 39 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u114(7){ d5(bb 0 insn -1) }u115(13){ d6(bb 0 insn -1) }u116(102){ d52(bb 0 insn -1) }u117(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[67]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[67],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 16 )->[20]->( 24 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u118(7){ d5(bb 0 insn -1) }u119(13){ d6(bb 0 insn -1) }u120(102){ d52(bb 0 insn -1) }u121(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[42]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 20 )->[21]->( 39 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u124(7){ d5(bb 0 insn -1) }u125(13){ d6(bb 0 insn -1) }u126(102){ d52(bb 0 insn -1) }u127(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[66]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[66],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 18 )->[22]->( 26 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u128(7){ d5(bb 0 insn -1) }u129(13){ d6(bb 0 insn -1) }u130(102){ d52(bb 0 insn -1) }u131(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[41]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 22 )->[23]->( 39 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u134(7){ d5(bb 0 insn -1) }u135(13){ d6(bb 0 insn -1) }u136(102){ d52(bb 0 insn -1) }u137(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[65]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[65],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 20 )->[24]->( 28 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u138(7){ d5(bb 0 insn -1) }u139(13){ d6(bb 0 insn -1) }u140(102){ d52(bb 0 insn -1) }u141(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[40]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 24 )->[25]->( 39 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u144(7){ d5(bb 0 insn -1) }u145(13){ d6(bb 0 insn -1) }u146(102){ d52(bb 0 insn -1) }u147(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[64]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[64],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 22 )->[26]->( 30 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u148(7){ d5(bb 0 insn -1) }u149(13){ d6(bb 0 insn -1) }u150(102){ d52(bb 0 insn -1) }u151(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[39]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 26 )->[27]->( 39 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u154(7){ d5(bb 0 insn -1) }u155(13){ d6(bb 0 insn -1) }u156(102){ d52(bb 0 insn -1) }u157(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[63]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[63],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 24 )->[28]->( 32 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u158(7){ d5(bb 0 insn -1) }u159(13){ d6(bb 0 insn -1) }u160(102){ d52(bb 0 insn -1) }u161(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[38]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 28 )->[29]->( 39 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u164(7){ d5(bb 0 insn -1) }u165(13){ d6(bb 0 insn -1) }u166(102){ d52(bb 0 insn -1) }u167(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[62]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[62],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 26 )->[30]->( 34 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u168(7){ d5(bb 0 insn -1) }u169(13){ d6(bb 0 insn -1) }u170(102){ d52(bb 0 insn -1) }u171(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[37]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 30 )->[31]->( 39 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u174(7){ d5(bb 0 insn -1) }u175(13){ d6(bb 0 insn -1) }u176(102){ d52(bb 0 insn -1) }u177(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[61]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[61],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 28 )->[32]->( 36 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u178(7){ d5(bb 0 insn -1) }u179(13){ d6(bb 0 insn -1) }u180(102){ d52(bb 0 insn -1) }u181(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[36]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 32 )->[33]->( 39 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u184(7){ d5(bb 0 insn -1) }u185(13){ d6(bb 0 insn -1) }u186(102){ d52(bb 0 insn -1) }u187(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[60]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[60],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 30 )->[34]->( 37 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u188(7){ d5(bb 0 insn -1) }u189(13){ d6(bb 0 insn -1) }u190(102){ d52(bb 0 insn -1) }u191(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 100[35]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 34 )->[35]->( 39 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u194(7){ d5(bb 0 insn -1) }u195(13){ d6(bb 0 insn -1) }u196(102){ d52(bb 0 insn -1) }u197(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[59]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[59],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 32 )->[36]->( 39 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u198(7){ d5(bb 0 insn -1) }u199(13){ d6(bb 0 insn -1) }u200(102){ d52(bb 0 insn -1) }u201(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 115 171 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 115 171 172
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(4) 100[25],115[57],171[118],172[119]
;; rd  kill	(46) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71],171[118],172[119]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[57],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 34 )->[37]->( 39 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u206(7){ d5(bb 0 insn -1) }u207(13){ d6(bb 0 insn -1) }u208(102){ d52(bb 0 insn -1) }u209(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 115 175 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 115 175 176
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(4) 100[24],115[56],175[120],176[121]
;; rd  kill	(46) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71],175[120],176[121]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[56],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 11 )->[38]->( 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u214(7){ d5(bb 0 insn -1) }u215(13){ d6(bb 0 insn -1) }u216(102){ d52(bb 0 insn -1) }u217(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],135[95]
;; rd  gen 	(1) 115[58]
;; rd  kill	(16) 115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; rd  out 	(7) 7[5],13[6],102[52],103[53],115[58],134[94],135[95]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 33 25 27 31 36 35 29 10 13 15 17 19 21 23 38 37 )->[39]->( 40 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u218(7){ d5(bb 0 insn -1) }u219(13){ d6(bb 0 insn -1) }u220(102){ d52(bb 0 insn -1) }u221(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; lr  def 	 100 [cc] 113 114 130 131 132 149 153 154 155 156 157 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 134 135
;; live  gen 	 100 [cc] 113 114 130 131 132 149 153 154 155 156 157 158 159
;; live  kill	
;; rd  in  	(22) 7[5],13[6],102[52],103[53],115[56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71],134[94],135[95]
;; rd  gen 	(14) 100[34],113[54],114[55],130[80],131[81],132[82],149[102],153[103],154[104],155[105],156[106],157[107],158[108],159[109]
;; rd  kill	(41) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],113[54],114[55],130[80],131[81],132[82],149[102],153[103],154[104],155[105],156[106],157[107],158[108],159[109]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; rd  out 	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 39 )->[40]->( 55 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u254(7){ d5(bb 0 insn -1) }u255(13){ d6(bb 0 insn -1) }u256(102){ d52(bb 0 insn -1) }u257(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  def 	 133 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 133 160
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(2) 133[90],160[110]
;; rd  kill	(12) 133[83,84,85,86,87,88,89,90,91,92,93],160[110]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[90]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 39 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u262(7){ d5(bb 0 insn -1) }u263(13){ d6(bb 0 insn -1) }u264(102){ d52(bb 0 insn -1) }u265(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(1) 100[33]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; rd  out 	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 41 )->[42]->( 55 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u268(7){ d5(bb 0 insn -1) }u269(13){ d6(bb 0 insn -1) }u270(102){ d52(bb 0 insn -1) }u271(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 161
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(2) 133[89],161[111]
;; rd  kill	(12) 133[83,84,85,86,87,88,89,90,91,92,93],161[111]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[89]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 41 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u276(7){ d5(bb 0 insn -1) }u277(13){ d6(bb 0 insn -1) }u278(102){ d52(bb 0 insn -1) }u279(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(1) 100[32]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; rd  out 	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 43 )->[44]->( 55 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u282(7){ d5(bb 0 insn -1) }u283(13){ d6(bb 0 insn -1) }u284(102){ d52(bb 0 insn -1) }u285(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 162
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(2) 133[88],162[112]
;; rd  kill	(12) 133[83,84,85,86,87,88,89,90,91,92,93],162[112]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 43 )->[45]->( 46 47 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u290(7){ d5(bb 0 insn -1) }u291(13){ d6(bb 0 insn -1) }u292(102){ d52(bb 0 insn -1) }u293(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(1) 100[31]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; rd  out 	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 45 )->[46]->( 55 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u296(7){ d5(bb 0 insn -1) }u297(13){ d6(bb 0 insn -1) }u298(102){ d52(bb 0 insn -1) }u299(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 163
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(2) 133[87],163[113]
;; rd  kill	(12) 133[83,84,85,86,87,88,89,90,91,92,93],163[113]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 45 )->[47]->( 48 49 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u304(7){ d5(bb 0 insn -1) }u305(13){ d6(bb 0 insn -1) }u306(102){ d52(bb 0 insn -1) }u307(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(1) 100[30]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; rd  out 	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 47 )->[48]->( 55 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u310(7){ d5(bb 0 insn -1) }u311(13){ d6(bb 0 insn -1) }u312(102){ d52(bb 0 insn -1) }u313(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 164
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(2) 133[86],164[114]
;; rd  kill	(12) 133[83,84,85,86,87,88,89,90,91,92,93],164[114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[86]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 47 )->[49]->( 50 51 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u318(7){ d5(bb 0 insn -1) }u319(13){ d6(bb 0 insn -1) }u320(102){ d52(bb 0 insn -1) }u321(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(1) 100[29]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; rd  out 	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 49 )->[50]->( 55 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u324(7){ d5(bb 0 insn -1) }u325(13){ d6(bb 0 insn -1) }u326(102){ d52(bb 0 insn -1) }u327(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 165
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(2) 133[85],165[115]
;; rd  kill	(12) 133[83,84,85,86,87,88,89,90,91,92,93],165[115]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[85]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 49 )->[51]->( 52 53 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u332(7){ d5(bb 0 insn -1) }u333(13){ d6(bb 0 insn -1) }u334(102){ d52(bb 0 insn -1) }u335(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(1) 100[28]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; rd  out 	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 51 )->[52]->( 55 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u338(7){ d5(bb 0 insn -1) }u339(13){ d6(bb 0 insn -1) }u340(102){ d52(bb 0 insn -1) }u341(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 166
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(2) 133[84],166[116]
;; rd  kill	(12) 133[83,84,85,86,87,88,89,90,91,92,93],166[116]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[84]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 51 )->[53]->( 54 6 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u346(7){ d5(bb 0 insn -1) }u347(13){ d6(bb 0 insn -1) }u348(102){ d52(bb 0 insn -1) }u349(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 149
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[52],103[53],134[94],135[95],149[102]
;; rd  gen 	(1) 100[27]
;; rd  kill	(28) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; rd  out 	(6) 7[5],13[6],102[52],103[53],134[94],149[102]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 53 )->[54]->( 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u352(7){ d5(bb 0 insn -1) }u353(13){ d6(bb 0 insn -1) }u354(102){ d52(bb 0 insn -1) }u355(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; lr  def 	 133 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 149
;; live  gen 	 133 167
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[52],103[53],134[94],149[102]
;; rd  gen 	(2) 133[83],167[117]
;; rd  kill	(12) 133[83,84,85,86,87,88,89,90,91,92,93],167[117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[52],103[53],133[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 54 4 6 7 40 42 44 46 48 50 52 )->[55]->( 1 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u360(7){ d5(bb 0 insn -1) }u361(13){ d6(bb 0 insn -1) }u362(102){ d52(bb 0 insn -1) }u363(103){ d53(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(15) 7[5],13[6],102[52],103[53],133[83,84,85,86,87,88,89,90,91,92,93]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[52],103[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }
;;   reg 103 { d53(bb 0 insn -1) }

( 55 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u366(0){ d0(bb 55 insn 383) }u367(7){ d5(bb 0 insn -1) }u368(13){ d6(bb 0 insn -1) }u369(102){ d52(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[52],103[53]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 55 insn 383) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d52(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 43 to worklist
  Adding insn 48 to worklist
  Adding insn 68 to worklist
  Adding insn 65 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 76 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 90 to worklist
  Adding insn 87 to worklist
  Adding insn 108 to worklist
  Adding insn 111 to worklist
  Adding insn 119 to worklist
  Adding insn 122 to worklist
  Adding insn 129 to worklist
  Adding insn 136 to worklist
  Adding insn 143 to worklist
  Adding insn 150 to worklist
  Adding insn 157 to worklist
  Adding insn 164 to worklist
  Adding insn 171 to worklist
  Adding insn 178 to worklist
  Adding insn 185 to worklist
  Adding insn 192 to worklist
  Adding insn 199 to worklist
  Adding insn 259 to worklist
  Adding insn 252 to worklist
  Adding insn 250 to worklist
  Adding insn 233 to worklist
  Adding insn 230 to worklist
  Adding insn 227 to worklist
  Adding insn 224 to worklist
  Adding insn 221 to worklist
  Adding insn 219 to worklist
  Adding insn 266 to worklist
  Adding insn 273 to worklist
  Adding insn 280 to worklist
  Adding insn 287 to worklist
  Adding insn 294 to worklist
  Adding insn 301 to worklist
  Adding insn 308 to worklist
  Adding insn 315 to worklist
  Adding insn 322 to worklist
  Adding insn 329 to worklist
  Adding insn 336 to worklist
  Adding insn 343 to worklist
  Adding insn 350 to worklist
  Adding insn 358 to worklist
  Adding insn 365 to worklist
  Adding insn 384 to worklist
Finished finding needed instructions:
  Adding insn 383 to worklist
Processing use of (reg 133 [ <retval> ]) in insn 383:
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 23 to worklist
  Adding insn 24 to worklist
  Adding insn 25 to worklist
  Adding insn 26 to worklist
  Adding insn 27 to worklist
  Adding insn 28 to worklist
  Adding insn 29 to worklist
  Adding insn 30 to worklist
  Adding insn 31 to worklist
Processing use of (reg 149) in insn 31:
  Adding insn 223 to worklist
Processing use of (reg 149) in insn 30:
Processing use of (reg 149) in insn 29:
Processing use of (reg 149) in insn 28:
Processing use of (reg 149) in insn 27:
Processing use of (reg 149) in insn 26:
Processing use of (reg 149) in insn 25:
Processing use of (reg 135 [ Channel ]) in insn 24:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 384:
Processing use of (reg 134 [ DMAx ]) in insn 365:
  Adding insn 2 to worklist
Processing use of (reg 167) in insn 365:
  Adding insn 364 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 358:
  Adding insn 357 to worklist
Processing use of (reg 135 [ Channel ]) in insn 357:
Processing use of (reg 134 [ DMAx ]) in insn 350:
Processing use of (reg 166) in insn 350:
  Adding insn 349 to worklist
Processing use of (reg 100 cc) in insn 343:
  Adding insn 342 to worklist
Processing use of (reg 135 [ Channel ]) in insn 342:
Processing use of (reg 134 [ DMAx ]) in insn 336:
Processing use of (reg 165) in insn 336:
  Adding insn 335 to worklist
Processing use of (reg 100 cc) in insn 329:
  Adding insn 328 to worklist
Processing use of (reg 135 [ Channel ]) in insn 328:
Processing use of (reg 134 [ DMAx ]) in insn 322:
Processing use of (reg 164) in insn 322:
  Adding insn 321 to worklist
Processing use of (reg 100 cc) in insn 315:
  Adding insn 314 to worklist
Processing use of (reg 135 [ Channel ]) in insn 314:
Processing use of (reg 134 [ DMAx ]) in insn 308:
Processing use of (reg 163) in insn 308:
  Adding insn 307 to worklist
Processing use of (reg 100 cc) in insn 301:
  Adding insn 300 to worklist
Processing use of (reg 135 [ Channel ]) in insn 300:
Processing use of (reg 134 [ DMAx ]) in insn 294:
Processing use of (reg 162) in insn 294:
  Adding insn 293 to worklist
Processing use of (reg 100 cc) in insn 287:
  Adding insn 286 to worklist
Processing use of (reg 135 [ Channel ]) in insn 286:
Processing use of (reg 134 [ DMAx ]) in insn 280:
Processing use of (reg 161) in insn 280:
  Adding insn 279 to worklist
Processing use of (reg 100 cc) in insn 273:
  Adding insn 272 to worklist
Processing use of (reg 135 [ Channel ]) in insn 272:
Processing use of (reg 134 [ DMAx ]) in insn 266:
Processing use of (reg 160) in insn 266:
  Adding insn 265 to worklist
Processing use of (reg 115 [ iftmp.0_4 ]) in insn 219:
  Adding insn 10 to worklist
  Adding insn 12 to worklist
  Adding insn 13 to worklist
  Adding insn 14 to worklist
  Adding insn 15 to worklist
  Adding insn 16 to worklist
  Adding insn 17 to worklist
  Adding insn 18 to worklist
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 20 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 11 to worklist
  Adding insn 429 to worklist
  Adding insn 437 to worklist
Processing use of (reg 100 cc) in insn 437:
  Adding insn 436 to worklist
Processing use of (reg 175) in insn 437:
  Adding insn 434 to worklist
Processing use of (reg 176) in insn 437:
  Adding insn 435 to worklist
Processing use of (reg 135 [ Channel ]) in insn 436:
Processing use of (reg 100 cc) in insn 429:
  Adding insn 428 to worklist
Processing use of (reg 171) in insn 429:
  Adding insn 426 to worklist
Processing use of (reg 172) in insn 429:
  Adding insn 427 to worklist
Processing use of (reg 135 [ Channel ]) in insn 428:
Processing use of (reg 114 [ _2 ]) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 115 [ iftmp.0_4 ]) in insn 221:
Processing use of (reg 113 [ _1 ]) in insn 220:
Processing use of (reg 115 [ iftmp.0_4 ]) in insn 224:
Processing use of (reg 149) in insn 224:
Processing use of (reg 115 [ iftmp.0_4 ]) in insn 227:
Processing use of (reg 149) in insn 227:
Processing use of (reg 115 [ iftmp.0_4 ]) in insn 230:
Processing use of (reg 149) in insn 230:
Processing use of (reg 115 [ iftmp.0_4 ]) in insn 233:
Processing use of (reg 149) in insn 233:
Processing use of (reg 130 [ _29 ]) in insn 250:
  Adding insn 249 to worklist
Processing use of (reg 159) in insn 249:
  Adding insn 248 to worklist
Processing use of (reg 158) in insn 248:
  Adding insn 247 to worklist
Processing use of (reg 157) in insn 247:
  Adding insn 246 to worklist
Processing use of (reg 135 [ Channel ]) in insn 246:
Processing use of (reg 156 [ dmamux_ccr_offset ]) in insn 246:
  Adding insn 245 to worklist
Processing use of (reg 154) in insn 245:
  Adding insn 244 to worklist
Processing use of (reg 153) in insn 244:
  Adding insn 242 to worklist
Processing use of (reg 155) in insn 244:
  Adding insn 243 to worklist
Processing use of (reg 134 [ DMAx ]) in insn 242:
Processing use of (reg 130 [ _29 ]) in insn 252:
Processing use of (reg 132 [ _31 ]) in insn 252:
  Adding insn 251 to worklist
Processing use of (reg 131 [ _30 ]) in insn 251:
Processing use of (reg 100 cc) in insn 259:
  Adding insn 258 to worklist
Processing use of (reg 135 [ Channel ]) in insn 258:
Processing use of (reg 100 cc) in insn 199:
  Adding insn 198 to worklist
Processing use of (reg 135 [ Channel ]) in insn 198:
Processing use of (reg 100 cc) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 135 [ Channel ]) in insn 191:
Processing use of (reg 100 cc) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 135 [ Channel ]) in insn 184:
Processing use of (reg 100 cc) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 135 [ Channel ]) in insn 177:
Processing use of (reg 100 cc) in insn 171:
  Adding insn 170 to worklist
Processing use of (reg 135 [ Channel ]) in insn 170:
Processing use of (reg 100 cc) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 135 [ Channel ]) in insn 163:
Processing use of (reg 100 cc) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 135 [ Channel ]) in insn 156:
Processing use of (reg 100 cc) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 135 [ Channel ]) in insn 149:
Processing use of (reg 100 cc) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 135 [ Channel ]) in insn 142:
Processing use of (reg 100 cc) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 135 [ Channel ]) in insn 135:
Processing use of (reg 100 cc) in insn 129:
  Adding insn 128 to worklist
Processing use of (reg 135 [ Channel ]) in insn 128:
Processing use of (reg 100 cc) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 135 [ Channel ]) in insn 121:
Processing use of (reg 100 cc) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 134 [ DMAx ]) in insn 118:
Processing use of (reg 148) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 100 cc) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 135 [ Channel ]) in insn 110:
Processing use of (reg 100 cc) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 134 [ DMAx ]) in insn 107:
Processing use of (reg 147) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 143) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 123 [ _22 ]) in insn 90:
  Adding insn 88 to worklist
Processing use of (reg 143) in insn 90:
Processing use of (reg 122 [ _21 ]) in insn 88:
Processing use of (reg 143) in insn 97:
Processing use of (reg 121 [ _20 ]) in insn 100:
  Adding insn 98 to worklist
Processing use of (reg 143) in insn 100:
Processing use of (reg 120 [ _19 ]) in insn 98:
Processing use of (reg 100 cc) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 134 [ DMAx ]) in insn 75:
Processing use of (reg 142) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 138) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 119 [ _18 ]) in insn 58:
  Adding insn 56 to worklist
Processing use of (reg 138) in insn 58:
Processing use of (reg 118 [ _17 ]) in insn 56:
Processing use of (reg 138) in insn 65:
Processing use of (reg 117 [ _16 ]) in insn 68:
  Adding insn 66 to worklist
Processing use of (reg 138) in insn 68:
Processing use of (reg 116 [ _15 ]) in insn 66:
Processing use of (reg 100 cc) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 134 [ DMAx ]) in insn 47:
Processing use of (reg 137) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 100 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 135 [ Channel ]) in insn 42:
starting the processing of deferred insns
ending the processing of deferred insns


LL_DMA_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,55u} r13={1d,55u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={28d,28u} r102={1d,55u} r103={1d,54u} r113={1d,1u} r114={1d,1u} r115={16d,7u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r130={1d,2u} r131={1d,1u} r132={1d,1u} r133={11d,1u} r134={1d,23u,4e} r135={1d,27u} r137={1d,1u} r138={1d,4u} r142={1d,1u} r143={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,11u} r153={1d,1u,1e} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r171={1d,1u} r172={1d,1u} r175={1d,1u} r176={1d,1u} 
;;    total ref usage 492{122d,365u,5e} in 238{238 regular + 0 call} insns.
(note 34 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 34 3 2 (set (reg/v/f:SI 134 [ DMAx ])
        (reg:SI 0 r0 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":146:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ DMAx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 135 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":146:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 36 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 36 4 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":147:3 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":148:3 -1
     (nil))
(debug_insn 38 37 39 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":148:15 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":151:3 -1
     (nil))
(debug_insn 40 39 42 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":153:3 -1
     (nil))
(insn 42 40 43 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int -65536 [0xffffffffffff0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":153:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 43 42 44 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":153:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 103)
(note 44 43 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":155:5 -1
     (nil))
(insn 46 45 47 3 (set (reg:SI 137)
        (const_int 1073872896 [0x40020000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":155:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ DMAx ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":155:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ DMAx ])
                (const_int 1073872896 [0x40020000]))
            (nil))))
(jump_insn 48 47 49 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":155:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 71)
(note 49 48 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":158:7 -1
     (nil))
(debug_insn 51 50 52 4 (var_location:SI Periphs (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":158:7 -1
     (nil))
(debug_insn 52 51 53 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":320:22 -1
     (nil))
(debug_insn 53 52 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 -1
     (nil))
(insn 54 53 55 4 (set (reg/f:SI 138)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 4 (set (reg:SI 118 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 58 4 (set (reg:SI 119 [ _18 ])
        (ior:SI (reg:SI 118 [ _17 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _17 ])
        (nil)))
(insn 58 56 59 4 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 119 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _18 ])
        (nil)))
(debug_insn 59 58 60 4 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":158:7 -1
     (nil))
(debug_insn 60 59 61 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":161:7 -1
     (nil))
(debug_insn 61 60 62 4 (var_location:SI Periphs (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":161:7 -1
     (nil))
(debug_insn 62 61 63 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":345:22 -1
     (nil))
(debug_insn 63 62 65 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 -1
     (nil))
(insn 65 63 66 4 (set (reg:SI 116 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 68 4 (set (reg:SI 117 [ _16 ])
        (and:SI (reg:SI 116 [ _15 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _15 ])
        (nil)))
(insn 68 66 33 4 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 117 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg:SI 117 [ _16 ])
            (nil))))
(insn 33 68 71 4 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":348:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 71 33 72 5 3 (nil) [1 uses])
(note 72 71 73 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":163:10 -1
     (nil))
(insn 74 73 75 5 (set (reg:SI 142)
        (const_int 1073873920 [0x40020400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":163:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ DMAx ])
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":163:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ DMAx ])
                    (const_int 1073873920 [0x40020400]))
                (nil)))))
(jump_insn 76 75 356 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":163:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 80)
(code_label 356 76 77 6 28 (nil) [1 uses])
(note 77 356 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 77 80 6 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2054:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 80 32 81 7 5 (nil) [1 uses])
(note 81 80 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":166:7 -1
     (nil))
(debug_insn 83 82 84 7 (var_location:SI Periphs (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":166:7 -1
     (nil))
(debug_insn 84 83 85 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":320:22 -1
     (nil))
(debug_insn 85 84 86 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 -1
     (nil))
(insn 86 85 87 7 (set (reg/f:SI 143)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 7 (set (reg:SI 122 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 90 7 (set (reg:SI 123 [ _22 ])
        (ior:SI (reg:SI 122 [ _21 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _21 ])
        (nil)))
(insn 90 88 91 7 (set (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 123 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _22 ])
        (nil)))
(debug_insn 91 90 92 7 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":166:7 -1
     (nil))
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":169:7 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI Periphs (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":169:7 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":345:22 -1
     (nil))
(debug_insn 95 94 97 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 -1
     (nil))
(insn 97 95 98 7 (set (reg:SI 120 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 100 7 (set (reg:SI 121 [ _20 ])
        (and:SI (reg:SI 120 [ _19 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _19 ])
        (nil)))
(insn 100 98 23 7 (set (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 121 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":347:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_DEAD (reg:SI 121 [ _20 ])
            (nil))))
(insn 23 100 103 7 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":348:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 103 23 104 8 2 (nil) [1 uses])
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:5 -1
     (nil))
(insn 106 105 107 8 (set (reg:SI 147)
        (const_int 1073872896 [0x40020000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ DMAx ])
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ DMAx ])
                (const_int 1073872896 [0x40020000]))
            (nil))))
(jump_insn 108 107 109 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 115)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 115)
(note 109 108 110 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 111 110 114 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 114 111 10 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 10 114 115 10 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073872904 [0x40020008])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 115 10 116 11 6 (nil) [1 uses])
(note 116 115 117 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 11 (set (reg:SI 148)
        (const_int 1073873920 [0x40020400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ DMAx ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ DMAx ])
                (const_int 1073873920 [0x40020400]))
            (nil))))
(jump_insn 119 118 120 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 389)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 682593028 (nil)))
 -> 389)
(note 120 119 121 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 122 121 125 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 133)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 133)
(note 125 122 12 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 12 125 126 13 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873928 [0x40020408])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 126 12 127 14 7 (nil) [1 uses])
(note 127 126 128 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 129 128 132 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 140)
(note 132 129 13 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 13 132 133 15 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073872924 [0x4002001c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 133 13 134 16 9 (nil) [1 uses])
(note 134 133 135 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 135 134 136 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 136 135 139 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 147)
(note 139 136 14 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 14 139 140 17 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873948 [0x4002041c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 140 14 141 18 10 (nil) [1 uses])
(note 141 140 142 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 143 142 146 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 154)
(note 146 143 15 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 15 146 147 19 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073872944 [0x40020030])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 147 15 148 20 11 (nil) [1 uses])
(note 148 147 149 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 150 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 150 149 153 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 161)
(note 153 150 16 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 16 153 154 21 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873968 [0x40020430])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 154 16 155 22 12 (nil) [1 uses])
(note 155 154 156 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 157 156 160 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 168)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 168)
(note 160 157 17 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 17 160 161 23 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073872964 [0x40020044])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 161 17 162 24 13 (nil) [1 uses])
(note 162 161 163 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 24 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 167 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 175)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 175)
(note 167 164 18 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 18 167 168 25 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873988 [0x40020444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 168 18 169 26 14 (nil) [1 uses])
(note 169 168 170 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 170 169 171 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 171 170 174 26 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 182)
(note 174 171 6 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 6 174 175 27 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073872984 [0x40020058])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 175 6 176 28 15 (nil) [1 uses])
(note 176 175 177 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 178 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 178 177 181 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 189)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 189)
(note 181 178 7 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 7 181 182 29 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073874008 [0x40020458])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 182 7 183 30 16 (nil) [1 uses])
(note 183 182 184 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 185 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 185 184 188 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 196)
(note 188 185 20 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 20 188 189 31 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873004 [0x4002006c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 189 20 190 32 17 (nil) [1 uses])
(note 190 189 191 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 192 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 192 191 195 32 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 203)
(note 195 192 8 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 8 195 196 33 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073874028 [0x4002046c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 196 8 197 34 18 (nil) [1 uses])
(note 197 196 198 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 198 197 199 34 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 199 198 202 34 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 210)
(note 202 199 5 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 5 202 203 35 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073873024 [0x40020080])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 39
(code_label 203 5 204 36 19 (nil) [1 uses])
(note 204 203 426 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 426 204 427 36 (set (reg:SI 171)
        (const_int 1073874068 [0x40020494])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 427 426 428 36 (set (reg:SI 172)
        (const_int 1073874048 [0x40020480])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 428 427 429 36 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(insn 429 428 210 36 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg:SI 171)
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 171)
            (expr_list:REG_DEAD (reg:CC 100 cc)
                (nil)))))
      ; pc falls through to BB 39
(code_label 210 429 211 37 20 (nil) [1 uses])
(note 211 210 434 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 434 211 435 37 (set (reg:SI 175)
        (const_int 1073873044 [0x40020094])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 435 434 436 37 (set (reg:SI 176)
        (const_int 1073874068 [0x40020494])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 436 435 437 37 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 268 {*arm_cmpsi_insn}
     (nil))
(insn 437 436 389 37 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg:SI 175)
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 175)
            (expr_list:REG_DEAD (reg:CC 100 cc)
                (nil)))))
      ; pc falls through to BB 39
(code_label 389 437 388 38 29 (nil) [1 uses])
(note 388 389 11 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 11 388 215 38 (set (reg/f:SI 115 [ iftmp.0_4 ])
        (const_int 1073874068 [0x40020494])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:35 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 215 11 216 39 8 (nil) [0 uses])
(note 216 215 217 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 217 216 218 39 (var_location:SI tmp (reg/f:SI 115 [ iftmp.0_4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":178:9 -1
     (nil))
(debug_insn 218 217 219 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":181:5 -1
     (nil))
(insn 219 218 220 39 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115 [ iftmp.0_4 ]) [1 iftmp.0_4->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":181:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 220 219 221 39 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":181:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 221 220 222 39 (set (mem/v:SI (reg/f:SI 115 [ iftmp.0_4 ]) [1 iftmp.0_4->CCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":181:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 222 221 223 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":184:5 -1
     (nil))
(insn 223 222 224 39 (set (reg:SI 149)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":184:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 224 223 225 39 (set (mem/v:SI (reg/f:SI 115 [ iftmp.0_4 ]) [1 iftmp.0_4->CCR+0 S4 A32])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":184:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 225 224 227 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":187:5 -1
     (nil))
(insn 227 225 228 39 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ iftmp.0_4 ])
                (const_int 4 [0x4])) [1 iftmp.0_4->CNDTR+0 S4 A32])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":187:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 228 227 230 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":190:5 -1
     (nil))
(insn 230 228 231 39 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ iftmp.0_4 ])
                (const_int 8 [0x8])) [1 iftmp.0_4->CPAR+0 S4 A32])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":190:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 231 230 233 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":193:5 -1
     (nil))
(insn 233 231 234 39 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ iftmp.0_4 ])
                (const_int 12 [0xc])) [1 iftmp.0_4->CMAR+0 S4 A32])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115 [ iftmp.0_4 ])
        (nil)))
(debug_insn 234 233 235 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 235 234 236 39 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 236 235 237 39 (var_location:SI Channel (reg/v:SI 135 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 237 236 238 39 (var_location:SI PeriphRequest (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 238 237 239 39 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1406:22 -1
     (nil))
(debug_insn 239 238 240 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:3 -1
     (nil))
(debug_insn 240 239 241 39 (var_location:SI dmamux_ccr_offset (ashift:SI (xor:SI (lshiftrt:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 10 [0xa]))
            (const_int 1048704 [0x100080]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:12 -1
     (nil))
(debug_insn 241 240 242 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 -1
     (nil))
(insn 242 241 243 39 (set (reg:SI 153)
        (lshiftrt:SI (reg/v/f:SI 134 [ DMAx ])
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:68 147 {*arm_shiftsi3}
     (nil))
(insn 243 242 244 39 (set (reg:SI 155)
        (const_int 1048704 [0x100080])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:68 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 243 245 39 (set (reg:SI 154)
        (xor:SI (reg:SI 153)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:68 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 153)
            (expr_list:REG_EQUAL (xor:SI (reg:SI 153)
                    (const_int 1048704 [0x100080]))
                (nil)))))
(insn 245 244 246 39 (set (reg:SI 156 [ dmamux_ccr_offset ])
        (ashift:SI (reg:SI 154)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 246 245 247 39 (set (reg:SI 157)
        (plus:SI (reg:SI 156 [ dmamux_ccr_offset ])
            (reg/v:SI 135 [ Channel ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 156 [ dmamux_ccr_offset ])
        (nil)))
(insn 247 246 248 39 (set (reg:SI 158)
        (ashift:SI (reg:SI 157)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 248 247 249 39 (set (reg:SI 159)
        (plus:SI (reg:SI 158)
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 249 248 250 39 (set (reg/f:SI 130 [ _29 ])
        (plus:SI (reg:SI 159)
            (const_int 133120 [0x20800]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(insn 250 249 251 39 (set (reg:SI 131 [ _30 ])
        (mem/v:SI (reg/f:SI 130 [ _29 ]) [1 _29->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 250 252 39 (set (reg:SI 132 [ _31 ])
        (and:SI (reg:SI 131 [ _30 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _30 ])
        (nil)))
(insn 252 251 253 39 (set (mem/v:SI (reg/f:SI 130 [ _29 ]) [1 _29->CCR+0 S4 A32])
        (reg:SI 132 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _31 ])
        (expr_list:REG_DEAD (reg/f:SI 130 [ _29 ])
            (nil))))
(debug_insn 253 252 254 39 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 254 253 255 39 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 255 254 256 39 (var_location:SI PeriphRequest (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 256 255 257 39 (var_location:SI dmamux_ccr_offset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":196:5 -1
     (nil))
(debug_insn 257 256 258 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":198:5 -1
     (nil))
(insn 258 257 259 39 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":198:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 259 258 260 39 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 269)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":198:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 269)
(note 260 259 261 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 261 260 262 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":201:7 -1
     (nil))
(debug_insn 262 261 263 40 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":201:7 -1
     (nil))
(debug_insn 263 262 264 40 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1943:22 -1
     (nil))
(debug_insn 264 263 265 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1945:3 -1
     (nil))
(insn 265 264 266 40 (set (reg:SI 160)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1945:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 265 24 40 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1945:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 24 266 269 40 (set (reg:SI 133 [ <retval> ])
        (reg/v:SI 135 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1946:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 135 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 55
(code_label 269 24 270 41 21 (nil) [1 uses])
(note 270 269 271 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 271 270 272 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":203:10 -1
     (nil))
(insn 272 271 273 41 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":203:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 273 272 274 41 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 283)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":203:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 283)
(note 274 273 275 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 275 274 276 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":206:7 -1
     (nil))
(debug_insn 276 275 277 42 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":206:7 -1
     (nil))
(debug_insn 277 276 278 42 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1958:22 -1
     (nil))
(debug_insn 278 277 279 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1960:3 -1
     (nil))
(insn 279 278 280 42 (set (reg:SI 161)
        (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1960:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 280 279 25 42 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1960:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 25 280 283 42 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1961:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 55
(code_label 283 25 284 43 22 (nil) [1 uses])
(note 284 283 285 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 285 284 286 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":208:10 -1
     (nil))
(insn 286 285 287 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":208:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 287 286 288 43 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":208:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 297)
(note 288 287 289 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 289 288 290 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":211:7 -1
     (nil))
(debug_insn 290 289 291 44 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":211:7 -1
     (nil))
(debug_insn 291 290 292 44 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1973:22 -1
     (nil))
(debug_insn 292 291 293 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1975:3 -1
     (nil))
(insn 293 292 294 44 (set (reg:SI 162)
        (const_int 256 [0x100])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1975:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 26 44 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1975:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 26 294 297 44 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1976:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 55
(code_label 297 26 298 45 23 (nil) [1 uses])
(note 298 297 299 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 299 298 300 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":213:10 -1
     (nil))
(insn 300 299 301 45 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":213:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 301 300 302 45 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 311)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":213:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 311)
(note 302 301 303 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 303 302 304 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":216:7 -1
     (nil))
(debug_insn 304 303 305 46 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":216:7 -1
     (nil))
(debug_insn 305 304 306 46 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1988:22 -1
     (nil))
(debug_insn 306 305 307 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1990:3 -1
     (nil))
(insn 307 306 308 46 (set (reg:SI 163)
        (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1990:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 307 27 46 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 163)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1990:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 27 308 311 46 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1991:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 55
(code_label 311 27 312 47 24 (nil) [1 uses])
(note 312 311 313 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 313 312 314 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":218:10 -1
     (nil))
(insn 314 313 315 47 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":218:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 315 314 316 47 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 325)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":218:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 325)
(note 316 315 317 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 317 316 318 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":221:7 -1
     (nil))
(debug_insn 318 317 319 48 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":221:7 -1
     (nil))
(debug_insn 319 318 320 48 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2003:22 -1
     (nil))
(debug_insn 320 319 321 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2005:3 -1
     (nil))
(insn 321 320 322 48 (set (reg:SI 164)
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2005:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 322 321 28 48 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 164)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2005:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 28 322 325 48 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2006:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 55
(code_label 325 28 326 49 25 (nil) [1 uses])
(note 326 325 327 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 327 326 328 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":224:10 -1
     (nil))
(insn 328 327 329 49 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":224:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 329 328 330 49 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 339)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":224:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 339)
(note 330 329 331 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 331 330 332 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":227:7 -1
     (nil))
(debug_insn 332 331 333 50 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":227:7 -1
     (nil))
(debug_insn 333 332 334 50 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2018:22 -1
     (nil))
(debug_insn 334 333 335 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2020:3 -1
     (nil))
(insn 335 334 336 50 (set (reg:SI 165)
        (const_int 1048576 [0x100000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2020:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 336 335 29 50 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 165)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2020:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 29 336 339 50 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2021:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 55
(code_label 339 29 340 51 26 (nil) [1 uses])
(note 340 339 341 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":230:10 -1
     (nil))
(insn 342 341 343 51 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":230:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 343 342 344 51 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 353)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":230:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 353)
(note 344 343 345 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 345 344 346 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":233:7 -1
     (nil))
(debug_insn 346 345 347 52 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":233:7 -1
     (nil))
(debug_insn 347 346 348 52 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2034:22 -1
     (nil))
(debug_insn 348 347 349 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2036:3 -1
     (nil))
(insn 349 348 350 52 (set (reg:SI 166)
        (const_int 16777216 [0x1000000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2036:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 349 30 52 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2036:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 30 350 353 52 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2037:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 55
(code_label 353 30 354 53 27 (nil) [1 uses])
(note 354 353 355 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 355 354 357 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":237:10 -1
     (nil))
(insn 357 355 358 53 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":237:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ Channel ])
        (nil)))
(jump_insn 358 357 359 53 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 356)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":237:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 356)
(note 359 358 360 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 360 359 361 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":240:7 -1
     (nil))
(debug_insn 361 360 362 54 (var_location:SI DMAx (reg/v/f:SI 134 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":240:7 -1
     (nil))
(debug_insn 362 361 363 54 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2051:22 -1
     (nil))
(debug_insn 363 362 364 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2053:3 -1
     (nil))
(insn 364 363 365 54 (set (reg:SI 167)
        (const_int 268435456 [0x10000000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2053:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 365 364 31 54 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ DMAx ])
                (const_int 4 [0x4])) [1 DMAx_7(D)->IFCR+0 S4 A32])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2053:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ DMAx ])
            (nil))))
(insn 31 365 368 54 (set (reg:SI 133 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":2054:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(debug_insn 368 31 369 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":240:7 -1
     (nil))
(debug_insn 369 368 370 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":233:7 -1
     (nil))
(debug_insn 370 369 371 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":227:7 -1
     (nil))
(debug_insn 371 370 372 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":221:7 -1
     (nil))
(debug_insn 372 371 373 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":216:7 -1
     (nil))
(debug_insn 373 372 374 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":211:7 -1
     (nil))
(debug_insn 374 373 375 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":206:7 -1
     (nil))
(debug_insn 375 374 376 54 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":201:7 -1
     (nil))
(debug_insn 376 375 377 54 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":169:7 -1
     (nil))
(debug_insn 377 376 378 54 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":161:7 -1
     (nil))
(debug_insn 378 377 379 54 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 379 378 382 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":249:3 -1
     (nil))
(code_label 382 379 385 55 1 (nil) [0 uses])
(note 385 382 383 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 383 385 384 55 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":250:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ <retval> ])
        (nil)))
(insn 384 383 0 55 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":250:1 -1
     (nil))

;; Function LL_DMA_Init (LL_DMA_Init, funcdef_no=545, decl_uid=10656, cgraph_uid=549, symbol_order=549)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_DMA_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r126={1d,2u} r127={1d,2u} r135={1d,2u} r136={1d,1u} r138={1d,1u} r139={1d,1u,1e} r141={1d,1u} r146={1d,4u} r147={1d,1u,1e} r149={1d,1u} r150={1d,1u} r151={1d,11u} r152={1d,7u} r153={1d,20u} r154={1d,1u} r155={1d,3u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u,1e} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} 
;;    total ref usage 170{69d,98u,3e} in 125{125 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 126[26,26] 127[27,27] 135[28,28] 136[29,29] 138[30,30] 139[31,31] 141[32,32] 146[33,33] 147[34,34] 149[35,35] 150[36,36] 151[37,37] 152[38,38] 153[39,39] 154[40,40] 155[41,41] 156[42,42] 157[43,43] 158[44,44] 159[45,45] 160[46,46] 161[47,47] 162[48,48] 163[49,49] 164[50,50] 165[51,51] 166[52,52] 167[53,53] 168[54,54] 169[55,55] 170[56,56] 171[57,57] 172[58,58] 173[59,59] 174[60,60] 175[61,61] 176[62,62] 177[63,63] 178[64,64] 179[65,65] 180[66,66] 181[67,67] 182[68,68] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 126 127 135 136 138 139 141 146 147 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 126 127 135 136 138 139 141 146 147 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[24],103[25]
;; rd  gen 	(44) 0[0],126[26],127[27],135[28],136[29],138[30],139[31],141[32],146[33],147[34],149[35],150[36],151[37],152[38],153[39],154[40],155[41],156[42],157[43],158[44],159[45],160[46],161[47],162[48],163[49],164[50],165[51],166[52],167[53],168[54],169[55],170[56],171[57],172[58],173[59],174[60],175[61],176[62],177[63],178[64],179[65],180[66],181[67],182[68]
;; rd  kill	(45) 0[0,1],126[26],127[27],135[28],136[29],138[30],139[31],141[32],146[33],147[34],149[35],150[36],151[37],152[38],153[39],154[40],155[41],156[42],157[43],158[44],159[45],160[46],161[47],162[48],163[49],164[50],165[51],166[52],167[53],168[54],169[55],170[56],171[57],172[58],173[59],174[60],175[61],176[62],177[63],178[64],179[65],180[66],181[67],182[68]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u97(0){ d0(bb 2 insn 131) }u98(7){ d5(bb 0 insn -1) }u99(13){ d6(bb 0 insn -1) }u100(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 131) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 132 to worklist
  Adding insn 118 to worklist
  Adding insn 114 to worklist
  Adding insn 93 to worklist
  Adding insn 88 to worklist
  Adding insn 75 to worklist
  Adding insn 61 to worklist
  Adding insn 47 to worklist
  Adding insn 30 to worklist
Finished finding needed instructions:
  Adding insn 131 to worklist
Processing use of (reg 150 [ <retval> ]) in insn 131:
  Adding insn 124 to worklist
Processing use of (reg 151 [ DMAx ]) in insn 30:
  Adding insn 2 to worklist
Processing use of (reg 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ]) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 152 [ Channel ]) in insn 28:
  Adding insn 3 to worklist
Processing use of (reg 154) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 149 [ _41 ]) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 151 [ DMAx ]) in insn 47:
Processing use of (reg 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ]) in insn 47:
Processing use of (reg 167) in insn 46:
  Adding insn 43 to worklist
Processing use of (reg 169) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 147 [ _39 ]) in insn 45:
Processing use of (reg 170) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 165) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 168 [ DMA_InitStruct_19(D)->Priority ]) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 42:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 163) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 166 [ DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 40:
Processing use of (reg 161) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 164 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 38:
Processing use of (reg 159) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 162 [ DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode ]) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 36:
Processing use of (reg 156) in insn 35:
  Adding insn 33 to worklist
Processing use of (reg 160 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 34:
Processing use of (reg 157 [ DMA_InitStruct_19(D)->Direction ]) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 158 [ DMA_InitStruct_19(D)->Mode ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 32:
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 31:
Processing use of (reg 126 [ _14 ]) in insn 61:
  Adding insn 53 to worklist
Processing use of (reg 146 [ _38 ]) in insn 61:
  Adding insn 29 to worklist
Processing use of (reg 151 [ DMAx ]) in insn 29:
Processing use of (reg 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ]) in insn 29:
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 53:
Processing use of (reg 127 [ _15 ]) in insn 75:
  Adding insn 67 to worklist
Processing use of (reg 146 [ _38 ]) in insn 75:
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 67:
Processing use of (reg 146 [ _38 ]) in insn 88:
Processing use of (reg 141 [ _33 ]) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 146 [ _38 ]) in insn 93:
Processing use of (reg 171) in insn 92:
  Adding insn 90 to worklist
Processing use of (reg 173 [ DMA_InitStruct_19(D)->NbData ]) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 91:
Processing use of (reg 139 [ _31 ]) in insn 90:
Processing use of (reg 172) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 135 [ _27 ]) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 180) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 179) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 178) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 152 [ Channel ]) in insn 110:
Processing use of (reg 177 [ dmamux_ccr_offset ]) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 175) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 174) in insn 108:
  Adding insn 106 to worklist
Processing use of (reg 176) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 151 [ DMAx ]) in insn 106:
Processing use of (reg 135 [ _27 ]) in insn 118:
Processing use of (reg 138 [ _30 ]) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 181) in insn 117:
  Adding insn 115 to worklist
Processing use of (reg 182 [ DMA_InitStruct_19(D)->PeriphRequest ]) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 153 [ DMA_InitStruct ]) in insn 116:
Processing use of (reg 136 [ _28 ]) in insn 115:
Processing use of (reg 0 r0) in insn 132:
starting the processing of deferred insns
ending the processing of deferred insns


LL_DMA_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r126={1d,2u} r127={1d,2u} r135={1d,2u} r136={1d,1u} r138={1d,1u} r139={1d,1u,1e} r141={1d,1u} r146={1d,4u} r147={1d,1u,1e} r149={1d,1u} r150={1d,1u} r151={1d,11u} r152={1d,7u} r153={1d,20u} r154={1d,1u} r155={1d,3u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u,1e} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} 
;;    total ref usage 170{69d,98u,3e} in 125{125 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 134 2 (set (reg/v/f:SI 151 [ DMAx ])
        (reg:SI 0 r0 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":274:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ DMAx ])
        (nil)))
(debug_insn 134 2 3 2 (var_location:SI D#4 (reg/v/f:SI 151 [ DMAx ])) -1
     (nil))
(insn 3 134 4 2 (set (reg/v:SI 152 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":274:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 153 [ DMA_InitStruct ])
        (reg:SI 2 r2 [ DMA_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":274:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ DMA_InitStruct ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":276:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":279:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":280:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":281:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":282:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":283:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":284:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":285:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":286:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":287:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI DMAx (reg/v/f:SI 151 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 20 19 127 2 (var_location:SI Channel (reg/v:SI 152 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 127 20 128 2 (var_location:SI D#1 (ior:SI (ior:SI (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                    (const_int 8 [0x8])) [1 DMA_InitStruct_19(D)->Direction+0 S4 A32])
            (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                    (const_int 12 [0xc])) [1 DMA_InitStruct_19(D)->Mode+0 S4 A32]))
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 16 [0x10])) [1 DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":333:10 -1
     (nil))
(debug_insn 128 127 129 2 (var_location:SI D#2 (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
            (const_int 20 [0x14])) [1 DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":333:10 -1
     (nil))
(debug_insn 129 128 21 2 (var_location:SI D#3 (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
        (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":333:10 -1
     (nil))
(debug_insn 21 129 22 2 (var_location:SI Configuration (ior:SI (ior:SI (ior:SI (ior:SI (debug_expr:SI D#1)
                    (debug_expr:SI D#2))
                (mem:SI (debug_expr:SI D#3) [1 DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize+0 S4 A32]))
            (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                    (const_int 28 [0x1c])) [1 DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize+0 S4 A32]))
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 40 [0x28])) [1 DMA_InitStruct_19(D)->Priority+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":599:22 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":601:3 -1
     (nil))
(debug_insn 25 23 26 2 (var_location:SI dma_base_addr (reg/v/f:SI 151 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":601:12 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 -1
     (nil))
(insn 27 26 28 2 (set (reg/f:SI 154)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 154)
                    (reg/v:SI 152 [ Channel ])) [0 CHANNEL_OFFSET_TAB[Channel_21(D)]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 154)
        (nil)))
(insn 29 28 30 2 (set (reg/f:SI 146 [ _38 ])
        (plus:SI (reg:SI 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ])
            (reg/v/f:SI 151 [ DMAx ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 7 {*arm_addsi3}
     (nil))
(insn 30 29 31 2 (set (reg:SI 147 [ _39 ])
        (mem/v:SI (plus:SI (reg:SI 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ])
                (reg/v/f:SI 151 [ DMAx ])) [1 _38->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 2 (set (reg:SI 157 [ DMA_InitStruct_19(D)->Direction ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 8 [0x8])) [1 DMA_InitStruct_19(D)->Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:79 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 158 [ DMA_InitStruct_19(D)->Mode ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 12 [0xc])) [1 DMA_InitStruct_19(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:79 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 2 (set (reg:SI 156)
        (ior:SI (reg:SI 157 [ DMA_InitStruct_19(D)->Direction ])
            (reg:SI 158 [ DMA_InitStruct_19(D)->Mode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:79 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ DMA_InitStruct_19(D)->Mode ])
        (expr_list:REG_DEAD (reg:SI 157 [ DMA_InitStruct_19(D)->Direction ])
            (nil))))
(insn 34 33 35 2 (set (reg:SI 160 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 16 [0x10])) [1 DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":302:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 2 (set (reg:SI 159)
        (ior:SI (reg:SI 156)
            (reg:SI 160 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":302:64 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcIncMode ])
        (expr_list:REG_DEAD (reg:SI 156)
            (nil))))
(insn 36 35 37 2 (set (reg:SI 162 [ DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 20 [0x14])) [1 DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":303:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 2 (set (reg:SI 161)
        (ior:SI (reg:SI 159)
            (reg:SI 162 [ DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":303:64 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ DMA_InitStruct_19(D)->MemoryOrM2MDstIncMode ])
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))
(insn 38 37 39 2 (set (reg:SI 164 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 24 [0x18])) [1 DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":304:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 2 (set (reg:SI 163)
        (ior:SI (reg:SI 161)
            (reg:SI 164 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":304:64 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ DMA_InitStruct_19(D)->PeriphOrM2MSrcDataSize ])
        (expr_list:REG_DEAD (reg:SI 161)
            (nil))))
(insn 40 39 41 2 (set (reg:SI 166 [ DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 28 [0x1c])) [1 DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":305:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 2 (set (reg:SI 165)
        (ior:SI (reg:SI 163)
            (reg:SI 166 [ DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":305:64 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ DMA_InitStruct_19(D)->MemoryOrM2MDstDataSize ])
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))
(insn 42 41 43 2 (set (reg:SI 168 [ DMA_InitStruct_19(D)->Priority ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 40 [0x28])) [1 DMA_InitStruct_19(D)->Priority+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 2 (set (reg:SI 167)
        (ior:SI (reg:SI 165)
            (reg:SI 168 [ DMA_InitStruct_19(D)->Priority ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ DMA_InitStruct_19(D)->Priority ])
        (expr_list:REG_DEAD (reg:SI 165)
            (nil))))
(insn 44 43 45 2 (set (reg:SI 170)
        (const_int -32753 [0xffffffffffff800f])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 2 (set (reg:SI 169)
        (and:SI (reg:SI 147 [ _39 ])
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 147 [ _39 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 147 [ _39 ])
                    (const_int -32753 [0xffffffffffff800f]))
                (nil)))))
(insn 46 45 47 2 (set (reg:SI 149 [ _41 ])
        (ior:SI (reg:SI 167)
            (reg:SI 169))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg:SI 167)
            (nil))))
(insn 47 46 48 2 (set (mem/v:SI (plus:SI (reg:SI 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ])
                (reg/v/f:SI 151 [ DMAx ])) [1 _38->CCR+0 S4 A32])
        (reg:SI 149 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":602:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155 [ CHANNEL_OFFSET_TAB[Channel_21(D)] ])
        (expr_list:REG_DEAD (reg:SI 149 [ _41 ])
            (nil))))
(debug_insn 48 47 49 2 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 50 49 51 2 (var_location:SI Configuration (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI dma_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":301:3 -1
     (nil))
(debug_insn 52 51 53 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(insn 53 52 54 2 (set (reg:SI 126 [ _14 ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 4 [0x4])) [1 DMA_InitStruct_19(D)->MemoryOrM2MDstAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 54 53 55 2 (var_location:SI DMAx (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 55 54 56 2 (var_location:SI Channel (reg/v:SI 152 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 56 55 57 2 (var_location:SI MemoryAddress (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 57 56 58 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1092:22 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1094:3 -1
     (nil))
(debug_insn 59 58 60 2 (var_location:SI dma_base_addr (reg/v/f:SI 151 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1094:12 -1
     (nil))
(debug_insn 60 59 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1095:3 -1
     (nil))
(insn 61 60 62 2 (set (mem/v:SI (plus:SI (reg/f:SI 146 [ _38 ])
                (const_int 12 [0xc])) [1 _38->CMAR+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1095:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(debug_insn 62 61 63 2 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 63 62 64 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 64 63 65 2 (var_location:SI MemoryAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 65 64 66 2 (var_location:SI dma_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":313:3 -1
     (nil))
(debug_insn 66 65 67 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(insn 67 66 68 2 (set (reg:SI 127 [ _15 ])
        (mem:SI (reg/v/f:SI 153 [ DMA_InitStruct ]) [1 DMA_InitStruct_19(D)->PeriphOrM2MSrcAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 68 67 69 2 (var_location:SI DMAx (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 69 68 70 2 (var_location:SI Channel (reg/v:SI 152 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 70 69 71 2 (var_location:SI PeriphAddress (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 71 70 72 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1117:22 -1
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1119:3 -1
     (nil))
(debug_insn 73 72 74 2 (var_location:SI dma_base_addr (reg/v/f:SI 151 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1119:12 -1
     (nil))
(debug_insn 74 73 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1120:3 -1
     (nil))
(insn 75 74 76 2 (set (mem/v:SI (plus:SI (reg/f:SI 146 [ _38 ])
                (const_int 8 [0x8])) [1 _38->CPAR+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1120:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(debug_insn 76 75 77 2 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 77 76 78 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 78 77 79 2 (var_location:SI PeriphAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 79 78 80 2 (var_location:SI dma_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":319:3 -1
     (nil))
(debug_insn 80 79 81 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 81 80 82 2 (var_location:SI DMAx (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 82 81 83 2 (var_location:SI Channel (reg/v:SI 152 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 83 82 84 2 (var_location:SI NbData (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
            (const_int 32 [0x20])) [1 DMA_InitStruct_19(D)->NbData+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 84 83 85 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":997:22 -1
     (nil))
(debug_insn 85 84 86 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":999:3 -1
     (nil))
(debug_insn 86 85 87 2 (var_location:SI dma_base_addr (reg/v/f:SI 151 [ DMAx ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":999:12 -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 -1
     (nil))
(insn 88 87 89 2 (set (reg:SI 139 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 146 [ _38 ])
                (const_int 4 [0x4])) [1 _38->CNDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 2 (set (reg:SI 172)
        (const_int -65536 [0xffffffffffff0000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 91 2 (set (reg:SI 171)
        (and:SI (reg:SI 139 [ _31 ])
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 139 [ _31 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ _31 ])
                    (const_int -65536 [0xffffffffffff0000]))
                (nil)))))
(insn 91 90 92 2 (set (reg:SI 173 [ DMA_InitStruct_19(D)->NbData ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 32 [0x20])) [1 DMA_InitStruct_19(D)->NbData+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 2 (set (reg:SI 141 [ _33 ])
        (ior:SI (reg:SI 171)
            (reg:SI 173 [ DMA_InitStruct_19(D)->NbData ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ DMA_InitStruct_19(D)->NbData ])
        (expr_list:REG_DEAD (reg:SI 171)
            (nil))))
(insn 93 92 94 2 (set (mem/v:SI (plus:SI (reg/f:SI 146 [ _38 ])
                (const_int 4 [0x4])) [1 _38->CNDTR+0 S4 A32])
        (reg:SI 141 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1000:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146 [ _38 ])
        (expr_list:REG_DEAD (reg:SI 141 [ _33 ])
            (nil))))
(debug_insn 94 93 95 2 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 95 94 96 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 96 95 97 2 (var_location:SI NbData (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 97 96 98 2 (var_location:SI dma_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":325:3 -1
     (nil))
(debug_insn 98 97 99 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 99 98 100 2 (var_location:SI DMAx (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 100 99 101 2 (var_location:SI Channel (reg/v:SI 152 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 101 100 102 2 (var_location:SI PeriphRequest (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
            (const_int 36 [0x24])) [1 DMA_InitStruct_19(D)->PeriphRequest+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 102 101 103 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1406:22 -1
     (nil))
(debug_insn 103 102 104 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:3 -1
     (nil))
(debug_insn 104 103 105 2 (var_location:SI dmamux_ccr_offset (ashift:SI (xor:SI (lshiftrt:SI (reg/v/f:SI 151 [ DMAx ])
                (const_int 10 [0xa]))
            (const_int 1048704 [0x100080]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:12 -1
     (nil))
(debug_insn 105 104 106 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 -1
     (nil))
(insn 106 105 107 2 (set (reg:SI 174)
        (lshiftrt:SI (reg/v/f:SI 151 [ DMAx ])
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:68 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ DMAx ])
        (nil)))
(insn 107 106 108 2 (set (reg:SI 176)
        (const_int 1048704 [0x100080])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:68 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 2 (set (reg:SI 175)
        (xor:SI (reg:SI 174)
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:68 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 174)
            (expr_list:REG_EQUAL (xor:SI (reg:SI 174)
                    (const_int 1048704 [0x100080]))
                (nil)))))
(insn 109 108 110 2 (set (reg:SI 177 [ dmamux_ccr_offset ])
        (ashift:SI (reg:SI 175)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1408:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(insn 110 109 111 2 (set (reg:SI 178)
        (plus:SI (reg:SI 177 [ dmamux_ccr_offset ])
            (reg/v:SI 152 [ Channel ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 177 [ dmamux_ccr_offset ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ Channel ])
            (nil))))
(insn 111 110 112 2 (set (reg:SI 179)
        (ashift:SI (reg:SI 178)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 112 111 113 2 (set (reg:SI 180)
        (plus:SI (reg:SI 179)
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 113 112 114 2 (set (reg/f:SI 135 [ _27 ])
        (plus:SI (reg:SI 180)
            (const_int 133120 [0x20800]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(insn 114 113 115 2 (set (reg:SI 136 [ _28 ])
        (mem/v:SI (reg/f:SI 135 [ _27 ]) [1 _27->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 2 (set (reg:SI 181)
        (and:SI (reg:SI 136 [ _28 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _28 ])
        (nil)))
(insn 116 115 117 2 (set (reg:SI 182 [ DMA_InitStruct_19(D)->PeriphRequest ])
        (mem:SI (plus:SI (reg/v/f:SI 153 [ DMA_InitStruct ])
                (const_int 36 [0x24])) [1 DMA_InitStruct_19(D)->PeriphRequest+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 153 [ DMA_InitStruct ])
        (nil)))
(insn 117 116 118 2 (set (reg:SI 138 [ _30 ])
        (ior:SI (reg:SI 181)
            (reg:SI 182 [ DMA_InitStruct_19(D)->PeriphRequest ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ DMA_InitStruct_19(D)->PeriphRequest ])
        (expr_list:REG_DEAD (reg:SI 181)
            (nil))))
(insn 118 117 119 2 (set (mem/v:SI (reg/f:SI 135 [ _27 ]) [1 _27->CCR+0 S4 A32])
        (reg:SI 138 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h":1409:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _30 ])
        (expr_list:REG_DEAD (reg/f:SI 135 [ _27 ])
            (nil))))
(debug_insn 119 118 120 2 (var_location:SI DMAx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 120 119 121 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 121 120 122 2 (var_location:SI PeriphRequest (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 122 121 123 2 (var_location:SI dmamux_ccr_offset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":331:3 -1
     (nil))
(debug_insn 123 122 124 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":333:3 -1
     (nil))
(insn 124 123 131 2 (set (reg:SI 150 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":333:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 124 132 2 (set (reg/i:SI 0 r0)
        (reg:SI 150 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":334:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 132 131 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":334:1 -1
     (nil))

;; Function LL_DMA_StructInit (LL_DMA_StructInit, funcdef_no=546, decl_uid=10661, cgraph_uid=550, symbol_order=550)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_DMA_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,11u} r114={1d,11u} 
;;    total ref usage 57{27d,30u,0e} in 24{24 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(2) 113[25],114[26]
;; rd  kill	(2) 113[25],114[26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u27(7){ d4(bb 0 insn -1) }u28(13){ d5(bb 0 insn -1) }u29(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 114) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 11:
Processing use of (reg 114) in insn 11:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 14:
Processing use of (reg 114) in insn 14:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 17:
Processing use of (reg 114) in insn 17:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 20:
Processing use of (reg 114) in insn 20:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 23:
Processing use of (reg 114) in insn 23:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 26:
Processing use of (reg 114) in insn 26:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 29:
Processing use of (reg 114) in insn 29:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 32:
Processing use of (reg 114) in insn 32:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 35:
Processing use of (reg 114) in insn 35:
Processing use of (reg 113 [ DMA_InitStruct ]) in insn 38:
Processing use of (reg 114) in insn 38:
starting the processing of deferred insns
ending the processing of deferred insns


LL_DMA_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,11u} r114={1d,11u} 
;;    total ref usage 57{27d,30u,0e} in 24{24 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 113 [ DMA_InitStruct ])
        (reg:SI 0 r0 [ DMA_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":342:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ DMA_InitStruct ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":344:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":344:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ DMA_InitStruct ]) [1 DMA_InitStruct_2(D)->PeriphOrM2MSrcAddress+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":344:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":345:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 4 [0x4])) [1 DMA_InitStruct_2(D)->MemoryOrM2MDstAddress+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":345:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":346:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 8 [0x8])) [1 DMA_InitStruct_2(D)->Direction+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":346:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":347:3 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 12 [0xc])) [1 DMA_InitStruct_2(D)->Mode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":347:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":348:3 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 16 [0x10])) [1 DMA_InitStruct_2(D)->PeriphOrM2MSrcIncMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":348:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":349:3 -1
     (nil))
(insn 23 21 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 20 [0x14])) [1 DMA_InitStruct_2(D)->MemoryOrM2MDstIncMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":349:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":350:3 -1
     (nil))
(insn 26 24 27 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 24 [0x18])) [1 DMA_InitStruct_2(D)->PeriphOrM2MSrcDataSize+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":350:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":351:3 -1
     (nil))
(insn 29 27 30 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 28 [0x1c])) [1 DMA_InitStruct_2(D)->MemoryOrM2MDstDataSize+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":351:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 29 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":352:3 -1
     (nil))
(insn 32 30 33 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 32 [0x20])) [1 DMA_InitStruct_2(D)->NbData+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":352:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":353:3 -1
     (nil))
(insn 35 33 36 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 36 [0x24])) [1 DMA_InitStruct_2(D)->PeriphRequest+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":353:42 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 38 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":354:3 -1
     (nil))
(insn 38 36 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ DMA_InitStruct ])
                (const_int 40 [0x28])) [1 DMA_InitStruct_2(D)->Priority+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_dma.c":354:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ DMA_InitStruct ])
            (nil))))
