# A.5. Hardware interoperability, bits and pieces