// Seed: 3779262360
module module_0 (
    input wor id_0
);
  id_2(
      .id_0(1),
      .id_1(id_0),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_0),
      .id_5(1),
      .id_6(),
      .id_7(id_3),
      .id_8(1),
      .id_9()
  );
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    input tri id_3,
    input supply0 id_4,
    input wire id_5,
    input wire id_6,
    input supply1 id_7,
    output tri1 id_8,
    output tri id_9,
    output logic id_10,
    output wand id_11,
    output supply0 id_12,
    input wand id_13,
    output wor id_14,
    output wire id_15,
    input uwire id_16,
    input uwire id_17,
    input uwire id_18,
    output wor id_19,
    input wor id_20,
    output uwire id_21,
    input uwire id_22,
    input tri id_23
    , id_25
);
  assign id_8 = 1 + id_6 + id_3 == "";
  always begin
    id_10 <= id_25[1];
    id_21 = 1;
  end
  module_0(
      id_20
  ); id_26(
      .id_0(1'h0), .id_1(id_22)
  );
endmodule
