--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
@@ -77,6 +77,10 @@
 #define AR934X_WMAC_SIZE	0x20000
 #define AR934X_EHCI_BASE	0x1b000000
 #define AR934X_EHCI_SIZE	0x1000
+#define AR934X_DMA_BASE		(AR71XX_APB_BASE + 0x000A0000)
+#define AR934X_DMA_SIZE		0x6C
+#define AR934X_STEREO_BASE	(AR71XX_APB_BASE + 0x000B0000)
+#define AR934X_STEREO_SIZE	0x18
 
 /*
  * DDR_CTRL block
@@ -460,8 +464,29 @@
 #define AR934X_GPIO_REG_OUT_FUNC3	0x38
 #define AR934X_GPIO_REG_OUT_FUNC4	0x3c
 #define AR934X_GPIO_REG_OUT_FUNC5	0x40
+#define AR934X_GPIO_REG_IN_ENABLE0	0x44
+#define AR934X_GPIO_REG_IN_ENABLE1	0x48
+#define AR934X_GPIO_REG_IN_ENABLE2	0x4C
+#define AR934X_GPIO_REG_IN_ENABLE3	0x50
+#define AR934X_GPIO_REG_IN_ENABLE4	0x54
+#define AR934X_GPIO_REG_IN_ENABLE9	0x68
 #define AR934X_GPIO_REG_FUNC		0x6c
 
+#define AR934X_GPIO_OUT_MUX_I2S_CLK		12
+#define AR934X_GPIO_OUT_MUX_I2S_WS		13
+#define AR934X_GPIO_OUT_MUX_I2S_SD		14
+#define AR934X_GPIO_OUT_MUX_I2S_MCK		15
+#define AR934X_GPIO_OUT_MUX_SPDIF_OUT		25
+#define AR934X_GPIO_IN_MUX_SPI_MISO		0
+#define AR934X_GPIO_IN_MUX_UART0_SIN		1
+#define AR934X_GPIO_IN_MUX_I2S_WS		4
+#define AR934X_GPIO_IN_MUX_I2S_MIC_SD		5
+#define AR934X_GPIO_IN_MUX_I2S_CLK		6
+#define AR934X_GPIO_IN_MUX_I2S_MCK		7
+#define AR934X_GPIO_IN_MUX_I2S_ETH_RX_ERR	8
+#define AR934X_GPIO_IN_MUX_I2S_ETH_RX_COL	9
+#define AR934X_GPIO_IN_MUX_I2S_ETH_RX_CRS	10
+
 #define AR71XX_GPIO_COUNT		16
 #define AR7240_GPIO_COUNT		18
 #define AR7241_GPIO_COUNT		20
@@ -589,4 +614,75 @@
 #define AR934X_ETH_CFG_RMII_GMAC0_MASTER BIT(12)
 #define AR933X_ETH_CFG_SW_ACC_MSB_FIRST	BIT(13)
 
+/*
+ * DMA block (MBOX/PCM)
+ */
+#define AR934X_DMA_MBOX_FIFO				0x00
+#define AR934X_DMA_MBOX_FIFO_STATUS			0x08
+#define AR934X_DMA_SLIC_MBOX_FIFO_STATUS		0x0c
+#define AR934X_DMA_MBOX_DMA_POLICY			0x10
+
+#define AR934X_DMA_MBOX_DMA_POLICY_TX_FIFO_THRESH(x)	(0xf & x) << 4
+#define AR934X_DMA_MBOX_DMA_POLICY_TX_QUANTUM		BIT(3)
+#define AR934X_DMA_MBOX_DMA_POLICY_RX_QUANTUM		BIT(1)
+
+#define AR934X_DMA_SLIC_MBOX_DMA_POLICY			0x14
+#define AR934X_DMA_MBOX0_DMA_RX_DESCRIPTOR_BASE		0x18
+#define AR934X_DMA_MBOX0_DMA_RX_CONTROL			0x1c
+#define AR934X_DMA_MBOX0_DMA_TX_DESCRIPTOR_BASE		0x20
+#define AR934X_DMA_MBOX0_DMA_TX_CONTROL			0x24
+#define AR934X_DMA_MBOX1_DMA_RX_DESCRIPTOR_BASE		0x28
+#define AR934X_DMA_MBOX1_DMA_RX_CONTROL			0x2c
+#define AR934X_DMA_MBOX1_DMA_TX_DESCRIPTOR_BASE		0x30
+#define AR934X_DMA_MBOX1_DMA_TX_CONTROL			0x34
+#define AR934X_DMA_MBOX_FRAME				0x38
+#define AR934X_DMA_SLIC_MBOX_FRAME			0x3c
+#define AR934X_DMA_FIFO_TIMEOUT				0x40
+#define AR934X_DMA_MBOX_INT_STATUS			0x44
+
+#define AR934X_DMA_MBOX_INT_STATUS_RX_DMA_COMPLETE	BIT(10)
+#define AR934X_DMA_MBOX_INT_STATUS_TX_DMA_COMPLETE	BIT(6)
+
+#define AR934X_DMA_SLIC_MBOX_INT_STATUS			0x48
+#define AR934X_DMA_MBOX_INT_ENABLE			0x4c
+#define AR934X_DMA_SLIC_MBOX_INT_ENABLE			0x50
+#define AR934X_DMA_MBOX_FIFO_RESET			0x54
+#define AR934X_DMA_SLIC_MBOX_FIFO_RESET			0x58
+
+/*
+ * STEREO block
+ */
+#define	AR934X_STEREO_CONFIG				0x00
+
+#define	AR934X_STEREO_CONFIG_SPDIF_ENABLE		BIT(23)
+#define AR934X_STEREO_CONFIG_I2S_ENABLE			BIT(21)
+#define AR934X_STEREO_CONFIG_MIC_RESET			BIT(20)
+#define AR934X_STEREO_CONFIG_RESET			BIT(19)
+#define AR934X_STEREO_CONFIG_I2S_DELAY			BIT(18)
+#define AR934X_STEREO_CONFIG_PCM_SWAP			BIT(17)
+#define AR934X_STEREO_CONFIG_MIC_WORD_SIZE		BIT(16)
+#define AR934X_STEREO_CONFIG_STEREO_MONO(x)		(0x03 & x) << 14
+#define AR934X_STEREO_CONFIG_STEREO_MONO_STEREO		0
+#define AR934X_STEREO_CONFIG_STEREO_MONO_CH0		1
+#define AR934X_STEREO_CONFIG_STEREO_MONO_CH1		2
+
+#define AR934X_STEREO_CONFIG_DATA_WORD_SIZE(x)		(0x03 & x) << 12
+#define AR934X_STEREO_CONFIG_DATA_WORD_8		0
+#define AR934X_STEREO_CONFIG_DATA_WORD_16		1
+#define AR934X_STEREO_CONFIG_DATA_WORD_24		2
+#define AR934X_STEREO_CONFIG_DATA_WORD_32		3
+
+#define AR934X_STEREO_CONFIG_I2S_WORK_SIZE		BIT(11)
+#define AR934X_STEREO_CONFIG_MCK_SEL			BIT(10)
+#define AR934X_STEREO_CONFIG_SAMPLE_CNT_CLEAR_TYPE	BIT(9)
+#define AR934X_STEREO_CONFIG_MASTER			BIT(8)
+#define AR934X_STEREO_CONFIG_POSEDGE(x)			(0xff & x) << 0
+
+#define	AR934X_STEREO_VOLUME				0x04
+#define	AR934X_STEREO_MASTER_CLOCK			0x08
+#define	AR934X_STEREO_TX_SAMPLE_CNT_LSB			0x0c
+#define	AR934X_STEREO_TX_SAMPLE_CNT_MSB			0x10
+#define	AR934X_STEREO_RX_SAMPLE_CNT_LSB			0x14
+#define	AR934X_STEREO_RX_SAMPLE_CNT_MSB 		0x18
+
 #endif /* __ASM_MACH_AR71XX_REGS_H */
