// Seed: 4220392750
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    output uwire id_5,
    output supply1 id_6,
    input tri id_7,
    input tri id_8,
    input tri0 id_9,
    output wor id_10,
    input wand id_11,
    output tri0 id_12,
    input tri id_13
    , id_15
);
  always @(*) id_0 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wand id_3,
    output wire id_4
);
  assign id_1 = id_3;
  tri0 id_6;
  wire id_7;
  assign id_6 = 1 && 1;
  module_0(
      id_0, id_2, id_3, id_2, id_3, id_0, id_1, id_3, id_2, id_2, id_0, id_2, id_4, id_2
  );
  wire id_8;
endmodule
