{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513039397818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513039397825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 01:43:17 2017 " "Processing started: Tue Dec 12 01:43:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513039397825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513039397825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off praca -c praca " "Command: quartus_map --read_settings_files=on --write_settings_files=off praca -c praca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513039397825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513039398263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513039398264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plll/synthesis/plll.v 1 1 " "Found 1 design units, including 1 entities, in source file plll/synthesis/plll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLLL " "Found entity 1: PLLL" {  } { { "PLLL/synthesis/PLLL.v" "" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/PLLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513039412879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513039412879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plll/synthesis/submodules/plll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file plll/synthesis/submodules/plll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLLL_altpll_0_dffpipe_l2c " "Found entity 1: PLLL_altpll_0_dffpipe_l2c" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513039412882 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLLL_altpll_0_stdsync_sv6 " "Found entity 2: PLLL_altpll_0_stdsync_sv6" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513039412882 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLLL_altpll_0_altpll_ft22 " "Found entity 3: PLLL_altpll_0_altpll_ft22" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513039412882 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLLL_altpll_0 " "Found entity 4: PLLL_altpll_0" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513039412882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513039412882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "praca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file praca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRACA-MAIN " "Found design unit 1: PRACA-MAIN" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513039413388 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRACA " "Found entity 1: PRACA" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513039413388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513039413388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "Vhdl2.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513039413390 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "Vhdl2.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513039413390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513039413390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "praca " "Elaborating entity \"praca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513039413424 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESET praca.vhd(18) " "VHDL Signal Declaration warning at praca.vhd(18): used explicit default value for signal \"RESET\" because signal was never assigned a value" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1513039413425 "|praca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLL PLLL:C " "Elaborating entity \"PLLL\" for hierarchy \"PLLL:C\"" {  } { { "praca.vhd" "C" { Text "C:/intelFPGA_lite/praca/praca.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513039413426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLL_altpll_0 PLLL:C\|PLLL_altpll_0:altpll_0 " "Elaborating entity \"PLLL_altpll_0\" for hierarchy \"PLLL:C\|PLLL_altpll_0:altpll_0\"" {  } { { "PLLL/synthesis/PLLL.v" "altpll_0" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/PLLL.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513039413427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLL_altpll_0_stdsync_sv6 PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLLL_altpll_0_stdsync_sv6\" for hierarchy \"PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "stdsync2" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513039413429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLL_altpll_0_dffpipe_l2c PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_stdsync_sv6:stdsync2\|PLLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLLL_altpll_0_dffpipe_l2c\" for hierarchy \"PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_stdsync_sv6:stdsync2\|PLLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "dffpipe3" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513039413430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLL_altpll_0_altpll_ft22 PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_altpll_ft22:sd1 " "Elaborating entity \"PLLL_altpll_0_altpll_ft22\" for hierarchy \"PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_altpll_ft22:sd1\"" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "sd1" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513039413432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "praca.vhd" "C1" { Text "C:/intelFPGA_lite/praca/praca.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513039413433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513039414057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513039414622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513039414622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513039414660 "|PRACA|CLOCK_24[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513039414660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513039414660 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513039414660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513039414660 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1513039414660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513039414660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513039414673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 01:43:34 2017 " "Processing ended: Tue Dec 12 01:43:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513039414673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513039414673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513039414673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513039414673 ""}
