SpyGlass run started at 02:53:09 AM on Aug 30 2025 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vT-2022.06
Synopsys TestMAX(TM)
Last compiled on May 30 2022

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Shared library libspyglassrules-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Loading Shared library libCoreRules-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/libCoreRules-Linux4.spyso 
Loading Shared library libVeLint-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/libVeLint-Linux4.spyso 
Loading Shared library libLexRules-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/libLexRules-Linux4.spyso 
Loading Shared library libVhLint-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/libVhLint-Linux4.spyso 
Loading Shared library libVeMoreLint-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/morelint/libVeMoreLint-Linux4.spyso 
Loading Shared library libVeStarc-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc/libVeStarc-Linux4.spyso 
Loading Shared library libVhMoreLint-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/morelint/libVhMoreLint-Linux4.spyso 
Loading Shared library libVhStarc-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc/libVhStarc-Linux4.spyso 
Loading Shared library libvcs-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/simulation/libvcs-Linux4.spyso 
Loading Shared library libVeStarc2002-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc2002/libVeStarc2002-Linux4.spyso 
Loading Shared library libVhStarc2002-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc2002/libVhStarc2002-Linux4.spyso 
Loading Shared library libVmixedStarc2002-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc2002/libVmixedStarc2002-Linux4.spyso 
Loading Shared library libVeStarc2005-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc2005/libVeStarc2005-Linux4.spyso 
Loading Shared library libVmixedStarc2005-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc2005/libVmixedStarc2005-Linux4.spyso 
Loading Shared library libVhStarc2005-Linux4.spyso from /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/policies/starc2005/libVhStarc2005-Linux4.spyso 

------------------------------------------------------
      Table of Successfully Overloaded Rules
  RuleName            Language          PolicyName
   FieldName    Original Value/Overloaded Value
------------------------------------------------------
  STARC05-1.1.1.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.1.1     VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.1.2     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.1.1.2     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.1.1.5     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.1.1.5     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.1.1.10    Verilog           starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       1/1

  STARC05-1.1.1.10    VHDL              starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       1/1

  STARC05-1.1.2.2     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.2     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.3     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.4     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.4     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.5     Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-1.1.2.5     VHDL              starc2005
   SEVERITY:    NULL/Reference

  STARC05-1.1.2.6a    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.2.6a    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.2.6b    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.2.6b    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.3.1     Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-1.1.3.1     VHDL              starc2005
   SEVERITY:    NULL/Reference

  STARC05-1.1.4.7     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.4.7     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.5.2a    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2a    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2c    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2c    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.3     Verilog           starc2005
   SEVERITY:    Reference/Reference

  STARC05-1.1.5.3     VHDL              starc2005
   SEVERITY:    Reference/Reference

  STARC05-1.2.1.1a    Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.2.1.1b    Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.2.1.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.2.1.3     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.3.1.2     Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.2     VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.3     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.3.1.5a    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.5a    VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/1

  STARC05-1.3.1.5b    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.5b    VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/1

  STARC05-1.3.1.6     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.3.2.1a    Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.3.2.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.4.1.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.4.3.1c    Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.4.3.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.4.3.4     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.4.3.6     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.4.3.6     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.5.1.1     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-1.5.1.2     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.6.1.4     Verilog           starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  STARC05-1.6.1.4     VHDL              starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  Prereqs_STARC05-1.6.2.1  Verilog+VHDL      starc2005
   SEVERITY:    Data/Data

  STARC05-1.6.2.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-1.6.2.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1
   ORDER:       1/0

  STARC05-2.1.6.2     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.6.2     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.6.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.6.3     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.2.2.1     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.2.2.1     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.2.2.2a    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.2.2.2a    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.3.1.1     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.3.1.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.3.1.4     Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.3.1.4     VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.3.1.5a    Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.1.5a    VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.3.1     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.3.1     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.3.2a    Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.3.2a    VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.3.2b    Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.3.3.2b    VHDL              starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.3.5.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.3.6.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.4.1.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.4.1.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.4.1.3     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.4.1.4     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.4.1.5     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.5.1.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.5.1.4     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.5.1.6     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.5.1.7     Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.5.1.7     VHDL              starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.5.1.8     Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.5.1.8     VHDL              starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.5.2.1     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.6.1.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.6.1.3     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.6.2.1     Verilog           starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.6.2.1     VHDL              starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.7.1.3a    Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.7.1.3a    VHDL              starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.7.1.3b    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.7.1.3b    VHDL              starc2005
   SEVERITY:    Reference/Recommended3
   ORDER:       1/1

  STARC05-2.7.2.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.7.2.1     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.7.3.4     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.7.3.4     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.8.1.4     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.8.1.4     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.8.3.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.8.3.1     VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/1

  STARC05-2.9.1.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.9.1.1     VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.9.2.1     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.9.2.1     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.9.2.2     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       0/0

  STARC05-2.9.2.2     VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.9.2.4     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.9.2.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.10.6.6    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.10.6.6    VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/1

  STARC05-2.10.7.1    Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.7.1    VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.11.2.1    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.11.2.1    VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.11.3.1    Verilog           starc2005
   SEVERITY:    NULL/Reference
   ORDER:       1/0

  STARC05-2.11.3.1    VHDL              starc2005
   SEVERITY:    Recommended/Reference
   ORDER:       1/1

  STARC05-2.11.4.1    Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.11.4.1    VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.1.2.7     Verilog           starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  STARC05-3.1.2.7     VHDL              starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  STARC05-3.1.4.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.5     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.1.4.5     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.3.1.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.3.1.4a    Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.3.2.2     Verilog+VHDL      starc2005
   SEVERITY:    Recommended3/Recommended3
   ORDER:       1/0

  STARC05-3.3.2.3     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.3.3.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.3.6.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.5.3.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-3.5.3.1     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-3.5.6.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-3.5.6.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.1.4.5     Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-1.4.4.2     Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.1.3.2     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.3.5     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.4.1     Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.1.4.5     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.4.6a    Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.4.6b    Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.5.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.1.6.4     Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.1.6.5     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.2.2.2b    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.2.3.1     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.2.3.2     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.2.3.3     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.1.5b    Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.1.6     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.2.1     Verilog           starc2005
   SEVERITY:    Caution/Reference

  STARC05-2.3.4.2     Verilog           starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.5.1.9     Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.7.4.3     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.1.5     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.1.6     Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.8.3.5     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.8.3.7     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.8.4.1a    Verilog           starc2005
   SEVERITY:    NULL/Reference
   ORDER:       1/0

  STARC05-2.8.4.1b    Verilog           starc2005
   SEVERITY:    Caution/Reference
   ORDER:       1/0

  STARC05-2.8.4.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.8.4.4     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.8.5.1     Verilog           starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.8.5.2     Verilog           starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.8.5.3     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.5.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.9.1.2a    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2b    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2c    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2d    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.10.1.7    Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.2.3    Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.10.3.2a   Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.10.3.2b   Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.10.3.2c   Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.10.3.5    Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.10.3.6    Verilog           starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  STARC05-2.10.5.5    Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.10.6.1    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.11.4.2    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.3.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.1.3.4a    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.3.4b    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.2.2.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.2.2.5     Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-3.2.2.7     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.2.3.2     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.2.4.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-3.5.6.7     Verilog           starc2005
   SEVERITY:    Recommended3/Recommended3

  STARC05-2.10.3.7    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.1.3vb   VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.1.4.1vb   VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.6.4     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.1.3     VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.1.2.6     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.3.3     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.7.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       0/1

  STARC05-2.1.7.3     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-2.1.8.1     VHDL              starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.1.8.2     VHDL              starc2005
   SEVERITY:    NULL/Reference
   ORDER:       1/0

  STARC05-2.1.8.4     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.8.5a    VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.8.5b    VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.8.6     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.8.9     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.8.10    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.1.9.4     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.9.5     VHDL              starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  STARC05-2.1.10.1    VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.2    VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.3    VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.4    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.5    VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.6    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.8    VHDL              starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.1.10.9    VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.10.10   VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.11   VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.12   VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.10.13   VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.8     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.1.9     VHDL              starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.3.2.4     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.9.3.1     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.10.1.2    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.10.1.3    VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.4.3    VHDL              starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-2.10.4.7    VHDL              starc2005
   SEVERITY:    Recommended2/Recommended2

  STARC05-2.10.4.8    VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.10.7.2    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.11.5.2    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-3.1.3.5     VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-3.1.6.1     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-3.1.6.2     VHDL              starc2005
   SEVERITY:    Caution/Reference

  STARC05-3.2.3.3     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.2.4.1     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.5.6.3a    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-3.5.6.3b    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC02-1.1.5.1     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.1     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.3     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.3     VHDL              ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.4     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.4     VHDL              ---
   SEVERITY:    Reference/Reference

  Prereqs_STARC02-1.6.2.1  Verilog+VHDL      ---
   SEVERITY:    Data/Data

  STARC02-1.6.2.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.2.1.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Reference

  STARC02-2.4.1.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.5.1.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.2.1.1a    Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.2.1.1b    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.2.1.3     Verilog+VHDL      ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.3.1.3     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.3.1.6     Verilog+VHDL      ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.3.2.1a    Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.3.2.1b    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.3.2.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.4.1.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.4.3.1a    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.4.3.1b    Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.4.3.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.4.3.4     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.5.1.1     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.5.1.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.5.1.5     Verilog+VHDL      ---
   SEVERITY:    Recommended/Reference

  STARC02-1.6.1.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.6.1.2     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.6.2.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.6.2.2a    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.6.3.1     Verilog+VHDL      ---
   SEVERITY:    Reference/Reference

  STARC02-1.6.3.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.5.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.3.6.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.5.1.4     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.5.2.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.4.5     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.1.4.5     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.3.1.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.3.1.4a    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.1.1.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.2     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.3a    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.3a    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.8     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.1.8     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.1.10    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.10    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.2.2     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.2     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.3     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.3     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.4     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.4     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.6a    Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.2.6a    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.2.6b    Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.2.6b    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.4.2     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.4.2     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.4.6     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.4.6     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.4.7     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.4.7     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.4.8     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.4.8     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.4.9     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.4.9     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.3.1.2     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.3.1.2     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.6.1.4     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.6.1.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.1.1     Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-2.1.1.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.1.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.1.2     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.3.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.3.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.3.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.1.3.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.6.1     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.1.6.1     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.6.2     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.6.2     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.6.3     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.6.3     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.2.2.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.2.2.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.1.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.2a    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2a    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.1.2b    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2b    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.1.2c    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2c    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.1.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.2.2     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.2.2     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.3.3.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.3.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.3.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.3.2     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.6.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.6.2a    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.3.6.2b    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.3.6.2b    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.5.1.5a    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.5.1.5a    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.6.1.3     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.6.1.3     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.6.2.1     Verilog           ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.6.2.1     VHDL              ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.6.2.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.6.2.2     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.7.1.3a    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.1.3a    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.1.3b    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.1.3b    VHDL              ---
   SEVERITY:    Reference/Recommended1

  STARC02-2.7.2.1     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.2.1     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.3.1a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1a    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1b    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1b    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.7.3.3a    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3a    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3b    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3b    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.3.3c    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3c    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.8.1.4     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.8.1.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.8.3.1     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.8.3.1     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.9.1.1     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.9.1.1     VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.9.2.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.9.2.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.9.2.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.9.2.2     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.9.2.3     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.9.2.3     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.9.2.4     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.9.2.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.3.1    Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.10.3.1    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.10.6.5    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.6.5    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.11.1.4    Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.11.1.4    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.11.2.1    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.2.1    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.3.1    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.3.1    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.4.1    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.4.1    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.1.4.4     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.4.4     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.5.2     Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-3.1.5.2     VHDL              ---
   SEVERITY:    NULL/Reference

  STARC02-3.2.2.1     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.2.2.1     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.2.3.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.2.3.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-3.5.6.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.2a    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.4     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.4     VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.3.4.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.4.1     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.4.1.3     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.4.1.3     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.5.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2a    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2c    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2c    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.2a    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.3.2b    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.3.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.1.1     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.1.1     VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.1.5     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.5     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.3.1.5a    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.3.1.5a    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.3.1.5b    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.3.1.5b    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.6.1.4     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.6.1.4     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.1.2.7     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.1.2.7     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.1.4.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.4.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.5.3.1     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-3.5.3.1     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-3.2.3.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.2.4.3     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.1.6     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.4.5     Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-2.1.3.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.3.5     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.4.5     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.4.6a    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.4.6b    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.5.3     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.1.6.4     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.2.3.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.2.3.3     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.1.5b    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.1.6     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.4.2     Verilog           ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.7.4.3     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.1.3     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.8.1.5     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.1.6     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.8.3.4a    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.8.3.4b    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.8.3.5     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.8.4.1a    Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-2.8.4.1b    Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-2.8.4.3     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.8.4.4     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.8.5.1     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.8.5.2     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.8.5.3     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.5.4     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.9.1.2a    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2b    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2c    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2d    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.1.4b   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.1.4c   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.2.3    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.2a   Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.2b   Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.2c   Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.5    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.6    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.10.4.5    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.10.5.1    Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-2.10.6.1    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.4.2    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.1     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.1.3.4a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.4     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-3.2.2.5     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-3.5.2.1     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.2.3.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.2.1     Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-1.4.4.1     Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-1.1.4.4     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-3.1.3.4b    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.7     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.1.3b    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.6.1     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.6.4     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.3.3     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.7.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.7.3     VHDL              ---
   SEVERITY:    Recommended/Reference

  STARC02-2.1.8.1     VHDL              ---
   SEVERITY:    NULL/Reference

  STARC02-2.1.8.2     VHDL              ---
   SEVERITY:    NULL/Reference

  STARC02-2.1.8.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.8.5a    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.8.5b    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.8.6     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.8.9     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.8.10    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.1.9.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.9.5     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.10.1    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.10.2    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.10.3    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.10.4    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.5    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.10.6    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.8    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.3.1.8     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.2.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.5.1.5b    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.8.3.3     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.9.3.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.10.1.2    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.10.4.3    VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.10.7.2    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.11.1.1    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.5.2    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-3.1.3.2c    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.1.6.1     VHDL              ---
   SEVERITY:    Recommended/Reference

  STARC02-3.1.6.2     VHDL              ---
   SEVERITY:    Caution/Reference

  STARC02-3.2.3.3     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.5.6.2b    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.3a    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.1.4.1b    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-3.5.6.3b    VHDL              ---
   SEVERITY:    Recommended/Recommended2
------------------------------------------------------

##build_id : T-2022.06
##system   : Linux mavenserver-RH3 4.18.0-553.70.1.el8_10.x86_64 #1 SMP Tue Aug 12 13:09:16 EDT 2025 x86_64
##cwd      : /home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -nl \
             -batch \
             -top 'msrv32_top' \
             -lib dware /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dware/lib \
             -lib gtech /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/gtech/lib \
             -lib dw01 /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw01/lib \
             -lib dw02 /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw02/lib \
             -lib dw03 /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw03/lib \
             -lib dw04 /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw04/lib \
             -lib dw05 /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw05/lib \
             -lib dw06 /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/packages/DW/linux64/packages/dw/dw06/lib \
             -lib WORK /home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/WORK \
             -rules='STARC05-2.10.1.4b,STARC05-2.10.1.4a,STARC05-2.3.1.2c,STARC05-2.1.3.1,STARC05-2.1.6.5,STARC05-2.11.3.1,STARC05-2.3.3.1,STARC05-2.10.3.2a,STARC05-2.10.2.3,STARC05-2.3.1.6,STARC05-2.3.1.5b,STARC05-2.2.3.3,STARC05-2.1.5.3,STARC05-2.1.4.5,sim_race02,NoXInCase-ML,ParamWidthMismatch-ML,NoAssignX-ML,PragmaComments-ML,ReportPortInfo-ML,W528,W505,W467,W424,W421,W398,W293,W287b,W287a,W240,W71,W110a,mixedsenselist,W416,W292,W156,W123,W122,W116,W422,W502,W499,W486,W481b,W481a,W480,W426,W415a,W362,W352,W337,W317,W289,W263,W224,W218,W216,W215,W66,W19,W496b,W496a,W110,bothedges,badimplicitSM4,badimplicitSM2,badimplicitSM1,W442f,W442c,W442b,W442a,W339a' \
             -wdir '/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0' \
             -mixed \
             -enableSV \
             -policy='lint,morelint,simulation,starc2005' \
             +incdir+./+ \
             -noreport \
             --perflog \
             -allow_non_lrm \
             --goal_info 'VC_GOAL0@' \
             -use_vcs_compile \
             -projectwdir '/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0' \
             -templatedir '/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass' \
             -check_celldefine \
             --template_info 'VC_GOAL0' \
             -prefer_tech_lib \
             -ignore_pgpin 'true' \
             --disable_sgom_db \
             -disable_html_report 'html,datasheet,dashboard' \
             -allow_module_override \
             -allow_celldefine_as_top \
             -suppress_verilog_rules 'W505,W467,W424,W293,W422,W481b,W481a,W426,W289,W218,W216,W215,W66,bothedges,badimplicitSM4,badimplicitSM2,badimplicitSM1,W442f,W442c,W442b,W442a' \
             -existing_vir_dump_path '/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/.internal/design/' \
             -enable_generate_label_naming \
             -enable_detailed_hierarchy \
             --disable_internal_waivers_gen \
             -check_static_value=no \
             -checkfullbus=W240,W528 \
             -checkfullrecord=W123,W240,W528 \
             -checkfullstruct=no \
             -disable_rtl_deadcode=no \
             -filter_mark_open=no \
             -handle_shift_op=no \
             -ignoreModuleInstance=yes \
             -no_strict=no \
             -nocheckoverflow='STARC05-2.1.3.1,STARC05-2.10.3.2a,W110,W116,W263,W362,W416,W486' \
             -report_only_from_one_hierarchy=no \
             -strict=no \
             -use_lrm_width=no \
             -64bit 
##verbosity level   : 2
##exact cmdline arg : -batch -project /home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0.prj -goal VC_GOAL0 -64bit
##spyglass_run.csh begins :
;	cd /home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting
;	setenv ATRENTA_LICENSE_FILE 27020@mavenserver-rh1:27021@mavenserver-RH2
;	setenv SPYGLASS_LD_PRELOAD /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/lib/libreplacemalloc.so
;	setenv SPYGLASS_DW_PATH /home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/dw_support
;	/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/SG_COMPAT/SPYGLASS_HOME/bin/spyglass  -batch -project /home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0.prj -goal VC_GOAL0 -64bit
##spyglass_run.csh ends
##files    :
RTL SGDC checks have been disabled as synthesis is not happening in the run.

INFO [6]    Work Directory '/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/WORK' does not exist.

INFO [75]    Creating the Work Directory '/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/WORK/64' for 64bit  precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 1 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 2 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 3 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 4 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 5 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 6 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 7 of total 211) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_clock05 (Rule 8 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 9 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 10 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 11 of total 211) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule SGDC_require_value03 (Rule 12 of total 211) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_voltagedomain05 (Rule 13 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_voltagedomain06 (Rule 14 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 15 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 16 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_supply01 (Rule 17 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 18 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 19 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 20 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 21 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 22 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 23 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 24 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 25 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 26 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 27 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 28 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 29 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 30 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 31 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 32 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 33 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 34 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 35 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 36 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 37 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 38 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 39 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 40 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 41 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 42 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_ungroup01 (Rule 43 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 44 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_abstract_port14 (Rule 45 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_abstract_port15 (Rule 46 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 47 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 48 of total 211) .... done (Time = 0.00s, Memory = 112.0K)
Checking Rule CMD_ignorelibs01 (Rule 49 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 50 of total 211) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule W442a (Rule 51 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442b (Rule 52 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442c (Rule 53 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442f (Rule 54 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 55 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM1 (Rule 56 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM2 (Rule 57 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM4 (Rule 58 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule bothedges (Rule 59 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 60 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PragmaComments-ML (Rule 61 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.2c (Rule 62 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.6.5 (Rule 63 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 64 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 65 of total 211) .... done (Time = 0.00s, Memory = 0.0K)

 Analysis started using vcs ...
Checking Rule VCSRunSummary (Rule 66 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 2 sec, 1.40 sec, 437136 KB, 1085400 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 2 sec, 1.40 sec, 437136 KB, 1085400 KB
Loading hierarchy for module 'msrv32_top' ... done
 Elaborating Top Verilog Design Unit 'msrv32_top' ..... done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 2 sec, 1.41 sec, 504296 KB, 1150952 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 0.02 sec, 67160 KB, 65552 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 2 sec, 1.41 sec, 504296 KB, 1150952 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0.00 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 2 sec, 1.41 sec, 504296 KB, 1150952 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 0.00 sec, 0 KB, 0 KB
Checking Rule ElabSummary (Rule 67 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule DumpDesignFilesForVCS (Rule 68 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 69 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating SGDC file "/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0/spyglass_spysch/constraint/pragma2Constraint.sgdc" from pragmas in HDL source files ....
 Generating WAIVER file "/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule SGDC_waive37 (Rule 70 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DetectTopDesignUnits (Rule 71 of total 211) Detected 1 top level design units: 
     msrv32_top
 .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 72 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 73 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 74 of total 211) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule HdlLibDuCheck (Rule 75 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RtlDesignInfo (Rule 76 of total 211)
##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 29
##SGDEBUG: RTL statistics for Verilog design units:
##SGDEBUG[BENCHMARK_DATA]: RTL Ports = 333 4223 176
##SGDEBUG[BENCHMARK_DATA]: RTL Insts = 127
##SGDEBUG[BENCHMARK_DATA]: RTL Nets = 185 2323 95
##SGDEBUG[BENCHMARK_DATA]: RTL Terms = 514 3984 168

##SGDEBUG: NOTE: Following estimated data is applicable for structural designs only.
##SGDEBUG:     In case of RTL designs, this data may differ significantly from the actual figure.
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Insts = 27
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Nets = 1463
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Terms = 3684
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Paths = 2
 .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W339a (Rule 77 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W416 (Rule 78 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 79 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W110a (Rule 80 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule preReq_vhdlPragmaComment (Rule 81 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 82 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 83 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 84 of total 211) .... done (Time = 0.00s, Memory = 24.0K)
Checking Rule SGDC_waive27 (Rule 85 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 86 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W317 (Rule 87 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W422 (Rule 88 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W426 (Rule 89 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W480 (Rule 90 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W481a (Rule 91 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W481b (Rule 92 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W422 (Rule 93 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W292 (Rule 94 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W71 (Rule 95 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W287b (Rule 96 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W293 (Rule 97 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W398 (Rule 98 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 99 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W424 (Rule 100 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W467 (Rule 101 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_CheckTimeUnitandPrecision-ML (Rule 102 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.5b (Rule 103 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.3.1 (Rule 104 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.3.1 (Rule 105 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.11.3.1 (Rule 106 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_top
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 40.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -24.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_pc
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_reg_block_1
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_imm_generator
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_immediate_adder
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_integer_file
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_wr_en_generator
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_instruction_mux
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_branch_unit
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_decoder
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 48.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_machine_control
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_csr_file
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit data_wr_mux_unit
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit csr_data_mux_unit
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit mstatus_reg
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit misa_and_pre_data
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit mie_reg
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit mtvec_reg
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit mepc_and_mscratch_reg
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit mcause_reg
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit mip_reg
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit mtval_reg
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit machine_counter_setup
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit machine_counter
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_reg_block2
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_store_unit
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_load_unit
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_alu
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_wb_mux_sel_unit
    Checking Rule W110 (Rule 107 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 108 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 109 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 110 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 111 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 112 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 113 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 114 of total 211) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 115 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 116 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 117 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 118 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 119 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 120 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 121 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 122 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 123 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 124 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 125 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 126 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 127 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 128 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 129 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 130 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 131 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 134 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 135 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 136 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 137 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 138 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 139 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 140 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 141 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 142 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 143 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 144 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 145 of total 211) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 146 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 147 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 148 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 149 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 150 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 151 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 152 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 153 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 154 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 155 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 156 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 157 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 158 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 159 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 160 of total 211) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 161 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 162 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 163 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 164 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit msrv32_top
Checking ELABDU Rules for designUnit msrv32_pc
Checking ELABDU Rules for designUnit msrv32_reg_block_1
Checking ELABDU Rules for designUnit msrv32_imm_generator
Checking ELABDU Rules for designUnit msrv32_immediate_adder
Checking ELABDU Rules for designUnit msrv32_integer_file
Checking ELABDU Rules for designUnit msrv32_wr_en_generator
Checking ELABDU Rules for designUnit msrv32_instruction_mux
Checking ELABDU Rules for designUnit msrv32_branch_unit
Checking ELABDU Rules for designUnit msrv32_decoder
Checking ELABDU Rules for designUnit msrv32_machine_control
Checking ELABDU Rules for designUnit msrv32_csr_file
Checking ELABDU Rules for designUnit data_wr_mux_unit
Checking ELABDU Rules for designUnit csr_data_mux_unit
Checking ELABDU Rules for designUnit mstatus_reg
Checking ELABDU Rules for designUnit misa_and_pre_data
Checking ELABDU Rules for designUnit mie_reg
Checking ELABDU Rules for designUnit mtvec_reg
Checking ELABDU Rules for designUnit mepc_and_mscratch_reg
Checking ELABDU Rules for designUnit mcause_reg
Checking ELABDU Rules for designUnit mip_reg
Checking ELABDU Rules for designUnit mtval_reg
Checking ELABDU Rules for designUnit machine_counter_setup
Checking ELABDU Rules for designUnit machine_counter
Checking ELABDU Rules for designUnit msrv32_reg_block2
Checking ELABDU Rules for designUnit msrv32_store_unit
Checking ELABDU Rules for designUnit msrv32_load_unit
Checking ELABDU Rules for designUnit msrv32_alu
Checking ELABDU Rules for designUnit msrv32_wb_mux_sel_unit
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Lexical Checker started: 2 sec, 1.91 sec, 503112 KB, 1150980 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Lexical Checker started: 0 sec, 0.50 sec, -1184 KB, 28 KB
Checking Lexical Rules for file ../rtl/msrv32_alu.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_branch_unit.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_decoder.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_imm_generator.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_immediate_adder.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_instruction_mux.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_integer_file.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_load_unit.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_pc.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_reg_block2.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_reg_block_1.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_store_unit.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 96.0K)
Checking Lexical Rules for file ../rtl/msrv32_top.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/msrv32_wb_mux_sel_unit.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/msrv32_wr_en_generator.sv
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/csr_data_mux_unit.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/data_wr_mux_unit.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/machine_counter.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/machine_counter_setup.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/mcause_reg.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/mepc_and_mscratch_reg.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/mie_reg.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/mip_reg.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/misa_and_pre_data.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/msrv32_csr_file.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/msrv32_machine_control.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/mstatus_reg.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/mtval_reg.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
Checking Lexical Rules for file ../rtl/mtvec_reg.v
    Checking Rule ReportPortInfo-ML (Rule 165 of total 211) .... done (Time = 0.00s, Memory = 104.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Lexical Checker finished: 2 sec, 1.94 sec, 503256 KB, 1150980 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Lexical Checker finished: 0 sec, 0.03 sec, 144 KB, 0 KB
Checking Rule SGDC_waive24 (Rule 166 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive25 (Rule 167 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 168 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 169 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkCMD_mthresh (Rule 170 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AnalyzeBBox (Rule 171 of total 211) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 69 of total 211) .... done (Time = 0.00s, Memory = 0.0K)

Generating data for Console...
##SGDEBUG [PEAK_VMSIZE_END_RULE]: 1150980 KB for entire run at 'W123' stage
##SGDEBUG [PEAK_SWAP_MEMORY_END_RULE]: 0 KB for entire run
##SGDEBUG [VMPEAK_MEMORY]: 1150980 KB for entire run
##SGDEBUG [PEAK_RSS_MEMORY]: 439764 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 2 sec, 1.99 sec, 501448 KB, 1150980 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 0 sec, 0.05 sec, -1808 KB, 0 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE                DEFAULT VALUE
-------------------------------------------------------------------------------------
	-W416_vhdl_only                                    no                   no
	-allow_clk_in_condition                            no                   no
	-allow_clock_on_output_port                        no                   no
	-attach_violation_tag                              no                   no
	-checkOperatorOverload                             yes                  yes
	-check_clock_group_violations                      no                   no
	-check_concat_max_width                            no                   no
	-check_enum_decl                                   no                   no
	-check_gate_primitives                             no                   no
	-check_genvar                                      no                   no
	-check_implicit_senselist                          no                   no
	-check_initialization_assignment                   no                   no
	-check_inst_connections                            no                   no
	-check_parameter                                   no                   no
	-check_sequential                                  no                   no
	-check_shifted_only                                no                   no
	-check_sign_extend                                 no                   no
	-check_xassign_casedefault                         no                   no
	-checkblocking                                     no                   no
	-checkfullbus                                      W240,W528            no
	-checkfullrecord                                   W123,W240,W528       no
	-checkfullstruct                                   no                   no
	-checknonblocking                                  no                   no
	-considerInoutAsOutput                             no                   no
	-debug_proc                                        no                   no
	-disable_signal_usage_report                       no                   no
	-do_not_run_W71                                    no                   no
	-dump_array_bits                                   no                   no
	-evaluate_for_loops                                no                   no
	-filter_mark_open                                  no                   no
	-force_genclk_for_txv                              no                   no
	-handle_large_bus                                  no                   no
	-handle_shift_op                                   no                   no
	-handle_static_caselabels                          no                   no
	-ignoreModuleInstance                              yes                  no
	-ignoreSeqProcess                                  no                   no
	-ignore_auto_function_return                       no                   no
	-ignore_bitwiseor_assignment                       no                   no
	-ignore_concat_expr                                no                   no
	-ignore_explicit_ports                             no                   no
	-ignore_forloop_indexes                            no                   no
	-ignore_fullcase_default                           no                   no
	-ignore_hier_scope_var                             no                   no
	-ignore_if_case_statement                          no                   no
	-ignore_integer                                    no                   no
	-ignore_integer_constant_labels                    no                   no
	-ignore_interface_locals                           no                   no
	-ignore_mult_and_div                               no                   no
	-ignore_multi_assign_in_forloop                    no                   no
	-ignore_multi_assign_in_genforblock                no                   no
	-ignore_nonBlockCondition                          no                   no
	-ignore_nonstatic_counter                          no                   no
	-ignore_param_case_condition                       no                   no
	-ignore_parameter                                  no                   no
	-ignore_reinitialization                           no                   no
	-ignore_wildcard_operators                         no                   no
	-ignore_within_range_labels                        no                   no
	-library_gen_clock_naming                          yes                  yes
	-netlist_clock_polarity                            yes                  yes
	-nocheck_always_init                               no                   no
	-not_used_signal                                   nil                  nil
	-populate_comboelements_for_minmax_in_fromto       no                   no
	-post_clock_group_population                       no                   no
	-pragma_list_ml                                    synopsys             synopsys
	-preserve_path                                     no                   no
	-pt                                                no                   yes
	-report_all_connections                            no                   no
	-report_all_messages                               no                   no
	-report_blackbox_inst                              no                   no
	-report_hierarchy                                  no                   no
	-report_only_bitwise                               no                   no
	-report_single_violation                           no                   no
	-report_static_assign                              no                   no
	-report_struct_name_only                           no                   no
	-report_violation_type                             both                 both
	-reportconstassign                                 no                   no
	-reportsimilarassgn                                no                   no
	-show_all_sdc_violations                           no                   no
	-show_sdc_progress                                 no                   no
	-sign_extend_func_names                            EXTEND,resize        EXTEND,resize
	-simplesense                                       no                   no
	-suppress_sdc_violation_in_abstract                no                   no
	-tc_cache_empty_collections                        no                   no
	-tc_disable_caching                                no                   no
	-tc_disable_ignored_command_dump                   yes                  yes
	-tc_enable_sdc_393                                 no                   no
	-tc_ignored_commands                               unspecified          unspecified
	-tc_stop_parsing_ignored_commands                  yes                  yes
	-traverse_function                                 no                   no
	-truncate_through                                  yes                  yes
	-use_carry_bit                                     W164a,W164b          W164a,W164b
	-use_natural_width                                 no                   no
	-write_sdc                                         no                   no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 STARC05-2.2.2.2a     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-3.1.3.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.1.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.7.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.4.1      (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.1.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.8     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.7     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.9      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.13    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.12    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.11    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.10    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.9     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.6      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.2b     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.2.2.2a     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.3.1.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-3.5.6.7      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-2.10.7.1     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.5     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.3.7     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.7     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.8.3.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.5.1.9      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.3.1.5a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.3.2.3                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.2.1.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.3.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.6.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.6                starc2005       No             - VSDU           -               
 STARC05-3.3.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.4.1.5                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.10.6.6     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.6.6     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.5.1.8      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.5.1.8      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.5.1.7      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.5.1.7      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.4.1.4                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.6      (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-1.4.3.6      (Verilog) starc2005       No             - RTLDU          -               
 STARC05-3.3.1.4a               starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.1.4.5      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.1.4.5      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-2.3.6.1                starc2005       No             - VSDU           -               
 Prereqs_STARC-2.3.6.1          starc           No             - ELABDU         -               
 STARC05-2.5.2.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.4                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.3.5.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.3.3.2b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.3.2b     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-1.6.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.5.1.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.5.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.4                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.1c               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.2.2_prereq           starc           No             - SETUP          -               
 STARC05-1.3.2.1a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.1.6                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.1.3                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.2.1.3                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.2.1.1b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.2.1.1a               starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.4.1.2                starc2005       No             - VSDU           -               
 STARC05-1.6.2.1                starc2005       No             - VSDU           -               
 Prereqs_STARC05-1.6.2.1        starc2005       No             - RTLDULIST      -               
 STARC05-1.1.5.3      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-1.1.5.3      (Verilog) starc2005       No             - VSDU           -               
 STARC05-3.5.6.3b     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.5.3.1      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.1.4.3      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.1.2.7      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-1.3.1.5b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.3.1.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.5      (VHDL   ) starc2005       No             - LEXICAL        -               
 preReq_ConsCase      (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.4.1vb    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-1.1.1.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.5.2c     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.2a     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.4.1.3      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-3.5.6.4      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.5.6.3a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.3.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.6.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.6.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.4.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.11.5.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.11.4.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.11.2.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.7.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.1.2     (VHDL   ) starc2005       No             - SETUP          -               
 STARC05-2.9.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.9.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.9.1.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.1.3b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.1.3a     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.6.2.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.6.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.3.2a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.8      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.1.10.8     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.6     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.5     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.4     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.9.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.9.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.8.9      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.8.10     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.8.6      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.8.5b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.8.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.8.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.8.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.8.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.7.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.7.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.6.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.6.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.6.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.3.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.6.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.7      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.6b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.6a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.3.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-1.1.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.10     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.3vb    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.5.3.1      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.2.2.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.2.3      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.1.4.3      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.1.3.4b     (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-2.7.3.4      (Verilog) starc2005       No             - RTLDULIST      -               
 preReq_1.1.4.4       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.3.1.3      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.4.4.2      (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.2c     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.2a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.4.1.3      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.3.2.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.2.3.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-3.5.6.4      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.2.2.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.4.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.3.4a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.2.7      (Verilog) starc2005       No             - SETUP          -               
 STARC05-2.11.4.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.11.4.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.11.2.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.6.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.3.6     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.3.5     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.3.2c    (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.3.2b    (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.9.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.1.2d     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.9.1.2c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.1.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.1.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.1.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.5.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.5.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.5.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.5.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.4.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.4.1b     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.8.4.1a     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.8.3.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.1.6      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.1.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.1.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.7.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.1.3b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.1.3a     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.6.2.1      (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.6.1.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.4.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.3.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.2.2.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.6.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.6.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.6.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.4.6b     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.4.6a     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.4.1      (Verilog) starc2005       No             - SETUP          -               
 STARC05-2.1.3.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-1.6.1.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.3.1.5b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.3.1.5a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.3.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.5      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-1.1.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.6b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.6a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.10     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.4.3      (Verilog) starc2005       No             - RTLDU          -               
 STARC05-3.2.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.3.1.1      (Verilog) starc2005       No             - VSDU           -               
 preReq_3.5.6.4       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.7                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.1.4b               starc2005       No             - FLATDU2_WL     -               
 STARC05-3.5.6.6                starc2005       No             - LEXICAL        -               
 STARC05-3.1.3.3v     (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-3.1.3.3      (Verilog) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2vc    (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-3.1.3.2vb    (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2va    (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-3.1.3.2b     (Verilog) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.5a     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.5a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.1      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.5.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.3.4.1v     (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.3.1.7a               starc2005       No             - VSDU           -               
 STARC05-2.2.1.2                starc2005       No             - VSTOPDU        -               
 STARC05-1.6.3.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.3.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.2.2a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.1b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.1a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.1b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.1a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.2.1b     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.2.1b     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.4      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-1.1.5.4      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.5.2b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.1      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-1.1.5.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.4.6b               starc2005       No             - VSDU           -               
 STARC05-1.1.4.6a               starc2005       No             - VSDU           -               
 STARC05-3.5.6.2vb    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.5.6.2va    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.5.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.3.1v     (VHDL   ) starc2005       No             - SETUP          -               
 STARC05-3.2.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.5.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.4.2      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.11.1.4     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.11.1.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.6.5     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.5.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.6v    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.4     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.3.1v    (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.8     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.5     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.1.4v    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.2.3      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.6      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.4b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.4a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.2.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.1.3      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.7.3.1c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.6.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.6.1.4b     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.6.1.4a     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.6.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.5.1.5b     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.3.6.2b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2vc    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2vb    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2va    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.7b     (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.3.2.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.3v     (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.1.6.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.5.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.4.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.5v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.3v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.9v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.8v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.3v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.6.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.1va    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-1.1.3.3d     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9d     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.8v     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-1.1.1.7      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.6v     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-1.1.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.3va    (VHDL   ) starc2005       No             - SETUP          -               
 STARC05-ProcessParamSetup(VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.3.2b_sb (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.3.2b_sa (Verilog) starc2005       No             - ELABDU         -               
 STARC05-3.5.6.2      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.5.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.3.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-3.2.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.2.2b     (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.2.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.5.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.4.2      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-2.11.1.4     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.11.1.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.3     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.6.5     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.5.3     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.2     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.6     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.5     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.1     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.10.3.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.8     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.10.1.6     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.4c    (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.9.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.1.2e     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.6.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.6      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.4b     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.4a     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.2.2      (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.8.2.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.1.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.7.4.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1c     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.7.3.1b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.6.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.6.1.4b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.6.1.4a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.6.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.4.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.3.1.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.3b     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.2.2.3a     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.1.6.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.5.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.4.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.3.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.4.9      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.8      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.4      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-1.1.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3e     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3d     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9d     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.8      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.3b    (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.5.3a    (Verilog) starc2005       No             - ELABDU         -               
 STARC05-1.1.1.6      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-AlwaysParamSetup(Verilog) starc2005       No             - RTLDULIST      -               
 sim_loop01           (Verilog) simulation      No             - RTLDULIST      -               
 sim_race08           (Verilog) simulation      No             - FLATDU2_WL     -               
 sim_race07           (Verilog) simulation      No             - FLATDU2_WL     -               
 Prereqs_sim_race07   (Verilog) simulation      No             - SETUP          -               
 sim_race06           (Verilog) simulation      No             - ALLVIEWS       -               
 sim_race03           (Verilog) simulation      No             - VSDU           -               
 sim_race05           (Verilog) simulation      No             - RTLDULIST      -               
 sim_race04           (Verilog) simulation      No             - RTLDU          -               
 sim_race11           (Verilog) simulation      No             - VSDU           -               
 Prereqs_sim_race11   (Verilog) simulation      No             - RTLDULIST      -               
 sim_race01           (Verilog) simulation      No             - RTLDU          -               
 DuplicateCase-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 MixedResetEdges-ML   (VHDL   ) morelint        No             - RTLDULIST      -               
 CheckSignedFunc-ML   (VHDL   ) morelint        No             - RTLDULIST      -               
 CloseCaseWithX-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SigAssignZ-ML        (VHDL   ) morelint        No             - ELABDU         -               
 SigAssignX-ML        (VHDL   ) morelint        No             - ELABDU         -               
 EntityCompMismatch-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 FindStringsInComment-ML(VHDL   ) morelint        No             - LEXICAL        -               
 CheckAssignToVecBits-ML(VHDL   ) morelint        No             - RTLDU          -               
 ConstWithoutValue-ML (VHDL   ) morelint        No             - RTLDU          -               
 GenIndexNonInt-ML    (VHDL   ) morelint        No             - RTLDU          -               
 NoFuncOrProc-ML      (VHDL   ) morelint        No             - RTLDU          -               
 SameLabelsInGenerate-ML(VHDL   ) morelint        No             - RTLDU          -               
 MultiOpInModule-ML   (VHDL   ) morelint        No             - RTLDU          -               
 ConflictVar-ML       (VHDL   ) morelint        No             - RTLDU          -               
 MultiAssign-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 DisallowVal-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 NoOpen-ML            (VHDL   ) morelint        No             - LEXICAL        -               
 ReserveNameSystemVerilog-ML(VHDL   ) morelint        No             - LEXICAL        -               
 ValueSizeOverFlow-ML (VHDL   ) morelint        No             - ELABDU         -               
 NestedCaseStmt-ML    (VHDL   ) morelint        No             - LEXICAL        -               
 NoOthersInAsgn-ML    (VHDL   ) morelint        No             - RTLDU          -               
 CheckSynthPragma-ML  (VHDL   ) morelint        No             - LEXICAL        -               
 SignalBitLength-ML   (VHDL   ) morelint        No             - ELABDU         -               
 ReportCompOperator-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 IntRange-ML          (VHDL   ) morelint        No             - RTLDULIST      -               
 ReserveNameV2K-ML    (VHDL   ) morelint        No             - LEXICAL        -               
 NoGenericMap-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 UnConstrLoop-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 SingleEntInFile-ML   (VHDL   ) morelint        No             - RTLDULIST      -               
 NullOthers-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 AsgnOverflow-ML      (VHDL   ) morelint        No             - ELABDU         -               
 SynchValueUsed-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SetBeforeRead-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 AsgnNextSt-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 InstNameSameAsMaster-ML(VHDL   ) morelint        No             - RTLDU          -               
 RedundantLogicalOp-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 PortNameSameAsModule-ML(VHDL   ) morelint        No             - RTLDU          -               
 UseBusWidth-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 LINT_INVALID_ENTITY_NAME(VHDL   ) morelint        No             - RTLDULIST      -               
 LINT_INVALID_FILENAME(VHDL   ) morelint        No             - RTLDULIST      -               
 CondSigAsgnDelay-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 SigAsgnDelay-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 UnsupportedSvFunction-ML(Verilog) morelint        No             - RTLDULIST      -               
 DetectUnderAndOverFlows-ML(Verilog) morelint        No             - ELABDU         -               
 DetectInvalidSignedAssignment-ML(Verilog) morelint        No             - ELABDU         -               
 ArrayUsedInSensList-ML(Verilog) morelint        No             - RTLDULIST      -               
 LINT_RSTGEN_AVOID_SEQSTMT(Verilog) morelint        No             - ELABDU         -               
 LINT_CLKGEN_AVOID_CONTASSIGN(Verilog) morelint        No             - ELABDU         -               
 SignalBitLength-ML   (Verilog) morelint        No             - ELABDU         -               
 LINT_CLKGEN_AVOID_SEQSTMT(Verilog) morelint        No             - ELABDU         -               
 PortUsedBeforeDefine-ML(Verilog) morelint        No             - ELABDU         -               
 LINT_FSM_WITHOUT_INITIAL_STATE(Verilog) morelint        No             - RTLDULIST      -               
 LINT_FSM_UNREACHABLE_STATES(Verilog) morelint        No             - RTLDULIST      -               
 LINT_FSM_WITHOUT_EXIT_STATE(Verilog) morelint        No             - RTLDULIST      -               
 LINT_LOGICAL_EXPR_USED_IN_SENS_LIST(Verilog) morelint        No             - ELABDU         -               
 LINT_IMPROPER_RANGE_INDEX(Verilog) morelint        No             - ELABDU         -               
 SignalModifiedAfterRead-ML(Verilog) morelint        No             - ELABDU         -               
 BreakInMultiDimForeach-ML(Verilog) morelint        No             - RTLDU          -               
 EnumOutOfRangeCast-ML(Verilog) morelint        No             - ELABDU         -               
 PrintObjectDetails-ML(Verilog) morelint        No             - RTLDULIST      -               
 LiteralOverflow-ML   (Verilog) morelint        No             - RTLDU          -               
 ExplicitSignExtend-ML(Verilog) morelint        No             - ELABDU         -               
 EnumDeclInGenerate-ML(Verilog) morelint        No             - ELABDU         -               
 SpecifyBlockUsed-ML  (Verilog) morelint        No             - SETUP          -               
 MissingPortInModport-ML(Verilog) morelint        No             - RTLDULIST      -               
 VarInCaseInside-ML   (Verilog) morelint        No             - ELABDU         -               
 ArrayPortConnect-ML  (Verilog) morelint        No             - ELABDU         -               
 ConstBitCase-ML      (Verilog) morelint        No             - ELABDU         -               
 CheckPortType-ML     (Verilog) morelint        No             - ELABDU         -               
 SpareCaseExprBit-ML  (Verilog) morelint        No             - ELABDU         -               
 ImplicitParamImports-ML(Verilog) morelint        No             - ELABDU         -               
 NonLocalLoopIndex-ML (Verilog) morelint        No             - ELABDU         -               
 LoopVarFreeAssign-ML (Verilog) morelint        No             - ELABDU         -               
 AsgnNextSt-ML        (Verilog) morelint        No             - RTLDULIST      -               
 CheckSwappedIndex-ML (Verilog) morelint        No             - ELABDU         -               
 UndrivenCaseExpr-ML  (Verilog) morelint        No             - VSDU           -               
 SimSynthMismatchInVarInit-ML(Verilog) morelint        No             - ELABDU         -               
 UniqueIfMissingCond-ML(Verilog) morelint        No             - FLATDU2_WL     -               
 Prereqs_FormalUnique-ML(Verilog) morelint        No             - ELABDU         -               
 InstanceNameRequired-ML(Verilog) morelint        No             - SETUP          -               
 PackedArrayInRange-ML(Verilog) morelint        No             - ELABDU         -               
 ConcatUnsizedNumbers-ML(Verilog) morelint        No             - ELABDU         -               
 DisallowUnknownInCase-ML(Verilog) morelint        No             - ELABDU         -               
 IncrementalForLoop-ML(Verilog) morelint        No             - ELABDU         -               
 ComplexModport-ML    (Verilog) morelint        No             - RTLDULIST      -               
 SafeLatch-ML                   morelint        No             - FLATDU2_WL     -               
 ConcatInUnpacked-ML  (Verilog) morelint        No             - SETUP          -               
 ShiftRegister-ML     (Verilog) morelint        No             - ELABDU         -               
 CheckKeywordsOfCaseStmt-ML(Verilog) morelint        No             - ELABDU         -               
 DetectNonBlockGenFor-ML(Verilog) morelint        No             - RTLDULIST      -               
 NoArithShiftInConcat-ML(Verilog) morelint        No             - ELABDU         -               
 LongHierName-ML      (Verilog) morelint        No             - ELABDU         -               
 DuplicatePort-ML     (Verilog) morelint        No             - RTLDU          -               
 GlobalDataTypeDefined-ML(Verilog) morelint        No             - RTLDULIST      -               
 PortTypeMismatch-ML  (Verilog) morelint        No             - ELABDU         -               
 PortWithoutDirection-ML(Verilog) morelint        No             - ELABDU         -               
 MissingPinFunctionCall-ML(Verilog) morelint        No             - ELABDU         -               
 TimescaleUsed-ML     (Verilog) morelint        No             - RTLDULIST      -               
 UseParamWidthInOverriding-ML(Verilog) morelint        No             - ELABDU         -               
 UseImplicitAlways-ML (Verilog) morelint        No             - ELABDU         -               
 GenvarDeclaration-ML (Verilog) morelint        No             - ELABDU         -               
 LoopVarInAlways-ML   (Verilog) morelint        No             - ELABDU         -               
 IncompatibleSVAssign-ML(Verilog) morelint        No             - RTLDULIST      -               
 ConcatenationInArrayAssign-ML(Verilog) morelint        No             - ELABDU         -               
 AssignPatInInst-ML   (Verilog) morelint        No             - ELABDU         -               
 UncoveredEnumCase-ML (Verilog) morelint        No             - ELABDU         -               
 NestedInterfaceInst-ML(Verilog) morelint        No             - RTLDULIST      -               
 DivideByConstant-ML  (Verilog) morelint        No             - ELABDU         -               
 RepeatedLogic-ML     (Verilog) morelint        No             - ELABDU         -               
 SameAssignment-ML    (Verilog) morelint        No             - ELABDU         -               
 RealValueUsed-ML     (Verilog) morelint        No             - ELABDU         -               
 UniquePriorityMisuse-ML(Verilog) morelint        No             - RTLDULIST      -               
 CheckAsyncHold-ML    (Verilog) morelint        No             - ELABDU         -               
 SyncRstFirstUse-ML   (Verilog) morelint        No             - RTLDULIST      -               
 InvalidVariedTypedefNameStyle-ML(Verilog) morelint        No             - ELABDU         -               
 InvalidTypedefName-ML(Verilog) morelint        No             - ELABDU         -               
 DisallowSVAlwaysLatch-ML(Verilog) morelint        No             - ELABDU         -               
 DefineTypeDefStructure-ML(Verilog) morelint        No             - ELABDU         -               
 CheckImplicitPort-ML (Verilog) morelint        No             - ELABDU         -               
 AutomaticFuncOnly-ML (Verilog) morelint        No             - ELABDU         -               
 AnsiPort-ML          (Verilog) morelint        No             - ELABDU         -               
 ImplicitAlways-ML    (Verilog) morelint        No             - ELABDU         -               
 FSMNextStateName-ML  (Verilog) morelint        No             - ELABDU         -               
 FSMNonConstDefault-ML(Verilog) morelint        No             - RTLDULIST      -               
 ProhibitedDataTypes-ML(Verilog) morelint        No             - ELABDU         -               
 CheckAlwaysCombSenseList-ML(Verilog) morelint        No             - ELABDU         -               
 NonConstShift-ML     (Verilog) morelint        No             - ELABDU         -               
 UnInitializedReset-ML(Verilog) morelint        No             - ELABDU         -               
 CheckLocalParam-ML   (Verilog) morelint        No             - ELABDU         -               
 ImproperRangeIndex-ML(Verilog) morelint        No             - ELABDU         -               
 FuncTaskUsedBeforeDefine-ML(Verilog) morelint        No             - SETUP          -               
 PortConnectToFixedVal-ML(Verilog) morelint        No             - VSTOPDU        -               
 SupplyNet-ML         (Verilog) morelint        No             - ELABDU         -               
 NonSynthRepeat-ML    (Verilog) morelint        No             - RTLDULIST      -               
 CheckModulesWithoutPorts-ML(Verilog) morelint        No             - ELABDU         -               
 PortWithoutType-ML   (Verilog) morelint        No             - ELABDU         -               
 ZeroReplicationMultiplier-ML(Verilog) morelint        No             - ELABDU         -               
 SignedPackedMDA-ML   (Verilog) morelint        No             - ELABDU         -               
 ScopedVarUsedBeforeDefine-ML(Verilog) morelint        No             - ELABDU         -               
 EnableXPropagation-ML(Verilog) morelint        No             - ELABDU         -               
 OperShortCircuit-ML  (Verilog) morelint        No             - ELABDU         -               
 NonVoidFunction-ML   (Verilog) morelint        No             - ELABDU         -               
 MultOperVar-ML       (Verilog) morelint        No             - ELABDU         -               
 DiffDelayInNonBlock-ML(Verilog) morelint        No             - RTLDULIST      -               
 UseSVCasting-ML      (Verilog) morelint        No             - ELABDU         -               
 UseSVAlways-ML       (Verilog) morelint        No             - ELABDU         -               
 NoConstSourceInAlways-ML(Verilog) morelint        No             - ELABDU         -               
 TypedefNameConflict-ML(Verilog) morelint        No             - ELABDU         -               
 AlwaysFalseTrueCond-ML(Verilog) morelint        No             - ELABDU         -               
 EnumBaseComparison-ML(Verilog) morelint        No             - ELABDU         -               
 UseLogic-ML          (Verilog) morelint        No             - ELABDU         -               
 IncludeFileForEachModule-ML(Verilog) morelint        No             - LEXICAL        -               
 Prereqs_InclFileSetup-ML(Verilog) morelint        No             - RTLDULIST      -               
 CheckShiftOperator-ML(Verilog) morelint        No             - RTLDU          -               
 NoGenLabel-ML        (Verilog) morelint        No             - RTLDULIST      -               
 BitDataType-ML       (Verilog) morelint        No             - RTLDULIST      -               
 UnUsedFunctionInput-ML(Verilog) morelint        No             - ELABDU         -               
 InterfaceNameConflicts-ML(Verilog) morelint        No             - RTLDULIST      -               
 OneLineComm-ML       (Verilog) morelint        No             - LEXICAL        -               
 InvalidRepeatCondition-ML(Verilog) morelint        No             - ELABDU         -               
 NonReusableParametricModule-ML(Verilog) morelint        No             - ELABDU         -               
 NeverExecutingForLoop-ML(Verilog) morelint        No             - ELABDU         -               
 OneModule-ML         (Verilog) morelint        No             - RTLDULIST      -               
 NoVerilogPrims-ML    (Verilog) morelint        No             - ELABDU         -               
 PartSelectRange-ML   (Verilog) morelint        No             - LEXICAL        -               
 GenvarUsage-ML       (Verilog) morelint        No             - ELABDU         -               
 UnConstrLoop-ML      (Verilog) morelint        No             - VSTOPDU        -               
 DirectiveCheck-ML    (Verilog) morelint        No             - SETUP          -               
 SigAssignZ-ML        (Verilog) morelint        No             - ELABDU         -               
 SigAssignX-ML        (Verilog) morelint        No             - ELABDU         -               
 SameLoopIndexUsed-ML (Verilog) morelint        No             - RTLDULIST      -               
 FindStringsInComment-ML(Verilog) morelint        No             - LEXICAL        -               
 AMSKeyword-ML        (Verilog) morelint        No             - SETUP          -               
 MultiOpInModule-ML   (Verilog) morelint        No             - RTLDU          -               
 PortConnToInout-ML   (Verilog) morelint        No             - VSTOPDU        -               
 EventControlInRHS-ML (Verilog) morelint        No             - RTLDU          -               
 SignedUnsignedExpr-ML(Verilog) morelint        No             - ELABDU         -               
 SetBeforeRead-ML     (Verilog) morelint        No             - ELABDU         -               
 UnsuppCompDir-ML     (Verilog) morelint        No             - SETUP          -               
 NonWireSignal-ML     (Verilog) morelint        No             - RTLDULIST      -               
 DuplicateCase-ML     (Verilog) morelint        No             - ELABDU         -               
 AlwaysCombExhaustive-ML(Verilog) morelint        No             - ELABDU         -               
 CheckSyncReset-ML    (Verilog) morelint        No             - RTLDULIST      -               
 ReserveNameSystemVerilog-ML(Verilog) morelint        No             - RTLDULIST      -               
 CheckParamSensList-ML(Verilog) morelint        No             - RTLDULIST      -               
 CoveragePragma-ML    (Verilog) morelint        No             - RTLDULIST      -               
 CheckSynthPragma-ML  (Verilog) morelint        No             - LEXICAL        -               
 NonStaticMacro-ML    (Verilog) morelint        No             - SETUP          -               
 BitOrder-ML          (Verilog) morelint        No             - ELABDU         -               
 AutomaticFuncTask-ML (Verilog) morelint        No             - ELABDU         -               
 MacroWithoutUndef-ML (Verilog) morelint        No             - RTLDULIST      -               
 ChkUndefMacro-ML     (Verilog) morelint        No             - RTLDULIST      -               
 UniqueCase-ML        (Verilog) morelint        No             - ELABDU         -               
 DuplicateCaseLabel-ML(Verilog) morelint        No             - ELABDU         -               
 CheckTimeUnitandPrecision-ML(Verilog) morelint        No             - SETUP          -               
 CheckDelayTimescale-ML(Verilog) morelint        No             - SETUP          -               
 MultipleFilesCellDefine-ML(Verilog) morelint        No             - SETUP          -               
 NestedCellDefine-ML  (Verilog) morelint        No             - SETUP          -               
 MultiModuleInCellDefine-ML(Verilog) morelint        No             - SETUP          -               
 SVConstruct-ML       (Verilog) morelint        No             - SETUP          -               
 SV09Construct-ML     (Verilog) morelint        No             - SETUP          -               
 V2KConstruct-ML      (Verilog) morelint        No             - SETUP          -               
 ReserveNameV2K-ML    (Verilog) morelint        No             - RTLDULIST      -               
 EnumStateDecl-ML     (Verilog) morelint        No             - RTLDU          -               
 HierarchyReport-ML   (Verilog) morelint        No             - ELABDU         -               
 ParamValueOverride-ML(Verilog) morelint        No             - ELABDU         -               
 ParamOverrideMismatch-ML(Verilog) morelint        No             - ELABDU         -               
 NoExprInPort-ML      (Verilog) morelint        No             - ELABDU         -               
 NoWidthInBasedNum-ML (Verilog) morelint        No             - RTLDULIST      -               
 GroupOFAsgn-ML       (Verilog) morelint        No             - RTLDULIST      -               
 MacroFileName-ML     (Verilog) morelint        No             - RTLDULIST      -               
 FuncFileName-ML      (Verilog) morelint        No             - RTLDULIST      -               
 TaskFileName-ML      (Verilog) morelint        No             - RTLDULIST      -               
 NullPort-ML          (Verilog) morelint        No             - RTLDU          -               
 SepTFMacro-ML        (Verilog) morelint        No             - RTLDULIST      -               
 RedundantLogicalOp-ML(Verilog) morelint        No             - RTLDULIST      -               
 CheckRegAndWire-ML   (Verilog) morelint        No             - ELABDU         -               
 InstPortConnType-ML  (Verilog) morelint        No             - ELABDU         -               
 NonOverriddenParams-ML(Verilog) morelint        No             - ELABDU         -               
 MemConflict-ML       (Verilog) morelint        No             - ELABDU         -               
 InstNameSameAsMaster-ML(Verilog) morelint        No             - RTLDULIST      -               
 PortNameSameAsModule-ML(Verilog) morelint        No             - RTLDU          -               
 UseBusWidth-ML       (Verilog) morelint        No             - RTLDULIST      -               
 PartConnPort-ML      (Verilog) morelint        No             - ELABDU         -               
 AsgnToOneBit-ML      (Verilog) morelint        No             - ELABDU         -               
 DetectParamTruncate-ML(Verilog) morelint        No             - ELABDU         -               
 DisallowTimeArr-ML   (Verilog) morelint        No             - RTLDULIST      -               
 SelfAssignment-ML    (Verilog) morelint        No             - ELABDU         -               
 SelfDeterminedExpr-ML(Verilog) morelint        No             - ELABDU         -               
 FsmUsage-ML          (Verilog) morelint        No             - ELABDU         -               
 NonBlockingCounters-ML(Verilog) morelint        No             - ELABDU         -               
 NoRealFunc-ML        (Verilog) morelint        No             - RTLDULIST      -               
 NoDisableInFunc-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoDisableInTask-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoStrengthInput-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoArray-ML           (Verilog) morelint        No             - RTLDU          -               
 NoParamMultConcat-ML (Verilog) morelint        No             - RTLDULIST      -               
 NoSigCaseX-ML        (Verilog) morelint        No             - RTLDULIST      -               
 DisallowXInCaseZ-ML  (Verilog) morelint        No             - ELABDU         -               
 DisallowCaseZ-ML     (Verilog) morelint        No             - ELABDU         -               
 BitRangeUsedParam-ML (Verilog) morelint        No             - RTLDULIST      -               
 DisallowCaseX-ML     (Verilog) morelint        No             - ELABDU         -               
 InterfaceWithoutModport-ML(Verilog) morelint        No             - ELABDU         -               
 UnpackedStructUsed-ML(Verilog) morelint        No             - RTLDULIST      -               
 NegativeIndex-ML     (Verilog) morelint        No             - ELABDU         -               
 FuncWithIntReturn-ML (Verilog) morelint        No             - ELABDU         -               
 NoOutputPort-ML      (Verilog) morelint        No             - ELABDU         -               
 LogicEnumBase-ML     (Verilog) morelint        No             - RTLDULIST      -               
 TwoStateData-ML      (Verilog) morelint        No             - RTLDULIST      -               
 NestedCaseStmt-ML    (Verilog) morelint        No             - LEXICAL        -               
 ChkSensExprPar-ML    (Verilog) morelint        No             - LEXICAL        -               
 MaxDelay-ML          (Verilog) morelint        No             - ELABDU         -               
 ParameterCheck-ML    (Verilog) morelint        No             - RTLDULIST      -               
 InvalidNetType-ML    (Verilog) morelint        No             - RTLDULIST      -               
 LINT_INSTANCE_WITHOUT_NAME(Verilog) morelint        No             - ELABDU         -               
 LINT_UNSPECIFIED_MACRO_NAME(Verilog) morelint        No             - LEXICAL        -               
 LINT_UNDEFINED_MACRO_USED(Verilog) morelint        No             - SETUP          -               
 LINT_SNPS_DIRECTIVE_USED(Verilog) morelint        No             - RTLDULIST      -               
 LINT_SV_STRING_USED_IN_DESIGN(Verilog) morelint        No             - RTLDULIST      -               
 LINT_INVALID_NET_TYPE_IN_DU_INSTANTIATION(Verilog) morelint        No             - ELABDU         -               
 LINT_DETECT_UNSYNTHESIZABLE_NET(Verilog) morelint        No             - ELABDU         -               
 LINT_MACRO_MODULE_USED(Verilog) morelint        No             - ELABDU         -               
 LINT_ALL_BITS_SHIFT_OUT(Verilog) morelint        No             - ELABDU         -               
 LINT_DETECT_EMPTY_MODULE(Verilog) morelint        No             - RTLDULIST      -               
 DiffTimescaleUsed-ML (Verilog) morelint        No             - SETUP          -               
 preReq_FindStringInComment-ML(Verilog) morelint        No             - RTLDULIST      -               
 ExplicitTwosCompliment-ML(VHDL   ) morelint        No             - ELABDU         -               
 ExplicitTwosCompliment-ML(Verilog) morelint        No             - ELABDU         -               
 BadResourceShare-ML            morelint        No             - VSDU           -               
 SeqInputOutputCodeDup-ML       morelint        No             - VSTOPDU        -               
 InstNameStyle-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 InstNameStyle-ML     (Verilog) morelint        No             - RTLDULIST      -               
 RedundantLogicalOpInExpr-ML(VHDL   ) morelint        No             - ELABDU         -               
 RedundantLogicalOpInExpr-ML(Verilog) morelint        No             - ELABDU         -               
 RegisterInfo-ML                morelint        No             - FLATDU2_WL     -               
 InvLatchFeed-ML                morelint        No             - FLATDU2_WL     -               
 InoutPortConnectionSanity-ML   morelint        No             - FLATDU2_WL     -               
 NonResetFSM-ML                 morelint        No             - VSDU           -               
 ClockConnectedToOut-ML         morelint        No             - VSTOPDU        -               
 ResetConnectedToOut-ML         morelint        No             - VSTOPDU        -               
 PortIOConnectionSanity-ML      morelint        No             - FLATDU2_WL     -               
 RegisterDriveMultiplePorts-ML  morelint        No             - FLATDU2_WL     -               
 FlopWithoutEnable-ML           morelint        No             - VSDU           -               
 DetectHardVerification-ML(Verilog) morelint        No             - FLATDU2_WL     -               
 HVIssue_PreReq       (Verilog) morelint        No             - SETUP          -               
 PortConnectedToMux-ML          morelint        No             - VSTOPDU        -               
 ForbiddenPadConn-ML            morelint        No             - FLATDU2_WL     -               
 DisallowNoRstFlops-ML          morelint        No             - FLATDU2_WL     -               
 SelfGatingRegister-ML          morelint        No             - FLATDU2_WL     -               
 UniqueInputOutputSampling-ML   morelint        No             - FLATDU2_WL     -               
 FlopFeedbackRace-ML            morelint        No             - FLATDU2_WL     -               
 ClockFeedsFloatingGate-ML      morelint        No             - FLATDU2_WL     -               
 ResetTiedToConst-ML            morelint        No             - FLATDU2_WL     -               
 LatchName-ML                   morelint        No             - VSDU           -               
 FixedValueInCGCEnable-ML       morelint        No             - FLATDU2_WL     -               
 NoTopCombPath-ML               morelint        No             - FLATDU2_WL     -               
 IfOverlap-ML         (VHDL   ) morelint        No             - ELABDU         -               
 IfOverlap-ML         (Verilog) morelint        No             - ELABDU         -               
 ConstDrivenNet-ML    (VHDL   ) morelint        No             - RTLDULIST      -               
 ConstDrivenNet-ML    (Verilog) morelint        No             - RTLDULIST      -               
 SynthElabDuName-ML             morelint        No             - ELABDU         -               
 RptNegEdgeFF-ML                morelint        No             - FLATDU2_WL     -               
 Prereqs_RptNegEdgeFF-ML(Verilog) morelint        No             - ELABDU         -               
 HangingFlopOutput-ML           morelint        No             - VSTOPDU        -               
 PortRange-ML                   morelint        No             - FLATDU2_WL     -               
 UnUsedFlopOutput-ML            morelint        No             - FLATDU2_WL     -               
 MaxFanoutCount-ML              morelint        No             - FLATDU2_WL     -               
 UnInitTopDuParam-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 UnInitTopDuParam-ML  (Verilog) morelint        No             - RTLDULIST      -               
 UnInitParam-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 UnInitParam-ML       (Verilog) morelint        No             - RTLDULIST      -               
 HierarchicalModule-ML          morelint        No             - VSDU           -               
 SameDu-ML                      morelint        No             - RTLDULIST      -               
 DetectBlackBoxes-ML            morelint        No             - FLATDU2_WL     -               
 UndrivenOutTermNLoaded-ML      morelint        No             - VSTOPDU        -               
 ExoticClock-ML                 morelint        No             - FLATDU2_WL     -               
 SameControlNDataNet-ML         morelint        No             - FLATDU2_WL     -               
 SetResetConverge-ML            morelint        No             - FLATDU2_WL     -               
 LatchInfo-ML                   morelint        No             - FLATDU2_WL     -               
 NonConstReset-ML     (VHDL   ) morelint        No             - ELABDU         -               
 NonConstReset-ML     (Verilog) morelint        No             - ELABDU         -               
 UnrecSynthDir-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 UnrecSynthDir-ML     (Verilog) morelint        No             - SETUP          -               
 NoArithOp-ML         (VHDL   ) morelint        No             - RTLDULIST      -               
 NoArithOp-ML         (Verilog) morelint        No             - RTLDULIST      -               
 ComplexExpr-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 ComplexExpr-ML       (Verilog) morelint        No             - ELABDU         -               
 CAPA-ML              (VHDL   ) morelint        No             - LEXICAL        -               
 CAPA-ML              (Verilog) morelint        No             - LEXICAL        -               
 RegInput-ML                    morelint        No             - FLATDU2_WL     -               
 RegInputOutput-ML              morelint        No             - VSDU           -               
 Prereqs_RegInputOutputs        morelint        No             - RTLDULIST      -               
 ChkCarriageReturn-ML (VHDL   ) morelint        No             - LEXICAL        -               
 ChkCarriageReturn-ML (Verilog) morelint        No             - LEXICAL        -               
 ConstPropagatedPort-ML         morelint        No             - FLATDU2_WL     -               
 ConstantInput-ML               morelint        No             - VSTOPDU        -               
 Prereqs_ConstantInput-ML(Verilog) morelint        No             - ELABDU         -               
 WrapInstance-ML      (VHDL   ) morelint        No             - RTLDU          -               
 WrapInstance-ML      (Verilog) morelint        No             - RTLDU          -               
 SensListRepeat-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SensListRepeat-ML    (Verilog) morelint        No             - ELABDU         -               
 IfWithoutElse-ML     (VHDL   ) morelint        No             - ELABDU         -               
 IfWithoutElse-ML     (Verilog) morelint        No             - ELABDU         -               
 NoFeedThrus-ML                 morelint        No             - VSTOPDU        -               
 InlineComment-ML     (VHDL   ) morelint        No             - LEXICAL        -               
 InlineComment-ML     (Verilog) morelint        No             - LEXICAL        -               
 NoBusPartClock-ML              morelint        No             - FLATDU2_WL     -               
 DisallowDWComp-ML    (VHDL   ) morelint        No             - ELABDU         -               
 DisallowDWComp-ML    (Verilog) morelint        No             - RTLDULIST      -               
 DisallowMult-ML      (VHDL   ) morelint        No             - ELABDU         -               
 DisallowMult-ML      (Verilog) morelint        No             - ELABDU         -               
 ReEntrantOutput-ML             morelint        No             - VSDU           -               
 ResetFlop-ML                   morelint        No             - VSTOPDU        -               
 SynchReset-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 SynchReset-ML        (Verilog) morelint        No             - RTLDULIST      -               
 NoInoutPort-ML       (Verilog) morelint        No             - ELABDU         -               
 NoInoutPort-ML       (VHDL   ) morelint        No             - ELABDU         -               
 NoBitArray-ML        (VHDL   ) morelint        No             - ELABDU         -               
 NoBitArray-ML        (Verilog) morelint        No             - ELABDU         -               
 ModuleName-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 ModuleName-ML        (Verilog) morelint        No             - RTLDULIST      -               
 HangingInst-ML                 morelint        No             - VSDU           -               
 HangingInstOutput-ML           morelint        No             - VSDU           -               
 DirectTopInputToInout-ML       morelint        No             - VSTOPDU        -               
 HangingInstInput-ML            morelint        No             - VSTOPDU        -               
 HierNameLength-ML              morelint        No             - VSTOPDU        -               
 UndrivenNUnloaded-ML           morelint        No             - VSTOPDU        -               
 UnloadedNet-ML                 morelint        No             - VSTOPDU        -               
 UnloadedOutTerm-ML             morelint        No             - VSTOPDU        -               
 UnloadedInPort-ML              morelint        No             - VSTOPDU        -               
 UndrivenNet-ML                 morelint        No             - VSTOPDU        -               
 AsyncPinsOfLibraryCells-ML(Verilog) morelint        No             - FLATDU2_WL     -               
 UndrivenInTerm-ML              morelint        No             - VSTOPDU        -               
 UndrivenOutPort-ML             morelint        No             - VSTOPDU        -               
 HangingNetPreReq-ML            morelint        No             - SETUP          -               
 TristateSig-ML                 morelint        No             - VSDU           -               
 TristatePort-ML                morelint        No             - VSDU           -               
 MergeFlops-ML                  morelint        No             - FLATDU2_WL     -               
 LINT_LOOP_THRU_FLOP_WITHOUT_SETRESET morelint        No             - FLATDU2_WL     -               
 LINT_SUB_MODULE_NAMING_STYLE(Verilog) morelint        No             - VSTOPDU        -               
 LINT_GTECH_CELL_USED           morelint        No             - VSTOPDU        -               
 ResetPreventSRL-ML             morelint        No             - FLATDU2_WL     -               
 UseSRLPrim-ML                  morelint        No             - FLATDU2_WL     -               
 LINT_blksgdc01                 lint            No             - FLATDU2_PRD_WL   -               
 LINT_JSON_Instance             lint            No             - VSTOPDU        -               
 LINT_JSON_Clock                lint            No             - FLATDU2_WL     -               
 LINT_JSON_RULES                lint            No             - SETUP          -               
 LINT_portReten                 lint            No             - SETUP          -               
 Postreqs_CheckFuncTask(Verilog) lint            No             - ELABDU         -               
 W120                 (VHDL   ) lint            No             - ELABDU         -               
 W120                 (Verilog) lint            No             - ELABDU         -               
 LINT_sca_validation            lint            No             - FLATDU2_ABSTRACT_WL   -               
 LINT_abstract01                lint            No             - FLATDU2_WL     -               
 W448                           lint            No             - FLATDU2_WL     -               
 W401                           lint            No             - FLATDU2_WL     -               
 W395                 (Verilog) lint            No             - ELABDU         -               
 W395                 (VHDL   ) lint            No             - RTLDULIST      -               
 W391                           lint            No             - FLATDU2_WL     -               
 W415                           lint            No             - FLATDU2_WL     -               
 W18                            lint            No             - VSTOPDU        -               
 W392                           lint            No             - FLATDU2_WL     -               
 W495                 (VHDL   ) lint            No             - ELABDU         -               
 W495                 (Verilog) lint            No             - ELABDU         -               
 W494                 (VHDL   ) lint            No             - ELABDU         -               
 W494                 (Verilog) lint            No             - ELABDU         -               
 W490                 (VHDL   ) lint            No             - RTLDULIST      -               
 W490                 (Verilog) lint            No             - ELABDU         -               
 W444                 (VHDL   ) lint            No             - RTLDULIST      -               
 W444                 (Verilog) lint            No             - ELABDU         -               
 W443                 (VHDL   ) lint            No             - RTLDULIST      -               
 W443                 (Verilog) lint            No             - ELABDU         -               
 W425                 (VHDL   ) lint            No             - RTLDULIST      -               
 W425                 (Verilog) lint            No             - ELABDU         -               
 W351                 (VHDL   ) lint            No             - LEXICAL        -               
 W351                 (Verilog) lint            No             - LEXICAL        -               
 W345                 (VHDL   ) lint            No             - SETUP          -               
 W345                 (Verilog) lint            No             - RTLDULIST      -               
 W287c                (VHDL   ) lint            No             - VSDU           -               
 W287c                (Verilog) lint            No             - ELABDU         -               
 W257                 (VHDL   ) lint            No             - SETUP          -               
 W257                 (Verilog) lint            No             - RTLDULIST      -               
 W241                 (VHDL   ) lint            No             - ELABDU         -               
 W241                 (Verilog) lint            No             - ELABDU         -               
 W210                 (VHDL   ) lint            No             - ELABDU         -               
 W210                 (Verilog) lint            No             - ELABDU         -               
 W191                 (VHDL   ) lint            No             - RTLDULIST      -               
 W191                 (Verilog) lint            No             - ELABDU         -               
 W190                 (VHDL   ) lint            No             - RTLDULIST      -               
 W190                 (Verilog) lint            No             - ELABDU         -               
 W187                 (VHDL   ) lint            No             - SETUP          -               
 W187                 (Verilog) lint            No             - ELABDU         -               
 W175                 (VHDL   ) lint            No             - RTLDULIST      -               
 W175                 (Verilog) lint            No             - RTLDULIST      -               
 W167                 (VHDL   ) lint            No             - RTLDULIST      -               
 W167                 (Verilog) lint            No             - RTLDULIST      -               
 W164b                (VHDL   ) lint            No             - ELABDU         -               
 W164b                (Verilog) lint            No             - ELABDU         -               
 W164a_b              (Verilog) lint            No             - ELABDU         -               
 W164a_a              (Verilog) lint            No             - ELABDU         -               
 W164a                (VHDL   ) lint            No             - ELABDU         -               
 W164a                (Verilog) lint            No             - ELABDU         -               
 W146                 (VHDL   ) lint            No             - SETUP          -               
 W146                 (Verilog) lint            No             - ELABDU         -               
 W128                 (VHDL   ) lint            No             - SETUP          -               
 W128                 (Verilog) lint            No             - RTLDULIST      -               
 W111                 (VHDL   ) lint            No             - ELABDU         -               
 W111                 (Verilog) lint            No             - ELABDU         -               
 W493                 (VHDL   ) lint            No             - RTLDULIST      -               
 W493                 (Verilog) lint            No             - SETUP          -               
 W17                  (VHDL   ) lint            No             - ELABDU         -               
 W17                  (Verilog) lint            No             - ELABDU         -               
 preReq_W351          (Verilog) lint            No             - RTLDULIST      -               
 LINT_PRAGMA_MAP_TO_ENTITY(VHDL   ) lint            No             - ELABDU         -               
 LINT_CLK_EVENT_ON_MULTIPLE_CLK(VHDL   ) lint            No             - ELABDU         -               
 W402                 (VHDL   ) lint            No             - FLATDU2_WL     -               
 PhysicalTypes        (VHDL   ) lint            No             - SETUP          -               
 W86                  (VHDL   ) lint            No             - ELABDU         -               
 W526                 (VHDL   ) lint            No             - RTLDULIST      -               
 W501                 (VHDL   ) lint            No             - ELABDU         -               
 W500                 (VHDL   ) lint            No             - ELABDU         -               
 W494b                (VHDL   ) lint            No             - ELABDU         -               
 W494a                (VHDL   ) lint            No             - ELABDU         -               
 W488                 (VHDL   ) lint            No             - ELABDU         -               
 W464                 (VHDL   ) lint            No             - RTLDULIST      -               
 W456a                (VHDL   ) lint            No             - ELABDU         -               
 W456                 (VHDL   ) lint            No             - ELABDU         -               
 W43                  (VHDL   ) lint            No             - RTLDULIST      -               
 W396                 (VHDL   ) lint            No             - VSDU           -               
 W259                 (VHDL   ) lint            No             - ELABDU         -               
 W226                 (VHDL   ) lint            No             - RTLDULIST      -               
 ClockStyle           (VHDL   ) lint            No             - RTLDULIST      -               
 W489                 (VHDL   ) lint            No             - RTLDULIST      -               
 W242                 (VHDL   ) lint            No             - RTLDULIST      -               
 SynthIfStmt          (VHDL   ) lint            No             - RTLDULIST      -               
 InitPorts            (VHDL   ) lint            No             - RTLDULIST      -               
 NoTimeOut            (VHDL   ) lint            No             - SETUP          -               
 MultipleWait         (VHDL   ) lint            No             - RTLDULIST      -               
 ArrayEnumIndex       (VHDL   ) lint            No             - SETUP          -               
 PortType             (VHDL   ) lint            No             - SETUP          -               
 ResFunction          (VHDL   ) lint            No             - RTLDULIST      -               
 PreDefAttr           (VHDL   ) lint            No             - SETUP          -               
 UserDefAttr          (VHDL   ) lint            No             - SETUP          -               
 AllocExpr            (VHDL   ) lint            No             - SETUP          -               
 LinkagePort          (VHDL   ) lint            No             - SETUP          -               
 DisconnSpec          (VHDL   ) lint            No             - SETUP          -               
 IncompleteType       (VHDL   ) lint            No             - SETUP          -               
 LoopBound            (VHDL   ) lint            No             - SETUP          -               
 BothPhase            (VHDL   ) lint            No             - RTLDULIST      -               
 ForLoopWait          (VHDL   ) lint            No             - SETUP          -               
 BlockHeader          (VHDL   ) lint            No             - SETUP          -               
 WhileInSubProg       (VHDL   ) lint            No             - RTLDULIST      -               
 IntGeneric           (VHDL   ) lint            No             - SETUP          -               
 SigVarInit           (VHDL   ) lint            No             - RTLDULIST      -               
 AssertStmt           (VHDL   ) lint            No             - SETUP          -               
 EntityStmt           (VHDL   ) lint            No             - SETUP          -               
 W397                 (VHDL   ) lint            No             - SETUP          -               
 LINT_MULTIASSIGN_NONBLOCKING_SIG(Verilog) lint            No             - ELABDU         -               
 LINT_MULTIASSIGN_BLOCKING_SIG(Verilog) lint            No             - ELABDU         -               
 W164c                (Verilog) lint            No             - ELABDU         -               
 W402b                (Verilog) lint            No             - FLATDU2_WL     -               
 W402a                (Verilog) lint            No             - RTLDU          -               
 W323                 (Verilog) lint            No             - FLATDU2_WL     -               
 W541                 (Verilog) lint            No             - VSDU           -               
 W438                 (Verilog) lint            No             - VSDU           -               
 W428                 (Verilog) lint            No             - VSDU           -               
 W414                 (Verilog) lint            No             - VSDU           -               
 W336                 (Verilog) lint            No             - VSDU           -               
 W701                 (Verilog) lint            No             - RTLDULIST      -               
 W576                 (Verilog) lint            No             - ELABDU         -               
 W575                 (Verilog) lint            No             - ELABDU         -               
 W563                 (Verilog) lint            No             - ELABDU         -               
 W551                 (Verilog) lint            No             - ELABDU         -               
 W529                 (Verilog) lint            No             - SETUP          -               
 W527                 (Verilog) lint            No             - RTLDULIST      -               
 W526                 (Verilog) lint            No             - RTLDULIST      -               
 W208                 (Verilog) lint            No             - SETUP          -               
 W189                 (Verilog) lint            No             - LEXICAL        -               
 W504                 (Verilog) lint            No             - ELABDU         -               
 W503                 (Verilog) lint            No             - RTLDULIST      -               
 W498                 (Verilog) lint            No             - ELABDU         -               
 W497                 (Verilog) lint            No             - ELABDU         -               
 W491                 (Verilog) lint            No             - ELABDU         -               
 W489                 (Verilog) lint            No             - ELABDU         -               
 W484                 (Verilog) lint            No             - ELABDU         -               
 W479                 (Verilog) lint            No             - RTLDULIST      -               
 W477                 (Verilog) lint            No             - RTLDULIST      -               
 W476                 (Verilog) lint            No             - RTLDULIST      -               
 W475                 (Verilog) lint            No             - RTLDULIST      -               
 W474                 (Verilog) lint            No             - RTLDULIST      -               
 W468                 (Verilog) lint            No             - ELABDU         -               
 W464                 (Verilog) lint            No             - SETUP          -               
 W446                 (Verilog) lint            No             - ELABDU         -               
 W433                 (Verilog) lint            No             - RTLDULIST      -               
 W430                 (Verilog) lint            No             - RTLDULIST      -               
 W427                 (Verilog) lint            No             - RTLDULIST      -               
 W423                 (Verilog) lint            No             - SETUP          -               
 W373                 (Verilog) lint            No             - RTLDULIST      -               
 W372                 (Verilog) lint            No             - RTLDULIST      -               
 W350                 (Verilog) lint            No             - RTLDULIST      -               
 W346                 (Verilog) lint            No             - RTLDULIST      -               
 W343                 (Verilog) lint            No             - ELABDU         -               
 W342                 (Verilog) lint            No             - ELABDU         -               
 W341                 (Verilog) lint            No             - ELABDU         -               
 W333                 (Verilog) lint            No             - RTLDULIST      -               
 W332                 (Verilog) lint            No             - ELABDU         -               
 W316                 (Verilog) lint            No             - ELABDU         -               
 W314                 (Verilog) lint            No             - ELABDU         -               
 W313                 (Verilog) lint            No             - ELABDU         -               
 W312                 (Verilog) lint            No             - ELABDU         -               
 W311                 (Verilog) lint            No             - ELABDU         -               
 W310                 (Verilog) lint            No             - ELABDU         -               
 W309                 (Verilog) lint            No             - ELABDU         -               
 W308                 (Verilog) lint            No             - ELABDU         -               
 W307                 (Verilog) lint            No             - ELABDU         -               
 W306                 (Verilog) lint            No             - ELABDU         -               
 W280                 (Verilog) lint            No             - RTLDULIST      -               
 W256                 (Verilog) lint            No             - RTLDULIST      -               
 W254                 (Verilog) lint            No             - RTLDULIST      -               
 W253                 (Verilog) lint            No             - RTLDULIST      -               
 W250                 (Verilog) lint            No             - RTLDULIST      -               
 W245                 (Verilog) lint            No             - ELABDU         -               
 W243                 (Verilog) lint            No             - RTLDULIST      -               
 W238                 (Verilog) lint            No             - ELABDU         -               
 W226                 (Verilog) lint            No             - ELABDU         -               
 W213                 (Verilog) lint            No             - RTLDULIST      -               
 W193                 (Verilog) lint            No             - SETUP          -               
 W192                 (Verilog) lint            No             - RTLDULIST      -               
 W188                 (Verilog) lint            No             - ELABDU         -               
 W171                 (Verilog) lint            No             - ELABDU         -               
 W162                 (Verilog) lint            No             - ELABDU         -               
 W159                 (Verilog) lint            No             - ELABDU         -               
 W154                 (Verilog) lint            No             - RTLDULIST      -               
 W129                 (Verilog) lint            No             - RTLDULIST      -               
 W127                 (Verilog) lint            No             - RTLDULIST      -               
 W126                 (Verilog) lint            No             - RTLDULIST      -               
 W121                 (Verilog) lint            No             - ELABDU         -               
 W107                 (Verilog) lint            No             - ELABDU         -               
 W88                  (Verilog) lint            No             - ELABDU         -               
 W69                  (Verilog) lint            No             - ELABDU         -               
 W553                 (Verilog) lint            No             - ELABDU         -               
 W552                 (Verilog) lint            No             - ELABDU         -               
 W488                 (Verilog) lint            No             - ELABDU         -               
 W456a                (Verilog) lint            No             - ELABDU         -               
 W456                 (Verilog) lint            No             - ELABDU         -               
 W429                 (Verilog) lint            No             - ELABDU         -               
 W328                 (Verilog) lint            No             - ELABDU         -               
 W294                 (Verilog) lint            No             - RTLDULIST      -               
 W163                 (Verilog) lint            No             - ELABDU         -               
 W34                  (Verilog) lint            No             - RTLDULIST      -               
 W239                 (Verilog) lint            No             - ELABDU         -               
 infiniteloop         (Verilog) lint            No             - SETUP          -               
 readclock            (Verilog) lint            No             - SETUP          -               
 W561                 (Verilog) lint            No             - SETUP          -               
 W546                 (Verilog) lint            No             - SETUP          -               
 W453                 (Verilog) lint            No             - ELABDU         -               
 W182n                (Verilog) lint            No             - SETUP          -               
 W182k                (Verilog) lint            No             - SETUP          -               
 W182h                (Verilog) lint            No             - SETUP          -               
 W182g                (Verilog) lint            No             - SETUP          -               
 W182c                (Verilog) lint            No             - RTLDULIST      -               
 W348                 (Verilog) lint            No             - SETUP          -               
 W326                 (Verilog) lint            No             - SETUP          -               
 W295                 (Verilog) lint            No             - RTLDULIST      -               
 W143                 (Verilog) lint            No             - SETUP          -               
 VerilintPragma       (Verilog) lint            No             - RTLDULIST      -               
 STARC05-2.1.6.5      (Verilog) starc2005       Yes            0 SETUP          -               
 STARC05-2.11.3.1     (VHDL   ) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.3.3.1      (VHDL   ) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.11.3.1     (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.10.3.2a    (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.10.2.3     (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.3.3.1      (Verilog) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.3.1.6      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.3.1.5b     (Verilog) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.2.3.3      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.1.5.3      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.1.4.5      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.10.1.4b    (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.10.1.4a    (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.3.1.2c     (Verilog) starc2005       Yes            0 SETUP          -               
 STARC05-2.1.3.1      (Verilog) starc2005       Yes            0 ELABDU         -               
 sim_race02           (Verilog) simulation      Yes            0 ELABDU         -               
 NoXInCase-ML         (VHDL   ) morelint        Yes            0 ELABDU         -               
 Postreqs_Usage_ML    (Verilog) morelint        Yes            0 ELABDU         -               
 Prereqs_CheckTimeUnitandPrecision-ML(Verilog) morelint        Yes            0 RTLDULIST      -               
 ParamWidthMismatch-ML(Verilog) morelint        Yes            0 ELABDU         -               
 NoAssignX-ML         (Verilog) morelint        Yes            0 ELABDU         -               
 PragmaComments-ML    (VHDL   ) morelint        Yes            0 LEXICAL        -               
 PragmaComments-ML    (Verilog) morelint        Yes            0 SETUP          -               
 Prereqs_ReportPortInfo-ML(Verilog) morelint        Yes            0 ELABDU         -               
 Prereqs_ReportPortInfo-ML(VHDL   ) morelint        Yes            0 ELABDU         -               
 ReportPortInfo-ML              morelint        Yes            1 LEXICAL        -               
 Prereqs_ConstantInput-ML(VHDL   ) morelint        Yes            0 ELABDU         -               
 preReq_vhdlPragmaComment(VHDL   ) morelint        Yes            0 RTLDULIST      -               
 Prereqs_RTLSchematic (Verilog) lint            Yes            0 SETUP          -               
 Prereqs_Usage        (Verilog) lint            Yes            0 ELABDU         -               
 PrereqLEXRCA         (Verilog) lint            Yes            0 LEXICAL        -               
 W528                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W528                 (Verilog) lint            Yes            0 ELABDU         -               
 W505                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W505                 (Verilog) lint            Yes            0 ELABDU         -               
 W467                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W467                 (Verilog) lint            Yes            0 ELABDU         -               
 W424                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W424                 (Verilog) lint            Yes            0 ELABDU         -               
 W421                 (VHDL   ) lint            Yes            0 SETUP          -               
 W421                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W398                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W398                 (Verilog) lint            Yes            0 ELABDU         -               
 W293                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W293                 (Verilog) lint            Yes            0 ELABDU         -               
 W287b                (VHDL   ) lint            Yes            0 VSDU           -               
 W287b                (Verilog) lint            Yes            0 RTLDULIST      -               
 W287a                (VHDL   ) lint            Yes            0 VSDU           -               
 W287a                (Verilog) lint            Yes            0 ELABDU         -               
 W240                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W240                 (Verilog) lint            Yes            0 ELABDU         -               
 W71                  (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W71                  (Verilog) lint            Yes            0 ELABDU         -               
 preReq_functional_lint(Verilog) lint            Yes            0 SETUP          -               
 W110a                (VHDL   ) lint            Yes            0 RTLDU          -               
 mixedsenselist       (VHDL   ) lint            Yes            0 RTLDU          -               
 W416                 (VHDL   ) lint            Yes            0 RTLDU          -               
 W292                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W156                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W123                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W122                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W116                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W422                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W502                 (Verilog) lint            Yes            0 ELABDU         -               
 W499                 (Verilog) lint            Yes            0 ELABDU         -               
 W486                 (Verilog) lint            Yes            0 ELABDU         -               
 W481b                (Verilog) lint            Yes            0 RTLDULIST      -               
 W481a                (Verilog) lint            Yes            0 RTLDULIST      -               
 W480                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W426                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W422                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W415a                (Verilog) lint            Yes            0 ELABDU         -               
 W362                 (Verilog) lint            Yes            0 ELABDU         -               
 W352                 (Verilog) lint            Yes            0 ELABDU         -               
 W416                 (Verilog) lint            Yes            0 ELABDU         -               
 W337                 (Verilog) lint            Yes            0 ELABDU         -               
 W317                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W289                 (Verilog) lint            Yes            0 ELABDU         -               
 W263                 (Verilog) lint            Yes            0 ELABDU         -               
 W224                 (Verilog) lint            Yes            0 ELABDU         -               
 W218                 (Verilog) lint            Yes            0 ELABDU         -               
 W216                 (Verilog) lint            Yes            0 ELABDU         -               
 W215                 (Verilog) lint            Yes            0 ELABDU         -               
 W156                 (Verilog) lint            Yes            0 ELABDU         -               
 W123                 (Verilog) lint            Yes            0 ELABDU         -               
 W116                 (Verilog) lint            Yes            0 ELABDU         -               
 W66                  (Verilog) lint            Yes            0 ELABDU         -               
 W19                  (Verilog) lint            Yes            0 ELABDU         -               
 W496b                (Verilog) lint            Yes            0 ELABDU         -               
 W496a                (Verilog) lint            Yes            0 ELABDU         -               
 W122                 (Verilog) lint            Yes            0 ELABDU         -               
 W110                 (Verilog) lint            Yes            0 ELABDU         -               
 bothedges            (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM4       (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM2       (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM1       (Verilog) lint            Yes            0 SETUP          -               
 mixedsenselist       (Verilog) lint            Yes            0 SETUP          -               
 W442f                (Verilog) lint            Yes            0 SETUP          -               
 W442c                (Verilog) lint            Yes            0 SETUP          -               
 W442b                (Verilog) lint            Yes            0 SETUP          -               
 W442a                (Verilog) lint            Yes            0 SETUP          -               
 W339a                (Verilog) lint            Yes            0 RTLDU          -               
 PrereqRCAUsage       (Verilog) lint            Yes            0 ELABDU         -               
 CMD_incdir03                   SpyGlass        Yes            1 SETUP          -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 VCSRunSummary                  SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            1 RTLALLDULIST   -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      VC_GOAL0
   Command-line read  :      0 error,      1 warning,      0 information message 
   Design Read        :      0 error,      0 warning,      3 information messages
      Found 1 top module:
         msrv32_top   (file: ../rtl/msrv32_top.sv)

   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy morelint    :      0 error,      0 warning,      1 information message 
   -------------------------------------------------------------------------------------
   Total              :      0 error,      1 warning,      4 information messages

  Total Number of Generated Messages     :         5 (0 error, 1 warning, 4 Infos)
  Number of Reported Messages            :         5 (0 error, 1 warning, 4 Infos)

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.

SpyGlass Exit Code 0 (Rule-checking completed with warnings)
SpyGlass total run-time is 00:00:04 (4 secs)
SpyGlass total goal run-time is 00:00:02 (2 secs)
SpyGlass total cpu-time is 2 secs
SpyGlass run completed at 02:53:13 AM on Aug 30 2025
