//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_35
.address_size 64

	// .weak	cudaMalloc
.extern .func  (.param .b64 func_retval0) cudaGetParameterBufferV2
(
	.param .b64 cudaGetParameterBufferV2_param_0,
	.param .align 4 .b8 cudaGetParameterBufferV2_param_1[12],
	.param .align 4 .b8 cudaGetParameterBufferV2_param_2[12],
	.param .b32 cudaGetParameterBufferV2_param_3
)
;
.extern .func  (.param .b32 func_retval0) cudaLaunchDeviceV2_ptsz
(
	.param .b64 cudaLaunchDeviceV2_ptsz_param_0,
	.param .b64 cudaLaunchDeviceV2_ptsz_param_1
)
;
// _ZZ16FindSubConfigOPTiPiS_iS_iiS_iS_iE4lock has been demoted
// _ZZ13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S_E4lock has been demoted

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	_Z15gpu_sameVectorsPiS_i
.visible .func  (.param .b32 func_retval0) _Z15gpu_sameVectorsPiS_i(
	.param .b64 _Z15gpu_sameVectorsPiS_i_param_0,
	.param .b64 _Z15gpu_sameVectorsPiS_i_param_1,
	.param .b32 _Z15gpu_sameVectorsPiS_i_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [_Z15gpu_sameVectorsPiS_i_param_0];
	ld.param.u64 	%rd2, [_Z15gpu_sameVectorsPiS_i_param_1];
	ld.param.u32 	%r4, [_Z15gpu_sameVectorsPiS_i_param_2];
	mov.u32 	%r6, 1;
	mov.u32 	%r5, 0;
	setp.lt.s32	%p1, %r4, 1;
	mov.u32 	%r13, %r6;
	@%p1 bra 	BB6_4;

	mov.u32 	%r14, %r5;

BB6_2:
	mul.wide.s32 	%rd3, %r14, 4;
	add.s64 	%rd4, %rd1, %rd3;
	add.s64 	%rd5, %rd2, %rd3;
	ld.u32 	%r8, [%rd5];
	ld.u32 	%r9, [%rd4];
	add.s32 	%r14, %r14, 1;
	setp.ne.s32	%p2, %r9, %r8;
	mov.u32 	%r13, %r5;
	@%p2 bra 	BB6_4;

	setp.lt.s32	%p3, %r14, %r4;
	mov.u32 	%r12, %r6;
	mov.u32 	%r13, %r12;
	@%p3 bra 	BB6_2;

BB6_4:
	st.param.b32	[func_retval0+0], %r13;
	ret;
}

	// .globl	_Z15gpu_sameVectorsPiii
.visible .func  (.param .b32 func_retval0) _Z15gpu_sameVectorsPiii(
	.param .b64 _Z15gpu_sameVectorsPiii_param_0,
	.param .b32 _Z15gpu_sameVectorsPiii_param_1,
	.param .b32 _Z15gpu_sameVectorsPiii_param_2
)
{
	.local .align 4 .b8 	__local_depot7[64];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<9>;


	mov.u64 	%rd8, __local_depot7;
	cvta.local.u64 	%SP, %rd8;
	ld.param.u64 	%rd2, [_Z15gpu_sameVectorsPiii_param_0];
	ld.param.u32 	%r10, [_Z15gpu_sameVectorsPiii_param_1];
	ld.param.u32 	%r6, [_Z15gpu_sameVectorsPiii_param_2];
	add.u64 	%rd3, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd3;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	st.local.u32 	[%rd1+4], %r8;
	st.local.u32 	[%rd1+8], %r8;
	st.local.u32 	[%rd1+12], %r8;
	st.local.u32 	[%rd1+16], %r8;
	st.local.u32 	[%rd1+20], %r8;
	st.local.u32 	[%rd1+24], %r8;
	st.local.u32 	[%rd1+28], %r8;
	st.local.u32 	[%rd1+32], %r8;
	st.local.u32 	[%rd1+36], %r8;
	mov.u32 	%r11, 2;
	st.local.u32 	[%rd1+40], %r11;
	st.local.u32 	[%rd1+44], %r8;
	st.local.u32 	[%rd1+48], %r8;
	st.local.u32 	[%rd1+52], %r8;
	st.local.u32 	[%rd1+56], %r8;
	st.local.u32 	[%rd1+60], %r10;
	mov.u32 	%r9, 1;
	mov.u32 	%r15, %r8;
	setp.lt.s32	%p1, %r6, 1;
	mov.u32 	%r18, %r9;
	@%p1 bra 	BB7_4;

	mov.u32 	%r19, %r8;
	bra.uni 	BB7_2;

BB7_5:
	mul.wide.s32 	%rd6, %r19, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.local.u32 	%r15, [%rd7];

BB7_2:
	mov.u32 	%r1, %r15;
	mul.wide.s32 	%rd4, %r19, 4;
	add.s64 	%rd5, %rd2, %rd4;
	ld.u32 	%r13, [%rd5];
	add.s32 	%r19, %r19, 1;
	setp.ne.s32	%p2, %r13, %r1;
	mov.u32 	%r18, %r8;
	@%p2 bra 	BB7_4;

	setp.lt.s32	%p3, %r19, %r6;
	mov.u32 	%r17, %r9;
	mov.u32 	%r18, %r17;
	@%p3 bra 	BB7_5;

BB7_4:
	st.param.b32	[func_retval0+0], %r18;
	ret;
}

	// .globl	_Z12gpu_increasePiS_i
.visible .func  (.param .b32 func_retval0) _Z12gpu_increasePiS_i(
	.param .b64 _Z12gpu_increasePiS_i_param_0,
	.param .b64 _Z12gpu_increasePiS_i_param_1,
	.param .b32 _Z12gpu_increasePiS_i_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd2, [_Z12gpu_increasePiS_i_param_0];
	ld.param.u64 	%rd3, [_Z12gpu_increasePiS_i_param_1];
	ld.param.u32 	%r5, [_Z12gpu_increasePiS_i_param_2];
	add.s32 	%r1, %r5, -1;
	mov.u32 	%r15, 0;
	mov.u32 	%r14, %r15;
	setp.lt.s32	%p1, %r5, 1;
	@%p1 bra 	BB8_3;

BB8_1:
	sub.s32 	%r9, %r1, %r14;
	mul.wide.s32 	%rd4, %r9, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.u32 	%r10, [%rd1];
	add.s32 	%r11, %r10, 1;
	st.u32 	[%rd1], %r11;
	add.s64 	%rd5, %rd2, %rd4;
	ld.u32 	%r12, [%rd5];
	setp.lt.s32	%p2, %r10, %r12;
	mov.u32 	%r15, 1;
	@%p2 bra 	BB8_3;

	mov.u32 	%r15, 0;
	st.u32 	[%rd1], %r15;
	add.s32 	%r14, %r14, 1;
	setp.lt.s32	%p3, %r14, %r5;
	@%p3 bra 	BB8_1;

BB8_3:
	st.param.b32	[func_retval0+0], %r15;
	ret;
}

	// .globl	_Z10gpu_sumFunPiS_i
.visible .func  (.param .b32 func_retval0) _Z10gpu_sumFunPiS_i(
	.param .b64 _Z10gpu_sumFunPiS_i_param_0,
	.param .b64 _Z10gpu_sumFunPiS_i_param_1,
	.param .b32 _Z10gpu_sumFunPiS_i_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd7, [_Z10gpu_sumFunPiS_i_param_0];
	ld.param.u64 	%rd8, [_Z10gpu_sumFunPiS_i_param_1];
	ld.param.u32 	%r6, [_Z10gpu_sumFunPiS_i_param_2];
	mov.u32 	%r14, 0;
	mov.u32 	%r15, %r14;
	mov.u32 	%r12, %r14;
	setp.lt.s32	%p1, %r6, 1;
	@%p1 bra 	BB9_2;

BB9_1:
	ld.u32 	%r10, [%rd8];
	ld.u32 	%r11, [%rd7];
	mad.lo.s32 	%r15, %r10, %r11, %r15;
	add.s64 	%rd8, %rd8, 4;
	add.s64 	%rd7, %rd7, 4;
	add.s32 	%r12, %r12, 1;
	setp.lt.s32	%p2, %r12, %r6;
	mov.u32 	%r14, %r15;
	@%p2 bra 	BB9_1;

BB9_2:
	st.param.b32	[func_retval0+0], %r14;
	ret;
}

	// .globl	_Z21gpu_blockOffsetNoZeroPiS_ii
.visible .func  (.param .b32 func_retval0) _Z21gpu_blockOffsetNoZeroPiS_ii(
	.param .b64 _Z21gpu_blockOffsetNoZeroPiS_ii_param_0,
	.param .b64 _Z21gpu_blockOffsetNoZeroPiS_ii_param_1,
	.param .b32 _Z21gpu_blockOffsetNoZeroPiS_ii_param_2,
	.param .b32 _Z21gpu_blockOffsetNoZeroPiS_ii_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd5, [_Z21gpu_blockOffsetNoZeroPiS_ii_param_0];
	ld.param.u64 	%rd6, [_Z21gpu_blockOffsetNoZeroPiS_ii_param_1];
	ld.param.u32 	%r12, [_Z21gpu_blockOffsetNoZeroPiS_ii_param_2];
	ld.param.u32 	%r13, [_Z21gpu_blockOffsetNoZeroPiS_ii_param_3];
	mov.u32 	%r22, 0;
	setp.lt.s32	%p1, %r12, 1;
	@%p1 bra 	BB10_5;

	add.s64 	%rd1, %rd6, 4;
	mov.u32 	%r22, 0;
	mov.u32 	%r20, %r22;

BB10_2:
	mov.u32 	%r1, %r20;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd9, %rd1, %rd7;
	add.s64 	%rd8, %rd5, %rd7;
	ld.u32 	%r21, [%rd8];
	add.s32 	%r4, %r1, 1;
	setp.ge.s32	%p2, %r4, %r13;
	mov.u32 	%r19, %r4;
	@%p2 bra 	BB10_4;

BB10_3:
	mov.u32 	%r5, %r19;
	ld.u32 	%r17, [%rd9];
	mul.lo.s32 	%r21, %r17, %r21;
	add.s64 	%rd9, %rd9, 4;
	add.s32 	%r8, %r5, 1;
	setp.lt.s32	%p3, %r8, %r13;
	mov.u32 	%r19, %r8;
	@%p3 bra 	BB10_3;

BB10_4:
	add.s32 	%r22, %r21, %r22;
	setp.lt.s32	%p4, %r4, %r12;
	mov.u32 	%r20, %r4;
	@%p4 bra 	BB10_2;

BB10_5:
	st.param.b32	[func_retval0+0], %r22;
	ret;
}

	// .globl	_Z15gpu_blockOffsetPiS_iS_i
.visible .func  (.param .b32 func_retval0) _Z15gpu_blockOffsetPiS_iS_i(
	.param .b64 _Z15gpu_blockOffsetPiS_iS_i_param_0,
	.param .b64 _Z15gpu_blockOffsetPiS_iS_i_param_1,
	.param .b32 _Z15gpu_blockOffsetPiS_iS_i_param_2,
	.param .b64 _Z15gpu_blockOffsetPiS_iS_i_param_3,
	.param .b32 _Z15gpu_blockOffsetPiS_iS_i_param_4
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd5, [_Z15gpu_blockOffsetPiS_iS_i_param_0];
	ld.param.u64 	%rd6, [_Z15gpu_blockOffsetPiS_iS_i_param_1];
	ld.param.u32 	%r16, [_Z15gpu_blockOffsetPiS_iS_i_param_2];
	ld.param.u64 	%rd7, [_Z15gpu_blockOffsetPiS_iS_i_param_3];
	ld.param.u32 	%r17, [_Z15gpu_blockOffsetPiS_iS_i_param_4];
	mov.u32 	%r32, 0;
	setp.lt.s32	%p1, %r16, 1;
	@%p1 bra 	BB11_8;

	add.s64 	%rd1, %rd7, 4;
	mov.u32 	%r32, 0;
	mov.u32 	%r28, %r32;
	mov.u32 	%r24, %r32;

BB11_2:
	mov.u32 	%r26, %r28;
	mov.u32 	%r29, %r26;
	mul.wide.s32 	%rd8, %r24, 4;
	add.s64 	%rd9, %rd6, %rd8;
	ld.u32 	%r22, [%rd9];
	setp.eq.s32	%p2, %r22, 0;
	@%p2 bra 	BB11_7;

	add.s64 	%rd11, %rd5, %rd8;
	ld.u32 	%r31, [%rd11];
	add.s32 	%r5, %r29, 1;
	setp.ge.s32	%p3, %r5, %r17;
	@%p3 bra 	BB11_6;

	mul.wide.s32 	%rd12, %r29, 4;
	add.s64 	%rd13, %rd1, %rd12;
	mov.u32 	%r30, %r5;

BB11_5:
	mov.u32 	%r6, %r30;
	ld.u32 	%r23, [%rd13];
	mul.lo.s32 	%r31, %r23, %r31;
	add.s64 	%rd13, %rd13, 4;
	add.s32 	%r9, %r6, 1;
	setp.lt.s32	%p4, %r9, %r17;
	mov.u32 	%r30, %r9;
	@%p4 bra 	BB11_5;

BB11_6:
	add.s32 	%r32, %r31, %r32;
	mov.u32 	%r29, %r5;

BB11_7:
	mov.u32 	%r28, %r29;
	add.s32 	%r24, %r24, 1;
	setp.lt.s32	%p5, %r24, %r16;
	@%p5 bra 	BB11_2;

BB11_8:
	st.param.b32	[func_retval0+0], %r32;
	ret;
}

	// .globl	_Z15gpu_sameVectorsPiS_iS_
.visible .entry _Z15gpu_sameVectorsPiS_iS_(
	.param .u64 _Z15gpu_sameVectorsPiS_iS__param_0,
	.param .u64 _Z15gpu_sameVectorsPiS_iS__param_1,
	.param .u32 _Z15gpu_sameVectorsPiS_iS__param_2,
	.param .u64 _Z15gpu_sameVectorsPiS_iS__param_3
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [_Z15gpu_sameVectorsPiS_iS__param_0];
	ld.param.u64 	%rd2, [_Z15gpu_sameVectorsPiS_iS__param_1];
	ld.param.u32 	%r5, [_Z15gpu_sameVectorsPiS_iS__param_2];
	ld.param.u64 	%rd3, [_Z15gpu_sameVectorsPiS_iS__param_3];
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32	%p1, %r1, %r5;
	@%p1 bra 	BB12_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u32 	%r11, [%rd8];
	ld.global.u32 	%r12, [%rd6];
	sub.s32 	%r10, %r12, %r11;
	// inline asm
	{ 
	.reg .pred 	%p1; 
	.reg .pred 	%p2; 
	setp.ne.u32 	%p1, %r10, 0; 
	vote.all.pred 	%p2, %p1; 
	selp.s32 	%r13, 1, 0, %p2; 
	}
	// inline asm

BB12_2:
	setp.ne.s32	%p2, %r1, 0;
	@%p2 bra 	BB12_4;

	cvta.to.global.u64 	%rd9, %rd3;
	st.global.u32 	[%rd9], %r13;

BB12_4:
	ret;
}

	// .globl	_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S_
.visible .entry _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S_(
	.param .u64 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_0,
	.param .u64 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_1,
	.param .u64 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_2,
	.param .u64 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_3,
	.param .u32 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_4,
	.param .u32 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_5,
	.param .u32 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_6,
	.param .u32 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_7,
	.param .u64 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_8,
	.param .u64 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_9,
	.param .u64 _Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_10
)
{
	.local .align 4 .b8 	__local_depot13[512];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<16>;
	.reg .b32 	%r<82>;
	.reg .b64 	%rd<66>;


	mov.u64 	%rd65, __local_depot13;
	cvta.local.u64 	%SP, %rd65;
	ld.param.u64 	%rd36, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_0];
	ld.param.u64 	%rd30, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_1];
	ld.param.u64 	%rd31, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_2];
	ld.param.u64 	%rd32, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_3];
	ld.param.u32 	%r29, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_4];
	ld.param.u32 	%r32, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_5];
	ld.param.u32 	%r30, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_6];
	ld.param.u32 	%r31, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_7];
	ld.param.u64 	%rd33, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_8];
	ld.param.u64 	%rd34, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_9];
	ld.param.u64 	%rd35, [_Z17gpu_genSubConfigsPiS_S_S_iiiiS_S_S__param_10];
	cvta.to.global.u64 	%rd1, %rd36;
	add.u64 	%rd37, %SP, 256;
	cvta.to.local.u64 	%rd2, %rd37;
	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd3, %rd38;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p1, %r4, %r32;
	@%p1 bra 	BB13_22;

	mov.u32 	%r77, 0;
	setp.lt.s32	%p2, %r30, 1;
	@%p2 bra 	BB13_13;

	cvta.to.global.u64 	%rd55, %rd35;
	cvta.to.global.u64 	%rd39, %rd32;
	add.s64 	%rd5, %rd39, 4;
	mov.u32 	%r67, 0;
	mov.u32 	%r63, %r67;
	mov.u32 	%r72, %r4;

BB13_3:
	mov.u32 	%r70, %r72;
	mov.u32 	%r73, %r70;
	mov.u32 	%r65, %r67;
	mov.u32 	%r68, %r65;
	mul.wide.s32 	%rd40, %r63, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.u32 	%r36, [%rd41];
	setp.eq.s32	%p3, %r36, 0;
	add.s64 	%rd6, %rd2, %rd40;
	@%p3 bra 	BB13_8;
	bra.uni 	BB13_4;

BB13_8:
	mov.u32 	%r42, 0;
	st.local.u32 	[%rd6], %r42;
	bra.uni 	BB13_9;

BB13_4:
	add.s32 	%r8, %r68, 1;
	mov.u32 	%r74, 1;
	setp.ge.s32	%p4, %r8, %r29;
	@%p4 bra 	BB13_7;

	mul.wide.s32 	%rd42, %r68, 4;
	add.s64 	%rd54, %rd5, %rd42;
	mov.u32 	%r74, 1;
	mov.u32 	%r69, %r8;

BB13_6:
	mov.u32 	%r9, %r69;
	ld.global.u32 	%r39, [%rd54];
	mul.lo.s32 	%r74, %r39, %r74;
	add.s64 	%rd54, %rd54, 4;
	add.s32 	%r12, %r9, 1;
	setp.lt.s32	%p5, %r12, %r29;
	mov.u32 	%r69, %r12;
	@%p5 bra 	BB13_6;

BB13_7:
	div.s32 	%r40, %r73, %r74;
	st.local.u32 	[%rd6], %r40;
	mul.lo.s32 	%r41, %r40, %r74;
	sub.s32 	%r73, %r73, %r41;
	mov.u32 	%r68, %r8;

BB13_9:
	mov.u32 	%r15, %r73;
	mov.u32 	%r67, %r68;
	add.s32 	%r63, %r63, 1;
	setp.lt.s32	%p6, %r63, %r30;
	mov.u32 	%r72, %r15;
	@%p6 bra 	BB13_3;

	mov.u32 	%r77, 0;
	mov.u32 	%r78, %r77;
	mov.u32 	%r75, %r77;
	@%p2 bra 	BB13_13;

	mov.u64 	%rd59, %rd2;

BB13_12:
	mov.u64 	%rd10, %rd59;
	ld.global.u32 	%r46, [%rd55];
	ld.local.u32 	%r47, [%rd10];
	mad.lo.s32 	%r78, %r46, %r47, %r78;
	add.s64 	%rd55, %rd55, 4;
	add.s64 	%rd13, %rd10, 4;
	add.s32 	%r75, %r75, 1;
	setp.lt.s32	%p8, %r75, %r30;
	mov.u32 	%r77, %r78;
	mov.u64 	%rd59, %rd13;
	@%p8 bra 	BB13_12;

BB13_13:
	setp.gt.s32	%p9, %r77, %r31;
	@%p9 bra 	BB13_22;

	cvta.to.global.u64 	%rd43, %rd33;
	mul.wide.s32 	%rd44, %r4, 4;
	add.s64 	%rd45, %rd43, %rd44;
	mov.u32 	%r48, 1;
	st.global.u32 	[%rd45], %r48;
	@%p2 bra 	BB13_22;

	cvta.to.global.u64 	%rd14, %rd31;
	cvta.to.global.u64 	%rd15, %rd34;
	cvta.to.global.u64 	%rd46, %rd30;
	mad.lo.s32 	%r50, %r1, %r2, %r3;
	mul.lo.s32 	%r51, %r30, %r50;
	mul.wide.s32 	%rd47, %r51, 4;
	add.s64 	%rd56, %rd46, %rd47;
	mov.u32 	%r79, 0;
	mov.u64 	%rd58, %rd2;
	mov.u64 	%rd60, %rd1;
	mov.u64 	%rd64, %rd3;

BB13_16:
	mov.u64 	%rd20, %rd64;
	mov.u64 	%rd19, %rd60;
	ld.local.u32 	%r52, [%rd58];
	st.global.u32 	[%rd56], %r52;
	ld.global.u32 	%r53, [%rd19];
	sub.s32 	%r54, %r53, %r52;
	st.local.u32 	[%rd20], %r54;
	add.s64 	%rd21, %rd20, 4;
	add.s64 	%rd22, %rd19, 4;
	add.s64 	%rd58, %rd58, 4;
	add.s64 	%rd56, %rd56, 4;
	add.s32 	%r79, %r79, 1;
	setp.lt.s32	%p11, %r79, %r30;
	mov.u64 	%rd60, %rd22;
	mov.u64 	%rd64, %rd21;
	@%p11 bra 	BB13_16;

	mov.u32 	%r80, 0;
	@%p2 bra 	BB13_22;

BB13_18:
	mul.wide.s32 	%rd48, %r80, 4;
	add.s64 	%rd49, %rd3, %rd48;
	add.s64 	%rd50, %rd1, %rd48;
	ld.global.u32 	%r56, [%rd50];
	ld.local.u32 	%r57, [%rd49];
	setp.eq.s32	%p13, %r57, %r56;
	add.s32 	%r80, %r80, 1;
	@%p13 bra 	BB13_21;
	bra.uni 	BB13_19;

BB13_21:
	setp.lt.s32	%p15, %r80, %r30;
	@%p15 bra 	BB13_18;
	bra.uni 	BB13_22;

BB13_19:
	add.s64 	%rd52, %rd15, %rd44;
	st.global.u32 	[%rd52], %r48;
	add.s64 	%rd61, %rd14, %rd47;
	mov.u32 	%r81, 0;
	mov.u64 	%rd63, %rd3;

BB13_20:
	ld.local.u32 	%r62, [%rd63];
	st.global.u32 	[%rd61], %r62;
	add.s64 	%rd63, %rd63, 4;
	add.s64 	%rd61, %rd61, 4;
	add.s32 	%r81, %r81, 1;
	setp.lt.s32	%p14, %r81, %r30;
	@%p14 bra 	BB13_20;

BB13_22:
	ret;
}

	// .globl	_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii
.visible .entry _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii(
	.param .u32 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_0,
	.param .u64 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_1,
	.param .u32 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_2,
	.param .u64 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_3,
	.param .u64 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_4,
	.param .u64 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_5,
	.param .u32 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_6,
	.param .u64 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_7,
	.param .u64 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_8,
	.param .u64 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_9,
	.param .u64 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_10,
	.param .u64 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_11,
	.param .u32 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_12,
	.param .u32 _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_13
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<105>;
	.reg .b64 	%rd<89>;


	ld.param.u32 	%r36, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_0];
	ld.param.u64 	%rd41, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_1];
	ld.param.u32 	%r37, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_2];
	ld.param.u64 	%rd37, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_3];
	ld.param.u64 	%rd38, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_4];
	ld.param.u64 	%rd39, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_5];
	ld.param.u32 	%r38, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_6];
	ld.param.u64 	%rd42, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_7];
	ld.param.u64 	%rd43, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_8];
	ld.param.u64 	%rd44, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_9];
	ld.param.u64 	%rd40, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_10];
	ld.param.u64 	%rd45, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_11];
	ld.param.u32 	%r40, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_12];
	ld.param.u32 	%r39, [_Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii_param_13];
	cvta.to.global.u64 	%rd1, %rd41;
	cvta.to.global.u64 	%rd2, %rd44;
	cvta.to.global.u64 	%rd3, %rd43;
	cvta.to.global.u64 	%rd4, %rd42;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	add.s32 	%r5, %r4, %r39;
	cvta.to.global.u64 	%rd46, %rd45;
	mul.wide.s32 	%rd47, %r40, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.u32 	%r41, [%rd48];
	setp.ge.s32	%p1, %r4, %r41;
	@%p1 bra 	BB14_25;

	mul.lo.s32 	%r6, %r5, %r37;
	mul.lo.s32 	%r7, %r4, %r37;
	setp.lt.s32	%p2, %r37, 1;
	@%p2 bra 	BB14_4;

	neg.s32 	%r82, %r37;
	mul.lo.s32 	%r43, %r37, %r4;
	cvt.s64.s32	%rd49, %r43;
	neg.s64 	%rd77, %rd49;

BB14_3:
	shl.b64 	%rd50, %rd77, 2;
	sub.s64 	%rd51, %rd4, %rd50;
	mov.u32 	%r44, 0;
	st.global.u32 	[%rd51], %r44;
	sub.s64 	%rd52, %rd3, %rd50;
	st.global.u32 	[%rd52], %r44;
	sub.s64 	%rd53, %rd2, %rd50;
	st.global.u32 	[%rd53], %r44;
	add.s64 	%rd77, %rd77, -1;
	add.s32 	%r82, %r82, 1;
	setp.ne.s32	%p3, %r82, 0;
	@%p3 bra 	BB14_3;

BB14_4:
	cvta.to.global.u64 	%rd8, %rd40;
	cvta.to.global.u64 	%rd54, %rd38;
	cvta.to.global.u64 	%rd55, %rd37;
	cvta.to.global.u64 	%rd9, %rd39;
	add.s32 	%r11, %r37, -1;
	neg.s32 	%r12, %r37;
	mul.lo.s32 	%r47, %r1, %r2;
	add.s32 	%r48, %r3, %r47;
	mul.lo.s32 	%r49, %r37, %r48;
	cvt.s64.s32	%rd56, %r49;
	neg.s64 	%rd10, %rd56;
	mul.wide.s32 	%rd57, %r49, 4;
	add.s64 	%rd11, %rd3, %rd57;
	add.s32 	%r50, %r3, %r39;
	add.s32 	%r51, %r50, %r47;
	mul.lo.s32 	%r52, %r37, %r36;
	mul.lo.s32 	%r53, %r52, %r51;
	mul.wide.s32 	%rd58, %r53, 4;
	add.s64 	%rd12, %rd55, %rd58;
	mul.lo.s32 	%r54, %r37, %r51;
	mul.wide.s32 	%rd59, %r54, 4;
	add.s64 	%rd13, %rd1, %rd59;
	add.s64 	%rd14, %rd2, %rd57;
	add.s64 	%rd15, %rd54, %rd58;
	mov.u32 	%r46, 0;
	mov.u32 	%r83, %r46;
	mov.u32 	%r94, %r46;

BB14_5:
	mov.u32 	%r95, %r94;
	mov.u32 	%r92, %r46;
	mov.u64 	%rd86, %rd10;
	mov.u32 	%r103, %r12;
	@%p2 bra 	BB14_9;

BB14_6:
	mov.u32 	%r15, %r103;
	mov.u64 	%rd16, %rd86;
	shl.b64 	%rd60, %rd16, 2;
	sub.s64 	%rd61, %rd4, %rd60;
	ld.global.u32 	%r56, [%rd61];
	sub.s64 	%rd62, %rd3, %rd60;
	st.global.u32 	[%rd62], %r56;
	add.s64 	%rd17, %rd16, -1;
	add.s32 	%r16, %r15, 1;
	setp.ne.s32	%p5, %r16, 0;
	mov.u64 	%rd86, %rd17;
	mov.u32 	%r103, %r16;
	@%p5 bra 	BB14_6;

	mov.u32 	%r59, 0;
	mov.u32 	%r93, %r59;
	mov.u32 	%r84, %r59;
	mov.u64 	%rd78, %rd9;
	mov.u32 	%r92, %r59;
	mov.u64 	%rd82, %rd11;
	@%p2 bra 	BB14_9;

BB14_8:
	mov.u64 	%rd19, %rd82;
	mov.u64 	%rd18, %rd78;
	ld.global.u32 	%r60, [%rd18];
	ld.global.u32 	%r61, [%rd19];
	mad.lo.s32 	%r93, %r60, %r61, %r93;
	add.s64 	%rd20, %rd19, 4;
	add.s64 	%rd21, %rd18, 4;
	add.s32 	%r84, %r84, 1;
	setp.lt.s32	%p7, %r84, %r37;
	mov.u64 	%rd78, %rd21;
	mov.u32 	%r86, %r93;
	mov.u32 	%r92, %r86;
	mov.u64 	%rd82, %rd20;
	@%p7 bra 	BB14_8;

BB14_9:
	mov.u32 	%r21, %r92;
	setp.gt.s32	%p8, %r21, %r38;
	@%p8 bra 	BB14_21;

	@%p2 bra 	BB14_13;

	mul.lo.s32 	%r62, %r37, %r95;
	mul.wide.s32 	%rd63, %r62, 4;
	add.s64 	%rd79, %rd12, %rd63;
	mov.u64 	%rd81, %rd11;
	mov.u32 	%r102, %r12;

BB14_12:
	ld.global.u32 	%r63, [%rd81];
	st.global.u32 	[%rd79], %r63;
	add.s64 	%rd81, %rd81, 4;
	add.s64 	%rd79, %rd79, 4;
	add.s32 	%r102, %r102, 1;
	setp.ne.s32	%p10, %r102, 0;
	@%p10 bra 	BB14_12;

BB14_13:
	add.s32 	%r24, %r95, 1;
	mov.u32 	%r95, %r24;
	mov.u64 	%rd83, %rd13;
	mov.u64 	%rd85, %rd10;
	mov.u32 	%r101, %r12;
	@%p2 bra 	BB14_21;

BB14_14:
	mov.u64 	%rd27, %rd83;
	shl.b64 	%rd64, %rd85, 2;
	sub.s64 	%rd65, %rd3, %rd64;
	ld.global.u32 	%r64, [%rd65];
	ld.global.u32 	%r65, [%rd27];
	sub.s32 	%r66, %r65, %r64;
	sub.s64 	%rd66, %rd2, %rd64;
	st.global.u32 	[%rd66], %r66;
	add.s64 	%rd85, %rd85, -1;
	add.s64 	%rd30, %rd27, 4;
	add.s32 	%r101, %r101, 1;
	setp.ne.s32	%p12, %r101, 0;
	mov.u64 	%rd83, %rd30;
	@%p12 bra 	BB14_14;

	mov.u32 	%r96, 0;
	mov.u32 	%r87, %r24;
	mov.u32 	%r95, %r87;
	@%p2 bra 	BB14_21;

BB14_16:
	add.s32 	%r68, %r96, %r7;
	mul.wide.s32 	%rd67, %r68, 4;
	add.s64 	%rd68, %rd2, %rd67;
	add.s32 	%r69, %r96, %r6;
	mul.wide.s32 	%rd69, %r69, 4;
	add.s64 	%rd70, %rd1, %rd69;
	ld.global.u32 	%r70, [%rd70];
	ld.global.u32 	%r71, [%rd68];
	setp.eq.s32	%p14, %r71, %r70;
	add.s32 	%r96, %r96, 1;
	@%p14 bra 	BB14_20;
	bra.uni 	BB14_17;

BB14_20:
	setp.lt.s32	%p16, %r96, %r37;
	mov.u32 	%r89, %r24;
	mov.u32 	%r95, %r89;
	@%p16 bra 	BB14_16;
	bra.uni 	BB14_21;

BB14_17:
	mul.lo.s32 	%r72, %r37, %r83;
	mul.wide.s32 	%rd71, %r72, 4;
	add.s64 	%rd87, %rd15, %rd71;
	mov.u64 	%rd88, %rd14;
	mov.u32 	%r100, %r12;

BB14_18:
	mov.u64 	%rd33, %rd88;
	ld.global.u32 	%r73, [%rd33];
	st.global.u32 	[%rd87], %r73;
	add.s64 	%rd34, %rd33, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r100, %r100, 1;
	setp.ne.s32	%p15, %r100, 0;
	mov.u64 	%rd88, %rd34;
	@%p15 bra 	BB14_18;

	add.s32 	%r83, %r83, 1;
	mov.u32 	%r95, %r24;

BB14_21:
	mov.u32 	%r94, %r95;
	mov.u32 	%r104, 0;
	@%p2 bra 	BB14_24;

BB14_22:
	sub.s32 	%r75, %r11, %r104;
	add.s32 	%r76, %r75, %r7;
	mul.wide.s32 	%rd72, %r76, 4;
	add.s64 	%rd36, %rd4, %rd72;
	ld.global.u32 	%r77, [%rd36];
	add.s32 	%r78, %r77, 1;
	st.global.u32 	[%rd36], %r78;
	add.s32 	%r79, %r75, %r6;
	mul.wide.s32 	%rd73, %r79, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.u32 	%r80, [%rd74];
	setp.lt.s32	%p18, %r77, %r80;
	@%p18 bra 	BB14_5;

	mov.u32 	%r81, 0;
	st.global.u32 	[%rd36], %r81;
	add.s32 	%r104, %r104, 1;
	setp.lt.s32	%p19, %r104, %r37;
	@%p19 bra 	BB14_22;

BB14_24:
	mul.wide.s32 	%rd75, %r5, 4;
	add.s64 	%rd76, %rd8, %rd75;
	st.global.u32 	[%rd76], %r83;

BB14_25:
	ret;
}

	// .globl	_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i
.visible .entry _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i(
	.param .u32 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_0,
	.param .u64 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_1,
	.param .u64 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_2,
	.param .u32 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_3,
	.param .u64 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_4,
	.param .u32 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_5,
	.param .u32 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_6,
	.param .u64 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_7,
	.param .u32 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_8,
	.param .u64 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_9,
	.param .u32 _Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_10
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<26>;
	.reg .b64 	%rd<22>;
	// demoted variable
	.shared .align 4 .b8 _ZZ16FindSubConfigOPTiPiS_iS_iiS_iS_iE4lock[4];

	ld.param.u32 	%r11, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_0];
	ld.param.u64 	%rd3, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_1];
	ld.param.u64 	%rd4, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_2];
	ld.param.u32 	%r6, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_3];
	ld.param.u64 	%rd5, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_4];
	ld.param.u32 	%r7, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_5];
	ld.param.u32 	%r8, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_6];
	ld.param.u64 	%rd6, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_7];
	ld.param.u32 	%r9, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_8];
	ld.param.u64 	%rd7, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_9];
	ld.param.u32 	%r10, [_Z16FindSubConfigOPTiPiS_iS_iiS_iS_i_param_10];
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	add.s32 	%r2, %r1, %r11;
	setp.ne.s32	%p1, %r1, 0;
	@%p1 bra 	BB15_2;

	mov.u32 	%r15, 0;
	st.shared.u32 	[_ZZ16FindSubConfigOPTiPiS_iS_iiS_iS_iE4lock+4], %r15;

BB15_2:
	bar.sync 	0;
	setp.ge.s32	%p2, %r1, %r10;
	@%p2 bra 	BB15_8;

	ld.shared.u32 	%r16, [_ZZ16FindSubConfigOPTiPiS_iS_iiS_iS_iE4lock+4];
	setp.ne.s32	%p3, %r16, 0;
	@%p3 bra 	BB15_8;

	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mul.lo.s32 	%r3, %r2, %r6;
	mov.u32 	%r25, 0;
	setp.lt.s32	%p4, %r6, 1;
	@%p4 bra 	BB15_7;

BB15_5:
	mul.wide.s32 	%rd8, %r25, 4;
	add.s64 	%rd9, %rd2, %rd8;
	add.s32 	%r18, %r25, %r3;
	mul.wide.s32 	%rd10, %r18, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.global.u32 	%r19, [%rd11];
	ld.global.u32 	%r20, [%rd9];
	add.s32 	%r25, %r25, 1;
	setp.ne.s32	%p5, %r20, %r19;
	@%p5 bra 	BB15_8;

	setp.lt.s32	%p6, %r25, %r6;
	@%p6 bra 	BB15_5;

BB15_7:
	cvta.to.global.u64 	%rd12, %rd6;
	cvta.to.global.u64 	%rd13, %rd5;
	cvta.to.global.u64 	%rd14, %rd7;
	mul.wide.s32 	%rd15, %r2, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.u32 	%r21, [%rd16];
	add.s32 	%r22, %r8, %r7;
	mul.wide.s32 	%rd17, %r22, 4;
	add.s64 	%rd18, %rd13, %rd17;
	st.global.u32 	[%rd18], %r21;
	mul.wide.s32 	%rd19, %r9, 4;
	add.s64 	%rd20, %rd12, %rd19;
	add.s32 	%r23, %r8, 1;
	st.global.u32 	[%rd20], %r23;
	mov.u64 	%rd21, _ZZ16FindSubConfigOPTiPiS_iS_iiS_iS_iE4lock;
	atom.shared.add.u32 	%r24, [%rd21], 1;

BB15_8:
	ret;
}

	// .globl	_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S_
.visible .entry _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S_(
	.param .u32 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_0,
	.param .u64 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_1,
	.param .u32 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_2,
	.param .u32 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_3,
	.param .u64 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_4,
	.param .u64 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_5,
	.param .u32 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_6,
	.param .u64 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_7,
	.param .u64 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_8,
	.param .u64 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_9,
	.param .u32 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_10,
	.param .u32 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_11,
	.param .u64 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_12,
	.param .u64 _Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_13
)
{
	.local .align 4 .b8 	__local_depot16[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<20>;
	.reg .b32 	%r<82>;
	.reg .b64 	%rd<54>;
	// demoted variable
	.shared .align 4 .b8 _ZZ13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S_E4lock[4];

	mov.u64 	%rd53, __local_depot16;
	cvta.local.u64 	%SP, %rd53;
	ld.param.u32 	%r34, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_0];
	ld.param.u64 	%rd27, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_1];
	ld.param.u32 	%r35, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_2];
	ld.param.u32 	%r36, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_3];
	ld.param.u64 	%rd20, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_4];
	ld.param.u64 	%rd21, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_5];
	ld.param.u32 	%r37, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_6];
	ld.param.u64 	%rd22, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_7];
	ld.param.u64 	%rd23, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_8];
	ld.param.u64 	%rd24, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_9];
	ld.param.u32 	%r38, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_10];
	ld.param.u32 	%r39, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_11];
	ld.param.u64 	%rd25, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_12];
	ld.param.u64 	%rd26, [_Z13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S__param_13];
	cvta.to.global.u64 	%rd1, %rd27;
	add.u64 	%rd28, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd28;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ne.s32	%p1, %r4, 0;
	@%p1 bra 	BB16_2;

	mov.u32 	%r40, 0;
	st.shared.u32 	[_ZZ13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S_E4lock], %r40;

BB16_2:
	bar.sync 	0;
	setp.ge.s32	%p2, %r4, %r34;
	@%p2 bra 	BB16_28;

	cvta.to.global.u64 	%rd29, %rd21;
	cvta.to.global.u64 	%rd3, %rd20;
	add.s32 	%r42, %r4, %r35;
	mul.lo.s32 	%r5, %r42, %r36;
	add.s32 	%r43, %r4, %r37;
	mul.wide.s32 	%rd30, %r43, 4;
	add.s64 	%rd4, %rd29, %rd30;
	mov.u32 	%r69, 0;
	setp.lt.s32	%p3, %r36, 1;
	@%p3 bra 	BB16_6;

BB16_4:
	add.s32 	%r44, %r69, %r5;
	mul.wide.s32 	%rd31, %r44, 4;
	add.s64 	%rd32, %rd1, %rd31;
	mul.wide.s32 	%rd33, %r69, 4;
	add.s64 	%rd34, %rd3, %rd33;
	ld.global.u32 	%r45, [%rd34];
	ld.global.u32 	%r46, [%rd32];
	add.s32 	%r69, %r69, 1;
	setp.ne.s32	%p4, %r46, %r45;
	@%p4 bra 	BB16_7;

	setp.lt.s32	%p5, %r69, %r36;
	@%p5 bra 	BB16_4;

BB16_6:
	mov.u32 	%r47, 0;
	st.global.u32 	[%rd4], %r47;
	mov.u64 	%rd35, _ZZ13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S_E4lock;
	atom.shared.add.u32 	%r48, [%rd35], 1;

BB16_7:
	bar.sync 	0;
	ld.shared.u32 	%r49, [_ZZ13LoopNSsubsetsiPiiiS_S_iS_S_S_iiS_S_E4lock];
	setp.ne.s32	%p6, %r49, 0;
	@%p6 bra 	BB16_28;

	mov.u32 	%r79, 0;
	@%p3 bra 	BB16_21;

	cvta.to.global.u64 	%rd5, %rd24;
	cvta.to.global.u64 	%rd6, %rd23;
	cvta.to.global.u64 	%rd49, %rd22;
	add.s32 	%r52, %r3, %r35;
	mad.lo.s32 	%r53, %r1, %r2, %r52;
	mul.lo.s32 	%r54, %r36, %r53;
	mul.wide.s32 	%rd36, %r54, 4;
	add.s64 	%rd51, %rd1, %rd36;
	mov.u32 	%r70, 0;
	mov.u64 	%rd50, %rd2;

BB16_10:
	mov.u64 	%rd10, %rd50;
	ld.global.u32 	%r9, [%rd49];
	setp.eq.s32	%p8, %r9, 0;
	@%p8 bra 	BB16_12;

	ld.global.u32 	%r55, [%rd51];
	div.s32 	%r56, %r55, %r9;
	st.local.u32 	[%rd10], %r56;

BB16_12:
	add.s32 	%r70, %r70, 1;
	add.s64 	%rd51, %rd51, 4;
	add.s64 	%rd13, %rd10, 4;
	add.s64 	%rd49, %rd49, 4;
	setp.lt.s32	%p9, %r70, %r36;
	mov.u64 	%rd50, %rd13;
	@%p9 bra 	BB16_10;

	mov.u32 	%r79, 0;
	@%p3 bra 	BB16_21;

	add.s64 	%rd15, %rd5, 4;
	mov.u32 	%r79, 0;
	mov.u32 	%r75, %r79;
	mov.u32 	%r71, %r79;

BB16_15:
	mov.u32 	%r73, %r75;
	mov.u32 	%r76, %r73;
	mul.wide.s32 	%rd37, %r71, 4;
	add.s64 	%rd38, %rd6, %rd37;
	ld.global.u32 	%r61, [%rd38];
	setp.eq.s32	%p11, %r61, 0;
	@%p11 bra 	BB16_20;

	add.s64 	%rd40, %rd2, %rd37;
	ld.local.u32 	%r78, [%rd40];
	add.s32 	%r15, %r76, 1;
	setp.ge.s32	%p12, %r15, %r38;
	@%p12 bra 	BB16_19;

	mul.wide.s32 	%rd41, %r76, 4;
	add.s64 	%rd52, %rd15, %rd41;
	mov.u32 	%r77, %r15;

BB16_18:
	mov.u32 	%r16, %r77;
	ld.global.u32 	%r62, [%rd52];
	mul.lo.s32 	%r78, %r62, %r78;
	add.s64 	%rd52, %rd52, 4;
	add.s32 	%r19, %r16, 1;
	setp.lt.s32	%p13, %r19, %r38;
	mov.u32 	%r77, %r19;
	@%p13 bra 	BB16_18;

BB16_19:
	add.s32 	%r79, %r78, %r79;
	mov.u32 	%r76, %r15;

BB16_20:
	mov.u32 	%r75, %r76;
	add.s32 	%r71, %r71, 1;
	setp.lt.s32	%p14, %r71, %r36;
	@%p14 bra 	BB16_15;

BB16_21:
	mul.lo.s32 	%r81, %r79, %r39;
	setp.lt.s32	%p15, %r39, 1;
	@%p15 bra 	BB16_28;

	cvta.to.global.u64 	%rd19, %rd25;
	add.s32 	%r27, %r81, %r39;
	@%p3 bra 	BB16_27;

BB16_23:
	mul.lo.s32 	%r29, %r81, %r36;
	mov.u32 	%r80, 0;

BB16_24:
	add.s32 	%r64, %r80, %r5;
	mul.wide.s32 	%rd42, %r64, 4;
	add.s64 	%rd43, %rd1, %rd42;
	add.s32 	%r65, %r80, %r29;
	mul.wide.s32 	%rd44, %r65, 4;
	add.s64 	%rd45, %rd19, %rd44;
	ld.global.u32 	%r66, [%rd45];
	ld.global.u32 	%r67, [%rd43];
	setp.eq.s32	%p17, %r67, %r66;
	add.s32 	%r80, %r80, 1;
	@%p17 bra 	BB16_26;
	bra.uni 	BB16_25;

BB16_26:
	setp.lt.s32	%p19, %r80, %r36;
	@%p19 bra 	BB16_24;
	bra.uni 	BB16_27;

BB16_25:
	add.s32 	%r81, %r81, 1;
	setp.lt.s32	%p18, %r81, %r27;
	@%p18 bra 	BB16_23;
	bra.uni 	BB16_28;

BB16_27:
	cvta.to.global.u64 	%rd46, %rd26;
	mul.wide.s32 	%rd47, %r81, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.u32 	%r68, [%rd48];
	st.global.u32 	[%rd4], %r68;

BB16_28:
	ret;
}

	// .globl	_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii
.visible .entry _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii(
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_0,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_1,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_2,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_3,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_4,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_5,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_6,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_7,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_8,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_9,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_10,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_11,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_12,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_13,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_14,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_15,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_16,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_17,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_18,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_19,
	.param .u64 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_20,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_21,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_22,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_23,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_24,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_25,
	.param .u32 _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_26
)
{
	.local .align 4 .b8 	__local_depot17[256];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<24>;
	.reg .b32 	%r<140>;
	.reg .b64 	%rd<92>;


	mov.u64 	%rd91, __local_depot17;
	cvta.local.u64 	%SP, %rd91;
	ld.param.u64 	%rd37, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_0];
	ld.param.u64 	%rd46, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_1];
	ld.param.u32 	%r56, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_2];
	ld.param.u32 	%r57, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_4];
	ld.param.u64 	%rd47, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_7];
	ld.param.u64 	%rd38, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_8];
	ld.param.u64 	%rd39, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_9];
	ld.param.u64 	%rd48, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_10];
	ld.param.u64 	%rd40, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_11];
	ld.param.u64 	%rd49, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_12];
	ld.param.u64 	%rd41, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_13];
	ld.param.u64 	%rd42, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_14];
	ld.param.u32 	%r63, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_15];
	ld.param.u32 	%r58, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_16];
	ld.param.u32 	%r59, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_17];
	ld.param.u64 	%rd43, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_18];
	ld.param.u64 	%rd44, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_19];
	ld.param.u64 	%rd45, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_20];
	ld.param.u32 	%r60, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_21];
	ld.param.u32 	%r61, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_22];
	ld.param.u32 	%r62, [_Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii_param_24];
	cvta.to.global.u64 	%rd1, %rd49;
	cvta.to.global.u64 	%rd2, %rd48;
	cvta.to.global.u64 	%rd3, %rd47;
	add.u64 	%rd50, %SP, 0;
	cvta.to.local.u64 	%rd4, %rd50;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r64, %r1, %r2, %r3;
	add.s32 	%r4, %r64, %r56;
	cvta.to.global.u64 	%rd51, %rd46;
	mul.wide.s32 	%rd52, %r63, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.u32 	%r65, [%rd53];
	setp.ge.s32	%p1, %r64, %r65;
	@%p1 bra 	BB17_30;

	cvta.to.global.u64 	%rd54, %rd38;
	mul.wide.s32 	%rd55, %r4, 4;
	add.s64 	%rd5, %rd54, %rd55;
	ld.global.u32 	%r135, [%rd5];
	setp.lt.s32	%p2, %r135, 1;
	@%p2 bra 	BB17_24;

	cvta.to.global.u64 	%rd6, %rd37;
	cvta.to.global.u64 	%rd56, %rd44;
	cvta.to.global.u64 	%rd7, %rd45;
	cvta.to.global.u64 	%rd8, %rd43;
	cvta.to.global.u64 	%rd57, %rd40;
	cvta.to.global.u64 	%rd9, %rd39;
	mul.lo.s32 	%r6, %r4, %r58;
	mul.lo.s32 	%r7, %r4, %r59;
	add.s64 	%rd10, %rd57, %rd55;
	add.s32 	%r67, %r3, %r56;
	mad.lo.s32 	%r68, %r1, %r2, %r67;
	mul.lo.s32 	%r69, %r58, %r57;
	mul.lo.s32 	%r8, %r69, %r68;
	add.s64 	%rd11, %rd56, 4;
	mul.lo.s32 	%r9, %r61, %r57;
	mov.u32 	%r66, 0;
	mov.u32 	%r121, %r66;

BB17_3:
	mad.lo.s32 	%r71, %r57, %r121, %r8;
	mul.wide.s32 	%rd59, %r71, 4;
	add.s64 	%rd12, %rd3, %rd59;
	add.s32 	%r72, %r121, %r6;
	mul.lo.s32 	%r12, %r72, %r57;
	add.s32 	%r73, %r121, %r7;
	mul.wide.s32 	%rd60, %r73, 4;
	add.s64 	%rd13, %rd2, %rd60;
	setp.lt.s32	%p3, %r57, 1;
	mov.u32 	%r120, %r66;
	@%p3 bra 	BB17_23;

BB17_4:
	mov.u32 	%r13, %r120;
	add.s32 	%r75, %r13, %r12;
	mul.wide.s32 	%rd61, %r75, 4;
	add.s64 	%rd62, %rd3, %rd61;
	mul.wide.s32 	%rd63, %r13, 4;
	add.s64 	%rd64, %rd9, %rd63;
	ld.global.u32 	%r76, [%rd64];
	ld.global.u32 	%r77, [%rd62];
	setp.eq.s32	%p4, %r77, %r76;
	add.s32 	%r14, %r13, 1;
	mov.u64 	%rd81, %rd8;
	mov.u64 	%rd82, %rd4;
	mov.u32 	%r119, %r66;
	mov.u64 	%rd86, %rd12;
	@%p4 bra 	BB17_22;
	bra.uni 	BB17_5;

BB17_22:
	setp.lt.s32	%p16, %r14, %r57;
	mov.u32 	%r120, %r14;
	@%p16 bra 	BB17_4;
	bra.uni 	BB17_23;

BB17_5:
	mov.u64 	%rd16, %rd86;
	mov.u64 	%rd15, %rd82;
	mov.u64 	%rd14, %rd81;
	ld.global.u32 	%r16, [%rd14];
	setp.eq.s32	%p5, %r16, 0;
	@%p5 bra 	BB17_7;

	ld.global.u32 	%r78, [%rd16];
	div.s32 	%r79, %r78, %r16;
	st.local.u32 	[%rd15], %r79;

BB17_7:
	add.s32 	%r119, %r119, 1;
	add.s64 	%rd17, %rd16, 4;
	add.s64 	%rd18, %rd15, 4;
	add.s64 	%rd19, %rd14, 4;
	setp.lt.s32	%p6, %r119, %r57;
	mov.u32 	%r129, 0;
	mov.u32 	%r126, %r129;
	mov.u32 	%r122, %r129;
	mov.u64 	%rd81, %rd19;
	mov.u64 	%rd82, %rd18;
	mov.u64 	%rd86, %rd17;
	@%p6 bra 	BB17_5;

BB17_8:
	mov.u32 	%r124, %r126;
	mov.u32 	%r127, %r124;
	mul.wide.s32 	%rd65, %r129, 4;
	add.s64 	%rd66, %rd7, %rd65;
	ld.global.u32 	%r83, [%rd66];
	setp.eq.s32	%p7, %r83, 0;
	@%p7 bra 	BB17_13;

	add.s64 	%rd68, %rd4, %rd65;
	ld.local.u32 	%r130, [%rd68];
	add.s32 	%r22, %r127, 1;
	setp.ge.s32	%p8, %r22, %r60;
	@%p8 bra 	BB17_12;

	mul.wide.s32 	%rd69, %r127, 4;
	add.s64 	%rd83, %rd11, %rd69;
	mov.u32 	%r128, %r22;

BB17_11:
	mov.u32 	%r23, %r128;
	ld.global.u32 	%r84, [%rd83];
	mul.lo.s32 	%r130, %r84, %r130;
	add.s64 	%rd83, %rd83, 4;
	add.s32 	%r26, %r23, 1;
	setp.lt.s32	%p9, %r26, %r60;
	mov.u32 	%r128, %r26;
	@%p9 bra 	BB17_11;

BB17_12:
	add.s32 	%r122, %r130, %r122;
	mov.u32 	%r127, %r22;

BB17_13:
	mov.u32 	%r126, %r127;
	add.s32 	%r129, %r129, 1;
	setp.lt.s32	%p10, %r129, %r57;
	@%p10 bra 	BB17_8;

	mul.lo.s32 	%r131, %r122, %r61;
	setp.lt.s32	%p11, %r61, 1;
	@%p11 bra 	BB17_21;

	add.s32 	%r33, %r131, %r61;
	mul.lo.s32 	%r34, %r9, %r122;
	mov.u32 	%r85, 0;
	mov.u32 	%r134, %r85;

BB17_16:
	mad.lo.s32 	%r87, %r57, %r134, %r34;
	mul.wide.s32 	%rd70, %r87, 4;
	add.s64 	%rd87, %rd6, %rd70;
	mov.u64 	%rd85, %rd12;
	mov.u32 	%r133, %r85;

BB17_17:
	mov.u32 	%r37, %r133;
	ld.global.u32 	%r88, [%rd87];
	ld.global.u32 	%r89, [%rd85];
	setp.eq.s32	%p12, %r89, %r88;
	add.s32 	%r38, %r37, 1;
	@%p12 bra 	BB17_19;
	bra.uni 	BB17_18;

BB17_19:
	add.s64 	%rd87, %rd87, 4;
	add.s64 	%rd85, %rd85, 4;
	setp.lt.s32	%p14, %r38, %r57;
	mov.u32 	%r133, %r38;
	@%p14 bra 	BB17_17;
	bra.uni 	BB17_20;

BB17_18:
	add.s32 	%r131, %r131, 1;
	setp.lt.s32	%p13, %r131, %r33;
	add.s32 	%r134, %r134, 1;
	@%p13 bra 	BB17_16;
	bra.uni 	BB17_21;

BB17_20:
	mul.wide.s32 	%rd71, %r131, 4;
	add.s64 	%rd72, %rd1, %rd71;
	ld.global.u32 	%r90, [%rd72];
	st.global.u32 	[%rd13], %r90;
	add.s32 	%r91, %r121, 1;
	st.global.u32 	[%rd10], %r91;
	ld.global.u32 	%r135, [%rd5];

BB17_21:
	add.s32 	%r121, %r121, 1;
	setp.lt.s32	%p15, %r121, %r135;
	@%p15 bra 	BB17_3;
	bra.uni 	BB17_24;

BB17_23:
	mov.u32 	%r92, 0;
	st.global.u32 	[%rd13], %r92;
	add.s32 	%r93, %r121, 1;
	st.global.u32 	[%rd10], %r93;
	ld.global.u32 	%r135, [%rd5];

BB17_24:
	mov.u32 	%r138, 100000;
	mov.u32 	%r137, 0;
	setp.lt.s32	%p17, %r135, 1;
	@%p17 bra 	BB17_27;

	add.s32 	%r99, %r3, %r56;
	mad.lo.s32 	%r100, %r1, %r2, %r99;
	mul.lo.s32 	%r101, %r59, %r100;
	mul.wide.s32 	%rd73, %r101, 4;
	add.s64 	%rd88, %rd2, %rd73;
	mov.u32 	%r138, 100000;
	mov.u32 	%r137, 0;
	mov.u32 	%r136, %r137;

BB17_26:
	ld.global.u32 	%r102, [%rd88];
	setp.lt.s32	%p18, %r102, %r138;
	min.s32 	%r138, %r102, %r138;
	selp.b32	%r137, %r136, %r137, %p18;
	add.s64 	%rd88, %rd88, 4;
	add.s32 	%r136, %r136, 1;
	setp.lt.s32	%p19, %r136, %r135;
	@%p19 bra 	BB17_26;

BB17_27:
	cvta.to.global.u64 	%rd74, %rd41;
	add.s32 	%r103, %r4, %r62;
	mul.wide.s32 	%rd75, %r103, 4;
	add.s64 	%rd76, %rd1, %rd75;
	add.s32 	%r104, %r138, 1;
	st.global.u32 	[%rd76], %r104;
	add.s64 	%rd77, %rd74, %rd75;
	st.global.u32 	[%rd77], %r137;
	ld.global.u32 	%r105, [%rd5];
	setp.gt.s32	%p20, %r105, 0;
	setp.gt.s32	%p21, %r57, 0;
	and.pred  	%p22, %p20, %p21;
	@!%p22 bra 	BB17_30;
	bra.uni 	BB17_28;

BB17_28:
	cvta.to.global.u64 	%rd78, %rd42;
	add.s32 	%r107, %r3, %r56;
	mul.lo.s32 	%r108, %r1, %r2;
	add.s32 	%r109, %r107, %r108;
	mad.lo.s32 	%r110, %r58, %r109, %r137;
	mul.lo.s32 	%r111, %r57, %r110;
	mul.wide.s32 	%rd79, %r111, 4;
	add.s64 	%rd90, %rd3, %rd79;
	add.s32 	%r112, %r3, %r62;
	add.s32 	%r113, %r112, %r56;
	add.s32 	%r114, %r113, %r108;
	mul.lo.s32 	%r115, %r57, %r114;
	mul.wide.s32 	%rd80, %r115, 4;
	add.s64 	%rd89, %rd78, %rd80;
	mov.u32 	%r139, 0;

BB17_29:
	ld.global.u32 	%r116, [%rd90];
	st.global.u32 	[%rd89], %r116;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r139, %r139, 1;
	setp.lt.s32	%p23, %r139, %r57;
	@%p23 bra 	BB17_29;

BB17_30:
	ret;
}

	// .globl	_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii
.visible .entry _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii(
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_0,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_1,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_2,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_3,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_4,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_5,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_6,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_7,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_8,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_9,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_10,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_11,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_12,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_13,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_14,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_15,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_16,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_17,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_18,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_19,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_20,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_21,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_22,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_23,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_24,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_25,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_26,
	.param .u64 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_27,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_28,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_29,
	.param .u32 _Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_30
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<39>;


	ld.param.u64 	%rd12, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_1];
	ld.param.u64 	%rd13, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_2];
	ld.param.u64 	%rd14, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_3];
	ld.param.u32 	%r11, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_4];
	ld.param.u32 	%r12, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_5];
	ld.param.u32 	%r13, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_6];
	ld.param.u64 	%rd25, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_7];
	ld.param.u64 	%rd26, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_8];
	ld.param.u64 	%rd27, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_9];
	ld.param.u64 	%rd15, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_10];
	ld.param.u64 	%rd28, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_11];
	ld.param.u64 	%rd29, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_12];
	ld.param.u64 	%rd16, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_13];
	ld.param.u64 	%rd17, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_14];
	ld.param.u64 	%rd18, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_15];
	ld.param.u32 	%r14, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_16];
	ld.param.u32 	%r15, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_17];
	ld.param.u32 	%r16, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_18];
	ld.param.u32 	%r17, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_19];
	ld.param.u64 	%rd19, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_20];
	ld.param.u32 	%r18, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_21];
	ld.param.u32 	%r19, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_22];
	ld.param.u64 	%rd20, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_23];
	ld.param.u64 	%rd21, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_24];
	ld.param.u64 	%rd22, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_25];
	ld.param.u64 	%rd23, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_26];
	ld.param.u64 	%rd24, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_27];
	ld.param.u32 	%r20, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_28];
	ld.param.u32 	%r21, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_29];
	ld.param.u32 	%r22, [_Z12LaunchBlocksiPiS_S_iiiS_S_S_S_S_S_S_S_S_iiiiS_iiS_S_S_S_S_iii_param_30];
	cvta.to.global.u64 	%rd38, %rd13;
	mul.lo.s32 	%r25, %r18, %r11;
	mul.wide.s32 	%rd30, %r25, 4;
	add.s64 	%rd2, %rd12, %rd30;
	mul.lo.s32 	%r26, %r15, %r11;
	mul.lo.s32 	%r27, %r26, %r18;
	mul.wide.s32 	%rd31, %r27, 4;
	add.s64 	%rd3, %rd25, %rd31;
	add.s64 	%rd4, %rd26, %rd31;
	mul.wide.s32 	%rd32, %r18, 4;
	add.s64 	%rd5, %rd27, %rd32;
	add.s64 	%rd6, %rd29, %rd32;
	mul.lo.s32 	%r28, %r18, %r16;
	mul.wide.s32 	%rd33, %r28, 4;
	add.s64 	%rd7, %rd28, %rd33;
	mov.u32 	%r43, 0;
	mov.u32 	%r42, %r43;
	setp.lt.s32	%p1, %r21, 1;
	@%p1 bra 	BB18_8;

BB18_1:
	ld.global.u32 	%r3, [%rd38];
	mov.u32 	%r29, 1;
	setp.lt.s32	%p2, %r3, 65;
	mov.u32 	%r44, %r29;
	@%p2 bra 	BB18_3;

	add.s32 	%r30, %r3, 63;
	shr.s32 	%r31, %r30, 31;
	shr.u32 	%r32, %r31, 26;
	add.s32 	%r33, %r30, %r32;
	shr.s32 	%r4, %r33, 6;
	mov.u32 	%r44, %r4;

BB18_3:
	mov.u32 	%r5, %r44;
	mov.u64 	%rd34, _Z13gpu_generate2iPiiS_S_S_iS_S_S_S_S_ii;
	mov.u32 	%r34, 64;
	mov.u32 	%r35, 0;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd34;
	.param .align 4 .b8 param1[12];
	st.param.b32	[param1+0], %r5;
	st.param.b32	[param1+4], %r29;
	st.param.b32	[param1+8], %r29;
	.param .align 4 .b8 param2[12];
	st.param.b32	[param2+0], %r34;
	st.param.b32	[param2+4], %r29;
	st.param.b32	[param2+8], %r29;
	.param .b32 param3;
	st.param.b32	[param3+0], %r35;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64	%rd9, [retval0+0];
	
	//{
	}// Callseq End 0
	setp.eq.s64	%p3, %rd9, 0;
	@%p3 bra 	BB18_5;

	st.u32 	[%rd9], %r15;
	st.u32 	[%rd9+16], %r11;
	st.u32 	[%rd9+48], %r19;
	st.v2.u32 	[%rd9+96], {%r43, %r42};
	st.u64 	[%rd9+8], %rd2;
	st.u64 	[%rd9+24], %rd3;
	st.u64 	[%rd9+32], %rd4;
	st.u64 	[%rd9+40], %rd14;
	st.u64 	[%rd9+56], %rd20;
	st.u64 	[%rd9+64], %rd21;
	st.u64 	[%rd9+72], %rd22;
	st.u64 	[%rd9+80], %rd5;
	st.u64 	[%rd9+88], %rd13;
	mov.u64 	%rd35, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2_ptsz, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r36, [retval0+0];
	
	//{
	}// Callseq End 1

BB18_5:
	mov.u64 	%rd36, _Z7FindOPTPiS_iS_iiS_S_S_S_S_S_S_S_S_iiiS_S_S_iiiiii;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd36;
	.param .align 4 .b8 param1[12];
	st.param.b32	[param1+0], %r5;
	st.param.b32	[param1+4], %r29;
	st.param.b32	[param1+8], %r29;
	.param .align 4 .b8 param2[12];
	st.param.b32	[param2+0], %r34;
	st.param.b32	[param2+4], %r29;
	st.param.b32	[param2+8], %r29;
	.param .b32 param3;
	st.param.b32	[param3+0], %r35;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64	%rd10, [retval0+0];
	
	//{
	}// Callseq End 2
	setp.eq.s64	%p4, %rd10, 0;
	@%p4 bra 	BB18_7;

	st.u64 	[%rd10], %rd12;
	st.u64 	[%rd10+8], %rd13;
	st.u64 	[%rd10+24], %rd14;
	st.u64 	[%rd10+40], %rd3;
	st.u64 	[%rd10+48], %rd4;
	st.u64 	[%rd10+56], %rd5;
	st.u64 	[%rd10+64], %rd15;
	st.u64 	[%rd10+72], %rd7;
	st.u64 	[%rd10+80], %rd6;
	st.u64 	[%rd10+88], %rd16;
	st.u64 	[%rd10+96], %rd17;
	st.u64 	[%rd10+104], %rd18;
	st.u64 	[%rd10+128], %rd19;
	st.u64 	[%rd10+136], %rd23;
	st.u64 	[%rd10+144], %rd24;
	st.u32 	[%rd10+16], %r42;
	st.v2.u32 	[%rd10+32], {%r11, %r13};
	st.v2.u32 	[%rd10+112], {%r43, %r15};
	st.u32 	[%rd10+120], %r16;
	st.v2.u32 	[%rd10+152], {%r20, %r17};
	st.v2.u32 	[%rd10+160], {%r12, %r18};
	st.v2.u32 	[%rd10+168], {%r14, %r22};
	mov.u64 	%rd37, 0;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd37;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2_ptsz, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r40, [retval0+0];
	
	//{
	}// Callseq End 3

BB18_7:
	ld.global.u32 	%r41, [%rd38];
	add.s32 	%r42, %r41, %r42;
	add.s64 	%rd38, %rd38, 4;
	add.s32 	%r43, %r43, 1;
	setp.lt.s32	%p5, %r43, %r21;
	@%p5 bra 	BB18_1;

BB18_8:
	ret;
}


