

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Dec  3 11:39:36 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.077 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2915|     2925| 29.150 us | 29.250 us |  2915|  2925|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 2  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 3  |       10|       10|         2|          -|          -|     5|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 7 
3 --> 2 
4 --> 5 
5 --> 6 8 
6 --> 5 
7 --> 5 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reading_0 = alloca i1"   --->   Operation 9 'alloca' 'reading_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 10 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i128"   --->   Operation 11 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !127"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !131"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.81ns)   --->   "store i128 0, i128* %p_Val2_1" [p2peda.cpp:95]   --->   Operation 17 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "store i32 0, i32* %p_Val2_s" [p2peda.cpp:95]   --->   Operation 18 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "store i1 true, i1* %reading_0" [p2peda.cpp:95]   --->   Operation 19 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %._crit_edge" [p2peda.cpp:95]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %meminst608.preheader ], [ %i, %._crit_edge.backedge ]"   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %meminst608.preheader ], [ %add_ln96, %._crit_edge.backedge ]" [p2peda.cpp:96]   --->   Operation 22 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln95 = icmp eq i3 %i_0, -3" [p2peda.cpp:95]   --->   Operation 23 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 24 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [p2peda.cpp:95]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %4, label %0" [p2peda.cpp:95]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%reading_0_load = load i1* %reading_0" [p2peda.cpp:96]   --->   Operation 27 'load' 'reading_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln96 = add i8 %phi_mul, 29" [p2peda.cpp:96]   --->   Operation 28 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %reading_0_load, label %1, label %._crit_edge.backedge" [p2peda.cpp:96]   --->   Operation 29 'br' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)" [p2peda.cpp:98]   --->   Operation 30 'read' 'tmp_V_2' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_2, i32 29)" [p2peda.cpp:99]   --->   Operation 31 'bitselect' 'tmp_2' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%xor_ln99 = xor i1 %tmp_2, true" [p2peda.cpp:99]   --->   Operation 32 'xor' 'xor_ln99' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp eq i3 %i_0, -4" [p2peda.cpp:102]   --->   Operation 33 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "store i32 %tmp_V_2, i32* %p_Val2_s" [p2peda.cpp:102]   --->   Operation 34 'store' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "store i1 %xor_ln99, i1* %reading_0" [p2peda.cpp:102]   --->   Operation 35 'store' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i128* %p_Val2_1" [p2peda.cpp:103]   --->   Operation 36 'load' 'p_Val2_1_load_1' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %2, label %3" [p2peda.cpp:102]   --->   Operation 37 'br' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i8 %phi_mul to i7" [p2peda.cpp:106]   --->   Operation 38 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i8 %phi_mul to i32" [p2peda.cpp:106]   --->   Operation 39 'zext' 'zext_ln106' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.87ns)   --->   "%add_ln106 = add i7 28, %trunc_ln106" [p2peda.cpp:106]   --->   Operation 40 'add' 'add_ln106' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i7 %add_ln106 to i32" [p2peda.cpp:106]   --->   Operation 41 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln414 = icmp ugt i32 %zext_ln106, %zext_ln106_1" [p2peda.cpp:106]   --->   Operation 42 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i7 %add_ln106 to i8" [p2peda.cpp:106]   --->   Operation 43 'zext' 'zext_ln414' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.91ns)   --->   "%sub_ln414 = sub i8 127, %phi_mul" [p2peda.cpp:106]   --->   Operation 44 'sub' 'sub_ln414' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_1)   --->   "%select_ln414 = select i1 %icmp_ln414, i8 %phi_mul, i8 %zext_ln414" [p2peda.cpp:106]   --->   Operation 45 'select' 'select_ln414' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln414_1 = sub i8 127, %select_ln414" [p2peda.cpp:106]   --->   Operation 46 'sub' 'sub_ln414_1' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %tmp_V_2 to i12" [p2peda.cpp:103]   --->   Operation 47 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln95 & reading_0_load & icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @llvm.part.set.i128.i12(i128 %p_Val2_1_load_1, i12 %trunc_ln647, i32 116, i32 127)" [p2peda.cpp:103]   --->   Operation 48 'partset' 'p_Result_s' <Predicate = (!icmp_ln95 & reading_0_load & icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.81ns)   --->   "store i128 %p_Result_s, i128* %p_Val2_1" [p2peda.cpp:104]   --->   Operation 49 'store' <Predicate = (!icmp_ln95 & reading_0_load & icmp_ln102)> <Delay = 1.81>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [p2peda.cpp:104]   --->   Operation 50 'br' <Predicate = (!icmp_ln95 & reading_0_load & icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32* %p_Val2_s" [p2peda.cpp:110]   --->   Operation 51 'load' 'p_Val2_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_load, i32 30)" [p2peda.cpp:110]   --->   Operation 52 'bitselect' 'tmp' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i128* %p_Val2_1" [p2peda.cpp:144]   --->   Operation 53 'load' 'p_Val2_1_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp, label %7, label %5" [p2peda.cpp:113]   --->   Operation 54 'br' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (0.00ns)   --->   "%output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:119]   --->   Operation 55 'call' 'output_message_V' <Predicate = (icmp_ln95 & !tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [2/2] (0.00ns)   --->   "%output_message_V_2 = call fastcc i128 @decrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:144]   --->   Operation 56 'call' 'output_message_V_2' <Predicate = (icmp_ln95 & tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.07>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%trunc_ln647_1 = trunc i32 %tmp_V_2 to i29" [p2peda.cpp:106]   --->   Operation 57 'trunc' 'trunc_ln647_1' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_V_3 = zext i29 %trunc_ln647_1 to i128" [p2peda.cpp:106]   --->   Operation 58 'zext' 'tmp_V_3' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i8 %zext_ln414, i8 %phi_mul" [p2peda.cpp:106]   --->   Operation 59 'select' 'select_ln414_1' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i8 %sub_ln414, i8 %phi_mul" [p2peda.cpp:106]   --->   Operation 60 'select' 'select_ln414_2' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_1 = zext i8 %select_ln414_2 to i128" [p2peda.cpp:106]   --->   Operation 61 'zext' 'zext_ln414_1' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i8 %select_ln414_1 to i128" [p2peda.cpp:106]   --->   Operation 62 'zext' 'zext_ln414_2' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i8 %sub_ln414_1 to i128" [p2peda.cpp:106]   --->   Operation 63 'zext' 'zext_ln414_3' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (4.33ns) (out node of the LUT)   --->   "%shl_ln414 = shl i128 %tmp_V_3, %zext_ln414_1" [p2peda.cpp:106]   --->   Operation 64 'shl' 'shl_ln414' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 4.33> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp_3 = call i128 @llvm.part.select.i128(i128 %shl_ln414, i32 127, i32 0)" [p2peda.cpp:106]   --->   Operation 65 'partselect' 'tmp_3' <Predicate = (reading_0_load & !icmp_ln102 & icmp_ln414)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i128 %tmp_3, i128 %shl_ln414" [p2peda.cpp:106]   --->   Operation 66 'select' 'select_ln414_3' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i128 -1, %zext_ln414_2" [p2peda.cpp:106]   --->   Operation 67 'shl' 'shl_ln414_1' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i128 -1, %zext_ln414_3" [p2peda.cpp:106]   --->   Operation 68 'lshr' 'lshr_ln414' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln414 = and i128 %shl_ln414_1, %lshr_ln414" [p2peda.cpp:106]   --->   Operation 69 'and' 'and_ln414' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xor_ln414 = xor i128 %and_ln414, -1" [p2peda.cpp:106]   --->   Operation 70 'xor' 'xor_ln414' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln414_1 = and i128 %p_Val2_1_load_1, %xor_ln414" [p2peda.cpp:106]   --->   Operation 71 'and' 'and_ln414_1' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln414_2 = and i128 %select_ln414_3, %and_ln414" [p2peda.cpp:106]   --->   Operation 72 'and' 'and_ln414_2' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.92ns) (out node of the LUT)   --->   "%p_Result_3 = or i128 %and_ln414_1, %and_ln414_2" [p2peda.cpp:106]   --->   Operation 73 'or' 'p_Result_3' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 1.92> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.81ns)   --->   "store i128 %p_Result_3, i128* %p_Val2_1" [p2peda.cpp:106]   --->   Operation 74 'store' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 1.81>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge"   --->   Operation 75 'br' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "%output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:119]   --->   Operation 77 'call' 'output_message_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/1] (1.76ns)   --->   "br label %6" [p2peda.cpp:126]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 6.02>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ 0, %5 ], [ %i_3, %_ifconv ]"   --->   Operation 79 'phi' 'i1_0' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i8 [ 0, %5 ], [ %add_ln135, %_ifconv ]" [p2peda.cpp:135]   --->   Operation 80 'phi' 'phi_mul3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.13ns)   --->   "%icmp_ln126 = icmp eq i3 %i1_0, -3" [p2peda.cpp:126]   --->   Operation 81 'icmp' 'icmp_ln126' <Predicate = (!tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 82 'speclooptripcount' 'empty_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i1_0, 1" [p2peda.cpp:126]   --->   Operation 83 'add' 'i_3' <Predicate = (!tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %.loopexit.loopexit11, label %_ifconv" [p2peda.cpp:126]   --->   Operation 84 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.13ns)   --->   "%icmp_ln129 = icmp eq i3 %i1_0, -4" [p2peda.cpp:129]   --->   Operation 85 'icmp' 'icmp_ln129' <Predicate = (!tmp & !icmp_ln126)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_9 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %output_message_V, i32 116, i32 127)" [p2peda.cpp:131]   --->   Operation 86 'partselect' 'p_Result_9' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%zext_ln215_1 = zext i12 %p_Result_9 to i29" [p2peda.cpp:131]   --->   Operation 87 'zext' 'zext_ln215_1' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_4 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 3, i29 %zext_ln215_1)" [p2peda.cpp:131]   --->   Operation 88 'bitconcatenate' 'p_Result_4' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.91ns)   --->   "%add_ln135 = add i8 %phi_mul3, 29" [p2peda.cpp:135]   --->   Operation 89 'add' 'add_ln135' <Predicate = (!tmp & !icmp_ln126)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%zext_ln647_1 = zext i8 %phi_mul3 to i128" [p2peda.cpp:135]   --->   Operation 90 'zext' 'zext_ln647_1' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%lshr_ln647_1 = lshr i128 %output_message_V, %zext_ln647_1" [p2peda.cpp:135]   --->   Operation 91 'lshr' 'lshr_ln647_1' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%trunc_ln215_1 = trunc i128 %lshr_ln647_1 to i29" [p2peda.cpp:135]   --->   Operation 92 'trunc' 'trunc_ln215_1' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_6 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 2, i29 %trunc_ln215_1)" [p2peda.cpp:135]   --->   Operation 93 'bitconcatenate' 'p_Result_6' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (4.89ns) (out node of the LUT)   --->   "%output_word_V = select i1 %icmp_ln129, i32 %p_Result_4, i32 %p_Result_6" [p2peda.cpp:129]   --->   Operation 94 'select' 'output_word_V' <Predicate = (!tmp & !icmp_ln126)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 95 'br' <Predicate = (!tmp & icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ 0, %7 ], [ %i_2, %_ifconv1 ]"   --->   Operation 96 'phi' 'i2_0' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i8 [ 0, %7 ], [ %add_ln164, %_ifconv1 ]" [p2peda.cpp:164]   --->   Operation 97 'phi' 'phi_mul5' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.13ns)   --->   "%icmp_ln155 = icmp eq i3 %i2_0, -3" [p2peda.cpp:155]   --->   Operation 98 'icmp' 'icmp_ln155' <Predicate = (tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 99 'speclooptripcount' 'empty_22' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i2_0, 1" [p2peda.cpp:155]   --->   Operation 100 'add' 'i_2' <Predicate = (tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %.loopexit.loopexit, label %_ifconv1" [p2peda.cpp:155]   --->   Operation 101 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.13ns)   --->   "%icmp_ln158 = icmp eq i3 %i2_0, -4" [p2peda.cpp:158]   --->   Operation 102 'icmp' 'icmp_ln158' <Predicate = (tmp & !icmp_ln155)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_5 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %output_message_V_2, i32 116, i32 127)" [p2peda.cpp:160]   --->   Operation 103 'partselect' 'p_Result_5' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%zext_ln215 = zext i12 %p_Result_5 to i29" [p2peda.cpp:160]   --->   Operation 104 'zext' 'zext_ln215' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 1, i29 %zext_ln215)" [p2peda.cpp:160]   --->   Operation 105 'bitconcatenate' 'p_Result_7' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.91ns)   --->   "%add_ln164 = add i8 %phi_mul5, 29" [p2peda.cpp:164]   --->   Operation 106 'add' 'add_ln164' <Predicate = (tmp & !icmp_ln155)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%zext_ln647 = zext i8 %phi_mul5 to i128" [p2peda.cpp:164]   --->   Operation 107 'zext' 'zext_ln647' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%lshr_ln647 = lshr i128 %output_message_V_2, %zext_ln647" [p2peda.cpp:164]   --->   Operation 108 'lshr' 'lshr_ln647' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%trunc_ln215 = trunc i128 %lshr_ln647 to i29" [p2peda.cpp:164]   --->   Operation 109 'trunc' 'trunc_ln215' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_8 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 0, i29 %trunc_ln215)" [p2peda.cpp:164]   --->   Operation 110 'bitconcatenate' 'p_Result_8' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (4.89ns) (out node of the LUT)   --->   "%output_word_V_6 = select i1 %icmp_ln158, i32 %p_Result_7, i32 %p_Result_8" [p2peda.cpp:158]   --->   Operation 111 'select' 'output_word_V_6' <Predicate = (tmp & !icmp_ln155)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 112 'br' <Predicate = (tmp & icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "ret void" [p2peda.cpp:171]   --->   Operation 113 'ret' <Predicate = (tmp & icmp_ln155) | (!tmp & icmp_ln126)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.63>
ST_6 : Operation 114 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V)" [p2peda.cpp:138]   --->   Operation 114 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:126]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.76>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%lfsr_decrypt_load = load i1* @lfsr_decrypt, align 1" [p2peda.cpp:142]   --->   Operation 116 'load' 'lfsr_decrypt_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.97ns)   --->   "%xor_ln142 = xor i1 %lfsr_decrypt_load, true" [p2peda.cpp:142]   --->   Operation 117 'xor' 'xor_ln142' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "store i1 %xor_ln142, i1* @lfsr_decrypt, align 1" [p2peda.cpp:142]   --->   Operation 118 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/2] (0.00ns)   --->   "%output_message_V_2 = call fastcc i128 @decrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:144]   --->   Operation 119 'call' 'output_message_V_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 120 [1/1] (1.76ns)   --->   "br label %8" [p2peda.cpp:155]   --->   Operation 120 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 4> <Delay = 3.63>
ST_8 : Operation 121 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V_6)" [p2peda.cpp:167]   --->   Operation 121 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br label %8" [p2peda.cpp:155]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [14]  (0 ns)
	'store' operation ('store_ln95', p2peda.cpp:95) of constant 0 on local variable '__Val2__' [20]  (1.81 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	fifo read on port 'strm_in_V_V' (p2peda.cpp:98) [36]  (3.63 ns)
	'xor' operation ('xor_ln99', p2peda.cpp:99) [38]  (0.978 ns)
	'store' operation ('store_ln102', p2peda.cpp:102) of variable 'xor_ln99', p2peda.cpp:99 on local variable 'reading_0' [41]  (1.77 ns)

 <State 3>: 8.08ns
The critical path consists of the following:
	'shl' operation ('shl_ln414', p2peda.cpp:106) [61]  (4.34 ns)
	'select' operation ('select_ln414_3', p2peda.cpp:106) [63]  (0 ns)
	'and' operation ('and_ln414_2', p2peda.cpp:106) [69]  (0 ns)
	'or' operation ('__Result__', p2peda.cpp:106) [70]  (1.92 ns)
	'store' operation ('store_ln106', p2peda.cpp:106) of variable '__Result__', p2peda.cpp:106 on local variable '__Val2__' [71]  (1.81 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', p2peda.cpp:126) [89]  (1.77 ns)

 <State 5>: 6.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', p2peda.cpp:126) [89]  (0 ns)
	'icmp' operation ('icmp_ln129', p2peda.cpp:129) [96]  (1.13 ns)
	'select' operation ('output_word.V', p2peda.cpp:129) [105]  (4.89 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo write on port 'strm_out_V_V' (p2peda.cpp:138) [106]  (3.63 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', p2peda.cpp:155) [117]  (1.77 ns)

 <State 8>: 3.63ns
The critical path consists of the following:
	fifo write on port 'strm_out_V_V' (p2peda.cpp:167) [134]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
