Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sun Aug 20 14:12:37 2023
| Host             : DESKTOP-GD656IR running 64-bit major release  (build 9200)
| Command          : report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
| Design           : GPIO_demo
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.221  |
| Dynamic (W)              | 0.148  |
| Device Static (W)        | 0.073  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 83.9   |
| Junction Temperature (C) | 26.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.022 |        5 |       --- |             --- |
| Slice Logic    |     0.005 |    14637 |       --- |             --- |
|   LUT as Logic |     0.004 |     6491 |     20800 |           31.21 |
|   CARRY4       |    <0.001 |     1243 |      8150 |           15.25 |
|   Register     |    <0.001 |     4961 |     41600 |           11.93 |
|   F7/F8 Muxes  |    <0.001 |       13 |     32600 |            0.04 |
|   Others       |     0.000 |      131 |       --- |             --- |
| Signals        |     0.008 |    11065 |       --- |             --- |
| Block RAM      |     0.007 |       11 |        50 |           22.00 |
| MMCM           |     0.104 |        1 |         5 |           20.00 |
| DSPs           |     0.001 |       11 |        90 |           12.22 |
| I/O            |     0.002 |        8 |       106 |            7.55 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.221 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.052 |       0.042 |      0.010 |
| Vccaux    |       1.800 |     0.070 |       0.058 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------+-----------------+
| Clock              | Domain                           | Constraint (ns) |
+--------------------+----------------------------------+-----------------+
| CLK                | CLK                              |            83.3 |
| clk_out1_clk_wiz_0 | inst_clk/inst/clk_out1_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0 | inst_clk/inst/clkfbout_clk_wiz_0 |            83.3 |
+--------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| GPIO_demo                                                |     0.148 |
|   Inst_UART_RX_CTRL                                      |    <0.001 |
|   UART_TX_0                                              |     0.002 |
|     Inst_UART_TX_CTRL                                    |    <0.001 |
|     dssn_glomeruli_fifo_0                                |    <0.001 |
|       U0                                                 |    <0.001 |
|         inst_fifo_gen                                    |    <0.001 |
|           gconvfifo.rf                                   |    <0.001 |
|             grf.rf                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                 grss.rsts                                |    <0.001 |
|                   c1                                     |    <0.001 |
|                   c2                                     |    <0.001 |
|                 rpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                 gwss.wsts                                |    <0.001 |
|                   c0                                     |    <0.001 |
|                 wpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                      |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                   inst_blk_mem_gen                       |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                       valid.cstr                         |    <0.001 |
|                         ramloop[0].ram.r                 |    <0.001 |
|                           prim_noinit.ram                |    <0.001 |
|   blk_mem_ORN_ctrl_0                                     |     0.002 |
|     fifo_generator_ORN_0                                 |     0.001 |
|       U0                                                 |     0.001 |
|         inst_fifo_gen                                    |     0.001 |
|           gconvfifo.rf                                   |     0.001 |
|             grf.rf                                       |     0.001 |
|               gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                 grss.rsts                                |    <0.001 |
|                   c1                                     |    <0.001 |
|                   c2                                     |    <0.001 |
|                 rpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                 gwss.wsts                                |    <0.001 |
|                   c0                                     |    <0.001 |
|                   c1                                     |    <0.001 |
|                 wpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                      |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                   inst_blk_mem_gen                       |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                       valid.cstr                         |    <0.001 |
|                         has_mux_b.B                      |    <0.001 |
|                         ramloop[0].ram.r                 |    <0.001 |
|                           prim_noinit.ram                |    <0.001 |
|                         ramloop[1].ram.r                 |    <0.001 |
|                           prim_noinit.ram                |    <0.001 |
|                         ramloop[2].ram.r                 |    <0.001 |
|                           prim_noinit.ram                |    <0.001 |
|                         ramloop[3].ram.r                 |    <0.001 |
|                           prim_noinit.ram                |    <0.001 |
|                         ramloop[4].ram.r                 |    <0.001 |
|                           prim_noinit.ram                |    <0.001 |
|                         ramloop[5].ram.r                 |    <0.001 |
|                           prim_noinit.ram                |    <0.001 |
|   clk1k_generator_0                                      |    <0.001 |
|   dssn_ctrl_0                                            |     0.038 |
|     DSSN_APL_0                                           |     0.005 |
|     DSSN_CREPINE_0                                       |     0.003 |
|     DSSN_KC_0                                            |     0.004 |
|     DSSN_Krasavietz_class1_0                             |     0.002 |
|     DSSN_Krasavietz_class2_0                             |     0.002 |
|     DSSN_MBON_0                                          |     0.002 |
|     DSSN_NP1227_class1_0                                 |     0.002 |
|     DSSN_NP2426_class1_0                                 |     0.002 |
|     DSSN_PN_0                                            |     0.002 |
|     blk_mem_n_0                                          |     0.002 |
|       U0                                                 |     0.002 |
|         inst_blk_mem_gen                                 |     0.002 |
|           gnbram.gnativebmg.native_blk_mem_gen           |     0.002 |
|             valid.cstr                                   |     0.002 |
|               has_mux_a.A                                |    <0.001 |
|               ramloop[0].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[1].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[2].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|     blk_mem_q_0                                          |     0.003 |
|       U0                                                 |     0.003 |
|         inst_blk_mem_gen                                 |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen           |     0.003 |
|             valid.cstr                                   |     0.003 |
|               has_mux_a.A                                |    <0.001 |
|               ramloop[0].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[1].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[2].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|     blk_mem_v_0                                          |     0.003 |
|       U0                                                 |     0.003 |
|         inst_blk_mem_gen                                 |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen           |     0.003 |
|             valid.cstr                                   |     0.003 |
|               has_mux_a.A                                |    <0.001 |
|               ramloop[0].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[1].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|               ramloop[2].ram.r                           |    <0.001 |
|                 prim_noinit.ram                          |    <0.001 |
|   inst_clk                                               |     0.104 |
|     inst                                                 |     0.104 |
+----------------------------------------------------------+-----------+


