library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity control_MEM_WB_buffer is
	port (
	);
end control_MEM_WB_buffer;

architecture rtl of control_MEM_WB_buffer is
begin
	
end rtl;
