// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;

const unsigned long __FLASH_SIZE = 0x00002000;

// Working space registers
rx unsigned short R0  absolute 0x0070;
rx unsigned short R1  absolute 0x0071;
rx unsigned short R2  absolute 0x0072;
rx unsigned short R3  absolute 0x0073;
rx unsigned short R4  absolute 0x0074;
rx unsigned short R5  absolute 0x0075;
rx unsigned short R6  absolute 0x0076;
rx unsigned short R7  absolute 0x0077;
rx unsigned short R8  absolute 0x0078;
rx unsigned short R9  absolute 0x0079;
rx unsigned short R10 absolute 0x007A;
rx unsigned short R11 absolute 0x007B;
rx unsigned short R12 absolute 0x007C;
rx unsigned short R13 absolute 0x007D;
rx unsigned short R14 absolute 0x007E;
rx unsigned short R15 absolute 0x007F;

const register unsigned short int W = 0;
const register unsigned short int F = 1;

// Special function registers (SFRs)

const signed int   PORT_TO_TRIS_OFFSET    =     6;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

sfr unsigned short volatile INDF0            absolute 0x000;
sfr unsigned short volatile INDF1            absolute 0x001;
sfr unsigned short volatile PCL              absolute 0x002;
sfr unsigned short volatile STATUS           absolute 0x003;
    const register unsigned short int CARRY = 0;
    const register unsigned short int C = 0;
    sbit  CARRY_bit at STATUS.B0;
    sbit  C_bit at STATUS.B0;
    const register unsigned short int DC = 1;
    sbit  DC_bit at STATUS.B1;
    const register unsigned short int ZERO = 2;
    const register unsigned short int Z = 2;
    sbit  ZERO_bit at STATUS.B2;
    sbit  Z_bit at STATUS.B2;
    const register unsigned short int nPD = 3;
    sbit  nPD_bit at STATUS.B3;
    const register unsigned short int nTO = 4;
    sbit  nTO_bit at STATUS.B4;

sfr unsigned int            FSR0             absolute 0x004;
sfr unsigned short          FSR0L            absolute 0x004;
register unsigned short     *FSR0PTR         absolute 0x004;
sfr unsigned short          FSR0H            absolute 0x005;
sfr unsigned int            FSR1             absolute 0x006;
sfr unsigned short          FSR1L            absolute 0x006;
register unsigned short     *FSR1PTR         absolute 0x006;
sfr unsigned short          FSR1H            absolute 0x007;
sfr unsigned short          BSR              absolute 0x008;
    const register unsigned short int BSR0 = 0;
    sbit  BSR0_bit at BSR.B0;
    const register unsigned short int BSR1 = 1;
    sbit  BSR1_bit at BSR.B1;
    const register unsigned short int BSR2 = 2;
    sbit  BSR2_bit at BSR.B2;
    const register unsigned short int BSR3 = 3;
    sbit  BSR3_bit at BSR.B3;
    const register unsigned short int BSR4 = 4;
    sbit  BSR4_bit at BSR.B4;
    const register unsigned short int BSR5 = 5;
    sbit  BSR5_bit at BSR.B5;

sfr unsigned short volatile WREG             absolute 0x009;
sfr unsigned short volatile PCLATH           absolute 0x00A;
sfr unsigned short volatile INTCON           absolute 0x00B;
    const register unsigned short int INTEDG = 0;
    sbit  INTEDG_bit at INTCON.B0;
    const register unsigned short int PEIE = 6;
    sbit  PEIE_bit at INTCON.B6;
    const register unsigned short int GIE = 7;
    sbit  GIE_bit at INTCON.B7;

sfr unsigned short volatile PORTA            absolute 0x00C;
    const register unsigned short int RA0 = 0;
    sbit  RA0_bit at PORTA.B0;
    const register unsigned short int RA1 = 1;
    sbit  RA1_bit at PORTA.B1;
    const register unsigned short int RA2 = 2;
    sbit  RA2_bit at PORTA.B2;
    const register unsigned short int RA3 = 3;
    sbit  RA3_bit at PORTA.B3;
    const register unsigned short int RA4 = 4;
    sbit  RA4_bit at PORTA.B4;
    const register unsigned short int RA5 = 5;
    sbit  RA5_bit at PORTA.B5;
    const register unsigned short int RA6 = 6;
    sbit  RA6_bit at PORTA.B6;
    const register unsigned short int RA7 = 7;
    sbit  RA7_bit at PORTA.B7;

sfr unsigned short volatile PORTB            absolute 0x00D;
    const register unsigned short int RB0 = 0;
    sbit  RB0_bit at PORTB.B0;
    const register unsigned short int RB1 = 1;
    sbit  RB1_bit at PORTB.B1;
    const register unsigned short int RB2 = 2;
    sbit  RB2_bit at PORTB.B2;
    const register unsigned short int RB3 = 3;
    sbit  RB3_bit at PORTB.B3;
    const register unsigned short int RB4 = 4;
    sbit  RB4_bit at PORTB.B4;
    const register unsigned short int RB5 = 5;
    sbit  RB5_bit at PORTB.B5;
    const register unsigned short int RB6 = 6;
    sbit  RB6_bit at PORTB.B6;
    const register unsigned short int RB7 = 7;
    sbit  RB7_bit at PORTB.B7;

sfr unsigned short volatile PORTC            absolute 0x00E;
    const register unsigned short int RC0 = 0;
    sbit  RC0_bit at PORTC.B0;
    const register unsigned short int RC1 = 1;
    sbit  RC1_bit at PORTC.B1;
    const register unsigned short int RC2 = 2;
    sbit  RC2_bit at PORTC.B2;
    const register unsigned short int RC3 = 3;
    sbit  RC3_bit at PORTC.B3;
    const register unsigned short int RC4 = 4;
    sbit  RC4_bit at PORTC.B4;
    const register unsigned short int RC5 = 5;
    sbit  RC5_bit at PORTC.B5;
    const register unsigned short int RC6 = 6;
    sbit  RC6_bit at PORTC.B6;
    const register unsigned short int RC7 = 7;
    sbit  RC7_bit at PORTC.B7;

sfr unsigned short volatile PORTD            absolute 0x00F;
    const register unsigned short int RD0 = 0;
    sbit  RD0_bit at PORTD.B0;
    const register unsigned short int RD1 = 1;
    sbit  RD1_bit at PORTD.B1;
    const register unsigned short int RD2 = 2;
    sbit  RD2_bit at PORTD.B2;
    const register unsigned short int RD3 = 3;
    sbit  RD3_bit at PORTD.B3;
    const register unsigned short int RD4 = 4;
    sbit  RD4_bit at PORTD.B4;
    const register unsigned short int RD5 = 5;
    sbit  RD5_bit at PORTD.B5;
    const register unsigned short int RD6 = 6;
    sbit  RD6_bit at PORTD.B6;
    const register unsigned short int RD7 = 7;
    sbit  RD7_bit at PORTD.B7;

sfr unsigned short volatile PORTE            absolute 0x010;
    const register unsigned short int RE0 = 0;
    sbit  RE0_bit at PORTE.B0;
    const register unsigned short int RE1 = 1;
    sbit  RE1_bit at PORTE.B1;
    const register unsigned short int RE3 = 3;
    sbit  RE3_bit at PORTE.B3;
    const register unsigned short int RE4 = 4;
    sbit  RE4_bit at PORTE.B4;
    const register unsigned short int RE5 = 5;
    sbit  RE5_bit at PORTE.B5;
    const register unsigned short int RE6 = 6;
    sbit  RE6_bit at PORTE.B6;
    const register unsigned short int RE7 = 7;
    sbit  RE7_bit at PORTE.B7;

sfr unsigned short volatile PORTF            absolute 0x011;
    const register unsigned short int RF0 = 0;
    sbit  RF0_bit at PORTF.B0;
    const register unsigned short int RF1 = 1;
    sbit  RF1_bit at PORTF.B1;
    const register unsigned short int RF2 = 2;
    sbit  RF2_bit at PORTF.B2;
    const register unsigned short int RF3 = 3;
    sbit  RF3_bit at PORTF.B3;
    const register unsigned short int RF4 = 4;
    sbit  RF4_bit at PORTF.B4;
    const register unsigned short int RF5 = 5;
    sbit  RF5_bit at PORTF.B5;
    const register unsigned short int RF6 = 6;
    sbit  RF6_bit at PORTF.B6;
    const register unsigned short int RF7 = 7;
    sbit  RF7_bit at PORTF.B7;

sfr unsigned short volatile TRISA            absolute 0x012;
    const register unsigned short int TRISA0 = 0;
    sbit  TRISA0_bit at TRISA.B0;
    const register unsigned short int TRISA1 = 1;
    sbit  TRISA1_bit at TRISA.B1;
    const register unsigned short int TRISA2 = 2;
    sbit  TRISA2_bit at TRISA.B2;
    const register unsigned short int TRISA3 = 3;
    sbit  TRISA3_bit at TRISA.B3;
    const register unsigned short int TRISA4 = 4;
    sbit  TRISA4_bit at TRISA.B4;
    const register unsigned short int TRISA6 = 6;
    sbit  TRISA6_bit at TRISA.B6;
    const register unsigned short int TRISA7 = 7;
    sbit  TRISA7_bit at TRISA.B7;

sfr unsigned short volatile TRISB            absolute 0x013;
    const register unsigned short int TRISB0 = 0;
    sbit  TRISB0_bit at TRISB.B0;
    const register unsigned short int TRISB1 = 1;
    sbit  TRISB1_bit at TRISB.B1;
    const register unsigned short int TRISB2 = 2;
    sbit  TRISB2_bit at TRISB.B2;
    const register unsigned short int TRISB3 = 3;
    sbit  TRISB3_bit at TRISB.B3;
    const register unsigned short int TRISB4 = 4;
    sbit  TRISB4_bit at TRISB.B4;
    const register unsigned short int TRISB5 = 5;
    sbit  TRISB5_bit at TRISB.B5;
    const register unsigned short int TRISB6 = 6;
    sbit  TRISB6_bit at TRISB.B6;
    const register unsigned short int TRISB7 = 7;
    sbit  TRISB7_bit at TRISB.B7;

sfr unsigned short volatile TRISC            absolute 0x014;
    const register unsigned short int TRISC0 = 0;
    sbit  TRISC0_bit at TRISC.B0;
    const register unsigned short int TRISC1 = 1;
    sbit  TRISC1_bit at TRISC.B1;
    const register unsigned short int TRISC2 = 2;
    sbit  TRISC2_bit at TRISC.B2;
    const register unsigned short int TRISC3 = 3;
    sbit  TRISC3_bit at TRISC.B3;
    const register unsigned short int TRISC4 = 4;
    sbit  TRISC4_bit at TRISC.B4;
    const register unsigned short int TRISC5 = 5;
    sbit  TRISC5_bit at TRISC.B5;
    const register unsigned short int TRISC6 = 6;
    sbit  TRISC6_bit at TRISC.B6;
    const register unsigned short int TRISC7 = 7;
    sbit  TRISC7_bit at TRISC.B7;

sfr unsigned short volatile TRISD            absolute 0x015;
    const register unsigned short int TRISD0 = 0;
    sbit  TRISD0_bit at TRISD.B0;
    const register unsigned short int TRISD1 = 1;
    sbit  TRISD1_bit at TRISD.B1;
    const register unsigned short int TRISD2 = 2;
    sbit  TRISD2_bit at TRISD.B2;
    const register unsigned short int TRISD3 = 3;
    sbit  TRISD3_bit at TRISD.B3;
    const register unsigned short int TRISD4 = 4;
    sbit  TRISD4_bit at TRISD.B4;
    const register unsigned short int TRISD5 = 5;
    sbit  TRISD5_bit at TRISD.B5;
    const register unsigned short int TRISD6 = 6;
    sbit  TRISD6_bit at TRISD.B6;
    const register unsigned short int TRISD7 = 7;
    sbit  TRISD7_bit at TRISD.B7;

sfr unsigned short volatile TRISE            absolute 0x016;
    const register unsigned short int TRISE0 = 0;
    sbit  TRISE0_bit at TRISE.B0;
    const register unsigned short int TRISE1 = 1;
    sbit  TRISE1_bit at TRISE.B1;
    const register unsigned short int TRISE3 = 3;
    sbit  TRISE3_bit at TRISE.B3;
    const register unsigned short int TRISE4 = 4;
    sbit  TRISE4_bit at TRISE.B4;
    const register unsigned short int TRISE5 = 5;
    sbit  TRISE5_bit at TRISE.B5;
    const register unsigned short int TRISE6 = 6;
    sbit  TRISE6_bit at TRISE.B6;
    const register unsigned short int TRISE7 = 7;
    sbit  TRISE7_bit at TRISE.B7;

sfr unsigned short volatile TRISF            absolute 0x017;
    const register unsigned short int TRISF0 = 0;
    sbit  TRISF0_bit at TRISF.B0;
    const register unsigned short int TRISF1 = 1;
    sbit  TRISF1_bit at TRISF.B1;
    const register unsigned short int TRISF2 = 2;
    sbit  TRISF2_bit at TRISF.B2;
    const register unsigned short int TRISF3 = 3;
    sbit  TRISF3_bit at TRISF.B3;
    const register unsigned short int TRISF4 = 4;
    sbit  TRISF4_bit at TRISF.B4;
    const register unsigned short int TRISF5 = 5;
    sbit  TRISF5_bit at TRISF.B5;
    const register unsigned short int TRISF6 = 6;
    sbit  TRISF6_bit at TRISF.B6;
    const register unsigned short int TRISF7 = 7;
    sbit  TRISF7_bit at TRISF.B7;

sfr unsigned short volatile LATA             absolute 0x018;
    const register unsigned short int LATA0 = 0;
    sbit  LATA0_bit at LATA.B0;
    const register unsigned short int LATA1 = 1;
    sbit  LATA1_bit at LATA.B1;
    const register unsigned short int LATA2 = 2;
    sbit  LATA2_bit at LATA.B2;
    const register unsigned short int LATA3 = 3;
    sbit  LATA3_bit at LATA.B3;
    const register unsigned short int LATA4 = 4;
    sbit  LATA4_bit at LATA.B4;
    const register unsigned short int LATA6 = 6;
    sbit  LATA6_bit at LATA.B6;
    const register unsigned short int LATA7 = 7;
    sbit  LATA7_bit at LATA.B7;

sfr unsigned short volatile LATB             absolute 0x019;
    const register unsigned short int LATB0 = 0;
    sbit  LATB0_bit at LATB.B0;
    const register unsigned short int LATB1 = 1;
    sbit  LATB1_bit at LATB.B1;
    const register unsigned short int LATB2 = 2;
    sbit  LATB2_bit at LATB.B2;
    const register unsigned short int LATB3 = 3;
    sbit  LATB3_bit at LATB.B3;
    const register unsigned short int LATB4 = 4;
    sbit  LATB4_bit at LATB.B4;
    const register unsigned short int LATB5 = 5;
    sbit  LATB5_bit at LATB.B5;
    const register unsigned short int LATB6 = 6;
    sbit  LATB6_bit at LATB.B6;
    const register unsigned short int LATB7 = 7;
    sbit  LATB7_bit at LATB.B7;

sfr unsigned short volatile LATC             absolute 0x01A;
    const register unsigned short int LATC0 = 0;
    sbit  LATC0_bit at LATC.B0;
    const register unsigned short int LATC1 = 1;
    sbit  LATC1_bit at LATC.B1;
    const register unsigned short int LATC2 = 2;
    sbit  LATC2_bit at LATC.B2;
    const register unsigned short int LATC3 = 3;
    sbit  LATC3_bit at LATC.B3;
    const register unsigned short int LATC4 = 4;
    sbit  LATC4_bit at LATC.B4;
    const register unsigned short int LATC5 = 5;
    sbit  LATC5_bit at LATC.B5;
    const register unsigned short int LATC6 = 6;
    sbit  LATC6_bit at LATC.B6;
    const register unsigned short int LATC7 = 7;
    sbit  LATC7_bit at LATC.B7;

sfr unsigned short volatile LATD             absolute 0x01B;
    const register unsigned short int LATD0 = 0;
    sbit  LATD0_bit at LATD.B0;
    const register unsigned short int LATD1 = 1;
    sbit  LATD1_bit at LATD.B1;
    const register unsigned short int LATD2 = 2;
    sbit  LATD2_bit at LATD.B2;
    const register unsigned short int LATD3 = 3;
    sbit  LATD3_bit at LATD.B3;
    const register unsigned short int LATD4 = 4;
    sbit  LATD4_bit at LATD.B4;
    const register unsigned short int LATD5 = 5;
    sbit  LATD5_bit at LATD.B5;
    const register unsigned short int LATD6 = 6;
    sbit  LATD6_bit at LATD.B6;
    const register unsigned short int LATD7 = 7;
    sbit  LATD7_bit at LATD.B7;

sfr unsigned short volatile LATE             absolute 0x01C;
    const register unsigned short int LATE0 = 0;
    sbit  LATE0_bit at LATE.B0;
    const register unsigned short int LATE1 = 1;
    sbit  LATE1_bit at LATE.B1;
    const register unsigned short int LATE3 = 3;
    sbit  LATE3_bit at LATE.B3;
    const register unsigned short int LATE4 = 4;
    sbit  LATE4_bit at LATE.B4;
    const register unsigned short int LATE5 = 5;
    sbit  LATE5_bit at LATE.B5;
    const register unsigned short int LATE6 = 6;
    sbit  LATE6_bit at LATE.B6;
    const register unsigned short int LATE7 = 7;
    sbit  LATE7_bit at LATE.B7;

sfr unsigned short volatile LATF             absolute 0x01D;
    const register unsigned short int LATF0 = 0;
    sbit  LATF0_bit at LATF.B0;
    const register unsigned short int LATF1 = 1;
    sbit  LATF1_bit at LATF.B1;
    const register unsigned short int LATF2 = 2;
    sbit  LATF2_bit at LATF.B2;
    const register unsigned short int LATF3 = 3;
    sbit  LATF3_bit at LATF.B3;
    const register unsigned short int LATF4 = 4;
    sbit  LATF4_bit at LATF.B4;
    const register unsigned short int LATF5 = 5;
    sbit  LATF5_bit at LATF.B5;
    const register unsigned short int LATF6 = 6;
    sbit  LATF6_bit at LATF.B6;
    const register unsigned short int LATF7 = 7;
    sbit  LATF7_bit at LATF.B7;

sfr unsigned short volatile ADCPCON0         absolute 0x01F;
    const register unsigned short int ADCPRDY = 0;
    sbit  ADCPRDY_bit at ADCPCON0.B0;
    const register unsigned short int ADCPON = 7;
    sbit  ADCPON_bit at ADCPCON0.B7;

sfr unsigned int   volatile ADLTH            absolute 0x08C;
sfr unsigned short volatile ADLTHL           absolute 0x08C;
    const register unsigned short int ADLTH0 = 0;
    sbit  ADLTH0_bit at ADLTHL.B0;
    const register unsigned short int ADLTH1 = 1;
    sbit  ADLTH1_bit at ADLTHL.B1;
    const register unsigned short int ADLTH2 = 2;
    sbit  ADLTH2_bit at ADLTHL.B2;
    const register unsigned short int ADLTH3 = 3;
    sbit  ADLTH3_bit at ADLTHL.B3;
    const register unsigned short int ADLTH4 = 4;
    sbit  ADLTH4_bit at ADLTHL.B4;
    const register unsigned short int ADLTH5 = 5;
    sbit  ADLTH5_bit at ADLTHL.B5;
    const register unsigned short int ADLTH6 = 6;
    sbit  ADLTH6_bit at ADLTHL.B6;
    const register unsigned short int ADLTH7 = 7;
    sbit  ADLTH7_bit at ADLTHL.B7;
    const register unsigned short int LTH0 = 0;
    sbit  LTH0_bit at ADLTHL.B0;
    const register unsigned short int LTH1 = 1;
    sbit  LTH1_bit at ADLTHL.B1;
    const register unsigned short int LTH2 = 2;
    sbit  LTH2_bit at ADLTHL.B2;
    const register unsigned short int LTH3 = 3;
    sbit  LTH3_bit at ADLTHL.B3;
    const register unsigned short int LTH4 = 4;
    sbit  LTH4_bit at ADLTHL.B4;
    const register unsigned short int LTH5 = 5;
    sbit  LTH5_bit at ADLTHL.B5;
    const register unsigned short int LTH6 = 6;
    sbit  LTH6_bit at ADLTHL.B6;
    const register unsigned short int LTH7 = 7;
    sbit  LTH7_bit at ADLTHL.B7;

sfr unsigned short volatile ADLTHH           absolute 0x08D;
    const register unsigned short int ADLTH8 = 0;
    sbit  ADLTH8_bit at ADLTHH.B0;
    const register unsigned short int ADLTH9 = 1;
    sbit  ADLTH9_bit at ADLTHH.B1;
    const register unsigned short int ADLTH10 = 2;
    sbit  ADLTH10_bit at ADLTHH.B2;
    const register unsigned short int ADLTH11 = 3;
    sbit  ADLTH11_bit at ADLTHH.B3;
    const register unsigned short int ADLTH12 = 4;
    sbit  ADLTH12_bit at ADLTHH.B4;
    const register unsigned short int ADLTH13 = 5;
    sbit  ADLTH13_bit at ADLTHH.B5;
    const register unsigned short int ADLTH14 = 6;
    sbit  ADLTH14_bit at ADLTHH.B6;
    const register unsigned short int ADLTH15 = 7;
    sbit  ADLTH15_bit at ADLTHH.B7;
    const register unsigned short int LTH10 = 2;
    sbit  LTH10_bit at ADLTHH.B2;
    const register unsigned short int LTH11 = 3;
    sbit  LTH11_bit at ADLTHH.B3;
    const register unsigned short int LTH12 = 4;
    sbit  LTH12_bit at ADLTHH.B4;
    const register unsigned short int LTH13 = 5;
    sbit  LTH13_bit at ADLTHH.B5;
    const register unsigned short int LTH14 = 6;
    sbit  LTH14_bit at ADLTHH.B6;
    const register unsigned short int LTH15 = 7;
    sbit  LTH15_bit at ADLTHH.B7;
    const register unsigned short int LTH8 = 0;
    sbit  LTH8_bit at ADLTHH.B0;
    const register unsigned short int LTH9 = 1;
    sbit  LTH9_bit at ADLTHH.B1;

sfr unsigned int   volatile ADUTH            absolute 0x08E;
sfr unsigned short volatile ADUTHL           absolute 0x08E;
    const register unsigned short int ADUTH0 = 0;
    sbit  ADUTH0_bit at ADUTHL.B0;
    const register unsigned short int ADUTH1 = 1;
    sbit  ADUTH1_bit at ADUTHL.B1;
    const register unsigned short int ADUTH2 = 2;
    sbit  ADUTH2_bit at ADUTHL.B2;
    const register unsigned short int ADUTH3 = 3;
    sbit  ADUTH3_bit at ADUTHL.B3;
    const register unsigned short int ADUTH4 = 4;
    sbit  ADUTH4_bit at ADUTHL.B4;
    const register unsigned short int ADUTH5 = 5;
    sbit  ADUTH5_bit at ADUTHL.B5;
    const register unsigned short int ADUTH6 = 6;
    sbit  ADUTH6_bit at ADUTHL.B6;
    const register unsigned short int ADUTH7 = 7;
    sbit  ADUTH7_bit at ADUTHL.B7;
    const register unsigned short int UTH0 = 0;
    sbit  UTH0_bit at ADUTHL.B0;
    const register unsigned short int UTH1 = 1;
    sbit  UTH1_bit at ADUTHL.B1;
    const register unsigned short int UTH2 = 2;
    sbit  UTH2_bit at ADUTHL.B2;
    const register unsigned short int UTH3 = 3;
    sbit  UTH3_bit at ADUTHL.B3;
    const register unsigned short int UTH4 = 4;
    sbit  UTH4_bit at ADUTHL.B4;
    const register unsigned short int UTH5 = 5;
    sbit  UTH5_bit at ADUTHL.B5;
    const register unsigned short int UTH6 = 6;
    sbit  UTH6_bit at ADUTHL.B6;
    const register unsigned short int UTH7 = 7;
    sbit  UTH7_bit at ADUTHL.B7;

sfr unsigned short volatile ADUTHH           absolute 0x08F;
    const register unsigned short int ADUTH8 = 0;
    sbit  ADUTH8_bit at ADUTHH.B0;
    const register unsigned short int ADUTH9 = 1;
    sbit  ADUTH9_bit at ADUTHH.B1;
    const register unsigned short int ADUTH10 = 2;
    sbit  ADUTH10_bit at ADUTHH.B2;
    const register unsigned short int ADUTH11 = 3;
    sbit  ADUTH11_bit at ADUTHH.B3;
    const register unsigned short int ADUTH12 = 4;
    sbit  ADUTH12_bit at ADUTHH.B4;
    const register unsigned short int ADUTH13 = 5;
    sbit  ADUTH13_bit at ADUTHH.B5;
    const register unsigned short int ADUTH14 = 6;
    sbit  ADUTH14_bit at ADUTHH.B6;
    const register unsigned short int ADUTH15 = 7;
    sbit  ADUTH15_bit at ADUTHH.B7;
    const register unsigned short int UTH10 = 2;
    sbit  UTH10_bit at ADUTHH.B2;
    const register unsigned short int UTH11 = 3;
    sbit  UTH11_bit at ADUTHH.B3;
    const register unsigned short int UTH12 = 4;
    sbit  UTH12_bit at ADUTHH.B4;
    const register unsigned short int UTH13 = 5;
    sbit  UTH13_bit at ADUTHH.B5;
    const register unsigned short int UTH14 = 6;
    sbit  UTH14_bit at ADUTHH.B6;
    const register unsigned short int UTH15 = 7;
    sbit  UTH15_bit at ADUTHH.B7;
    const register unsigned short int UTH8 = 0;
    sbit  UTH8_bit at ADUTHH.B0;
    const register unsigned short int UTH9 = 1;
    sbit  UTH9_bit at ADUTHH.B1;

sfr unsigned int   volatile ADERR            absolute 0x090;
sfr unsigned short volatile ADERRL           absolute 0x090;
    const register unsigned short int ADERR0 = 0;
    sbit  ADERR0_bit at ADERRL.B0;
    const register unsigned short int ADERR1 = 1;
    sbit  ADERR1_bit at ADERRL.B1;
    const register unsigned short int ADERR2 = 2;
    sbit  ADERR2_bit at ADERRL.B2;
    const register unsigned short int ADERR3 = 3;
    sbit  ADERR3_bit at ADERRL.B3;
    const register unsigned short int ADERR4 = 4;
    sbit  ADERR4_bit at ADERRL.B4;
    const register unsigned short int ADERR5 = 5;
    sbit  ADERR5_bit at ADERRL.B5;
    const register unsigned short int ADERR6 = 6;
    sbit  ADERR6_bit at ADERRL.B6;
    const register unsigned short int ADERR7 = 7;
    sbit  ADERR7_bit at ADERRL.B7;
    const register unsigned short int ERR0 = 0;
    sbit  ERR0_bit at ADERRL.B0;
    const register unsigned short int ERR1 = 1;
    sbit  ERR1_bit at ADERRL.B1;
    const register unsigned short int ERR2 = 2;
    sbit  ERR2_bit at ADERRL.B2;
    const register unsigned short int ERR3 = 3;
    sbit  ERR3_bit at ADERRL.B3;
    const register unsigned short int ERR4 = 4;
    sbit  ERR4_bit at ADERRL.B4;
    const register unsigned short int ERR5 = 5;
    sbit  ERR5_bit at ADERRL.B5;
    const register unsigned short int ERR6 = 6;
    sbit  ERR6_bit at ADERRL.B6;
    const register unsigned short int ERR7 = 7;
    sbit  ERR7_bit at ADERRL.B7;

sfr unsigned short volatile ADERRH           absolute 0x091;
    const register unsigned short int ADERR8 = 0;
    sbit  ADERR8_bit at ADERRH.B0;
    const register unsigned short int ADERR9 = 1;
    sbit  ADERR9_bit at ADERRH.B1;
    const register unsigned short int ADERR10 = 2;
    sbit  ADERR10_bit at ADERRH.B2;
    const register unsigned short int ADERR11 = 3;
    sbit  ADERR11_bit at ADERRH.B3;
    const register unsigned short int ADERR12 = 4;
    sbit  ADERR12_bit at ADERRH.B4;
    const register unsigned short int ADERR13 = 5;
    sbit  ADERR13_bit at ADERRH.B5;
    const register unsigned short int ADERR14 = 6;
    sbit  ADERR14_bit at ADERRH.B6;
    const register unsigned short int ADERR15 = 7;
    sbit  ADERR15_bit at ADERRH.B7;
    const register unsigned short int ERR10 = 2;
    sbit  ERR10_bit at ADERRH.B2;
    const register unsigned short int ERR11 = 3;
    sbit  ERR11_bit at ADERRH.B3;
    const register unsigned short int ERR12 = 4;
    sbit  ERR12_bit at ADERRH.B4;
    const register unsigned short int ERR13 = 5;
    sbit  ERR13_bit at ADERRH.B5;
    const register unsigned short int ERR14 = 6;
    sbit  ERR14_bit at ADERRH.B6;
    const register unsigned short int ERR15 = 7;
    sbit  ERR15_bit at ADERRH.B7;
    const register unsigned short int ERR8 = 0;
    sbit  ERR8_bit at ADERRH.B0;
    const register unsigned short int ERR9 = 1;
    sbit  ERR9_bit at ADERRH.B1;

sfr unsigned int   volatile ADSTPT           absolute 0x092;
sfr unsigned short volatile ADSTPTL          absolute 0x092;
    const register unsigned short int ADSTPT0 = 0;
    sbit  ADSTPT0_bit at ADSTPTL.B0;
    const register unsigned short int ADSTPT1 = 1;
    sbit  ADSTPT1_bit at ADSTPTL.B1;
    const register unsigned short int ADSTPT2 = 2;
    sbit  ADSTPT2_bit at ADSTPTL.B2;
    const register unsigned short int ADSTPT3 = 3;
    sbit  ADSTPT3_bit at ADSTPTL.B3;
    const register unsigned short int ADSTPT4 = 4;
    sbit  ADSTPT4_bit at ADSTPTL.B4;
    const register unsigned short int ADSTPT5 = 5;
    sbit  ADSTPT5_bit at ADSTPTL.B5;
    const register unsigned short int ADSTPT6 = 6;
    sbit  ADSTPT6_bit at ADSTPTL.B6;
    const register unsigned short int ADSTPT7 = 7;
    sbit  ADSTPT7_bit at ADSTPTL.B7;
    const register unsigned short int STPT0 = 0;
    sbit  STPT0_bit at ADSTPTL.B0;
    const register unsigned short int STPT1 = 1;
    sbit  STPT1_bit at ADSTPTL.B1;
    const register unsigned short int STPT2 = 2;
    sbit  STPT2_bit at ADSTPTL.B2;
    const register unsigned short int STPT3 = 3;
    sbit  STPT3_bit at ADSTPTL.B3;
    const register unsigned short int STPT4 = 4;
    sbit  STPT4_bit at ADSTPTL.B4;
    const register unsigned short int STPT5 = 5;
    sbit  STPT5_bit at ADSTPTL.B5;
    const register unsigned short int STPT6 = 6;
    sbit  STPT6_bit at ADSTPTL.B6;
    const register unsigned short int STPT7 = 7;
    sbit  STPT7_bit at ADSTPTL.B7;

sfr unsigned short volatile ADSTPTH          absolute 0x093;
    const register unsigned short int ADSTPT8 = 0;
    sbit  ADSTPT8_bit at ADSTPTH.B0;
    const register unsigned short int ADSTPT9 = 1;
    sbit  ADSTPT9_bit at ADSTPTH.B1;
    const register unsigned short int ADSTPT10 = 2;
    sbit  ADSTPT10_bit at ADSTPTH.B2;
    const register unsigned short int ADSTPT11 = 3;
    sbit  ADSTPT11_bit at ADSTPTH.B3;
    const register unsigned short int ADSTPT12 = 4;
    sbit  ADSTPT12_bit at ADSTPTH.B4;
    const register unsigned short int ADSTPT13 = 5;
    sbit  ADSTPT13_bit at ADSTPTH.B5;
    const register unsigned short int ADSTPT14 = 6;
    sbit  ADSTPT14_bit at ADSTPTH.B6;
    const register unsigned short int ADSTPT15 = 7;
    sbit  ADSTPT15_bit at ADSTPTH.B7;
    const register unsigned short int STPT10 = 2;
    sbit  STPT10_bit at ADSTPTH.B2;
    const register unsigned short int STPT11 = 3;
    sbit  STPT11_bit at ADSTPTH.B3;
    const register unsigned short int STPT12 = 4;
    sbit  STPT12_bit at ADSTPTH.B4;
    const register unsigned short int STPT13 = 5;
    sbit  STPT13_bit at ADSTPTH.B5;
    const register unsigned short int STPT15 = 6;
    sbit  STPT15_bit at ADSTPTH.B6;
    const register unsigned short int STPT16 = 7;
    sbit  STPT16_bit at ADSTPTH.B7;
    const register unsigned short int STPT8 = 0;
    sbit  STPT8_bit at ADSTPTH.B0;
    const register unsigned short int STPT9 = 1;
    sbit  STPT9_bit at ADSTPTH.B1;

sfr unsigned int   volatile ADFLTR           absolute 0x094;
sfr unsigned short volatile ADFLTRL          absolute 0x094;
    const register unsigned short int ADFLTR0 = 0;
    sbit  ADFLTR0_bit at ADFLTRL.B0;
    const register unsigned short int ADFLTR1 = 1;
    sbit  ADFLTR1_bit at ADFLTRL.B1;
    const register unsigned short int ADFLTR2 = 2;
    sbit  ADFLTR2_bit at ADFLTRL.B2;
    const register unsigned short int ADFLTR3 = 3;
    sbit  ADFLTR3_bit at ADFLTRL.B3;
    const register unsigned short int ADFLTR4 = 4;
    sbit  ADFLTR4_bit at ADFLTRL.B4;
    const register unsigned short int ADFLTR5 = 5;
    sbit  ADFLTR5_bit at ADFLTRL.B5;
    const register unsigned short int ADFLTR6 = 6;
    sbit  ADFLTR6_bit at ADFLTRL.B6;
    const register unsigned short int ADFLTR7 = 7;
    sbit  ADFLTR7_bit at ADFLTRL.B7;
    const register unsigned short int FLTR0 = 0;
    sbit  FLTR0_bit at ADFLTRL.B0;
    const register unsigned short int FLTR1 = 1;
    sbit  FLTR1_bit at ADFLTRL.B1;
    const register unsigned short int FLTR2 = 2;
    sbit  FLTR2_bit at ADFLTRL.B2;
    const register unsigned short int FLTR3 = 3;
    sbit  FLTR3_bit at ADFLTRL.B3;
    const register unsigned short int FLTR4 = 4;
    sbit  FLTR4_bit at ADFLTRL.B4;
    const register unsigned short int FLTR5 = 5;
    sbit  FLTR5_bit at ADFLTRL.B5;
    const register unsigned short int FLTR6 = 6;
    sbit  FLTR6_bit at ADFLTRL.B6;
    const register unsigned short int FLTR7 = 7;
    sbit  FLTR7_bit at ADFLTRL.B7;

sfr unsigned short volatile ADFLTRH          absolute 0x095;
    const register unsigned short int ADFLTR8 = 0;
    sbit  ADFLTR8_bit at ADFLTRH.B0;
    const register unsigned short int ADFLTR9 = 1;
    sbit  ADFLTR9_bit at ADFLTRH.B1;
    const register unsigned short int ADFLTR10 = 2;
    sbit  ADFLTR10_bit at ADFLTRH.B2;
    const register unsigned short int ADFLTR11 = 3;
    sbit  ADFLTR11_bit at ADFLTRH.B3;
    const register unsigned short int ADFLTR12 = 4;
    sbit  ADFLTR12_bit at ADFLTRH.B4;
    const register unsigned short int ADFLTR13 = 5;
    sbit  ADFLTR13_bit at ADFLTRH.B5;
    const register unsigned short int ADFLTR14 = 6;
    sbit  ADFLTR14_bit at ADFLTRH.B6;
    const register unsigned short int ADFLTR15 = 7;
    sbit  ADFLTR15_bit at ADFLTRH.B7;
    const register unsigned short int FLTR10 = 2;
    sbit  FLTR10_bit at ADFLTRH.B2;
    const register unsigned short int FLTR11 = 3;
    sbit  FLTR11_bit at ADFLTRH.B3;
    const register unsigned short int FLTR12 = 4;
    sbit  FLTR12_bit at ADFLTRH.B4;
    const register unsigned short int FLTR13 = 5;
    sbit  FLTR13_bit at ADFLTRH.B5;
    const register unsigned short int FLTR14 = 6;
    sbit  FLTR14_bit at ADFLTRH.B6;
    const register unsigned short int FLTR15 = 7;
    sbit  FLTR15_bit at ADFLTRH.B7;
    const register unsigned short int FLTR8 = 0;
    sbit  FLTR8_bit at ADFLTRH.B0;
    const register unsigned short int FLTR9 = 1;
    sbit  FLTR9_bit at ADFLTRH.B1;

sfr unsigned short volatile ADACCL           absolute 0x096;
    const register unsigned short int ACC0 = 0;
    sbit  ACC0_bit at ADACCL.B0;
    const register unsigned short int ACC1 = 1;
    sbit  ACC1_bit at ADACCL.B1;
    const register unsigned short int ACC2 = 2;
    sbit  ACC2_bit at ADACCL.B2;
    const register unsigned short int ACC3 = 3;
    sbit  ACC3_bit at ADACCL.B3;
    const register unsigned short int ACC4 = 4;
    sbit  ACC4_bit at ADACCL.B4;
    const register unsigned short int ACC5 = 5;
    sbit  ACC5_bit at ADACCL.B5;
    const register unsigned short int ACC6 = 6;
    sbit  ACC6_bit at ADACCL.B6;
    const register unsigned short int ACC7 = 7;
    sbit  ACC7_bit at ADACCL.B7;
    const register unsigned short int ADACC0 = 0;
    sbit  ADACC0_bit at ADACCL.B0;
    const register unsigned short int ADACC1 = 1;
    sbit  ADACC1_bit at ADACCL.B1;
    const register unsigned short int ADACC2 = 2;
    sbit  ADACC2_bit at ADACCL.B2;
    const register unsigned short int ADACC3 = 3;
    sbit  ADACC3_bit at ADACCL.B3;
    const register unsigned short int ADACC4 = 4;
    sbit  ADACC4_bit at ADACCL.B4;
    const register unsigned short int ADACC5 = 5;
    sbit  ADACC5_bit at ADACCL.B5;
    const register unsigned short int ADACC6 = 6;
    sbit  ADACC6_bit at ADACCL.B6;
    const register unsigned short int ADACC7 = 7;
    sbit  ADACC7_bit at ADACCL.B7;

sfr unsigned short volatile ADACCH           absolute 0x097;
    const register unsigned short int ACC8 = 0;
    sbit  ACC8_bit at ADACCH.B0;
    const register unsigned short int ACC9 = 1;
    sbit  ACC9_bit at ADACCH.B1;
    const register unsigned short int ACC10 = 2;
    sbit  ACC10_bit at ADACCH.B2;
    const register unsigned short int ACC11 = 3;
    sbit  ACC11_bit at ADACCH.B3;
    const register unsigned short int ACC12 = 4;
    sbit  ACC12_bit at ADACCH.B4;
    const register unsigned short int ACC13 = 5;
    sbit  ACC13_bit at ADACCH.B5;
    const register unsigned short int ACC14 = 6;
    sbit  ACC14_bit at ADACCH.B6;
    const register unsigned short int ACC15 = 7;
    sbit  ACC15_bit at ADACCH.B7;
    const register unsigned short int ADACC10 = 2;
    sbit  ADACC10_bit at ADACCH.B2;
    const register unsigned short int ADACC11 = 3;
    sbit  ADACC11_bit at ADACCH.B3;
    const register unsigned short int ADACC12 = 4;
    sbit  ADACC12_bit at ADACCH.B4;
    const register unsigned short int ADACC13 = 5;
    sbit  ADACC13_bit at ADACCH.B5;
    const register unsigned short int ADACC14 = 6;
    sbit  ADACC14_bit at ADACCH.B6;
    const register unsigned short int ADACC15 = 7;
    sbit  ADACC15_bit at ADACCH.B7;
    const register unsigned short int ADACC8 = 0;
    sbit  ADACC8_bit at ADACCH.B0;
    const register unsigned short int ADACC9 = 1;
    sbit  ADACC9_bit at ADACCH.B1;

sfr unsigned short volatile ADACCU           absolute 0x098;
    const register unsigned short int ACC16 = 0;
    sbit  ACC16_bit at ADACCU.B0;
    const register unsigned short int ACC17 = 1;
    sbit  ACC17_bit at ADACCU.B1;
    const register unsigned short int ACC18 = 2;
    sbit  ACC18_bit at ADACCU.B2;
    const register unsigned short int ACC19 = 3;
    sbit  ACC19_bit at ADACCU.B3;
    const register unsigned short int ACC20 = 4;
    sbit  ACC20_bit at ADACCU.B4;
    const register unsigned short int ACC21 = 5;
    sbit  ACC21_bit at ADACCU.B5;
    const register unsigned short int ACC22 = 6;
    sbit  ACC22_bit at ADACCU.B6;
    const register unsigned short int ACC23 = 7;
    sbit  ACC23_bit at ADACCU.B7;
    const register unsigned short int ADACC16 = 0;
    sbit  ADACC16_bit at ADACCU.B0;
    const register unsigned short int ADACC17 = 1;
    sbit  ADACC17_bit at ADACCU.B1;
    const register unsigned short int ADACC18 = 2;
    sbit  ADACC18_bit at ADACCU.B2;
    const register unsigned short int ADACC19 = 3;
    sbit  ADACC19_bit at ADACCU.B3;
    const register unsigned short int ADACC20 = 4;
    sbit  ADACC20_bit at ADACCU.B4;
    const register unsigned short int ADACC21 = 5;
    sbit  ADACC21_bit at ADACCU.B5;
    const register unsigned short int ADACC22 = 6;
    sbit  ADACC22_bit at ADACCU.B6;
    const register unsigned short int ADACC23 = 7;
    sbit  ADACC23_bit at ADACCU.B7;

sfr unsigned short volatile ADCNT            absolute 0x099;
    const register unsigned short int ADCNT0 = 0;
    sbit  ADCNT0_bit at ADCNT.B0;
    const register unsigned short int ADCNT1 = 1;
    sbit  ADCNT1_bit at ADCNT.B1;
    const register unsigned short int ADCNT2 = 2;
    sbit  ADCNT2_bit at ADCNT.B2;
    const register unsigned short int ADCNT3 = 3;
    sbit  ADCNT3_bit at ADCNT.B3;
    const register unsigned short int ADCNT4 = 4;
    sbit  ADCNT4_bit at ADCNT.B4;
    const register unsigned short int ADCNT5 = 5;
    sbit  ADCNT5_bit at ADCNT.B5;
    const register unsigned short int ADCNT6 = 6;
    sbit  ADCNT6_bit at ADCNT.B6;
    const register unsigned short int ADCNT7 = 7;
    sbit  ADCNT7_bit at ADCNT.B7;
    const register unsigned short int CNT0 = 0;
    sbit  CNT0_bit at ADCNT.B0;
    const register unsigned short int CNT1 = 1;
    sbit  CNT1_bit at ADCNT.B1;
    const register unsigned short int CNT2 = 2;
    sbit  CNT2_bit at ADCNT.B2;
    const register unsigned short int CNT3 = 3;
    sbit  CNT3_bit at ADCNT.B3;
    const register unsigned short int CNT4 = 4;
    sbit  CNT4_bit at ADCNT.B4;
    const register unsigned short int CNT5 = 5;
    sbit  CNT5_bit at ADCNT.B5;
    const register unsigned short int CNT6 = 6;
    sbit  CNT6_bit at ADCNT.B6;
    const register unsigned short int CNT7 = 7;
    sbit  CNT7_bit at ADCNT.B7;

sfr unsigned short volatile ADRPT            absolute 0x09A;
    const register unsigned short int ADRPT0 = 0;
    sbit  ADRPT0_bit at ADRPT.B0;
    const register unsigned short int ADRPT1 = 1;
    sbit  ADRPT1_bit at ADRPT.B1;
    const register unsigned short int ADRPT2 = 2;
    sbit  ADRPT2_bit at ADRPT.B2;
    const register unsigned short int ADRPT3 = 3;
    sbit  ADRPT3_bit at ADRPT.B3;
    const register unsigned short int ADRPT4 = 4;
    sbit  ADRPT4_bit at ADRPT.B4;
    const register unsigned short int ADRPT5 = 5;
    sbit  ADRPT5_bit at ADRPT.B5;
    const register unsigned short int ADRPT6 = 6;
    sbit  ADRPT6_bit at ADRPT.B6;
    const register unsigned short int ADRPT7 = 7;
    sbit  ADRPT7_bit at ADRPT.B7;
    const register unsigned short int RPT0 = 0;
    sbit  RPT0_bit at ADRPT.B0;
    const register unsigned short int RPT1 = 1;
    sbit  RPT1_bit at ADRPT.B1;
    const register unsigned short int RPT2 = 2;
    sbit  RPT2_bit at ADRPT.B2;
    const register unsigned short int RPT3 = 3;
    sbit  RPT3_bit at ADRPT.B3;
    const register unsigned short int RPT4 = 4;
    sbit  RPT4_bit at ADRPT.B4;
    const register unsigned short int RPT5 = 5;
    sbit  RPT5_bit at ADRPT.B5;
    const register unsigned short int RPT6 = 6;
    sbit  RPT6_bit at ADRPT.B6;
    const register unsigned short int RPT7 = 7;
    sbit  RPT7_bit at ADRPT.B7;

sfr unsigned int   volatile ADPREV           absolute 0x09B;
sfr unsigned short volatile ADPREVL          absolute 0x09B;
    const register unsigned short int ADPREV0 = 0;
    sbit  ADPREV0_bit at ADPREVL.B0;
    const register unsigned short int ADPREV1 = 1;
    sbit  ADPREV1_bit at ADPREVL.B1;
    const register unsigned short int ADPREV2 = 2;
    sbit  ADPREV2_bit at ADPREVL.B2;
    const register unsigned short int ADPREV3 = 3;
    sbit  ADPREV3_bit at ADPREVL.B3;
    const register unsigned short int ADPREV4 = 4;
    sbit  ADPREV4_bit at ADPREVL.B4;
    const register unsigned short int ADPREV5 = 5;
    sbit  ADPREV5_bit at ADPREVL.B5;
    const register unsigned short int ADPREV6 = 6;
    sbit  ADPREV6_bit at ADPREVL.B6;
    const register unsigned short int ADPREV7 = 7;
    sbit  ADPREV7_bit at ADPREVL.B7;
    const register unsigned short int PREV0 = 0;
    sbit  PREV0_bit at ADPREVL.B0;
    const register unsigned short int PREV1 = 1;
    sbit  PREV1_bit at ADPREVL.B1;
    const register unsigned short int PREV2 = 2;
    sbit  PREV2_bit at ADPREVL.B2;
    const register unsigned short int PREV3 = 3;
    sbit  PREV3_bit at ADPREVL.B3;
    const register unsigned short int PREV4 = 4;
    sbit  PREV4_bit at ADPREVL.B4;
    const register unsigned short int PREV5 = 5;
    sbit  PREV5_bit at ADPREVL.B5;
    const register unsigned short int PREV6 = 6;
    sbit  PREV6_bit at ADPREVL.B6;
    const register unsigned short int PREV7 = 7;
    sbit  PREV7_bit at ADPREVL.B7;

sfr unsigned short volatile ADPREVH          absolute 0x09C;
    const register unsigned short int ADPREV8 = 0;
    sbit  ADPREV8_bit at ADPREVH.B0;
    const register unsigned short int ADPREV9 = 1;
    sbit  ADPREV9_bit at ADPREVH.B1;
    const register unsigned short int ADPREV10 = 2;
    sbit  ADPREV10_bit at ADPREVH.B2;
    const register unsigned short int ADPREV11 = 3;
    sbit  ADPREV11_bit at ADPREVH.B3;
    const register unsigned short int ADPREV12 = 4;
    sbit  ADPREV12_bit at ADPREVH.B4;
    const register unsigned short int ADPREV13 = 5;
    sbit  ADPREV13_bit at ADPREVH.B5;
    const register unsigned short int ADPREV14 = 6;
    sbit  ADPREV14_bit at ADPREVH.B6;
    const register unsigned short int ADPREV15 = 7;
    sbit  ADPREV15_bit at ADPREVH.B7;
    const register unsigned short int PREV10 = 2;
    sbit  PREV10_bit at ADPREVH.B2;
    const register unsigned short int PREV11 = 3;
    sbit  PREV11_bit at ADPREVH.B3;
    const register unsigned short int PREV12 = 4;
    sbit  PREV12_bit at ADPREVH.B4;
    const register unsigned short int PREV13 = 5;
    sbit  PREV13_bit at ADPREVH.B5;
    const register unsigned short int PREV14 = 6;
    sbit  PREV14_bit at ADPREVH.B6;
    const register unsigned short int PREV15 = 7;
    sbit  PREV15_bit at ADPREVH.B7;
    const register unsigned short int PREV8 = 0;
    sbit  PREV8_bit at ADPREVH.B0;
    const register unsigned short int PREV9 = 1;
    sbit  PREV9_bit at ADPREVH.B1;

sfr unsigned int   volatile ADRES            absolute 0x09D;
sfr unsigned short volatile ADRESL           absolute 0x09D;
    const register unsigned short int ADRES0 = 0;
    sbit  ADRES0_bit at ADRESL.B0;
    const register unsigned short int ADRES1 = 1;
    sbit  ADRES1_bit at ADRESL.B1;
    const register unsigned short int ADRES2 = 2;
    sbit  ADRES2_bit at ADRESL.B2;
    const register unsigned short int ADRES3 = 3;
    sbit  ADRES3_bit at ADRESL.B3;
    const register unsigned short int ADRES4 = 4;
    sbit  ADRES4_bit at ADRESL.B4;
    const register unsigned short int ADRES5 = 5;
    sbit  ADRES5_bit at ADRESL.B5;
    const register unsigned short int ADRES6 = 6;
    sbit  ADRES6_bit at ADRESL.B6;
    const register unsigned short int ADRES7 = 7;
    sbit  ADRES7_bit at ADRESL.B7;
    const register unsigned short int RES0 = 0;
    sbit  RES0_bit at ADRESL.B0;
    const register unsigned short int RES1 = 1;
    sbit  RES1_bit at ADRESL.B1;
    const register unsigned short int RES2 = 2;
    sbit  RES2_bit at ADRESL.B2;
    const register unsigned short int RES3 = 3;
    sbit  RES3_bit at ADRESL.B3;
    const register unsigned short int RES4 = 4;
    sbit  RES4_bit at ADRESL.B4;
    const register unsigned short int RES5 = 5;
    sbit  RES5_bit at ADRESL.B5;
    const register unsigned short int RES6 = 6;
    sbit  RES6_bit at ADRESL.B6;
    const register unsigned short int RES7 = 7;
    sbit  RES7_bit at ADRESL.B7;

sfr unsigned short volatile ADRESH           absolute 0x09E;
    const register unsigned short int ADRES8 = 0;
    sbit  ADRES8_bit at ADRESH.B0;
    const register unsigned short int ADRES9 = 1;
    sbit  ADRES9_bit at ADRESH.B1;
    const register unsigned short int ADRES10 = 2;
    sbit  ADRES10_bit at ADRESH.B2;
    const register unsigned short int ADRES11 = 3;
    sbit  ADRES11_bit at ADRESH.B3;
    const register unsigned short int ADRES12 = 4;
    sbit  ADRES12_bit at ADRESH.B4;
    const register unsigned short int ADRES13 = 5;
    sbit  ADRES13_bit at ADRESH.B5;
    const register unsigned short int ADRES14 = 6;
    sbit  ADRES14_bit at ADRESH.B6;
    const register unsigned short int ADRES15 = 7;
    sbit  ADRES15_bit at ADRESH.B7;
    const register unsigned short int RES10 = 2;
    sbit  RES10_bit at ADRESH.B2;
    const register unsigned short int RES11 = 3;
    sbit  RES11_bit at ADRESH.B3;
    const register unsigned short int RES12 = 4;
    sbit  RES12_bit at ADRESH.B4;
    const register unsigned short int RES13 = 5;
    sbit  RES13_bit at ADRESH.B5;
    const register unsigned short int RES14 = 6;
    sbit  RES14_bit at ADRESH.B6;
    const register unsigned short int RES15 = 7;
    sbit  RES15_bit at ADRESH.B7;
    const register unsigned short int RES8 = 0;
    sbit  RES8_bit at ADRESH.B0;
    const register unsigned short int RES9 = 1;
    sbit  RES9_bit at ADRESH.B1;

sfr unsigned short volatile ADPCH            absolute 0x09F;
    const register unsigned short int ADPCH0 = 0;
    sbit  ADPCH0_bit at ADPCH.B0;
    const register unsigned short int ADPCH1 = 1;
    sbit  ADPCH1_bit at ADPCH.B1;
    const register unsigned short int ADPCH2 = 2;
    sbit  ADPCH2_bit at ADPCH.B2;
    const register unsigned short int ADPCH3 = 3;
    sbit  ADPCH3_bit at ADPCH.B3;
    const register unsigned short int ADPCH4 = 4;
    sbit  ADPCH4_bit at ADPCH.B4;
    const register unsigned short int ADPCH5 = 5;
    sbit  ADPCH5_bit at ADPCH.B5;

sfr unsigned int   volatile ADACQ            absolute 0x10C;
sfr unsigned short volatile ADACQL           absolute 0x10C;
    const register unsigned short int ACQ0 = 0;
    sbit  ACQ0_bit at ADACQL.B0;
    const register unsigned short int ACQ1 = 1;
    sbit  ACQ1_bit at ADACQL.B1;
    const register unsigned short int ACQ2 = 2;
    sbit  ACQ2_bit at ADACQL.B2;
    const register unsigned short int ACQ3 = 3;
    sbit  ACQ3_bit at ADACQL.B3;
    const register unsigned short int ACQ4 = 4;
    sbit  ACQ4_bit at ADACQL.B4;
    const register unsigned short int ACQ5 = 5;
    sbit  ACQ5_bit at ADACQL.B5;
    const register unsigned short int ACQ6 = 6;
    sbit  ACQ6_bit at ADACQL.B6;
    const register unsigned short int ACQ7 = 7;
    sbit  ACQ7_bit at ADACQL.B7;
    const register unsigned short int ADACQ0 = 0;
    sbit  ADACQ0_bit at ADACQL.B0;
    const register unsigned short int ADACQ1 = 1;
    sbit  ADACQ1_bit at ADACQL.B1;
    const register unsigned short int ADACQ2 = 2;
    sbit  ADACQ2_bit at ADACQL.B2;
    const register unsigned short int ADACQ3 = 3;
    sbit  ADACQ3_bit at ADACQL.B3;
    const register unsigned short int ADACQ4 = 4;
    sbit  ADACQ4_bit at ADACQL.B4;
    const register unsigned short int ADACQ5 = 5;
    sbit  ADACQ5_bit at ADACQL.B5;
    const register unsigned short int ADACQ6 = 6;
    sbit  ADACQ6_bit at ADACQL.B6;
    const register unsigned short int ADACQ7 = 7;
    sbit  ADACQ7_bit at ADACQL.B7;

sfr unsigned short volatile ADACQH           absolute 0x10D;
    const register unsigned short int ACQ8 = 0;
    sbit  ACQ8_bit at ADACQH.B0;
    const register unsigned short int ACQ9 = 1;
    sbit  ACQ9_bit at ADACQH.B1;
    const register unsigned short int ACQ10 = 2;
    sbit  ACQ10_bit at ADACQH.B2;
    const register unsigned short int ACQ11 = 3;
    sbit  ACQ11_bit at ADACQH.B3;
    const register unsigned short int ACQ12 = 4;
    sbit  ACQ12_bit at ADACQH.B4;
    const register unsigned short int ADACQ10 = 2;
    sbit  ADACQ10_bit at ADACQH.B2;
    const register unsigned short int ADACQ11 = 3;
    sbit  ADACQ11_bit at ADACQH.B3;
    const register unsigned short int ADACQ12 = 4;
    sbit  ADACQ12_bit at ADACQH.B4;
    const register unsigned short int ADACQ8 = 0;
    sbit  ADACQ8_bit at ADACQH.B0;
    const register unsigned short int ADACQ9 = 1;
    sbit  ADACQ9_bit at ADACQH.B1;

sfr unsigned short volatile ADCAP            absolute 0x10E;
    const register unsigned short int ADCAP0 = 0;
    sbit  ADCAP0_bit at ADCAP.B0;
    const register unsigned short int ADCAP1 = 1;
    sbit  ADCAP1_bit at ADCAP.B1;
    const register unsigned short int ADCAP2 = 2;
    sbit  ADCAP2_bit at ADCAP.B2;
    const register unsigned short int ADCAP3 = 3;
    sbit  ADCAP3_bit at ADCAP.B3;
    const register unsigned short int ADCAP4 = 4;
    sbit  ADCAP4_bit at ADCAP.B4;

sfr unsigned int   volatile ADPRE            absolute 0x10F;
sfr unsigned short volatile ADPREL           absolute 0x10F;
    const register unsigned short int ADPRE0 = 0;
    sbit  ADPRE0_bit at ADPREL.B0;
    const register unsigned short int ADPRE1 = 1;
    sbit  ADPRE1_bit at ADPREL.B1;
    const register unsigned short int ADPRE2 = 2;
    sbit  ADPRE2_bit at ADPREL.B2;
    const register unsigned short int ADPRE3 = 3;
    sbit  ADPRE3_bit at ADPREL.B3;
    const register unsigned short int ADPRE4 = 4;
    sbit  ADPRE4_bit at ADPREL.B4;
    const register unsigned short int ADPRE5 = 5;
    sbit  ADPRE5_bit at ADPREL.B5;
    const register unsigned short int ADPRE6 = 6;
    sbit  ADPRE6_bit at ADPREL.B6;
    const register unsigned short int ADPRE7 = 7;
    sbit  ADPRE7_bit at ADPREL.B7;
    const register unsigned short int PRE0 = 0;
    sbit  PRE0_bit at ADPREL.B0;
    const register unsigned short int PRE1 = 1;
    sbit  PRE1_bit at ADPREL.B1;
    const register unsigned short int PRE2 = 2;
    sbit  PRE2_bit at ADPREL.B2;
    const register unsigned short int PRE3 = 3;
    sbit  PRE3_bit at ADPREL.B3;
    const register unsigned short int PRE4 = 4;
    sbit  PRE4_bit at ADPREL.B4;
    const register unsigned short int PRE5 = 5;
    sbit  PRE5_bit at ADPREL.B5;
    const register unsigned short int PRE6 = 6;
    sbit  PRE6_bit at ADPREL.B6;
    const register unsigned short int PRE7 = 7;
    sbit  PRE7_bit at ADPREL.B7;

sfr unsigned short volatile ADPREH           absolute 0x110;
    const register unsigned short int ADPRE8 = 0;
    sbit  ADPRE8_bit at ADPREH.B0;
    const register unsigned short int ADPRE9 = 1;
    sbit  ADPRE9_bit at ADPREH.B1;
    const register unsigned short int ADPRE10 = 2;
    sbit  ADPRE10_bit at ADPREH.B2;
    const register unsigned short int ADPRE11 = 3;
    sbit  ADPRE11_bit at ADPREH.B3;
    const register unsigned short int ADPRE12 = 4;
    sbit  ADPRE12_bit at ADPREH.B4;
    const register unsigned short int PRE10 = 2;
    sbit  PRE10_bit at ADPREH.B2;
    const register unsigned short int PRE11 = 3;
    sbit  PRE11_bit at ADPREH.B3;
    const register unsigned short int PRE12 = 4;
    sbit  PRE12_bit at ADPREH.B4;
    const register unsigned short int PRE8 = 0;
    sbit  PRE8_bit at ADPREH.B0;
    const register unsigned short int PRE9 = 1;
    sbit  PRE9_bit at ADPREH.B1;

sfr unsigned short volatile ADCON0           absolute 0x111;
    const register unsigned short int ADGO = 0;
    sbit  ADGO_bit at ADCON0.B0;
    const register unsigned short int ADFM = 2;
    sbit  ADFM_bit at ADCON0.B2;
    const register unsigned short int ADCS = 4;
    sbit  ADCS_bit at ADCON0.B4;
    const register unsigned short int ADCONT = 6;
    sbit  ADCONT_bit at ADCON0.B6;
    const register unsigned short int ADON = 7;
    sbit  ADON_bit at ADCON0.B7;
    const register unsigned short int CONT = 6;
    sbit  CONT_bit at ADCON0.B6;
    const register unsigned short int DONE = 0;
    sbit  DONE_bit at ADCON0.B0;
    const register unsigned short int FM = 2;
    sbit  FM_bit at ADCON0.B2;
    const register unsigned short int GO = 0;
    sbit  GO_bit at ADCON0.B0;
    const register unsigned short int GO_nDONE = 0;
    sbit  GO_nDONE_bit at ADCON0.B0;
    const register unsigned short int GO_NOT_DONE = 1;
    sbit  GO_NOT_DONE_bit at ADCON0.B1;

sfr unsigned short volatile ADCON1           absolute 0x112;
    const register unsigned short int ADDSEN = 0;
    sbit  ADDSEN_bit at ADCON1.B0;
    const register unsigned short int ADGPOL = 5;
    sbit  ADGPOL_bit at ADCON1.B5;
    const register unsigned short int ADIPEN = 6;
    sbit  ADIPEN_bit at ADCON1.B6;
    const register unsigned short int ADPPOL = 7;
    sbit  ADPPOL_bit at ADCON1.B7;
    const register unsigned short int DSEN = 0;
    sbit  DSEN_bit at ADCON1.B0;
    const register unsigned short int IPEN = 6;
    sbit  IPEN_bit at ADCON1.B6;
    const register unsigned short int PPOL = 7;
    sbit  PPOL_bit at ADCON1.B7;

sfr unsigned short volatile ADCON2           absolute 0x113;
    const register unsigned short int ADMD0 = 0;
    sbit  ADMD0_bit at ADCON2.B0;
    const register unsigned short int ADMD1 = 1;
    sbit  ADMD1_bit at ADCON2.B1;
    const register unsigned short int ADMD2 = 2;
    sbit  ADMD2_bit at ADCON2.B2;
    const register unsigned short int ACLR = 3;
    sbit  ACLR_bit at ADCON2.B3;
    const register unsigned short int ADCRS0 = 4;
    sbit  ADCRS0_bit at ADCON2.B4;
    const register unsigned short int ADCRS1 = 5;
    sbit  ADCRS1_bit at ADCON2.B5;
    const register unsigned short int ADCRS2 = 6;
    sbit  ADCRS2_bit at ADCON2.B6;
    const register unsigned short int ADPSIS = 7;
    sbit  ADPSIS_bit at ADCON2.B7;
    const register unsigned short int ADACLR = 3;
    sbit  ADACLR_bit at ADCON2.B3;
    const register unsigned short int CRS0 = 4;
    sbit  CRS0_bit at ADCON2.B4;
    const register unsigned short int CRS1 = 5;
    sbit  CRS1_bit at ADCON2.B5;
    const register unsigned short int CRS2 = 6;
    sbit  CRS2_bit at ADCON2.B6;
    const register unsigned short int MD0 = 0;
    sbit  MD0_bit at ADCON2.B0;
    const register unsigned short int MD1 = 1;
    sbit  MD1_bit at ADCON2.B1;
    const register unsigned short int MD2 = 2;
    sbit  MD2_bit at ADCON2.B2;
    const register unsigned short int PSIS = 7;
    sbit  PSIS_bit at ADCON2.B7;

sfr unsigned short volatile ADCON3           absolute 0x114;
    const register unsigned short int ADTMD0 = 0;
    sbit  ADTMD0_bit at ADCON3.B0;
    const register unsigned short int ADTMD1 = 1;
    sbit  ADTMD1_bit at ADCON3.B1;
    const register unsigned short int ADTMD2 = 2;
    sbit  ADTMD2_bit at ADCON3.B2;
    const register unsigned short int ADSOI = 3;
    sbit  ADSOI_bit at ADCON3.B3;
    const register unsigned short int ADCALC0 = 4;
    sbit  ADCALC0_bit at ADCON3.B4;
    const register unsigned short int ADCALC1 = 5;
    sbit  ADCALC1_bit at ADCON3.B5;
    const register unsigned short int ADCALC2 = 6;
    sbit  ADCALC2_bit at ADCON3.B6;
    const register unsigned short int CALC0 = 4;
    sbit  CALC0_bit at ADCON3.B4;
    const register unsigned short int CALC1 = 5;
    sbit  CALC1_bit at ADCON3.B5;
    const register unsigned short int CALC2 = 6;
    sbit  CALC2_bit at ADCON3.B6;
    const register unsigned short int SOI = 3;
    sbit  SOI_bit at ADCON3.B3;
    const register unsigned short int TMD0 = 0;
    sbit  TMD0_bit at ADCON3.B0;
    const register unsigned short int TMD1 = 1;
    sbit  TMD1_bit at ADCON3.B1;
    const register unsigned short int TMD2 = 2;
    sbit  TMD2_bit at ADCON3.B2;

sfr unsigned short volatile ADSTAT           absolute 0x115;
    const register unsigned short int ADSTAT0 = 0;
    sbit  ADSTAT0_bit at ADSTAT.B0;
    const register unsigned short int ADSTAT1 = 1;
    sbit  ADSTAT1_bit at ADSTAT.B1;
    const register unsigned short int ADSTAT2 = 2;
    sbit  ADSTAT2_bit at ADSTAT.B2;
    const register unsigned short int ADMATH = 4;
    sbit  ADMATH_bit at ADSTAT.B4;
    const register unsigned short int ADLTHR = 5;
    sbit  ADLTHR_bit at ADSTAT.B5;
    const register unsigned short int ADUTHR = 6;
    sbit  ADUTHR_bit at ADSTAT.B6;
    const register unsigned short int ADAOV = 7;
    sbit  ADAOV_bit at ADSTAT.B7;
    const register unsigned short int LTHR = 5;
    sbit  LTHR_bit at ADSTAT.B5;
    const register unsigned short int MATH = 4;
    sbit  MATH_bit at ADSTAT.B4;
    const register unsigned short int OV = 7;
    sbit  OV_bit at ADSTAT.B7;
    const register unsigned short int STAT0 = 0;
    sbit  STAT0_bit at ADSTAT.B0;
    const register unsigned short int STAT1 = 1;
    sbit  STAT1_bit at ADSTAT.B1;
    const register unsigned short int STAT2 = 2;
    sbit  STAT2_bit at ADSTAT.B2;
    const register unsigned short int UTHR = 6;
    sbit  UTHR_bit at ADSTAT.B6;

sfr unsigned short volatile ADREF            absolute 0x116;
    const register unsigned short int ADPREF0 = 0;
    sbit  ADPREF0_bit at ADREF.B0;
    const register unsigned short int ADPREF1 = 1;
    sbit  ADPREF1_bit at ADREF.B1;
    const register unsigned short int PREF0 = 0;
    sbit  PREF0_bit at ADREF.B0;
    const register unsigned short int PREF1 = 1;
    sbit  PREF1_bit at ADREF.B1;

sfr unsigned short volatile ADACT            absolute 0x117;
    const register unsigned short int ACT0 = 0;
    sbit  ACT0_bit at ADACT.B0;
    const register unsigned short int ACT1 = 1;
    sbit  ACT1_bit at ADACT.B1;
    const register unsigned short int ACT2 = 2;
    sbit  ACT2_bit at ADACT.B2;
    const register unsigned short int ACT3 = 3;
    sbit  ACT3_bit at ADACT.B3;
    const register unsigned short int ACT4 = 4;
    sbit  ACT4_bit at ADACT.B4;
    const register unsigned short int ADACT0 = 0;
    sbit  ADACT0_bit at ADACT.B0;
    const register unsigned short int ADACT1 = 1;
    sbit  ADACT1_bit at ADACT.B1;
    const register unsigned short int ADACT2 = 2;
    sbit  ADACT2_bit at ADACT.B2;
    const register unsigned short int ADACT3 = 3;
    sbit  ADACT3_bit at ADACT.B3;
    const register unsigned short int ADACT4 = 4;
    sbit  ADACT4_bit at ADACT.B4;

sfr unsigned short volatile ADCLK            absolute 0x118;
    const register unsigned short int ADCS0 = 0;
    sbit  ADCS0_bit at ADCLK.B0;
    const register unsigned short int ADCS1 = 1;
    sbit  ADCS1_bit at ADCLK.B1;
    const register unsigned short int ADCS2 = 2;
    sbit  ADCS2_bit at ADCLK.B2;
    const register unsigned short int ADCS3 = 3;
    sbit  ADCS3_bit at ADCLK.B3;
    const register unsigned short int ADCS4 = 4;
    sbit  ADCS4_bit at ADCLK.B4;
    const register unsigned short int ADCS5 = 5;
    sbit  ADCS5_bit at ADCLK.B5;
    const register unsigned short int CS4 = 4;
    sbit  CS4_bit at ADCLK.B4;
    const register unsigned short int CS5 = 5;
    sbit  CS5_bit at ADCLK.B5;

sfr unsigned short volatile RC1REG           absolute 0x119;
sfr unsigned short volatile RCREG            absolute 0x119;
sfr unsigned short volatile RCREG1           absolute 0x119;
sfr unsigned short volatile TX1REG           absolute 0x11A;
sfr unsigned short volatile TXREG1           absolute 0x11A;
sfr unsigned short volatile TXREG            absolute 0x11A;
sfr unsigned int   volatile SP1BRG           absolute 0x11B;
sfr unsigned short volatile SP1BRGL          absolute 0x11B;
sfr unsigned int            SPBRG            absolute 0x11B;
sfr unsigned int            SPBRG1           absolute 0x11B;
sfr unsigned short volatile SPBRGL           absolute 0x11B;
sfr unsigned short volatile SP1BRGH          absolute 0x11C;
sfr unsigned short          SPBRGH           absolute 0x11C;
sfr unsigned short          SPBRGH1          absolute 0x11C;
sfr unsigned short volatile RC1STA           absolute 0x11D;
sfr unsigned short volatile RCSTA1           absolute 0x11D;
sfr unsigned short volatile RCSTA            absolute 0x11D;
sfr unsigned short volatile TX1STA           absolute 0x11E;
    const register unsigned short int BRGH = 2;
    sbit  BRGH_bit at TX1STA.B2;

sfr unsigned short volatile TXSTA1           absolute 0x11E;
sfr unsigned short volatile TXSTA            absolute 0x11E;
sfr unsigned short volatile BAUD1CON         absolute 0x11F;
    const register unsigned short int ABDEN = 0;
    sbit  ABDEN_bit at BAUD1CON.B0;
    const register unsigned short int WUE = 1;
    sbit  WUE_bit at BAUD1CON.B1;
    const register unsigned short int BRG16 = 3;
    sbit  BRG16_bit at BAUD1CON.B3;
    const register unsigned short int SCKP = 4;
    sbit  SCKP_bit at BAUD1CON.B4;
    const register unsigned short int RCIDL = 6;
    sbit  RCIDL_bit at BAUD1CON.B6;
    const register unsigned short int ABDOVF = 7;
    sbit  ABDOVF_bit at BAUD1CON.B7;

sfr unsigned short          BAUDCON1         absolute 0x11F;
sfr unsigned short          BAUDCTL1         absolute 0x11F;
sfr unsigned short          BAUDCON          absolute 0x11F;
sfr unsigned short          BAUDCTL          absolute 0x11F;
sfr unsigned short volatile SSP1BUF          absolute 0x18C;
sfr unsigned short volatile SSP1ADD          absolute 0x18D;
    const register unsigned short int MSK01 = 0;
    sbit  MSK01_bit at SSP1ADD.B0;
    const register unsigned short int MSK11 = 1;
    sbit  MSK11_bit at SSP1ADD.B1;
    const register unsigned short int MSK21 = 2;
    sbit  MSK21_bit at SSP1ADD.B2;
    const register unsigned short int MSK31 = 3;
    sbit  MSK31_bit at SSP1ADD.B3;
    const register unsigned short int MSK41 = 4;
    sbit  MSK41_bit at SSP1ADD.B4;
    const register unsigned short int MSK51 = 5;
    sbit  MSK51_bit at SSP1ADD.B5;
    const register unsigned short int MSK61 = 6;
    sbit  MSK61_bit at SSP1ADD.B6;
    const register unsigned short int MSK71 = 7;
    sbit  MSK71_bit at SSP1ADD.B7;

sfr unsigned short volatile SSP1MSK          absolute 0x18E;
sfr unsigned short volatile SSP1STAT         absolute 0x18F;
    const register unsigned short int BF = 0;
    sbit  BF_bit at SSP1STAT.B0;
    const register unsigned short int UA = 1;
    sbit  UA_bit at SSP1STAT.B1;
    const register unsigned short int I2C_READ1 = 2;
    sbit  I2C_READ1_bit at SSP1STAT.B2;
    const register unsigned short int I2C_START1 = 3;
    sbit  I2C_START1_bit at SSP1STAT.B3;
    const register unsigned short int I2C_STOP2 = 4;
    sbit  I2C_STOP2_bit at SSP1STAT.B4;
    const register unsigned short int DA = 5;
    sbit  DA_bit at SSP1STAT.B5;
    const register unsigned short int CKE = 6;
    sbit  CKE_bit at SSP1STAT.B6;
    const register unsigned short int SMP = 7;
    sbit  SMP_bit at SSP1STAT.B7;
    const register unsigned short int BF1 = 0;
    sbit  BF1_bit at SSP1STAT.B0;
    const register unsigned short int CKE1 = 6;
    sbit  CKE1_bit at SSP1STAT.B6;
    const register unsigned short int DA1 = 5;
    sbit  DA1_bit at SSP1STAT.B5;
    const register unsigned short int DATA_ADDRESS = 5;
    sbit  DATA_ADDRESS_bit at SSP1STAT.B5;
    const register unsigned short int DATA_ADDRESS1 = 5;
    sbit  DATA_ADDRESS1_bit at SSP1STAT.B5;
    const register unsigned short int D_A = 5;
    sbit  D_A_bit at SSP1STAT.B5;
    const register unsigned short int D_A1 = 5;
    sbit  D_A1_bit at SSP1STAT.B5;
    const register unsigned short int D_nA = 5;
    sbit  D_nA_bit at SSP1STAT.B5;
    const register unsigned short int D_nA1 = 5;
    sbit  D_nA1_bit at SSP1STAT.B5;
    const register unsigned short int I2C_DAT = 5;
    sbit  I2C_DAT_bit at SSP1STAT.B5;
    const register unsigned short int I2C_DAT1 = 5;
    sbit  I2C_DAT1_bit at SSP1STAT.B5;
    const register unsigned short int P2 = 4;
    sbit  P2_bit at SSP1STAT.B4;
    const register unsigned short int READ_WRITE = 2;
    sbit  READ_WRITE_bit at SSP1STAT.B2;
    const register unsigned short int READ_WRITE1 = 2;
    sbit  READ_WRITE1_bit at SSP1STAT.B2;
    const register unsigned short int RW = 2;
    sbit  RW_bit at SSP1STAT.B2;
    const register unsigned short int RW1 = 2;
    sbit  RW1_bit at SSP1STAT.B2;
    const register unsigned short int R_W = 2;
    sbit  R_W_bit at SSP1STAT.B2;
    const register unsigned short int R_W1 = 2;
    sbit  R_W1_bit at SSP1STAT.B2;
    const register unsigned short int R_nW = 2;
    sbit  R_nW_bit at SSP1STAT.B2;
    const register unsigned short int R_nW1 = 2;
    sbit  R_nW1_bit at SSP1STAT.B2;
    const register unsigned short int S2 = 3;
    sbit  S2_bit at SSP1STAT.B3;
    const register unsigned short int SMP1 = 7;
    sbit  SMP1_bit at SSP1STAT.B7;
    const register unsigned short int START = 3;
    sbit  START_bit at SSP1STAT.B3;
    const register unsigned short int START1 = 3;
    sbit  START1_bit at SSP1STAT.B3;
    const register unsigned short int STOP_ = 4;
    sbit  STOP_bit at SSP1STAT.B4;
    const register unsigned short int STOP1 = 4;
    sbit  STOP1_bit at SSP1STAT.B4;
    const register unsigned short int UA1 = 1;
    sbit  UA1_bit at SSP1STAT.B1;
    const register unsigned short int nA = 5;
    sbit  nA_bit at SSP1STAT.B5;
    const register unsigned short int nA2 = 5;
    sbit  nA2_bit at SSP1STAT.B5;
    const register unsigned short int nADDRESS = 5;
    sbit  nADDRESS_bit at SSP1STAT.B5;
    const register unsigned short int nADDRESS1 = 5;
    sbit  nADDRESS1_bit at SSP1STAT.B5;
    const register unsigned short int nW = 2;
    sbit  nW_bit at SSP1STAT.B2;
    const register unsigned short int nW2 = 2;
    sbit  nW2_bit at SSP1STAT.B2;
    const register unsigned short int nWRITE = 2;
    sbit  nWRITE_bit at SSP1STAT.B2;
    const register unsigned short int nWRITE1 = 2;
    sbit  nWRITE1_bit at SSP1STAT.B2;

sfr unsigned short volatile SSP1CON1         absolute 0x190;
    const register unsigned short int SSPM0 = 0;
    sbit  SSPM0_bit at SSP1CON1.B0;
    const register unsigned short int SSPM1 = 1;
    sbit  SSPM1_bit at SSP1CON1.B1;
    const register unsigned short int SSPM2 = 2;
    sbit  SSPM2_bit at SSP1CON1.B2;
    const register unsigned short int SSPM3 = 3;
    sbit  SSPM3_bit at SSP1CON1.B3;
    const register unsigned short int CKP = 4;
    sbit  CKP_bit at SSP1CON1.B4;
    const register unsigned short int SSPEN = 5;
    sbit  SSPEN_bit at SSP1CON1.B5;
    const register unsigned short int SSPOV = 6;
    sbit  SSPOV_bit at SSP1CON1.B6;
    const register unsigned short int WCOL = 7;
    sbit  WCOL_bit at SSP1CON1.B7;
    const register unsigned short int CKP1 = 4;
    sbit  CKP1_bit at SSP1CON1.B4;
    const register unsigned short int SSPEN1 = 5;
    sbit  SSPEN1_bit at SSP1CON1.B5;
    const register unsigned short int SSPM01 = 0;
    sbit  SSPM01_bit at SSP1CON1.B0;
    const register unsigned short int SSPM11 = 1;
    sbit  SSPM11_bit at SSP1CON1.B1;
    const register unsigned short int SSPM21 = 2;
    sbit  SSPM21_bit at SSP1CON1.B2;
    const register unsigned short int SSPM31 = 3;
    sbit  SSPM31_bit at SSP1CON1.B3;
    const register unsigned short int SSPOV1 = 6;
    sbit  SSPOV1_bit at SSP1CON1.B6;
    const register unsigned short int WCOL1 = 7;
    sbit  WCOL1_bit at SSP1CON1.B7;

sfr unsigned short volatile SSP1CON2         absolute 0x191;
    const register unsigned short int SEN = 0;
    sbit  SEN_bit at SSP1CON2.B0;
    const register unsigned short int ADMSK1 = 1;
    sbit  ADMSK1_bit at SSP1CON2.B1;
    const register unsigned short int ADMSK2 = 2;
    sbit  ADMSK2_bit at SSP1CON2.B2;
    const register unsigned short int ADMSK3 = 3;
    sbit  ADMSK3_bit at SSP1CON2.B3;
    const register unsigned short int ACKEN = 4;
    sbit  ACKEN_bit at SSP1CON2.B4;
    const register unsigned short int ACKDT = 5;
    sbit  ACKDT_bit at SSP1CON2.B5;
    const register unsigned short int ACKSTAT = 6;
    sbit  ACKSTAT_bit at SSP1CON2.B6;
    const register unsigned short int GCEN = 7;
    sbit  GCEN_bit at SSP1CON2.B7;
    const register unsigned short int ACKDT1 = 5;
    sbit  ACKDT1_bit at SSP1CON2.B5;
    const register unsigned short int ACKEN1 = 4;
    sbit  ACKEN1_bit at SSP1CON2.B4;
    const register unsigned short int ACKSTAT1 = 6;
    sbit  ACKSTAT1_bit at SSP1CON2.B6;
    const register unsigned short int ADMSK11 = 1;
    sbit  ADMSK11_bit at SSP1CON2.B1;
    const register unsigned short int ADMSK21 = 2;
    sbit  ADMSK21_bit at SSP1CON2.B2;
    const register unsigned short int ADMSK31 = 3;
    sbit  ADMSK31_bit at SSP1CON2.B3;
    const register unsigned short int ADMSK4 = 4;
    sbit  ADMSK4_bit at SSP1CON2.B4;
    const register unsigned short int ADMSK41 = 4;
    sbit  ADMSK41_bit at SSP1CON2.B4;
    const register unsigned short int ADMSK5 = 5;
    sbit  ADMSK5_bit at SSP1CON2.B5;
    const register unsigned short int ADMSK51 = 5;
    sbit  ADMSK51_bit at SSP1CON2.B5;
    const register unsigned short int GCEN1 = 7;
    sbit  GCEN1_bit at SSP1CON2.B7;
    const register unsigned short int PEN = 2;
    sbit  PEN_bit at SSP1CON2.B2;
    const register unsigned short int PEN1 = 2;
    sbit  PEN1_bit at SSP1CON2.B2;
    const register unsigned short int RCEN = 3;
    sbit  RCEN_bit at SSP1CON2.B3;
    const register unsigned short int RCEN1 = 3;
    sbit  RCEN1_bit at SSP1CON2.B3;
    const register unsigned short int RSEN = 1;
    sbit  RSEN_bit at SSP1CON2.B1;
    const register unsigned short int RSEN1 = 1;
    sbit  RSEN1_bit at SSP1CON2.B1;
    const register unsigned short int SEN1 = 0;
    sbit  SEN1_bit at SSP1CON2.B0;

sfr unsigned short volatile SSP1CON3         absolute 0x192;
    const register unsigned short int DHEN = 0;
    sbit  DHEN_bit at SSP1CON3.B0;
    const register unsigned short int AHEN = 1;
    sbit  AHEN_bit at SSP1CON3.B1;
    const register unsigned short int SBCDE = 2;
    sbit  SBCDE_bit at SSP1CON3.B2;
    const register unsigned short int SDAHT = 3;
    sbit  SDAHT_bit at SSP1CON3.B3;
    const register unsigned short int BOEN = 4;
    sbit  BOEN_bit at SSP1CON3.B4;
    const register unsigned short int SCIE = 5;
    sbit  SCIE_bit at SSP1CON3.B5;
    const register unsigned short int PCIE = 6;
    sbit  PCIE_bit at SSP1CON3.B6;
    const register unsigned short int ACKTIM = 7;
    sbit  ACKTIM_bit at SSP1CON3.B7;

sfr unsigned int   volatile TMR1             absolute 0x20C;
sfr unsigned short volatile TMR1L            absolute 0x20C;
    const register unsigned short int CAL01 = 0;
    sbit  CAL01_bit at TMR1L.B0;
    const register unsigned short int CAL11 = 1;
    sbit  CAL11_bit at TMR1L.B1;
    const register unsigned short int CAL21 = 2;
    sbit  CAL21_bit at TMR1L.B2;
    const register unsigned short int CAL31 = 3;
    sbit  CAL31_bit at TMR1L.B3;
    const register unsigned short int CAL41 = 4;
    sbit  CAL41_bit at TMR1L.B4;
    const register unsigned short int CAL51 = 5;
    sbit  CAL51_bit at TMR1L.B5;
    const register unsigned short int CAL61 = 6;
    sbit  CAL61_bit at TMR1L.B6;
    const register unsigned short int CAL71 = 7;
    sbit  CAL71_bit at TMR1L.B7;
    const register unsigned short int TMR10 = 0;
    sbit  TMR10_bit at TMR1L.B0;
    const register unsigned short int TMR11 = 1;
    sbit  TMR11_bit at TMR1L.B1;
    const register unsigned short int TMR12 = 2;
    sbit  TMR12_bit at TMR1L.B2;
    const register unsigned short int TMR13 = 3;
    sbit  TMR13_bit at TMR1L.B3;
    const register unsigned short int TMR14 = 4;
    sbit  TMR14_bit at TMR1L.B4;
    const register unsigned short int TMR15 = 5;
    sbit  TMR15_bit at TMR1L.B5;
    const register unsigned short int TMR16 = 6;
    sbit  TMR16_bit at TMR1L.B6;
    const register unsigned short int TMR17 = 7;
    sbit  TMR17_bit at TMR1L.B7;
    const register unsigned short int TMR1L0 = 0;
    sbit  TMR1L0_bit at TMR1L.B0;
    const register unsigned short int TMR1L1 = 1;
    sbit  TMR1L1_bit at TMR1L.B1;
    const register unsigned short int TMR1L2 = 2;
    sbit  TMR1L2_bit at TMR1L.B2;
    const register unsigned short int TMR1L3 = 3;
    sbit  TMR1L3_bit at TMR1L.B3;
    const register unsigned short int TMR1L4 = 4;
    sbit  TMR1L4_bit at TMR1L.B4;
    const register unsigned short int TMR1L5 = 5;
    sbit  TMR1L5_bit at TMR1L.B5;
    const register unsigned short int TMR1L6 = 6;
    sbit  TMR1L6_bit at TMR1L.B6;
    const register unsigned short int TMR1L7 = 7;
    sbit  TMR1L7_bit at TMR1L.B7;

sfr unsigned short volatile TMR1H            absolute 0x20D;
    const register unsigned short int TMR18 = 0;
    sbit  TMR18_bit at TMR1H.B0;
    const register unsigned short int TMR19 = 1;
    sbit  TMR19_bit at TMR1H.B1;
    const register unsigned short int TMR110 = 2;
    sbit  TMR110_bit at TMR1H.B2;
    const register unsigned short int TMR111 = 3;
    sbit  TMR111_bit at TMR1H.B3;
    const register unsigned short int TMR112 = 4;
    sbit  TMR112_bit at TMR1H.B4;
    const register unsigned short int TMR113 = 5;
    sbit  TMR113_bit at TMR1H.B5;
    const register unsigned short int TMR114 = 6;
    sbit  TMR114_bit at TMR1H.B6;
    const register unsigned short int TMR115 = 7;
    sbit  TMR115_bit at TMR1H.B7;
    const register unsigned short int TMR1H0 = 0;
    sbit  TMR1H0_bit at TMR1H.B0;
    const register unsigned short int TMR1H1 = 1;
    sbit  TMR1H1_bit at TMR1H.B1;
    const register unsigned short int TMR1H2 = 2;
    sbit  TMR1H2_bit at TMR1H.B2;
    const register unsigned short int TMR1H3 = 3;
    sbit  TMR1H3_bit at TMR1H.B3;
    const register unsigned short int TMR1H4 = 4;
    sbit  TMR1H4_bit at TMR1H.B4;
    const register unsigned short int TMR1H5 = 5;
    sbit  TMR1H5_bit at TMR1H.B5;
    const register unsigned short int TMR1H6 = 6;
    sbit  TMR1H6_bit at TMR1H.B6;
    const register unsigned short int TMR1H7 = 7;
    sbit  TMR1H7_bit at TMR1H.B7;

sfr unsigned short volatile T1CON            absolute 0x20E;
    const register unsigned short int TMR1ON = 0;
    sbit  TMR1ON_bit at T1CON.B0;
    const register unsigned short int RD16 = 1;
    sbit  RD16_bit at T1CON.B1;
    const register unsigned short int nSYNC = 2;
    sbit  nSYNC_bit at T1CON.B2;
    const register unsigned short int T1CKPS0 = 4;
    sbit  T1CKPS0_bit at T1CON.B4;
    const register unsigned short int T1CKPS1 = 5;
    sbit  T1CKPS1_bit at T1CON.B5;
    const register unsigned short int RD161 = 1;
    sbit  RD161_bit at T1CON.B1;
    const register unsigned short int T1RD16 = 1;
    sbit  T1RD16_bit at T1CON.B1;
    const register unsigned short int nT1SYNC = 2;
    sbit  nT1SYNC_bit at T1CON.B2;

sfr unsigned short volatile T1GCON           absolute 0x20F;
    const register unsigned short int GVAL = 2;
    sbit  GVAL_bit at T1GCON.B2;
    const register unsigned short int GGO_nDONE = 3;
    sbit  GGO_nDONE_bit at T1GCON.B3;
    const register unsigned short int GSPM = 4;
    sbit  GSPM_bit at T1GCON.B4;
    const register unsigned short int GTM = 5;
    sbit  GTM_bit at T1GCON.B5;
    const register unsigned short int T1GPOL = 6;
    sbit  T1GPOL_bit at T1GCON.B6;
    const register unsigned short int GE = 7;
    sbit  GE_bit at T1GCON.B7;
    const register unsigned short int T1GE = 7;
    sbit  T1GE_bit at T1GCON.B7;
    const register unsigned short int T1GGO = 3;
    sbit  T1GGO_bit at T1GCON.B3;
    const register unsigned short int T1GGO_nDONE = 3;
    sbit  T1GGO_nDONE_bit at T1GCON.B3;
    const register unsigned short int T1GSPM = 4;
    sbit  T1GSPM_bit at T1GCON.B4;
    const register unsigned short int T1GTM = 5;
    sbit  T1GTM_bit at T1GCON.B5;
    const register unsigned short int T1GVAL = 2;
    sbit  T1GVAL_bit at T1GCON.B2;

sfr unsigned short volatile PR1              absolute 0x20F;
sfr unsigned short volatile T1GATE           absolute 0x210;
    const register unsigned short int GSS0 = 0;
    sbit  GSS0_bit at T1GATE.B0;
    const register unsigned short int GSS1 = 1;
    sbit  GSS1_bit at T1GATE.B1;
    const register unsigned short int GSS2 = 2;
    sbit  GSS2_bit at T1GATE.B2;
    const register unsigned short int GSS3 = 3;
    sbit  GSS3_bit at T1GATE.B3;
    const register unsigned short int GSS4 = 4;
    sbit  GSS4_bit at T1GATE.B4;
    const register unsigned short int T1GSS0 = 0;
    sbit  T1GSS0_bit at T1GATE.B0;
    const register unsigned short int T1GSS1 = 1;
    sbit  T1GSS1_bit at T1GATE.B1;
    const register unsigned short int T1GSS2 = 2;
    sbit  T1GSS2_bit at T1GATE.B2;
    const register unsigned short int T1GSS3 = 3;
    sbit  T1GSS3_bit at T1GATE.B3;
    const register unsigned short int T1GSS4 = 4;
    sbit  T1GSS4_bit at T1GATE.B4;

sfr unsigned short volatile TMR1GATE         absolute 0x210;
sfr unsigned short volatile T1CLK            absolute 0x211;
    const register unsigned short int T1CS0 = 0;
    sbit  T1CS0_bit at T1CLK.B0;
    const register unsigned short int T1CS1 = 1;
    sbit  T1CS1_bit at T1CLK.B1;
    const register unsigned short int T1CS2 = 2;
    sbit  T1CS2_bit at T1CLK.B2;
    const register unsigned short int T1CS3 = 3;
    sbit  T1CS3_bit at T1CLK.B3;

sfr unsigned short volatile TMR1CLK          absolute 0x211;
sfr unsigned short volatile CCPTMRS0         absolute 0x21E;
    const register unsigned short int C1TSEL0 = 0;
    sbit  C1TSEL0_bit at CCPTMRS0.B0;
    const register unsigned short int C1TSEL1 = 1;
    sbit  C1TSEL1_bit at CCPTMRS0.B1;
    const register unsigned short int C2TSEL0 = 2;
    sbit  C2TSEL0_bit at CCPTMRS0.B2;
    const register unsigned short int C2TSEL1 = 3;
    sbit  C2TSEL1_bit at CCPTMRS0.B3;
    const register unsigned short int P3TSEL0 = 4;
    sbit  P3TSEL0_bit at CCPTMRS0.B4;
    const register unsigned short int P3TSEL1 = 5;
    sbit  P3TSEL1_bit at CCPTMRS0.B5;
    const register unsigned short int P4TSEL0 = 6;
    sbit  P4TSEL0_bit at CCPTMRS0.B6;
    const register unsigned short int P4TSEL1 = 7;
    sbit  P4TSEL1_bit at CCPTMRS0.B7;

sfr unsigned short volatile T2TMR            absolute 0x28C;
sfr unsigned short volatile TMR2             absolute 0x28C;
sfr unsigned short volatile T2PR             absolute 0x28D;
sfr unsigned short volatile PR2              absolute 0x28D;
sfr unsigned short volatile T2CON            absolute 0x28E;
    const register unsigned short int T2OUTPS0 = 0;
    sbit  T2OUTPS0_bit at T2CON.B0;
    const register unsigned short int T2OUTPS1 = 1;
    sbit  T2OUTPS1_bit at T2CON.B1;
    const register unsigned short int T2OUTPS2 = 2;
    sbit  T2OUTPS2_bit at T2CON.B2;
    const register unsigned short int T2OUTPS3 = 3;
    sbit  T2OUTPS3_bit at T2CON.B3;
    const register unsigned short int T2CKPS0 = 4;
    sbit  T2CKPS0_bit at T2CON.B4;
    const register unsigned short int T2CKPS1 = 5;
    sbit  T2CKPS1_bit at T2CON.B5;
    const register unsigned short int T2CKPS2 = 6;
    sbit  T2CKPS2_bit at T2CON.B6;
    const register unsigned short int T2ON = 7;
    sbit  T2ON_bit at T2CON.B7;
    const register unsigned short int TMR2ON = 7;
    sbit  TMR2ON_bit at T2CON.B7;

sfr unsigned short volatile T2HLT            absolute 0x28F;
    const register unsigned short int T2MODE0 = 0;
    sbit  T2MODE0_bit at T2HLT.B0;
    const register unsigned short int T2MODE1 = 1;
    sbit  T2MODE1_bit at T2HLT.B1;
    const register unsigned short int T2MODE2 = 2;
    sbit  T2MODE2_bit at T2HLT.B2;
    const register unsigned short int T2MODE3 = 3;
    sbit  T2MODE3_bit at T2HLT.B3;
    const register unsigned short int T2MODE4 = 4;
    sbit  T2MODE4_bit at T2HLT.B4;
    const register unsigned short int T2CKSYNC = 5;
    sbit  T2CKSYNC_bit at T2HLT.B5;
    const register unsigned short int T2CKPOL = 6;
    sbit  T2CKPOL_bit at T2HLT.B6;
    const register unsigned short int T2PSYNC = 7;
    sbit  T2PSYNC_bit at T2HLT.B7;

sfr unsigned short volatile T2CLKCON         absolute 0x290;
    const register unsigned short int T2CS0 = 0;
    sbit  T2CS0_bit at T2CLKCON.B0;
    const register unsigned short int T2CS1 = 1;
    sbit  T2CS1_bit at T2CLKCON.B1;
    const register unsigned short int T2CS2 = 2;
    sbit  T2CS2_bit at T2CLKCON.B2;
    const register unsigned short int T2CS3 = 3;
    sbit  T2CS3_bit at T2CLKCON.B3;

sfr unsigned short volatile T2CLK            absolute 0x290;
sfr unsigned short volatile T2RST            absolute 0x291;
    const register unsigned short int T2RSEL0 = 0;
    sbit  T2RSEL0_bit at T2RST.B0;
    const register unsigned short int T2RSEL1 = 1;
    sbit  T2RSEL1_bit at T2RST.B1;
    const register unsigned short int T2RSEL2 = 2;
    sbit  T2RSEL2_bit at T2RST.B2;
    const register unsigned short int T2RSEL3 = 3;
    sbit  T2RSEL3_bit at T2RST.B3;
    const register unsigned short int T2RSEL4 = 4;
    sbit  T2RSEL4_bit at T2RST.B4;

sfr unsigned short volatile T4TMR            absolute 0x292;
sfr unsigned short volatile TMR4             absolute 0x292;
sfr unsigned short volatile T4PR             absolute 0x293;
sfr unsigned short volatile PR4              absolute 0x293;
sfr unsigned short volatile T4CON            absolute 0x294;
    const register unsigned short int T4OUTPS0 = 0;
    sbit  T4OUTPS0_bit at T4CON.B0;
    const register unsigned short int T4OUTPS1 = 1;
    sbit  T4OUTPS1_bit at T4CON.B1;
    const register unsigned short int T4OUTPS2 = 2;
    sbit  T4OUTPS2_bit at T4CON.B2;
    const register unsigned short int T4OUTPS3 = 3;
    sbit  T4OUTPS3_bit at T4CON.B3;
    const register unsigned short int T4CKPS0 = 4;
    sbit  T4CKPS0_bit at T4CON.B4;
    const register unsigned short int T4CKPS1 = 5;
    sbit  T4CKPS1_bit at T4CON.B5;
    const register unsigned short int T4CKPS2 = 6;
    sbit  T4CKPS2_bit at T4CON.B6;
    const register unsigned short int T4ON = 7;
    sbit  T4ON_bit at T4CON.B7;
    const register unsigned short int TMR4ON = 7;
    sbit  TMR4ON_bit at T4CON.B7;

sfr unsigned short volatile T4HLT            absolute 0x295;
    const register unsigned short int T4MODE0 = 0;
    sbit  T4MODE0_bit at T4HLT.B0;
    const register unsigned short int T4MODE1 = 1;
    sbit  T4MODE1_bit at T4HLT.B1;
    const register unsigned short int T4MODE2 = 2;
    sbit  T4MODE2_bit at T4HLT.B2;
    const register unsigned short int T4MODE3 = 3;
    sbit  T4MODE3_bit at T4HLT.B3;
    const register unsigned short int T4MODE4 = 4;
    sbit  T4MODE4_bit at T4HLT.B4;
    const register unsigned short int T4CKSYNC = 5;
    sbit  T4CKSYNC_bit at T4HLT.B5;
    const register unsigned short int T4CKPOL = 6;
    sbit  T4CKPOL_bit at T4HLT.B6;
    const register unsigned short int T4PSYNC = 7;
    sbit  T4PSYNC_bit at T4HLT.B7;

sfr unsigned short volatile T4CLKCON         absolute 0x296;
    const register unsigned short int T4CS0 = 0;
    sbit  T4CS0_bit at T4CLKCON.B0;
    const register unsigned short int T4CS1 = 1;
    sbit  T4CS1_bit at T4CLKCON.B1;
    const register unsigned short int T4CS2 = 2;
    sbit  T4CS2_bit at T4CLKCON.B2;
    const register unsigned short int T4CS3 = 3;
    sbit  T4CS3_bit at T4CLKCON.B3;

sfr unsigned short volatile T4CLK            absolute 0x296;
sfr unsigned short volatile T4RST            absolute 0x297;
    const register unsigned short int T4RSEL0 = 0;
    sbit  T4RSEL0_bit at T4RST.B0;
    const register unsigned short int T4RSEL1 = 1;
    sbit  T4RSEL1_bit at T4RST.B1;
    const register unsigned short int T4RSEL2 = 2;
    sbit  T4RSEL2_bit at T4RST.B2;
    const register unsigned short int T4RSEL3 = 3;
    sbit  T4RSEL3_bit at T4RST.B3;
    const register unsigned short int T4RSEL4 = 4;
    sbit  T4RSEL4_bit at T4RST.B4;

sfr unsigned int   volatile CCPR1            absolute 0x30C;
sfr unsigned short volatile CCPR1L           absolute 0x30C;
sfr unsigned short volatile CCPR1H           absolute 0x30D;
sfr unsigned short volatile CCP1CON          absolute 0x30E;
    const register unsigned short int CCP1MODE0 = 0;
    sbit  CCP1MODE0_bit at CCP1CON.B0;
    const register unsigned short int CCP1MODE1 = 1;
    sbit  CCP1MODE1_bit at CCP1CON.B1;
    const register unsigned short int CCP1MODE2 = 2;
    sbit  CCP1MODE2_bit at CCP1CON.B2;
    const register unsigned short int CCP1MODE3 = 3;
    sbit  CCP1MODE3_bit at CCP1CON.B3;
    const register unsigned short int CCP1FMT = 4;
    sbit  CCP1FMT_bit at CCP1CON.B4;
    const register unsigned short int CCP1OUT = 5;
    sbit  CCP1OUT_bit at CCP1CON.B5;
    const register unsigned short int CCP1OE = 6;
    sbit  CCP1OE_bit at CCP1CON.B6;
    const register unsigned short int CCP1EN = 7;
    sbit  CCP1EN_bit at CCP1CON.B7;
    const register unsigned short int P1M0 = 6;
    sbit  P1M0_bit at CCP1CON.B6;
    const register unsigned short int P1M1 = 7;
    sbit  P1M1_bit at CCP1CON.B7;

sfr unsigned short volatile CCP1CAP          absolute 0x30F;
    const register unsigned short int CCP1CTS0 = 0;
    sbit  CCP1CTS0_bit at CCP1CAP.B0;
    const register unsigned short int CCP1CTS1 = 1;
    sbit  CCP1CTS1_bit at CCP1CAP.B1;
    const register unsigned short int CCP1CTS2 = 2;
    sbit  CCP1CTS2_bit at CCP1CAP.B2;

sfr unsigned int   volatile CCPR2            absolute 0x310;
sfr unsigned short volatile CCPR2L           absolute 0x310;
sfr unsigned short volatile CCPR2H           absolute 0x311;
sfr unsigned short volatile CCP2CON          absolute 0x312;
    const register unsigned short int CCP2MODE0 = 0;
    sbit  CCP2MODE0_bit at CCP2CON.B0;
    const register unsigned short int CCP2MODE1 = 1;
    sbit  CCP2MODE1_bit at CCP2CON.B1;
    const register unsigned short int CCP2MODE2 = 2;
    sbit  CCP2MODE2_bit at CCP2CON.B2;
    const register unsigned short int CCP2MODE3 = 3;
    sbit  CCP2MODE3_bit at CCP2CON.B3;
    const register unsigned short int CCP2FMT = 4;
    sbit  CCP2FMT_bit at CCP2CON.B4;
    const register unsigned short int CCP2OUT = 5;
    sbit  CCP2OUT_bit at CCP2CON.B5;
    const register unsigned short int CCP2OE = 6;
    sbit  CCP2OE_bit at CCP2CON.B6;
    const register unsigned short int CCP2EN = 7;
    sbit  CCP2EN_bit at CCP2CON.B7;
    const register unsigned short int P2M0 = 6;
    sbit  P2M0_bit at CCP2CON.B6;
    const register unsigned short int P2M1 = 7;
    sbit  P2M1_bit at CCP2CON.B7;

sfr unsigned short volatile CCP2CAP          absolute 0x313;
    const register unsigned short int CCP2CTS0 = 0;
    sbit  CCP2CTS0_bit at CCP2CAP.B0;
    const register unsigned short int CCP2CTS1 = 1;
    sbit  CCP2CTS1_bit at CCP2CAP.B1;
    const register unsigned short int CCP2CTS2 = 2;
    sbit  CCP2CTS2_bit at CCP2CAP.B2;

sfr unsigned short volatile PWM3DC           absolute 0x314;
sfr unsigned short volatile PWM3DCL          absolute 0x314;
    const register unsigned short int PWM3DC0 = 6;
    sbit  PWM3DC0_bit at PWM3DCL.B6;
    const register unsigned short int PWM3DC1 = 7;
    sbit  PWM3DC1_bit at PWM3DCL.B7;

sfr unsigned short volatile PWM3DCH          absolute 0x315;
    const register unsigned short int PWM3DC2 = 0;
    sbit  PWM3DC2_bit at PWM3DCH.B0;
    const register unsigned short int PWM3DC3 = 1;
    sbit  PWM3DC3_bit at PWM3DCH.B1;
    const register unsigned short int PWM3DC4 = 2;
    sbit  PWM3DC4_bit at PWM3DCH.B2;
    const register unsigned short int PWM3DC5 = 3;
    sbit  PWM3DC5_bit at PWM3DCH.B3;
    const register unsigned short int PWM3DC6 = 4;
    sbit  PWM3DC6_bit at PWM3DCH.B4;
    const register unsigned short int PWM3DC7 = 5;
    sbit  PWM3DC7_bit at PWM3DCH.B5;
    const register unsigned short int PWM3DC8 = 6;
    sbit  PWM3DC8_bit at PWM3DCH.B6;
    const register unsigned short int PWM3DC9 = 7;
    sbit  PWM3DC9_bit at PWM3DCH.B7;

sfr unsigned short          PWM3CON          absolute 0x316;
    const register unsigned short int PWM3POL = 4;
    sbit  PWM3POL_bit at PWM3CON.B4;
    const register unsigned short int PWM3OUT = 5;
    sbit  PWM3OUT_bit at PWM3CON.B5;
    const register unsigned short int PWM3EN = 7;
    sbit  PWM3EN_bit at PWM3CON.B7;

sfr unsigned short volatile PWM4DC           absolute 0x318;
sfr unsigned short volatile PWM4DCL          absolute 0x318;
    const register unsigned short int PWM4DC0 = 6;
    sbit  PWM4DC0_bit at PWM4DCL.B6;
    const register unsigned short int PWM4DC1 = 7;
    sbit  PWM4DC1_bit at PWM4DCL.B7;

sfr unsigned short volatile PWM4DCH          absolute 0x319;
    const register unsigned short int PWM4DC2 = 0;
    sbit  PWM4DC2_bit at PWM4DCH.B0;
    const register unsigned short int PWM4DC3 = 1;
    sbit  PWM4DC3_bit at PWM4DCH.B1;
    const register unsigned short int PWM4DC4 = 2;
    sbit  PWM4DC4_bit at PWM4DCH.B2;
    const register unsigned short int PWM4DC5 = 3;
    sbit  PWM4DC5_bit at PWM4DCH.B3;
    const register unsigned short int PWM4DC6 = 4;
    sbit  PWM4DC6_bit at PWM4DCH.B4;
    const register unsigned short int PWM4DC7 = 5;
    sbit  PWM4DC7_bit at PWM4DCH.B5;
    const register unsigned short int PWM4DC8 = 6;
    sbit  PWM4DC8_bit at PWM4DCH.B6;
    const register unsigned short int PWM4DC9 = 7;
    sbit  PWM4DC9_bit at PWM4DCH.B7;

sfr unsigned short volatile PWM4CON          absolute 0x31A;
    const register unsigned short int PWM4POL = 4;
    sbit  PWM4POL_bit at PWM4CON.B4;
    const register unsigned short int PWM4OUT = 5;
    sbit  PWM4OUT_bit at PWM4CON.B5;
    const register unsigned short int PWM4EN = 7;
    sbit  PWM4EN_bit at PWM4CON.B7;

sfr unsigned short volatile SMT1TMRL         absolute 0x48C;
    const register unsigned short int SMT1TMR0 = 0;
    sbit  SMT1TMR0_bit at SMT1TMRL.B0;
    const register unsigned short int SMT1TMR1 = 1;
    sbit  SMT1TMR1_bit at SMT1TMRL.B1;
    const register unsigned short int SMT1TMR2 = 2;
    sbit  SMT1TMR2_bit at SMT1TMRL.B2;
    const register unsigned short int SMT1TMR3 = 3;
    sbit  SMT1TMR3_bit at SMT1TMRL.B3;
    const register unsigned short int SMT1TMR4 = 4;
    sbit  SMT1TMR4_bit at SMT1TMRL.B4;
    const register unsigned short int SMT1TMR5 = 5;
    sbit  SMT1TMR5_bit at SMT1TMRL.B5;
    const register unsigned short int SMT1TMR6 = 6;
    sbit  SMT1TMR6_bit at SMT1TMRL.B6;
    const register unsigned short int SMT1TMR7 = 7;
    sbit  SMT1TMR7_bit at SMT1TMRL.B7;

sfr unsigned short volatile SMT1TMRH         absolute 0x48D;
    const register unsigned short int SMT1TMR8 = 0;
    sbit  SMT1TMR8_bit at SMT1TMRH.B0;
    const register unsigned short int SMT1TMR9 = 1;
    sbit  SMT1TMR9_bit at SMT1TMRH.B1;
    const register unsigned short int SMT1TMR10 = 2;
    sbit  SMT1TMR10_bit at SMT1TMRH.B2;
    const register unsigned short int SMT1TMR11 = 3;
    sbit  SMT1TMR11_bit at SMT1TMRH.B3;
    const register unsigned short int SMT1TMR12 = 4;
    sbit  SMT1TMR12_bit at SMT1TMRH.B4;
    const register unsigned short int SMT1TMR13 = 5;
    sbit  SMT1TMR13_bit at SMT1TMRH.B5;
    const register unsigned short int SMT1TMR14 = 6;
    sbit  SMT1TMR14_bit at SMT1TMRH.B6;
    const register unsigned short int SMT1TMR15 = 7;
    sbit  SMT1TMR15_bit at SMT1TMRH.B7;

sfr unsigned short volatile SMT1TMRU         absolute 0x48E;
    const register unsigned short int SMT1TMR16 = 0;
    sbit  SMT1TMR16_bit at SMT1TMRU.B0;
    const register unsigned short int SMT1TMR17 = 1;
    sbit  SMT1TMR17_bit at SMT1TMRU.B1;
    const register unsigned short int SMT1TMR18 = 2;
    sbit  SMT1TMR18_bit at SMT1TMRU.B2;
    const register unsigned short int SMT1TMR19 = 3;
    sbit  SMT1TMR19_bit at SMT1TMRU.B3;
    const register unsigned short int SMT1TMR20 = 4;
    sbit  SMT1TMR20_bit at SMT1TMRU.B4;
    const register unsigned short int SMT1TMR21 = 5;
    sbit  SMT1TMR21_bit at SMT1TMRU.B5;
    const register unsigned short int SMT1TMR22 = 6;
    sbit  SMT1TMR22_bit at SMT1TMRU.B6;
    const register unsigned short int SMT1TMR23 = 7;
    sbit  SMT1TMR23_bit at SMT1TMRU.B7;

sfr unsigned short volatile SMT1CPRL         absolute 0x48F;
    const register unsigned short int CPR0 = 0;
    sbit  CPR0_bit at SMT1CPRL.B0;
    const register unsigned short int CPR1 = 1;
    sbit  CPR1_bit at SMT1CPRL.B1;
    const register unsigned short int CPR2 = 2;
    sbit  CPR2_bit at SMT1CPRL.B2;
    const register unsigned short int CPR3 = 3;
    sbit  CPR3_bit at SMT1CPRL.B3;
    const register unsigned short int CPR4 = 4;
    sbit  CPR4_bit at SMT1CPRL.B4;
    const register unsigned short int CPR5 = 5;
    sbit  CPR5_bit at SMT1CPRL.B5;
    const register unsigned short int CPR6 = 6;
    sbit  CPR6_bit at SMT1CPRL.B6;
    const register unsigned short int CPR7 = 7;
    sbit  CPR7_bit at SMT1CPRL.B7;

sfr unsigned short volatile SMT1CPRH         absolute 0x490;
    const register unsigned short int CPR8 = 0;
    sbit  CPR8_bit at SMT1CPRH.B0;
    const register unsigned short int CPR9 = 1;
    sbit  CPR9_bit at SMT1CPRH.B1;
    const register unsigned short int CPR10 = 2;
    sbit  CPR10_bit at SMT1CPRH.B2;
    const register unsigned short int CPR11 = 3;
    sbit  CPR11_bit at SMT1CPRH.B3;
    const register unsigned short int CPR12 = 4;
    sbit  CPR12_bit at SMT1CPRH.B4;
    const register unsigned short int CPR13 = 5;
    sbit  CPR13_bit at SMT1CPRH.B5;
    const register unsigned short int CPR14 = 6;
    sbit  CPR14_bit at SMT1CPRH.B6;
    const register unsigned short int CPR15 = 7;
    sbit  CPR15_bit at SMT1CPRH.B7;
    const register unsigned short int SMT1CPR10 = 2;
    sbit  SMT1CPR10_bit at SMT1CPRH.B2;
    const register unsigned short int SMT1CPR11 = 3;
    sbit  SMT1CPR11_bit at SMT1CPRH.B3;
    const register unsigned short int SMT1CPR12 = 4;
    sbit  SMT1CPR12_bit at SMT1CPRH.B4;
    const register unsigned short int SMT1CPR13 = 5;
    sbit  SMT1CPR13_bit at SMT1CPRH.B5;
    const register unsigned short int SMT1CPR14 = 6;
    sbit  SMT1CPR14_bit at SMT1CPRH.B6;
    const register unsigned short int SMT1CPR15 = 7;
    sbit  SMT1CPR15_bit at SMT1CPRH.B7;
    const register unsigned short int SMT1CPR8 = 0;
    sbit  SMT1CPR8_bit at SMT1CPRH.B0;
    const register unsigned short int SMT1CPR9 = 1;
    sbit  SMT1CPR9_bit at SMT1CPRH.B1;

sfr unsigned short volatile SMT1CPRU         absolute 0x491;
    const register unsigned short int CPR16 = 0;
    sbit  CPR16_bit at SMT1CPRU.B0;
    const register unsigned short int CPR17 = 1;
    sbit  CPR17_bit at SMT1CPRU.B1;
    const register unsigned short int CPR18 = 2;
    sbit  CPR18_bit at SMT1CPRU.B2;
    const register unsigned short int CPR19 = 3;
    sbit  CPR19_bit at SMT1CPRU.B3;
    const register unsigned short int CPR20 = 4;
    sbit  CPR20_bit at SMT1CPRU.B4;
    const register unsigned short int CPR21 = 5;
    sbit  CPR21_bit at SMT1CPRU.B5;
    const register unsigned short int CPR22 = 6;
    sbit  CPR22_bit at SMT1CPRU.B6;
    const register unsigned short int CPR23 = 7;
    sbit  CPR23_bit at SMT1CPRU.B7;
    const register unsigned short int SMT1CPR16 = 0;
    sbit  SMT1CPR16_bit at SMT1CPRU.B0;
    const register unsigned short int SMT1CPR17 = 1;
    sbit  SMT1CPR17_bit at SMT1CPRU.B1;
    const register unsigned short int SMT1CPR18 = 2;
    sbit  SMT1CPR18_bit at SMT1CPRU.B2;
    const register unsigned short int SMT1CPR19 = 3;
    sbit  SMT1CPR19_bit at SMT1CPRU.B3;
    const register unsigned short int SMT1CPR20 = 4;
    sbit  SMT1CPR20_bit at SMT1CPRU.B4;
    const register unsigned short int SMT1CPR21 = 5;
    sbit  SMT1CPR21_bit at SMT1CPRU.B5;
    const register unsigned short int SMT1CPR22 = 6;
    sbit  SMT1CPR22_bit at SMT1CPRU.B6;
    const register unsigned short int SMT1CPR23 = 7;
    sbit  SMT1CPR23_bit at SMT1CPRU.B7;

sfr unsigned short volatile SMT1CPWL         absolute 0x492;
    const register unsigned short int CPW0 = 0;
    sbit  CPW0_bit at SMT1CPWL.B0;
    const register unsigned short int CPW1 = 1;
    sbit  CPW1_bit at SMT1CPWL.B1;
    const register unsigned short int CPW2 = 2;
    sbit  CPW2_bit at SMT1CPWL.B2;
    const register unsigned short int CPW3 = 3;
    sbit  CPW3_bit at SMT1CPWL.B3;
    const register unsigned short int CPW4 = 4;
    sbit  CPW4_bit at SMT1CPWL.B4;
    const register unsigned short int CPW5 = 5;
    sbit  CPW5_bit at SMT1CPWL.B5;
    const register unsigned short int CPW6 = 6;
    sbit  CPW6_bit at SMT1CPWL.B6;
    const register unsigned short int CPW7 = 7;
    sbit  CPW7_bit at SMT1CPWL.B7;
    const register unsigned short int SMT1CPW0 = 0;
    sbit  SMT1CPW0_bit at SMT1CPWL.B0;
    const register unsigned short int SMT1CPW1 = 1;
    sbit  SMT1CPW1_bit at SMT1CPWL.B1;
    const register unsigned short int SMT1CPW2 = 2;
    sbit  SMT1CPW2_bit at SMT1CPWL.B2;
    const register unsigned short int SMT1CPW3 = 3;
    sbit  SMT1CPW3_bit at SMT1CPWL.B3;
    const register unsigned short int SMT1CPW4 = 4;
    sbit  SMT1CPW4_bit at SMT1CPWL.B4;
    const register unsigned short int SMT1CPW5 = 5;
    sbit  SMT1CPW5_bit at SMT1CPWL.B5;
    const register unsigned short int SMT1CPW6 = 6;
    sbit  SMT1CPW6_bit at SMT1CPWL.B6;
    const register unsigned short int SMT1CPW7 = 7;
    sbit  SMT1CPW7_bit at SMT1CPWL.B7;

sfr unsigned short volatile SMT1CPWH         absolute 0x493;
    const register unsigned short int CPW8 = 0;
    sbit  CPW8_bit at SMT1CPWH.B0;
    const register unsigned short int CPW9 = 1;
    sbit  CPW9_bit at SMT1CPWH.B1;
    const register unsigned short int CPW10 = 2;
    sbit  CPW10_bit at SMT1CPWH.B2;
    const register unsigned short int CPW11 = 3;
    sbit  CPW11_bit at SMT1CPWH.B3;
    const register unsigned short int CPW12 = 4;
    sbit  CPW12_bit at SMT1CPWH.B4;
    const register unsigned short int CPW13 = 5;
    sbit  CPW13_bit at SMT1CPWH.B5;
    const register unsigned short int CPW14 = 6;
    sbit  CPW14_bit at SMT1CPWH.B6;
    const register unsigned short int CPW15 = 7;
    sbit  CPW15_bit at SMT1CPWH.B7;
    const register unsigned short int SMT1CPW10 = 2;
    sbit  SMT1CPW10_bit at SMT1CPWH.B2;
    const register unsigned short int SMT1CPW11 = 3;
    sbit  SMT1CPW11_bit at SMT1CPWH.B3;
    const register unsigned short int SMT1CPW12 = 4;
    sbit  SMT1CPW12_bit at SMT1CPWH.B4;
    const register unsigned short int SMT1CPW13 = 5;
    sbit  SMT1CPW13_bit at SMT1CPWH.B5;
    const register unsigned short int SMT1CPW14 = 6;
    sbit  SMT1CPW14_bit at SMT1CPWH.B6;
    const register unsigned short int SMT1CPW15 = 7;
    sbit  SMT1CPW15_bit at SMT1CPWH.B7;
    const register unsigned short int SMT1CPW8 = 0;
    sbit  SMT1CPW8_bit at SMT1CPWH.B0;
    const register unsigned short int SMT1CPW9 = 1;
    sbit  SMT1CPW9_bit at SMT1CPWH.B1;

sfr unsigned short volatile SMT1CPWU         absolute 0x494;
    const register unsigned short int CPW16 = 0;
    sbit  CPW16_bit at SMT1CPWU.B0;
    const register unsigned short int CPW17 = 1;
    sbit  CPW17_bit at SMT1CPWU.B1;
    const register unsigned short int CPW18 = 2;
    sbit  CPW18_bit at SMT1CPWU.B2;
    const register unsigned short int CPW19 = 3;
    sbit  CPW19_bit at SMT1CPWU.B3;
    const register unsigned short int CPW20 = 4;
    sbit  CPW20_bit at SMT1CPWU.B4;
    const register unsigned short int CPW21 = 5;
    sbit  CPW21_bit at SMT1CPWU.B5;
    const register unsigned short int CPW22 = 6;
    sbit  CPW22_bit at SMT1CPWU.B6;
    const register unsigned short int CPW23 = 7;
    sbit  CPW23_bit at SMT1CPWU.B7;
    const register unsigned short int SMT1CPW16 = 0;
    sbit  SMT1CPW16_bit at SMT1CPWU.B0;
    const register unsigned short int SMT1CPW17 = 1;
    sbit  SMT1CPW17_bit at SMT1CPWU.B1;
    const register unsigned short int SMT1CPW18 = 2;
    sbit  SMT1CPW18_bit at SMT1CPWU.B2;
    const register unsigned short int SMT1CPW19 = 3;
    sbit  SMT1CPW19_bit at SMT1CPWU.B3;
    const register unsigned short int SMT1CPW20 = 4;
    sbit  SMT1CPW20_bit at SMT1CPWU.B4;
    const register unsigned short int SMT1CPW21 = 5;
    sbit  SMT1CPW21_bit at SMT1CPWU.B5;
    const register unsigned short int SMT1CPW22 = 6;
    sbit  SMT1CPW22_bit at SMT1CPWU.B6;
    const register unsigned short int SMT1CPW23 = 7;
    sbit  SMT1CPW23_bit at SMT1CPWU.B7;

sfr unsigned short volatile SMT1PRL          absolute 0x495;
    const register unsigned short int SMT1PR0 = 0;
    sbit  SMT1PR0_bit at SMT1PRL.B0;
    const register unsigned short int SMT1PR1 = 1;
    sbit  SMT1PR1_bit at SMT1PRL.B1;
    const register unsigned short int SMT1PR2 = 2;
    sbit  SMT1PR2_bit at SMT1PRL.B2;
    const register unsigned short int SMT1PR3 = 3;
    sbit  SMT1PR3_bit at SMT1PRL.B3;
    const register unsigned short int SMT1PR4 = 4;
    sbit  SMT1PR4_bit at SMT1PRL.B4;
    const register unsigned short int SMT1PR5 = 5;
    sbit  SMT1PR5_bit at SMT1PRL.B5;
    const register unsigned short int SMT1PR6 = 6;
    sbit  SMT1PR6_bit at SMT1PRL.B6;
    const register unsigned short int SMT1PR7 = 7;
    sbit  SMT1PR7_bit at SMT1PRL.B7;

sfr unsigned short volatile SMT1PRH          absolute 0x496;
    const register unsigned short int SMT1PR8 = 0;
    sbit  SMT1PR8_bit at SMT1PRH.B0;
    const register unsigned short int SMT1PR9 = 1;
    sbit  SMT1PR9_bit at SMT1PRH.B1;
    const register unsigned short int SMT1PR10 = 2;
    sbit  SMT1PR10_bit at SMT1PRH.B2;
    const register unsigned short int SMT1PR11 = 3;
    sbit  SMT1PR11_bit at SMT1PRH.B3;
    const register unsigned short int SMT1PR12 = 4;
    sbit  SMT1PR12_bit at SMT1PRH.B4;
    const register unsigned short int SMT1PR13 = 5;
    sbit  SMT1PR13_bit at SMT1PRH.B5;
    const register unsigned short int SMT1PR14 = 6;
    sbit  SMT1PR14_bit at SMT1PRH.B6;
    const register unsigned short int SMT1PR15 = 7;
    sbit  SMT1PR15_bit at SMT1PRH.B7;

sfr unsigned short volatile SMT1PRU          absolute 0x497;
    const register unsigned short int SMT1PR16 = 0;
    sbit  SMT1PR16_bit at SMT1PRU.B0;
    const register unsigned short int SMT1PR17 = 1;
    sbit  SMT1PR17_bit at SMT1PRU.B1;
    const register unsigned short int SMT1PR18 = 2;
    sbit  SMT1PR18_bit at SMT1PRU.B2;
    const register unsigned short int SMT1PR19 = 3;
    sbit  SMT1PR19_bit at SMT1PRU.B3;
    const register unsigned short int SMT1PR20 = 4;
    sbit  SMT1PR20_bit at SMT1PRU.B4;
    const register unsigned short int SMT1PR21 = 5;
    sbit  SMT1PR21_bit at SMT1PRU.B5;
    const register unsigned short int SMT1PR22 = 6;
    sbit  SMT1PR22_bit at SMT1PRU.B6;
    const register unsigned short int SMT1PR23 = 7;
    sbit  SMT1PR23_bit at SMT1PRU.B7;

sfr unsigned short volatile SMT1CON0         absolute 0x498;
    const register unsigned short int SMT1PS0 = 0;
    sbit  SMT1PS0_bit at SMT1CON0.B0;
    const register unsigned short int SMT1PS1 = 1;
    sbit  SMT1PS1_bit at SMT1CON0.B1;
    const register unsigned short int CPOL = 2;
    sbit  CPOL_bit at SMT1CON0.B2;
    const register unsigned short int SPOL = 3;
    sbit  SPOL_bit at SMT1CON0.B3;
    const register unsigned short int WPOL = 4;
    sbit  WPOL_bit at SMT1CON0.B4;
    const register unsigned short int STP = 5;
    sbit  STP_bit at SMT1CON0.B5;
    const register unsigned short int SMT1EN = 7;
    sbit  SMT1EN_bit at SMT1CON0.B7;

sfr unsigned short volatile SMT1CON1         absolute 0x499;
    const register unsigned short int REPEAT_ = 6;
    sbit  REPEAT_bit at SMT1CON1.B6;
    const register unsigned short int SMT1GO = 7;
    sbit  SMT1GO_bit at SMT1CON1.B7;

sfr unsigned short volatile SMT1STAT         absolute 0x49A;
    const register unsigned short int AS_ = 0;
    sbit  AS_bit at SMT1STAT.B0;
    const register unsigned short int SMT1WS = 1;
    sbit  SMT1WS_bit at SMT1STAT.B1;
    const register unsigned short int SMT1TS = 2;
    sbit  SMT1TS_bit at SMT1STAT.B2;
    const register unsigned short int RST = 5;
    sbit  RST_bit at SMT1STAT.B5;
    const register unsigned short int CPWUP = 6;
    sbit  CPWUP_bit at SMT1STAT.B6;
    const register unsigned short int CPRUP = 7;
    sbit  CPRUP_bit at SMT1STAT.B7;
    const register unsigned short int SMT1AS = 0;
    sbit  SMT1AS_bit at SMT1STAT.B0;
    const register unsigned short int SMT1CPRUP = 7;
    sbit  SMT1CPRUP_bit at SMT1STAT.B7;
    const register unsigned short int SMT1CPWUP = 6;
    sbit  SMT1CPWUP_bit at SMT1STAT.B6;
    const register unsigned short int SMT1RESET = 5;
    sbit  SMT1RESET_bit at SMT1STAT.B5;
    const register unsigned short int TS = 2;
    sbit  TS_bit at SMT1STAT.B2;
    const register unsigned short int WS = 1;
    sbit  WS_bit at SMT1STAT.B1;

sfr unsigned short volatile SMT1CLK          absolute 0x49B;
    const register unsigned short int CSEL0 = 0;
    sbit  CSEL0_bit at SMT1CLK.B0;
    const register unsigned short int CSEL1 = 1;
    sbit  CSEL1_bit at SMT1CLK.B1;
    const register unsigned short int CSEL2 = 2;
    sbit  CSEL2_bit at SMT1CLK.B2;
    const register unsigned short int SMT1CSEL0 = 0;
    sbit  SMT1CSEL0_bit at SMT1CLK.B0;
    const register unsigned short int SMT1CSEL1 = 1;
    sbit  SMT1CSEL1_bit at SMT1CLK.B1;
    const register unsigned short int SMT1CSEL2 = 2;
    sbit  SMT1CSEL2_bit at SMT1CLK.B2;

sfr unsigned short volatile SMT1SIG          absolute 0x49C;
    const register unsigned short int SMT1SSEL0 = 0;
    sbit  SMT1SSEL0_bit at SMT1SIG.B0;
    const register unsigned short int SMT1SSEL1 = 1;
    sbit  SMT1SSEL1_bit at SMT1SIG.B1;
    const register unsigned short int SMT1SSEL2 = 2;
    sbit  SMT1SSEL2_bit at SMT1SIG.B2;
    const register unsigned short int SMT1SSEL3 = 3;
    sbit  SMT1SSEL3_bit at SMT1SIG.B3;
    const register unsigned short int SMT1SSEL4 = 4;
    sbit  SMT1SSEL4_bit at SMT1SIG.B4;
    const register unsigned short int SSEL0 = 0;
    sbit  SSEL0_bit at SMT1SIG.B0;
    const register unsigned short int SSEL1 = 1;
    sbit  SSEL1_bit at SMT1SIG.B1;
    const register unsigned short int SSEL2 = 2;
    sbit  SSEL2_bit at SMT1SIG.B2;
    const register unsigned short int SSEL3 = 3;
    sbit  SSEL3_bit at SMT1SIG.B3;
    const register unsigned short int SSEL4 = 4;
    sbit  SSEL4_bit at SMT1SIG.B4;

sfr unsigned short volatile SMT1WIN          absolute 0x49D;
    const register unsigned short int SMT1WSEL0 = 0;
    sbit  SMT1WSEL0_bit at SMT1WIN.B0;
    const register unsigned short int SMT1WSEL1 = 1;
    sbit  SMT1WSEL1_bit at SMT1WIN.B1;
    const register unsigned short int SMT1WSEL2 = 2;
    sbit  SMT1WSEL2_bit at SMT1WIN.B2;
    const register unsigned short int SMT1WSEL3 = 3;
    sbit  SMT1WSEL3_bit at SMT1WIN.B3;
    const register unsigned short int SMT1WSEL4 = 4;
    sbit  SMT1WSEL4_bit at SMT1WIN.B4;
    const register unsigned short int WSEL0 = 0;
    sbit  WSEL0_bit at SMT1WIN.B0;
    const register unsigned short int WSEL1 = 1;
    sbit  WSEL1_bit at SMT1WIN.B1;
    const register unsigned short int WSEL2 = 2;
    sbit  WSEL2_bit at SMT1WIN.B2;
    const register unsigned short int WSEL3 = 3;
    sbit  WSEL3_bit at SMT1WIN.B3;
    const register unsigned short int WSEL4 = 4;
    sbit  WSEL4_bit at SMT1WIN.B4;

sfr unsigned short volatile TMR0L            absolute 0x59C;
    const register unsigned short int TMR0L0 = 0;
    sbit  TMR0L0_bit at TMR0L.B0;
    const register unsigned short int TMR0L1 = 1;
    sbit  TMR0L1_bit at TMR0L.B1;
    const register unsigned short int TMR0L2 = 2;
    sbit  TMR0L2_bit at TMR0L.B2;
    const register unsigned short int TMR0L3 = 3;
    sbit  TMR0L3_bit at TMR0L.B3;
    const register unsigned short int TMR0L4 = 4;
    sbit  TMR0L4_bit at TMR0L.B4;
    const register unsigned short int TMR0L5 = 5;
    sbit  TMR0L5_bit at TMR0L.B5;
    const register unsigned short int TMR0L6 = 6;
    sbit  TMR0L6_bit at TMR0L.B6;
    const register unsigned short int TMR0L7 = 7;
    sbit  TMR0L7_bit at TMR0L.B7;

sfr unsigned short volatile TMR0             absolute 0x59C;
sfr unsigned short volatile TMR0H            absolute 0x59D;
    const register unsigned short int T0PR0 = 0;
    sbit  T0PR0_bit at TMR0H.B0;
    const register unsigned short int T0PR1 = 1;
    sbit  T0PR1_bit at TMR0H.B1;
    const register unsigned short int T0PR2 = 2;
    sbit  T0PR2_bit at TMR0H.B2;
    const register unsigned short int T0PR3 = 3;
    sbit  T0PR3_bit at TMR0H.B3;
    const register unsigned short int T0PR4 = 4;
    sbit  T0PR4_bit at TMR0H.B4;
    const register unsigned short int T0PR5 = 5;
    sbit  T0PR5_bit at TMR0H.B5;
    const register unsigned short int T0PR6 = 6;
    sbit  T0PR6_bit at TMR0H.B6;
    const register unsigned short int T0PR7 = 7;
    sbit  T0PR7_bit at TMR0H.B7;
    const register unsigned short int TMR0H0 = 0;
    sbit  TMR0H0_bit at TMR0H.B0;
    const register unsigned short int TMR0H1 = 1;
    sbit  TMR0H1_bit at TMR0H.B1;
    const register unsigned short int TMR0H2 = 2;
    sbit  TMR0H2_bit at TMR0H.B2;
    const register unsigned short int TMR0H3 = 3;
    sbit  TMR0H3_bit at TMR0H.B3;
    const register unsigned short int TMR0H4 = 4;
    sbit  TMR0H4_bit at TMR0H.B4;
    const register unsigned short int TMR0H5 = 5;
    sbit  TMR0H5_bit at TMR0H.B5;
    const register unsigned short int TMR0H6 = 6;
    sbit  TMR0H6_bit at TMR0H.B6;
    const register unsigned short int TMR0H7 = 7;
    sbit  TMR0H7_bit at TMR0H.B7;

sfr unsigned short volatile PR0              absolute 0x59D;
sfr unsigned short volatile T0CON0           absolute 0x59E;
    const register unsigned short int T0OUTPS0 = 0;
    sbit  T0OUTPS0_bit at T0CON0.B0;
    const register unsigned short int T0OUTPS1 = 1;
    sbit  T0OUTPS1_bit at T0CON0.B1;
    const register unsigned short int T0OUTPS2 = 2;
    sbit  T0OUTPS2_bit at T0CON0.B2;
    const register unsigned short int T0OUTPS3 = 3;
    sbit  T0OUTPS3_bit at T0CON0.B3;
    const register unsigned short int T016BIT = 4;
    sbit  T016BIT_bit at T0CON0.B4;
    const register unsigned short int T0OUT = 5;
    sbit  T0OUT_bit at T0CON0.B5;
    const register unsigned short int T0OE = 6;
    sbit  T0OE_bit at T0CON0.B6;
    const register unsigned short int T0EN = 7;
    sbit  T0EN_bit at T0CON0.B7;

sfr unsigned short volatile T0CON1           absolute 0x59F;
    const register unsigned short int T0CKPS0 = 0;
    sbit  T0CKPS0_bit at T0CON1.B0;
    const register unsigned short int T0CKPS1 = 1;
    sbit  T0CKPS1_bit at T0CON1.B1;
    const register unsigned short int T0CKPS2 = 2;
    sbit  T0CKPS2_bit at T0CON1.B2;
    const register unsigned short int T0CKPS3 = 3;
    sbit  T0CKPS3_bit at T0CON1.B3;
    const register unsigned short int T0ASYNC = 4;
    sbit  T0ASYNC_bit at T0CON1.B4;
    const register unsigned short int T0CS0 = 5;
    sbit  T0CS0_bit at T0CON1.B5;
    const register unsigned short int T0CS1 = 6;
    sbit  T0CS1_bit at T0CON1.B6;
    const register unsigned short int T0CS2 = 7;
    sbit  T0CS2_bit at T0CON1.B7;
    const register unsigned short int T0PS0 = 0;
    sbit  T0PS0_bit at T0CON1.B0;
    const register unsigned short int T0PS1 = 1;
    sbit  T0PS1_bit at T0CON1.B1;
    const register unsigned short int T0PS2 = 2;
    sbit  T0PS2_bit at T0CON1.B2;
    const register unsigned short int T0PS3 = 3;
    sbit  T0PS3_bit at T0CON1.B3;

sfr unsigned short volatile CWG1CLKCON       absolute 0x60C;
    const register unsigned short int CWG1CS = 0;
    sbit  CWG1CS_bit at CWG1CLKCON.B0;

sfr unsigned short volatile CWG1ISM          absolute 0x60D;
    const register unsigned short int CWG1ISM0 = 0;
    sbit  CWG1ISM0_bit at CWG1ISM.B0;
    const register unsigned short int CWG1ISM1 = 1;
    sbit  CWG1ISM1_bit at CWG1ISM.B1;
    const register unsigned short int CWG1ISM2 = 2;
    sbit  CWG1ISM2_bit at CWG1ISM.B2;
    const register unsigned short int CWG1ISM3 = 3;
    sbit  CWG1ISM3_bit at CWG1ISM.B3;

sfr unsigned short volatile CWG1DBR          absolute 0x60E;
    const register unsigned short int CWG1DBR0 = 0;
    sbit  CWG1DBR0_bit at CWG1DBR.B0;
    const register unsigned short int CWG1DBR1 = 1;
    sbit  CWG1DBR1_bit at CWG1DBR.B1;
    const register unsigned short int CWG1DBR2 = 2;
    sbit  CWG1DBR2_bit at CWG1DBR.B2;
    const register unsigned short int CWG1DBR3 = 3;
    sbit  CWG1DBR3_bit at CWG1DBR.B3;
    const register unsigned short int CWG1DBR4 = 4;
    sbit  CWG1DBR4_bit at CWG1DBR.B4;
    const register unsigned short int CWG1DBR5 = 5;
    sbit  CWG1DBR5_bit at CWG1DBR.B5;
    const register unsigned short int DBR0 = 0;
    sbit  DBR0_bit at CWG1DBR.B0;
    const register unsigned short int DBR1 = 1;
    sbit  DBR1_bit at CWG1DBR.B1;
    const register unsigned short int DBR2 = 2;
    sbit  DBR2_bit at CWG1DBR.B2;
    const register unsigned short int DBR3 = 3;
    sbit  DBR3_bit at CWG1DBR.B3;
    const register unsigned short int DBR4 = 4;
    sbit  DBR4_bit at CWG1DBR.B4;
    const register unsigned short int DBR5 = 5;
    sbit  DBR5_bit at CWG1DBR.B5;

sfr unsigned short volatile CWG1DBF          absolute 0x60F;
    const register unsigned short int CWG1DBF0 = 0;
    sbit  CWG1DBF0_bit at CWG1DBF.B0;
    const register unsigned short int CWG1DBF1 = 1;
    sbit  CWG1DBF1_bit at CWG1DBF.B1;
    const register unsigned short int CWG1DBF2 = 2;
    sbit  CWG1DBF2_bit at CWG1DBF.B2;
    const register unsigned short int CWG1DBF3 = 3;
    sbit  CWG1DBF3_bit at CWG1DBF.B3;
    const register unsigned short int CWG1DBF4 = 4;
    sbit  CWG1DBF4_bit at CWG1DBF.B4;
    const register unsigned short int CWG1DBF5 = 5;
    sbit  CWG1DBF5_bit at CWG1DBF.B5;
    const register unsigned short int DBF0 = 0;
    sbit  DBF0_bit at CWG1DBF.B0;
    const register unsigned short int DBF1 = 1;
    sbit  DBF1_bit at CWG1DBF.B1;
    const register unsigned short int DBF2 = 2;
    sbit  DBF2_bit at CWG1DBF.B2;
    const register unsigned short int DBF3 = 3;
    sbit  DBF3_bit at CWG1DBF.B3;
    const register unsigned short int DBF4 = 4;
    sbit  DBF4_bit at CWG1DBF.B4;
    const register unsigned short int DBF5 = 5;
    sbit  DBF5_bit at CWG1DBF.B5;

sfr unsigned short volatile CWG1CON0         absolute 0x610;
    const register unsigned short int CWG1MODE0 = 0;
    sbit  CWG1MODE0_bit at CWG1CON0.B0;
    const register unsigned short int CWG1MODE1 = 1;
    sbit  CWG1MODE1_bit at CWG1CON0.B1;
    const register unsigned short int CWG1MODE2 = 2;
    sbit  CWG1MODE2_bit at CWG1CON0.B2;
    const register unsigned short int CWG1LD = 6;
    sbit  CWG1LD_bit at CWG1CON0.B6;
    const register unsigned short int CWG1EN = 7;
    sbit  CWG1EN_bit at CWG1CON0.B7;
    const register unsigned short int G1EN = 7;
    sbit  G1EN_bit at CWG1CON0.B7;
    const register unsigned short int LD = 6;
    sbit  LD_bit at CWG1CON0.B6;

sfr unsigned short volatile CWG1CON1         absolute 0x611;
    const register unsigned short int CWG1POLA = 0;
    sbit  CWG1POLA_bit at CWG1CON1.B0;
    const register unsigned short int CWG1POLB = 1;
    sbit  CWG1POLB_bit at CWG1CON1.B1;
    const register unsigned short int CWG1POLC = 2;
    sbit  CWG1POLC_bit at CWG1CON1.B2;
    const register unsigned short int CWG1POLD = 3;
    sbit  CWG1POLD_bit at CWG1CON1.B3;
    const register unsigned short int CWG1IN = 5;
    sbit  CWG1IN_bit at CWG1CON1.B5;
    const register unsigned short int IN_ = 5;
    sbit  IN_bit at CWG1CON1.B5;
    const register unsigned short int POLA = 0;
    sbit  POLA_bit at CWG1CON1.B0;
    const register unsigned short int POLB = 1;
    sbit  POLB_bit at CWG1CON1.B1;
    const register unsigned short int POLC = 2;
    sbit  POLC_bit at CWG1CON1.B2;
    const register unsigned short int POLD = 3;
    sbit  POLD_bit at CWG1CON1.B3;

sfr unsigned short volatile CWG1AS0          absolute 0x612;
    const register unsigned short int CWG1LSAC0 = 2;
    sbit  CWG1LSAC0_bit at CWG1AS0.B2;
    const register unsigned short int CWG1LSAC1 = 3;
    sbit  CWG1LSAC1_bit at CWG1AS0.B3;
    const register unsigned short int CWG1LSBD0 = 4;
    sbit  CWG1LSBD0_bit at CWG1AS0.B4;
    const register unsigned short int CWG1LSBD1 = 5;
    sbit  CWG1LSBD1_bit at CWG1AS0.B5;
    const register unsigned short int CWG1REN = 6;
    sbit  CWG1REN_bit at CWG1AS0.B6;
    const register unsigned short int CWG1SHUTDOWN = 7;
    sbit  CWG1SHUTDOWN_bit at CWG1AS0.B7;
    const register unsigned short int LSAC0 = 2;
    sbit  LSAC0_bit at CWG1AS0.B2;
    const register unsigned short int LSAC1 = 3;
    sbit  LSAC1_bit at CWG1AS0.B3;
    const register unsigned short int LSBD0 = 4;
    sbit  LSBD0_bit at CWG1AS0.B4;
    const register unsigned short int LSBD1 = 5;
    sbit  LSBD1_bit at CWG1AS0.B5;
    const register unsigned short int REN = 6;
    sbit  REN_bit at CWG1AS0.B6;
    const register unsigned short int SHUTDOWN = 7;
    sbit  SHUTDOWN_bit at CWG1AS0.B7;

sfr unsigned short volatile CWG1AS1          absolute 0x613;
    const register unsigned short int AS0E = 0;
    sbit  AS0E_bit at CWG1AS1.B0;
    const register unsigned short int AS1E = 1;
    sbit  AS1E_bit at CWG1AS1.B1;
    const register unsigned short int AS2E = 2;
    sbit  AS2E_bit at CWG1AS1.B2;
    const register unsigned short int AS3E = 3;
    sbit  AS3E_bit at CWG1AS1.B3;
    const register unsigned short int AS4E = 4;
    sbit  AS4E_bit at CWG1AS1.B4;
    const register unsigned short int AS5E = 5;
    sbit  AS5E_bit at CWG1AS1.B5;
    const register unsigned short int AS6E = 6;
    sbit  AS6E_bit at CWG1AS1.B6;

sfr unsigned short volatile CWG1STR          absolute 0x614;
    const register unsigned short int CWG1STRA = 0;
    sbit  CWG1STRA_bit at CWG1STR.B0;
    const register unsigned short int CWG1STRB = 1;
    sbit  CWG1STRB_bit at CWG1STR.B1;
    const register unsigned short int CWG1STRC = 2;
    sbit  CWG1STRC_bit at CWG1STR.B2;
    const register unsigned short int CWG1STRD = 3;
    sbit  CWG1STRD_bit at CWG1STR.B3;
    const register unsigned short int CWG1OVRA = 4;
    sbit  CWG1OVRA_bit at CWG1STR.B4;
    const register unsigned short int CWG1OVRB = 5;
    sbit  CWG1OVRB_bit at CWG1STR.B5;
    const register unsigned short int CWG1OVRC = 6;
    sbit  CWG1OVRC_bit at CWG1STR.B6;
    const register unsigned short int CWG1OVRD = 7;
    sbit  CWG1OVRD_bit at CWG1STR.B7;
    const register unsigned short int OVRA = 4;
    sbit  OVRA_bit at CWG1STR.B4;
    const register unsigned short int OVRB = 5;
    sbit  OVRB_bit at CWG1STR.B5;
    const register unsigned short int OVRC = 6;
    sbit  OVRC_bit at CWG1STR.B6;
    const register unsigned short int OVRD = 7;
    sbit  OVRD_bit at CWG1STR.B7;
    const register unsigned short int STRA = 0;
    sbit  STRA_bit at CWG1STR.B0;
    const register unsigned short int STRB = 1;
    sbit  STRB_bit at CWG1STR.B1;
    const register unsigned short int STRC = 2;
    sbit  STRC_bit at CWG1STR.B2;
    const register unsigned short int STRD = 3;
    sbit  STRD_bit at CWG1STR.B3;

sfr unsigned short volatile PIR0             absolute 0x70C;
    const register unsigned short int INTF = 0;
    sbit  INTF_bit at PIR0.B0;
    const register unsigned short int IOCIF = 4;
    sbit  IOCIF_bit at PIR0.B4;
    const register unsigned short int TMR0IF = 5;
    sbit  TMR0IF_bit at PIR0.B5;

sfr unsigned short volatile PIR1             absolute 0x70D;
    const register unsigned short int ADIF = 0;
    sbit  ADIF_bit at PIR1.B0;
    const register unsigned short int ADTIF = 1;
    sbit  ADTIF_bit at PIR1.B1;
    const register unsigned short int CSWIF = 6;
    sbit  CSWIF_bit at PIR1.B6;
    const register unsigned short int OSFIF = 7;
    sbit  OSFIF_bit at PIR1.B7;

sfr unsigned short volatile PIR2             absolute 0x70E;
    const register unsigned short int C1IF = 0;
    sbit  C1IF_bit at PIR2.B0;
    const register unsigned short int C2IF = 1;
    sbit  C2IF_bit at PIR2.B1;
    const register unsigned short int ZCDIF = 6;
    sbit  ZCDIF_bit at PIR2.B6;

sfr unsigned short volatile PIR3             absolute 0x70F;
    const register unsigned short int SSP1IF = 0;
    sbit  SSP1IF_bit at PIR3.B0;
    const register unsigned short int BCL1IF = 1;
    sbit  BCL1IF_bit at PIR3.B1;
    const register unsigned short int TX1IF = 4;
    sbit  TX1IF_bit at PIR3.B4;
    const register unsigned short int RC1IF = 5;
    sbit  RC1IF_bit at PIR3.B5;
    const register unsigned short int TX2IF = 6;
    sbit  TX2IF_bit at PIR3.B6;
    const register unsigned short int RC2IF = 7;
    sbit  RC2IF_bit at PIR3.B7;

sfr unsigned short volatile PIR4             absolute 0x710;
    const register unsigned short int TMR1IF = 0;
    sbit  TMR1IF_bit at PIR4.B0;
    const register unsigned short int TMR2IF = 1;
    sbit  TMR2IF_bit at PIR4.B1;
    const register unsigned short int TMR4IF = 3;
    sbit  TMR4IF_bit at PIR4.B3;

sfr unsigned short volatile PIR5             absolute 0x711;
    const register unsigned short int TMR1GIF = 0;
    sbit  TMR1GIF_bit at PIR5.B0;
    const register unsigned short int CLC1IF = 4;
    sbit  CLC1IF_bit at PIR5.B4;
    const register unsigned short int CLC2IF = 5;
    sbit  CLC2IF_bit at PIR5.B5;
    const register unsigned short int CLC3IF = 6;
    sbit  CLC3IF_bit at PIR5.B6;
    const register unsigned short int CLC4IF = 7;
    sbit  CLC4IF_bit at PIR5.B7;

sfr unsigned short volatile PIR6             absolute 0x712;
    const register unsigned short int CCP1IF = 0;
    sbit  CCP1IF_bit at PIR6.B0;
    const register unsigned short int CCP2IF = 1;
    sbit  CCP2IF_bit at PIR6.B1;
    const register unsigned short int CRIF = 7;
    sbit  CRIF_bit at PIR6.B7;

sfr unsigned short volatile PIR7             absolute 0x713;
    const register unsigned short int CWG1IF = 0;
    sbit  CWG1IF_bit at PIR7.B0;
    const register unsigned short int NVMIF = 5;
    sbit  NVMIF_bit at PIR7.B5;

sfr unsigned short volatile PIR8             absolute 0x714;
    const register unsigned short int SMT1IF = 0;
    sbit  SMT1IF_bit at PIR8.B0;
    const register unsigned short int SMT1PRAIF = 1;
    sbit  SMT1PRAIF_bit at PIR8.B1;
    const register unsigned short int SMT1PWAIF = 2;
    sbit  SMT1PWAIF_bit at PIR8.B2;
    const register unsigned short int RTCCIF = 6;
    sbit  RTCCIF_bit at PIR8.B6;
    const register unsigned short int LCDIF = 7;
    sbit  LCDIF_bit at PIR8.B7;

sfr unsigned short volatile PIE0             absolute 0x716;
    const register unsigned short int INTE = 0;
    sbit  INTE_bit at PIE0.B0;
    const register unsigned short int IOCIE = 4;
    sbit  IOCIE_bit at PIE0.B4;
    const register unsigned short int TMR0IE = 5;
    sbit  TMR0IE_bit at PIE0.B5;

sfr unsigned short volatile PIE1             absolute 0x717;
    const register unsigned short int ADIE = 0;
    sbit  ADIE_bit at PIE1.B0;
    const register unsigned short int ADTIE = 1;
    sbit  ADTIE_bit at PIE1.B1;
    const register unsigned short int CSWIE = 6;
    sbit  CSWIE_bit at PIE1.B6;
    const register unsigned short int OSFIE = 7;
    sbit  OSFIE_bit at PIE1.B7;

sfr unsigned short volatile PIE2             absolute 0x718;
    const register unsigned short int C1IE = 0;
    sbit  C1IE_bit at PIE2.B0;
    const register unsigned short int C2IE = 1;
    sbit  C2IE_bit at PIE2.B1;
    const register unsigned short int ZCDIE = 6;
    sbit  ZCDIE_bit at PIE2.B6;

sfr unsigned short volatile PIE3             absolute 0x719;
    const register unsigned short int SSP1IE = 0;
    sbit  SSP1IE_bit at PIE3.B0;
    const register unsigned short int BCL1IE = 1;
    sbit  BCL1IE_bit at PIE3.B1;
    const register unsigned short int TX1IE = 4;
    sbit  TX1IE_bit at PIE3.B4;
    const register unsigned short int RC1IE = 5;
    sbit  RC1IE_bit at PIE3.B5;
    const register unsigned short int TX2IE = 6;
    sbit  TX2IE_bit at PIE3.B6;
    const register unsigned short int RC2IE = 7;
    sbit  RC2IE_bit at PIE3.B7;

sfr unsigned short volatile PIE4             absolute 0x71A;
    const register unsigned short int TMR1IE = 0;
    sbit  TMR1IE_bit at PIE4.B0;
    const register unsigned short int TMR2IE = 1;
    sbit  TMR2IE_bit at PIE4.B1;
    const register unsigned short int TMR4IE = 3;
    sbit  TMR4IE_bit at PIE4.B3;

sfr unsigned short volatile PIE5             absolute 0x71B;
    const register unsigned short int TMR1GIE = 0;
    sbit  TMR1GIE_bit at PIE5.B0;
    const register unsigned short int CLC1IE = 4;
    sbit  CLC1IE_bit at PIE5.B4;
    const register unsigned short int CLC2IE = 5;
    sbit  CLC2IE_bit at PIE5.B5;
    const register unsigned short int CLC3IE = 6;
    sbit  CLC3IE_bit at PIE5.B6;
    const register unsigned short int CLC4IE = 7;
    sbit  CLC4IE_bit at PIE5.B7;

sfr unsigned short volatile PIE6             absolute 0x71C;
    const register unsigned short int CCP1IE = 0;
    sbit  CCP1IE_bit at PIE6.B0;
    const register unsigned short int CCP2IE = 1;
    sbit  CCP2IE_bit at PIE6.B1;
    const register unsigned short int CRIE = 7;
    sbit  CRIE_bit at PIE6.B7;

sfr unsigned short volatile PIE7             absolute 0x71D;
    const register unsigned short int CWG1IE = 0;
    sbit  CWG1IE_bit at PIE7.B0;
    const register unsigned short int NVMIE = 5;
    sbit  NVMIE_bit at PIE7.B5;

sfr unsigned short volatile PIE8             absolute 0x71E;
    const register unsigned short int SMT1IE = 0;
    sbit  SMT1IE_bit at PIE8.B0;
    const register unsigned short int SMT1PRAIE = 1;
    sbit  SMT1PRAIE_bit at PIE8.B1;
    const register unsigned short int SMT1PWAIE = 2;
    sbit  SMT1PWAIE_bit at PIE8.B2;
    const register unsigned short int RTCCIE = 6;
    sbit  RTCCIE_bit at PIE8.B6;
    const register unsigned short int LCDIE = 7;
    sbit  LCDIE_bit at PIE8.B7;

sfr unsigned short volatile PMD0             absolute 0x796;
    const register unsigned short int IOCMD = 0;
    sbit  IOCMD_bit at PMD0.B0;
    const register unsigned short int NVMMD = 2;
    sbit  NVMMD_bit at PMD0.B2;
    const register unsigned short int ACTMD = 5;
    sbit  ACTMD_bit at PMD0.B5;
    const register unsigned short int FVRMD = 6;
    sbit  FVRMD_bit at PMD0.B6;
    const register unsigned short int SYSCMD = 7;
    sbit  SYSCMD_bit at PMD0.B7;

sfr unsigned short volatile PMD1             absolute 0x797;
    const register unsigned short int TMR0MD = 0;
    sbit  TMR0MD_bit at PMD1.B0;
    const register unsigned short int TMR1MD = 1;
    sbit  TMR1MD_bit at PMD1.B1;
    const register unsigned short int TMR2MD = 2;
    sbit  TMR2MD_bit at PMD1.B2;
    const register unsigned short int TMR4MD = 4;
    sbit  TMR4MD_bit at PMD1.B4;

sfr unsigned short volatile PMD2             absolute 0x798;
    const register unsigned short int ZCDMD = 0;
    sbit  ZCDMD_bit at PMD2.B0;
    const register unsigned short int CMP1MD = 1;
    sbit  CMP1MD_bit at PMD2.B1;
    const register unsigned short int CMP2MD = 2;
    sbit  CMP2MD_bit at PMD2.B2;
    const register unsigned short int ADCMD = 5;
    sbit  ADCMD_bit at PMD2.B5;
    const register unsigned short int DACMD = 6;
    sbit  DACMD_bit at PMD2.B6;
    const register unsigned short int RTCCMD = 7;
    sbit  RTCCMD_bit at PMD2.B7;

sfr unsigned short volatile PMD3             absolute 0x799;
    const register unsigned short int CCP1MD = 0;
    sbit  CCP1MD_bit at PMD3.B0;
    const register unsigned short int CCP2MD = 1;
    sbit  CCP2MD_bit at PMD3.B1;
    const register unsigned short int CCP3MD = 2;
    sbit  CCP3MD_bit at PMD3.B2;
    const register unsigned short int CCP4MD = 3;
    sbit  CCP4MD_bit at PMD3.B3;

sfr unsigned short volatile PMD4             absolute 0x79A;
    const register unsigned short int CWG1MD = 0;
    sbit  CWG1MD_bit at PMD4.B0;
    const register unsigned short int MSSP1MD = 4;
    sbit  MSSP1MD_bit at PMD4.B4;
    const register unsigned short int UART1MD = 6;
    sbit  UART1MD_bit at PMD4.B6;
    const register unsigned short int UART2MD = 7;
    sbit  UART2MD_bit at PMD4.B7;

sfr unsigned short volatile PMD5             absolute 0x79B;
    const register unsigned short int CLC1MD = 1;
    sbit  CLC1MD_bit at PMD5.B1;
    const register unsigned short int CLC2MD = 2;
    sbit  CLC2MD_bit at PMD5.B2;
    const register unsigned short int CLC3MD = 3;
    sbit  CLC3MD_bit at PMD5.B3;
    const register unsigned short int CLC4MD = 4;
    sbit  CLC4MD_bit at PMD5.B4;
    const register unsigned short int LCDMD = 5;
    sbit  LCDMD_bit at PMD5.B5;
    const register unsigned short int SMT1MD = 6;
    sbit  SMT1MD_bit at PMD5.B6;

sfr unsigned short volatile WDTCON0          absolute 0x80C;
    const register unsigned short int SWDTEN = 0;
    sbit  SWDTEN_bit at WDTCON0.B0;
    const register unsigned short int WDTPS0 = 1;
    sbit  WDTPS0_bit at WDTCON0.B1;
    const register unsigned short int WDTPS1 = 2;
    sbit  WDTPS1_bit at WDTCON0.B2;
    const register unsigned short int WDTPS2 = 3;
    sbit  WDTPS2_bit at WDTCON0.B3;
    const register unsigned short int WDTPS3 = 4;
    sbit  WDTPS3_bit at WDTCON0.B4;
    const register unsigned short int WDTPS4 = 5;
    sbit  WDTPS4_bit at WDTCON0.B5;
    const register unsigned short int WDTSEN = 0;
    sbit  WDTSEN_bit at WDTCON0.B0;

sfr unsigned short volatile WDTCON1          absolute 0x80D;
    const register unsigned short int WDTWINDOW0 = 0;
    sbit  WDTWINDOW0_bit at WDTCON1.B0;
    const register unsigned short int WDTWINDOW1 = 1;
    sbit  WDTWINDOW1_bit at WDTCON1.B1;
    const register unsigned short int WDTWINDOW2 = 2;
    sbit  WDTWINDOW2_bit at WDTCON1.B2;
    const register unsigned short int WDTCS0 = 4;
    sbit  WDTCS0_bit at WDTCON1.B4;
    const register unsigned short int WDTCS1 = 5;
    sbit  WDTCS1_bit at WDTCON1.B5;
    const register unsigned short int WDTCS2 = 6;
    sbit  WDTCS2_bit at WDTCON1.B6;
    const register unsigned short int WINDOW0 = 0;
    sbit  WINDOW0_bit at WDTCON1.B0;
    const register unsigned short int WINDOW1 = 1;
    sbit  WINDOW1_bit at WDTCON1.B1;
    const register unsigned short int WINDOW2 = 2;
    sbit  WINDOW2_bit at WDTCON1.B2;

sfr unsigned short volatile WDTPSL           absolute 0x80E;
    const register unsigned short int PSCNT0 = 0;
    sbit  PSCNT0_bit at WDTPSL.B0;
    const register unsigned short int PSCNT1 = 1;
    sbit  PSCNT1_bit at WDTPSL.B1;
    const register unsigned short int PSCNT2 = 2;
    sbit  PSCNT2_bit at WDTPSL.B2;
    const register unsigned short int PSCNT3 = 3;
    sbit  PSCNT3_bit at WDTPSL.B3;
    const register unsigned short int PSCNT4 = 4;
    sbit  PSCNT4_bit at WDTPSL.B4;
    const register unsigned short int PSCNT5 = 5;
    sbit  PSCNT5_bit at WDTPSL.B5;
    const register unsigned short int PSCNT6 = 6;
    sbit  PSCNT6_bit at WDTPSL.B6;
    const register unsigned short int PSCNT7 = 7;
    sbit  PSCNT7_bit at WDTPSL.B7;
    const register unsigned short int WDTPSCNT0 = 0;
    sbit  WDTPSCNT0_bit at WDTPSL.B0;
    const register unsigned short int WDTPSCNT1 = 1;
    sbit  WDTPSCNT1_bit at WDTPSL.B1;
    const register unsigned short int WDTPSCNT2 = 2;
    sbit  WDTPSCNT2_bit at WDTPSL.B2;
    const register unsigned short int WDTPSCNT3 = 3;
    sbit  WDTPSCNT3_bit at WDTPSL.B3;
    const register unsigned short int WDTPSCNT4 = 4;
    sbit  WDTPSCNT4_bit at WDTPSL.B4;
    const register unsigned short int WDTPSCNT5 = 5;
    sbit  WDTPSCNT5_bit at WDTPSL.B5;
    const register unsigned short int WDTPSCNT6 = 6;
    sbit  WDTPSCNT6_bit at WDTPSL.B6;
    const register unsigned short int WDTPSCNT7 = 7;
    sbit  WDTPSCNT7_bit at WDTPSL.B7;

sfr unsigned short volatile WDTPSH           absolute 0x80F;
    const register unsigned short int PSCNT8 = 0;
    sbit  PSCNT8_bit at WDTPSH.B0;
    const register unsigned short int PSCNT9 = 1;
    sbit  PSCNT9_bit at WDTPSH.B1;
    const register unsigned short int PSCNT10 = 2;
    sbit  PSCNT10_bit at WDTPSH.B2;
    const register unsigned short int PSCNT11 = 3;
    sbit  PSCNT11_bit at WDTPSH.B3;
    const register unsigned short int PSCNT12 = 4;
    sbit  PSCNT12_bit at WDTPSH.B4;
    const register unsigned short int PSCNT13 = 5;
    sbit  PSCNT13_bit at WDTPSH.B5;
    const register unsigned short int PSCNT14 = 6;
    sbit  PSCNT14_bit at WDTPSH.B6;
    const register unsigned short int PSCNT15 = 7;
    sbit  PSCNT15_bit at WDTPSH.B7;
    const register unsigned short int WDTPSCNT10 = 2;
    sbit  WDTPSCNT10_bit at WDTPSH.B2;
    const register unsigned short int WDTPSCNT11 = 3;
    sbit  WDTPSCNT11_bit at WDTPSH.B3;
    const register unsigned short int WDTPSCNT12 = 4;
    sbit  WDTPSCNT12_bit at WDTPSH.B4;
    const register unsigned short int WDTPSCNT13 = 5;
    sbit  WDTPSCNT13_bit at WDTPSH.B5;
    const register unsigned short int WDTPSCNT14 = 6;
    sbit  WDTPSCNT14_bit at WDTPSH.B6;
    const register unsigned short int WDTPSCNT15 = 7;
    sbit  WDTPSCNT15_bit at WDTPSH.B7;
    const register unsigned short int WDTPSCNT8 = 0;
    sbit  WDTPSCNT8_bit at WDTPSH.B0;
    const register unsigned short int WDTPSCNT9 = 1;
    sbit  WDTPSCNT9_bit at WDTPSH.B1;

sfr unsigned short volatile WDTTMR           absolute 0x810;
    const register unsigned short int PSCNT16 = 0;
    sbit  PSCNT16_bit at WDTTMR.B0;
    const register unsigned short int PSCNT17 = 1;
    sbit  PSCNT17_bit at WDTTMR.B1;
    const register unsigned short int STATE = 2;
    sbit  STATE_bit at WDTTMR.B2;
    const register unsigned short int WDTTMR0 = 3;
    sbit  WDTTMR0_bit at WDTTMR.B3;
    const register unsigned short int WDTTMR1 = 4;
    sbit  WDTTMR1_bit at WDTTMR.B4;
    const register unsigned short int WDTTMR2 = 5;
    sbit  WDTTMR2_bit at WDTTMR.B5;
    const register unsigned short int WDTTMR3 = 6;
    sbit  WDTTMR3_bit at WDTTMR.B6;
    const register unsigned short int WDTPSCNT16 = 0;
    sbit  WDTPSCNT16_bit at WDTTMR.B0;
    const register unsigned short int WDTPSCNT17 = 1;
    sbit  WDTPSCNT17_bit at WDTTMR.B1;
    const register unsigned short int WDTSTATE = 2;
    sbit  WDTSTATE_bit at WDTTMR.B2;

sfr unsigned short volatile BORCON           absolute 0x811;
    const register unsigned short int BORRDY = 0;
    sbit  BORRDY_bit at BORCON.B0;
    const register unsigned short int SBOREN = 7;
    sbit  SBOREN_bit at BORCON.B7;

sfr unsigned short volatile VREGCON          absolute 0x812;
    const register unsigned short int VREGPM = 1;
    sbit  VREGPM_bit at VREGCON.B1;

sfr unsigned short volatile PCON0            absolute 0x813;
    const register unsigned short int nBOR = 0;
    sbit  nBOR_bit at PCON0.B0;
    const register unsigned short int nPOR = 1;
    sbit  nPOR_bit at PCON0.B1;
    const register unsigned short int nRI = 2;
    sbit  nRI_bit at PCON0.B2;
    const register unsigned short int nRMCLR = 3;
    sbit  nRMCLR_bit at PCON0.B3;
    const register unsigned short int nRWDT = 4;
    sbit  nRWDT_bit at PCON0.B4;
    const register unsigned short int nWDTWV = 5;
    sbit  nWDTWV_bit at PCON0.B5;
    const register unsigned short int STKUNF = 6;
    sbit  STKUNF_bit at PCON0.B6;
    const register unsigned short int STKOVF = 7;
    sbit  STKOVF_bit at PCON0.B7;

sfr unsigned short volatile PCON1            absolute 0x814;
    const register unsigned short int VBATBOR = 0;
    sbit  VBATBOR_bit at PCON1.B0;
    const register unsigned short int MEMV = 1;
    sbit  MEMV_bit at PCON1.B1;

sfr unsigned short volatile NVMADRL          absolute 0x81A;
    const register unsigned short int NVMADR0 = 0;
    sbit  NVMADR0_bit at NVMADRL.B0;
    const register unsigned short int NVMADR1 = 1;
    sbit  NVMADR1_bit at NVMADRL.B1;
    const register unsigned short int NVMADR2 = 2;
    sbit  NVMADR2_bit at NVMADRL.B2;
    const register unsigned short int NVMADR3 = 3;
    sbit  NVMADR3_bit at NVMADRL.B3;
    const register unsigned short int NVMADR4 = 4;
    sbit  NVMADR4_bit at NVMADRL.B4;
    const register unsigned short int NVMADR5 = 5;
    sbit  NVMADR5_bit at NVMADRL.B5;
    const register unsigned short int NVMADR6 = 6;
    sbit  NVMADR6_bit at NVMADRL.B6;
    const register unsigned short int NVMADR7 = 7;
    sbit  NVMADR7_bit at NVMADRL.B7;

sfr unsigned short volatile NVMADRH          absolute 0x81B;
    const register unsigned short int NVMADR8 = 0;
    sbit  NVMADR8_bit at NVMADRH.B0;
    const register unsigned short int NVMADR9 = 1;
    sbit  NVMADR9_bit at NVMADRH.B1;
    const register unsigned short int NVMADR10 = 2;
    sbit  NVMADR10_bit at NVMADRH.B2;
    const register unsigned short int NVMADR11 = 3;
    sbit  NVMADR11_bit at NVMADRH.B3;
    const register unsigned short int NVMADR12 = 4;
    sbit  NVMADR12_bit at NVMADRH.B4;
    const register unsigned short int NVMADR13 = 5;
    sbit  NVMADR13_bit at NVMADRH.B5;
    const register unsigned short int NVMADR14 = 6;
    sbit  NVMADR14_bit at NVMADRH.B6;

sfr unsigned short volatile NVMDATL          absolute 0x81C;
    const register unsigned short int NVMDAT0 = 0;
    sbit  NVMDAT0_bit at NVMDATL.B0;
    const register unsigned short int NVMDAT1 = 1;
    sbit  NVMDAT1_bit at NVMDATL.B1;
    const register unsigned short int NVMDAT2 = 2;
    sbit  NVMDAT2_bit at NVMDATL.B2;
    const register unsigned short int NVMDAT3 = 3;
    sbit  NVMDAT3_bit at NVMDATL.B3;
    const register unsigned short int NVMDAT4 = 4;
    sbit  NVMDAT4_bit at NVMDATL.B4;
    const register unsigned short int NVMDAT5 = 5;
    sbit  NVMDAT5_bit at NVMDATL.B5;
    const register unsigned short int NVMDAT6 = 6;
    sbit  NVMDAT6_bit at NVMDATL.B6;
    const register unsigned short int NVMDAT7 = 7;
    sbit  NVMDAT7_bit at NVMDATL.B7;

sfr unsigned short volatile NVMDATH          absolute 0x81D;
    const register unsigned short int NVMDAT8 = 0;
    sbit  NVMDAT8_bit at NVMDATH.B0;
    const register unsigned short int NVMDAT9 = 1;
    sbit  NVMDAT9_bit at NVMDATH.B1;
    const register unsigned short int NVMDAT10 = 2;
    sbit  NVMDAT10_bit at NVMDATH.B2;
    const register unsigned short int NVMDAT11 = 3;
    sbit  NVMDAT11_bit at NVMDATH.B3;
    const register unsigned short int NVMDAT12 = 4;
    sbit  NVMDAT12_bit at NVMDATH.B4;
    const register unsigned short int NVMDAT13 = 5;
    sbit  NVMDAT13_bit at NVMDATH.B5;

sfr unsigned short volatile NVMCON1          absolute 0x81E;
    const register unsigned short int RD = 0;
    sbit  RD_bit at NVMCON1.B0;
    const register unsigned short int WR = 1;
    sbit  WR_bit at NVMCON1.B1;
    const register unsigned short int WREN = 2;
    sbit  WREN_bit at NVMCON1.B2;
    const register unsigned short int WRERR = 3;
    sbit  WRERR_bit at NVMCON1.B3;
    const register unsigned short int FREE = 4;
    sbit  FREE_bit at NVMCON1.B4;
    const register unsigned short int LWLO = 5;
    sbit  LWLO_bit at NVMCON1.B5;
    const register unsigned short int NVMREGS = 6;
    sbit  NVMREGS_bit at NVMCON1.B6;

sfr unsigned short volatile NVMCON2          absolute 0x81F;
sfr unsigned short volatile CPUDOZE          absolute 0x88C;
    const register unsigned short int DOZE0 = 0;
    sbit  DOZE0_bit at CPUDOZE.B0;
    const register unsigned short int DOZE1 = 1;
    sbit  DOZE1_bit at CPUDOZE.B1;
    const register unsigned short int DOZE2 = 2;
    sbit  DOZE2_bit at CPUDOZE.B2;
    const register unsigned short int DOE = 4;
    sbit  DOE_bit at CPUDOZE.B4;
    const register unsigned short int ROI = 5;
    sbit  ROI_bit at CPUDOZE.B5;
    const register unsigned short int DOZEN = 6;
    sbit  DOZEN_bit at CPUDOZE.B6;
    const register unsigned short int IDLEN = 7;
    sbit  IDLEN_bit at CPUDOZE.B7;

sfr unsigned short volatile OSCCON1          absolute 0x88D;
    const register unsigned short int NDIV0 = 0;
    sbit  NDIV0_bit at OSCCON1.B0;
    const register unsigned short int NDIV1 = 1;
    sbit  NDIV1_bit at OSCCON1.B1;
    const register unsigned short int NDIV2 = 2;
    sbit  NDIV2_bit at OSCCON1.B2;
    const register unsigned short int NDIV3 = 3;
    sbit  NDIV3_bit at OSCCON1.B3;
    const register unsigned short int NOSC0 = 4;
    sbit  NOSC0_bit at OSCCON1.B4;
    const register unsigned short int NOSC1 = 5;
    sbit  NOSC1_bit at OSCCON1.B5;
    const register unsigned short int NOSC2 = 6;
    sbit  NOSC2_bit at OSCCON1.B6;

sfr unsigned short volatile OSCCON2          absolute 0x88E;
    const register unsigned short int CDIV0 = 0;
    sbit  CDIV0_bit at OSCCON2.B0;
    const register unsigned short int CDIV1 = 1;
    sbit  CDIV1_bit at OSCCON2.B1;
    const register unsigned short int CDIV2 = 2;
    sbit  CDIV2_bit at OSCCON2.B2;
    const register unsigned short int CDIV3 = 3;
    sbit  CDIV3_bit at OSCCON2.B3;
    const register unsigned short int COSC0 = 4;
    sbit  COSC0_bit at OSCCON2.B4;
    const register unsigned short int COSC1 = 5;
    sbit  COSC1_bit at OSCCON2.B5;
    const register unsigned short int COSC2 = 6;
    sbit  COSC2_bit at OSCCON2.B6;

sfr unsigned short volatile OSCCON3          absolute 0x88F;
    const register unsigned short int NOSCR = 3;
    sbit  NOSCR_bit at OSCCON3.B3;
    const register unsigned short int ORDY = 4;
    sbit  ORDY_bit at OSCCON3.B4;
    const register unsigned short int SOSCPWR = 6;
    sbit  SOSCPWR_bit at OSCCON3.B6;
    const register unsigned short int CSWHOLD = 7;
    sbit  CSWHOLD_bit at OSCCON3.B7;

sfr unsigned short volatile OSCSTAT          absolute 0x890;
    const register unsigned short int PLLR = 0;
    sbit  PLLR_bit at OSCSTAT.B0;
    const register unsigned short int ADOR = 2;
    sbit  ADOR_bit at OSCSTAT.B2;
    const register unsigned short int SOR = 3;
    sbit  SOR_bit at OSCSTAT.B3;
    const register unsigned short int LFOR = 4;
    sbit  LFOR_bit at OSCSTAT.B4;
    const register unsigned short int MFOR = 5;
    sbit  MFOR_bit at OSCSTAT.B5;
    const register unsigned short int HFOR = 6;
    sbit  HFOR_bit at OSCSTAT.B6;
    const register unsigned short int EXTOR = 7;
    sbit  EXTOR_bit at OSCSTAT.B7;

sfr unsigned short volatile OSCEN            absolute 0x891;
    const register unsigned short int ADOEN = 2;
    sbit  ADOEN_bit at OSCEN.B2;
    const register unsigned short int SOSCEN = 3;
    sbit  SOSCEN_bit at OSCEN.B3;
    const register unsigned short int LFOEN = 4;
    sbit  LFOEN_bit at OSCEN.B4;
    const register unsigned short int MFOEN = 5;
    sbit  MFOEN_bit at OSCEN.B5;
    const register unsigned short int HFOEN = 6;
    sbit  HFOEN_bit at OSCEN.B6;
    const register unsigned short int EXTOEN = 7;
    sbit  EXTOEN_bit at OSCEN.B7;

sfr unsigned short volatile OSCTUNE          absolute 0x892;
    const register unsigned short int TUN0 = 0;
    sbit  TUN0_bit at OSCTUNE.B0;
    const register unsigned short int TUN1 = 1;
    sbit  TUN1_bit at OSCTUNE.B1;
    const register unsigned short int TUN2 = 2;
    sbit  TUN2_bit at OSCTUNE.B2;
    const register unsigned short int TUN3 = 3;
    sbit  TUN3_bit at OSCTUNE.B3;
    const register unsigned short int TUN4 = 4;
    sbit  TUN4_bit at OSCTUNE.B4;
    const register unsigned short int TUN5 = 5;
    sbit  TUN5_bit at OSCTUNE.B5;

sfr unsigned short volatile OSCFRQ           absolute 0x893;
    const register unsigned short int HFFRQ0 = 0;
    sbit  HFFRQ0_bit at OSCFRQ.B0;
    const register unsigned short int HFFRQ1 = 1;
    sbit  HFFRQ1_bit at OSCFRQ.B1;
    const register unsigned short int HFFRQ2 = 2;
    sbit  HFFRQ2_bit at OSCFRQ.B2;

sfr unsigned short volatile ACTCON           absolute 0x894;
    const register unsigned short int ACTORS = 1;
    sbit  ACTORS_bit at ACTCON.B1;
    const register unsigned short int ACTLOCK = 3;
    sbit  ACTLOCK_bit at ACTCON.B3;
    const register unsigned short int ACTUD = 6;
    sbit  ACTUD_bit at ACTCON.B6;
    const register unsigned short int ACTEN = 7;
    sbit  ACTEN_bit at ACTCON.B7;

sfr unsigned short volatile FVRCON           absolute 0x90C;
    const register unsigned short int ADFVR0 = 0;
    sbit  ADFVR0_bit at FVRCON.B0;
    const register unsigned short int ADFVR1 = 1;
    sbit  ADFVR1_bit at FVRCON.B1;
    const register unsigned short int CDAFVR0 = 2;
    sbit  CDAFVR0_bit at FVRCON.B2;
    const register unsigned short int CDAFVR1 = 3;
    sbit  CDAFVR1_bit at FVRCON.B3;
    const register unsigned short int TSRNG = 4;
    sbit  TSRNG_bit at FVRCON.B4;
    const register unsigned short int TSEN = 5;
    sbit  TSEN_bit at FVRCON.B5;
    const register unsigned short int FVRRDY = 6;
    sbit  FVRRDY_bit at FVRCON.B6;
    const register unsigned short int FVREN = 7;
    sbit  FVREN_bit at FVRCON.B7;

sfr unsigned short volatile DAC1CON0         absolute 0x90E;
    const register unsigned short int DAC1PSS0 = 2;
    sbit  DAC1PSS0_bit at DAC1CON0.B2;
    const register unsigned short int DAC1PSS1 = 3;
    sbit  DAC1PSS1_bit at DAC1CON0.B3;
    const register unsigned short int DAC1OE2 = 4;
    sbit  DAC1OE2_bit at DAC1CON0.B4;
    const register unsigned short int DAC1OE1 = 5;
    sbit  DAC1OE1_bit at DAC1CON0.B5;
    const register unsigned short int DAC1EN = 7;
    sbit  DAC1EN_bit at DAC1CON0.B7;
    const register unsigned short int OE1 = 5;
    sbit  OE1_bit at DAC1CON0.B5;
    const register unsigned short int OE2 = 4;
    sbit  OE2_bit at DAC1CON0.B4;
    const register unsigned short int PSS0 = 2;
    sbit  PSS0_bit at DAC1CON0.B2;
    const register unsigned short int PSS1 = 3;
    sbit  PSS1_bit at DAC1CON0.B3;

sfr unsigned short volatile DAC1CON1         absolute 0x90F;
    const register unsigned short int DAC1R0 = 0;
    sbit  DAC1R0_bit at DAC1CON1.B0;
    const register unsigned short int DAC1R1 = 1;
    sbit  DAC1R1_bit at DAC1CON1.B1;
    const register unsigned short int DAC1R2 = 2;
    sbit  DAC1R2_bit at DAC1CON1.B2;
    const register unsigned short int DAC1R3 = 3;
    sbit  DAC1R3_bit at DAC1CON1.B3;
    const register unsigned short int DAC1R4 = 4;
    sbit  DAC1R4_bit at DAC1CON1.B4;

sfr unsigned short volatile ZCDCON           absolute 0x91F;
    const register unsigned short int ZCDINTN = 0;
    sbit  ZCDINTN_bit at ZCDCON.B0;
    const register unsigned short int ZCDINTP = 1;
    sbit  ZCDINTP_bit at ZCDCON.B1;
    const register unsigned short int ZCDPOL = 4;
    sbit  ZCDPOL_bit at ZCDCON.B4;
    const register unsigned short int ZCDOUT = 5;
    sbit  ZCDOUT_bit at ZCDCON.B5;
    const register unsigned short int ZCDSEN = 7;
    sbit  ZCDSEN_bit at ZCDCON.B7;

sfr unsigned short volatile CMOUT            absolute 0x98F;
    const register unsigned short int MC1OUT = 0;
    sbit  MC1OUT_bit at CMOUT.B0;
    const register unsigned short int MC2OUT = 1;
    sbit  MC2OUT_bit at CMOUT.B1;

sfr unsigned short volatile CMSTAT           absolute 0x98F;
sfr unsigned short volatile CM1CON0          absolute 0x990;
    const register unsigned short int C1SYNC = 0;
    sbit  C1SYNC_bit at CM1CON0.B0;
    const register unsigned short int C1HYS = 1;
    sbit  C1HYS_bit at CM1CON0.B1;
    const register unsigned short int C1POL = 4;
    sbit  C1POL_bit at CM1CON0.B4;
    const register unsigned short int C1ON = 7;
    sbit  C1ON_bit at CM1CON0.B7;

sfr unsigned short volatile CM1CON1          absolute 0x991;
    const register unsigned short int C1INTN = 0;
    sbit  C1INTN_bit at CM1CON1.B0;
    const register unsigned short int C1INTP = 1;
    sbit  C1INTP_bit at CM1CON1.B1;

sfr unsigned short volatile CM1NSEL          absolute 0x992;
    const register unsigned short int C1NCH0 = 0;
    sbit  C1NCH0_bit at CM1NSEL.B0;
    const register unsigned short int C1NCH1 = 1;
    sbit  C1NCH1_bit at CM1NSEL.B1;
    const register unsigned short int C1NCH2 = 2;
    sbit  C1NCH2_bit at CM1NSEL.B2;

sfr unsigned short volatile CM1PSEL          absolute 0x993;
    const register unsigned short int C1PCH0 = 0;
    sbit  C1PCH0_bit at CM1PSEL.B0;
    const register unsigned short int C1PCH1 = 1;
    sbit  C1PCH1_bit at CM1PSEL.B1;
    const register unsigned short int C1PCH2 = 2;
    sbit  C1PCH2_bit at CM1PSEL.B2;

sfr unsigned short volatile CM2CON0          absolute 0x994;
    const register unsigned short int C2SYNC = 0;
    sbit  C2SYNC_bit at CM2CON0.B0;
    const register unsigned short int C2HYS = 1;
    sbit  C2HYS_bit at CM2CON0.B1;
    const register unsigned short int C2POL = 4;
    sbit  C2POL_bit at CM2CON0.B4;
    const register unsigned short int C2ON = 7;
    sbit  C2ON_bit at CM2CON0.B7;

sfr unsigned short volatile CM2CON1          absolute 0x995;
    const register unsigned short int C2INTN = 0;
    sbit  C2INTN_bit at CM2CON1.B0;
    const register unsigned short int C2INTP = 1;
    sbit  C2INTP_bit at CM2CON1.B1;

sfr unsigned short volatile CM2NSEL          absolute 0x996;
    const register unsigned short int C2NCH0 = 0;
    sbit  C2NCH0_bit at CM2NSEL.B0;
    const register unsigned short int C2NCH1 = 1;
    sbit  C2NCH1_bit at CM2NSEL.B1;
    const register unsigned short int C2NCH2 = 2;
    sbit  C2NCH2_bit at CM2NSEL.B2;

sfr unsigned short volatile CM2PSEL          absolute 0x997;
    const register unsigned short int C2PCH0 = 0;
    sbit  C2PCH0_bit at CM2PSEL.B0;
    const register unsigned short int C2PCH1 = 1;
    sbit  C2PCH1_bit at CM2PSEL.B1;
    const register unsigned short int C2PCH2 = 2;
    sbit  C2PCH2_bit at CM2PSEL.B2;

sfr unsigned short volatile RC2REG           absolute 0xA19;
sfr unsigned short volatile RCREG2           absolute 0xA19;
sfr unsigned short volatile TX2REG           absolute 0xA1A;
sfr unsigned short volatile TXREG2           absolute 0xA1A;
sfr unsigned int   volatile SP2BRG           absolute 0xA1B;
sfr unsigned short volatile SP2BRGL          absolute 0xA1B;
sfr unsigned int            SPBRG2           absolute 0xA1B;
sfr unsigned short volatile SP2BRGH          absolute 0xA1C;
sfr unsigned short          SPBRGH2          absolute 0xA1C;
sfr unsigned short volatile RC2STA           absolute 0xA1D;
sfr unsigned short volatile RCSTA2           absolute 0xA1D;
sfr unsigned short volatile TX2STA           absolute 0xA1E;
sfr unsigned short volatile TXSTA2           absolute 0xA1E;
sfr unsigned short volatile BAUD2CON         absolute 0xA1F;
    sbit  ABDEN_BAUD2CON_bit at BAUD2CON.B0;
    sbit  WUE_BAUD2CON_bit at BAUD2CON.B1;
    sbit  BRG16_BAUD2CON_bit at BAUD2CON.B3;
    sbit  SCKP_BAUD2CON_bit at BAUD2CON.B4;
    sbit  RCIDL_BAUD2CON_bit at BAUD2CON.B6;
    sbit  ABDOVF_BAUD2CON_bit at BAUD2CON.B7;

sfr unsigned short          BAUDCON2         absolute 0xA1F;
sfr unsigned short          BAUDCTL2         absolute 0xA1F;
sfr unsigned short volatile RTCCON           absolute 0xC0C;
    const register unsigned short int RTCCLKSEL0 = 0;
    sbit  RTCCLKSEL0_bit at RTCCON.B0;
    const register unsigned short int RTCCLKSEL1 = 1;
    sbit  RTCCLKSEL1_bit at RTCCON.B1;
    const register unsigned short int HALFSEC = 3;
    sbit  HALFSEC_bit at RTCCON.B3;
    const register unsigned short int RTCSYNC = 4;
    sbit  RTCSYNC_bit at RTCCON.B4;
    const register unsigned short int RTCWREN = 5;
    sbit  RTCWREN_bit at RTCCON.B5;
    const register unsigned short int RTCEN = 7;
    sbit  RTCEN_bit at RTCCON.B7;

sfr unsigned short volatile RTCCAL           absolute 0xC0D;
    const register unsigned short int CAL0 = 0;
    sbit  CAL0_bit at RTCCAL.B0;
    const register unsigned short int CAL1 = 1;
    sbit  CAL1_bit at RTCCAL.B1;
    const register unsigned short int CAL2 = 2;
    sbit  CAL2_bit at RTCCAL.B2;
    const register unsigned short int CAL3 = 3;
    sbit  CAL3_bit at RTCCAL.B3;
    const register unsigned short int CAL4 = 4;
    sbit  CAL4_bit at RTCCAL.B4;
    const register unsigned short int CAL5 = 5;
    sbit  CAL5_bit at RTCCAL.B5;
    const register unsigned short int CAL6 = 6;
    sbit  CAL6_bit at RTCCAL.B6;
    const register unsigned short int CAL7 = 7;
    sbit  CAL7_bit at RTCCAL.B7;

sfr unsigned short volatile ALRMCON          absolute 0xC0E;
    const register unsigned short int AMASK0 = 2;
    sbit  AMASK0_bit at ALRMCON.B2;
    const register unsigned short int AMASK1 = 3;
    sbit  AMASK1_bit at ALRMCON.B3;
    const register unsigned short int AMASK2 = 4;
    sbit  AMASK2_bit at ALRMCON.B4;
    const register unsigned short int AMASK3 = 5;
    sbit  AMASK3_bit at ALRMCON.B5;
    const register unsigned short int CHIME = 6;
    sbit  CHIME_bit at ALRMCON.B6;
    const register unsigned short int ALRMEN = 7;
    sbit  ALRMEN_bit at ALRMCON.B7;

sfr unsigned short volatile ALRMRPT          absolute 0xC0F;
    const register unsigned short int ARPT0 = 0;
    sbit  ARPT0_bit at ALRMRPT.B0;
    const register unsigned short int ARPT1 = 1;
    sbit  ARPT1_bit at ALRMRPT.B1;
    const register unsigned short int ARPT2 = 2;
    sbit  ARPT2_bit at ALRMRPT.B2;
    const register unsigned short int ARPT3 = 3;
    sbit  ARPT3_bit at ALRMRPT.B3;
    const register unsigned short int ARPT4 = 4;
    sbit  ARPT4_bit at ALRMRPT.B4;
    const register unsigned short int ARPT5 = 5;
    sbit  ARPT5_bit at ALRMRPT.B5;
    const register unsigned short int ARPT6 = 6;
    sbit  ARPT6_bit at ALRMRPT.B6;
    const register unsigned short int ARPT7 = 7;
    sbit  ARPT7_bit at ALRMRPT.B7;

sfr unsigned short volatile YEAR             absolute 0xC10;
    const register unsigned short int YEARL0 = 0;
    sbit  YEARL0_bit at YEAR.B0;
    const register unsigned short int YEARL1 = 1;
    sbit  YEARL1_bit at YEAR.B1;
    const register unsigned short int YEARL2 = 2;
    sbit  YEARL2_bit at YEAR.B2;
    const register unsigned short int YEARL3 = 3;
    sbit  YEARL3_bit at YEAR.B3;
    const register unsigned short int YEARH0 = 4;
    sbit  YEARH0_bit at YEAR.B4;
    const register unsigned short int YEARH1 = 5;
    sbit  YEARH1_bit at YEAR.B5;
    const register unsigned short int YEARH2 = 6;
    sbit  YEARH2_bit at YEAR.B6;
    const register unsigned short int YEARH3 = 7;
    sbit  YEARH3_bit at YEAR.B7;

sfr unsigned short volatile MONTH            absolute 0xC11;
    const register unsigned short int MONTHL0 = 0;
    sbit  MONTHL0_bit at MONTH.B0;
    const register unsigned short int MONTHL1 = 1;
    sbit  MONTHL1_bit at MONTH.B1;
    const register unsigned short int MONTHL2 = 2;
    sbit  MONTHL2_bit at MONTH.B2;
    const register unsigned short int MONTHL3 = 3;
    sbit  MONTHL3_bit at MONTH.B3;
    const register unsigned short int MONTHH = 4;
    sbit  MONTHH_bit at MONTH.B4;

sfr unsigned short volatile WEEKDAY_         absolute 0xC12;
    const register unsigned short int WDAY0 = 0;
    sbit  WDAY0_bit at WEEKDAY_.B0;
    const register unsigned short int WDAY1 = 1;
    sbit  WDAY1_bit at WEEKDAY_.B1;
    const register unsigned short int WDAY2 = 2;
    sbit  WDAY2_bit at WEEKDAY_.B2;

sfr unsigned short volatile DAY              absolute 0xC13;
    const register unsigned short int DAYL0 = 0;
    sbit  DAYL0_bit at DAY.B0;
    const register unsigned short int DAYL1 = 1;
    sbit  DAYL1_bit at DAY.B1;
    const register unsigned short int DAYL2 = 2;
    sbit  DAYL2_bit at DAY.B2;
    const register unsigned short int DAYL3 = 3;
    sbit  DAYL3_bit at DAY.B3;
    const register unsigned short int DAYH0 = 4;
    sbit  DAYH0_bit at DAY.B4;
    const register unsigned short int DAYH1 = 5;
    sbit  DAYH1_bit at DAY.B5;

sfr unsigned short volatile HOURS            absolute 0xC14;
    const register unsigned short int HRL0 = 0;
    sbit  HRL0_bit at HOURS.B0;
    const register unsigned short int HRL1 = 1;
    sbit  HRL1_bit at HOURS.B1;
    const register unsigned short int HRL2 = 2;
    sbit  HRL2_bit at HOURS.B2;
    const register unsigned short int HRL3 = 3;
    sbit  HRL3_bit at HOURS.B3;
    const register unsigned short int HRH0 = 4;
    sbit  HRH0_bit at HOURS.B4;
    const register unsigned short int HRH1 = 5;
    sbit  HRH1_bit at HOURS.B5;

sfr unsigned short volatile MINUTES          absolute 0xC15;
    const register unsigned short int MINL0 = 0;
    sbit  MINL0_bit at MINUTES.B0;
    const register unsigned short int MINL1 = 1;
    sbit  MINL1_bit at MINUTES.B1;
    const register unsigned short int MINL2 = 2;
    sbit  MINL2_bit at MINUTES.B2;
    const register unsigned short int MINL3 = 3;
    sbit  MINL3_bit at MINUTES.B3;
    const register unsigned short int MINH0 = 4;
    sbit  MINH0_bit at MINUTES.B4;
    const register unsigned short int MINH1 = 5;
    sbit  MINH1_bit at MINUTES.B5;
    const register unsigned short int MINH2 = 6;
    sbit  MINH2_bit at MINUTES.B6;

sfr unsigned short volatile SECONDS          absolute 0xC16;
    const register unsigned short int SECL0 = 0;
    sbit  SECL0_bit at SECONDS.B0;
    const register unsigned short int SECL1 = 1;
    sbit  SECL1_bit at SECONDS.B1;
    const register unsigned short int SECL2 = 2;
    sbit  SECL2_bit at SECONDS.B2;
    const register unsigned short int SECL3 = 3;
    sbit  SECL3_bit at SECONDS.B3;
    const register unsigned short int SECH0 = 4;
    sbit  SECH0_bit at SECONDS.B4;
    const register unsigned short int SECH1 = 5;
    sbit  SECH1_bit at SECONDS.B5;
    const register unsigned short int SECH2 = 6;
    sbit  SECH2_bit at SECONDS.B6;

sfr unsigned short volatile ALRMMTH          absolute 0xC17;
    const register unsigned short int MTHALRML0 = 0;
    sbit  MTHALRML0_bit at ALRMMTH.B0;
    const register unsigned short int MTHALRML1 = 1;
    sbit  MTHALRML1_bit at ALRMMTH.B1;
    const register unsigned short int MTHALRML2 = 2;
    sbit  MTHALRML2_bit at ALRMMTH.B2;
    const register unsigned short int MTHALRML3 = 3;
    sbit  MTHALRML3_bit at ALRMMTH.B3;
    const register unsigned short int MTHALRMH0 = 4;
    sbit  MTHALRMH0_bit at ALRMMTH.B4;

sfr unsigned short volatile ALRMWD           absolute 0xC18;
    const register unsigned short int WDALRM0 = 0;
    sbit  WDALRM0_bit at ALRMWD.B0;
    const register unsigned short int WDALRM1 = 1;
    sbit  WDALRM1_bit at ALRMWD.B1;
    const register unsigned short int WDALRM2 = 2;
    sbit  WDALRM2_bit at ALRMWD.B2;

sfr unsigned short volatile ALRMDAY          absolute 0xC19;
    const register unsigned short int DAYALRML0 = 0;
    sbit  DAYALRML0_bit at ALRMDAY.B0;
    const register unsigned short int DAYALRML1 = 1;
    sbit  DAYALRML1_bit at ALRMDAY.B1;
    const register unsigned short int DAYALRML2 = 2;
    sbit  DAYALRML2_bit at ALRMDAY.B2;
    const register unsigned short int DAYALRML3 = 3;
    sbit  DAYALRML3_bit at ALRMDAY.B3;
    const register unsigned short int DAYALRMH0 = 4;
    sbit  DAYALRMH0_bit at ALRMDAY.B4;
    const register unsigned short int DAYALRMH1 = 5;
    sbit  DAYALRMH1_bit at ALRMDAY.B5;

sfr unsigned short volatile ALRMHR           absolute 0xC1A;
    const register unsigned short int HRALRML0 = 0;
    sbit  HRALRML0_bit at ALRMHR.B0;
    const register unsigned short int HRALRML1 = 1;
    sbit  HRALRML1_bit at ALRMHR.B1;
    const register unsigned short int HRALRML2 = 2;
    sbit  HRALRML2_bit at ALRMHR.B2;
    const register unsigned short int HRALRML3 = 3;
    sbit  HRALRML3_bit at ALRMHR.B3;
    const register unsigned short int HRALRMH0 = 4;
    sbit  HRALRMH0_bit at ALRMHR.B4;
    const register unsigned short int HRALRMH1 = 5;
    sbit  HRALRMH1_bit at ALRMHR.B5;

sfr unsigned short volatile ALRMMIN          absolute 0xC1B;
    const register unsigned short int MINALRML0 = 0;
    sbit  MINALRML0_bit at ALRMMIN.B0;
    const register unsigned short int MINALRML1 = 1;
    sbit  MINALRML1_bit at ALRMMIN.B1;
    const register unsigned short int MINALRML2 = 2;
    sbit  MINALRML2_bit at ALRMMIN.B2;
    const register unsigned short int MINALRML3 = 3;
    sbit  MINALRML3_bit at ALRMMIN.B3;
    const register unsigned short int MINALRMH0 = 4;
    sbit  MINALRMH0_bit at ALRMMIN.B4;
    const register unsigned short int MINALRMH1 = 5;
    sbit  MINALRMH1_bit at ALRMMIN.B5;
    const register unsigned short int MINALRMH2 = 6;
    sbit  MINALRMH2_bit at ALRMMIN.B6;

sfr unsigned short volatile ALRMSEC          absolute 0xC1C;
    const register unsigned short int SECALRML0 = 0;
    sbit  SECALRML0_bit at ALRMSEC.B0;
    const register unsigned short int SECALRML1 = 1;
    sbit  SECALRML1_bit at ALRMSEC.B1;
    const register unsigned short int SECALRML2 = 2;
    sbit  SECALRML2_bit at ALRMSEC.B2;
    const register unsigned short int SECALRML3 = 3;
    sbit  SECALRML3_bit at ALRMSEC.B3;
    const register unsigned short int SECALRMH0 = 4;
    sbit  SECALRMH0_bit at ALRMSEC.B4;
    const register unsigned short int SECALRMH1 = 5;
    sbit  SECALRMH1_bit at ALRMSEC.B5;
    const register unsigned short int SECALRMH2 = 6;
    sbit  SECALRMH2_bit at ALRMSEC.B6;

sfr unsigned short volatile PORTG            absolute 0xC8C;
    const register unsigned short int RG0 = 0;
    sbit  RG0_bit at PORTG.B0;
    const register unsigned short int RG1 = 1;
    sbit  RG1_bit at PORTG.B1;
    const register unsigned short int RG2 = 2;
    sbit  RG2_bit at PORTG.B2;
    const register unsigned short int RG3 = 3;
    sbit  RG3_bit at PORTG.B3;
    const register unsigned short int RG4 = 4;
    sbit  RG4_bit at PORTG.B4;
    const register unsigned short int RG5 = 5;
    sbit  RG5_bit at PORTG.B5;
    const register unsigned short int RG6 = 6;
    sbit  RG6_bit at PORTG.B6;
    const register unsigned short int RG7 = 7;
    sbit  RG7_bit at PORTG.B7;

sfr unsigned short volatile PORTH            absolute 0xC8D;
    const register unsigned short int RH0 = 0;
    sbit  RH0_bit at PORTH.B0;
    const register unsigned short int RH1 = 1;
    sbit  RH1_bit at PORTH.B1;
    const register unsigned short int RH2 = 2;
    sbit  RH2_bit at PORTH.B2;
    const register unsigned short int RH3 = 3;
    sbit  RH3_bit at PORTH.B3;

sfr unsigned short volatile TRISG            absolute 0xC8E;
    const register unsigned short int TRISG0 = 0;
    sbit  TRISG0_bit at TRISG.B0;
    const register unsigned short int TRISG1 = 1;
    sbit  TRISG1_bit at TRISG.B1;
    const register unsigned short int TRISG2 = 2;
    sbit  TRISG2_bit at TRISG.B2;
    const register unsigned short int TRISG3 = 3;
    sbit  TRISG3_bit at TRISG.B3;
    const register unsigned short int TRISG4 = 4;
    sbit  TRISG4_bit at TRISG.B4;
    const register unsigned short int TRISG6 = 6;
    sbit  TRISG6_bit at TRISG.B6;
    const register unsigned short int TRISG7 = 7;
    sbit  TRISG7_bit at TRISG.B7;

sfr unsigned short volatile TRISH            absolute 0xC8F;
    const register unsigned short int TRISH0 = 0;
    sbit  TRISH0_bit at TRISH.B0;
    const register unsigned short int TRISH1 = 1;
    sbit  TRISH1_bit at TRISH.B1;
    const register unsigned short int TRISH2 = 2;
    sbit  TRISH2_bit at TRISH.B2;
    const register unsigned short int TRISH3 = 3;
    sbit  TRISH3_bit at TRISH.B3;

sfr unsigned short volatile LATG             absolute 0xC90;
    const register unsigned short int LATG0 = 0;
    sbit  LATG0_bit at LATG.B0;
    const register unsigned short int LATG1 = 1;
    sbit  LATG1_bit at LATG.B1;
    const register unsigned short int LATG2 = 2;
    sbit  LATG2_bit at LATG.B2;
    const register unsigned short int LATG3 = 3;
    sbit  LATG3_bit at LATG.B3;
    const register unsigned short int LATG4 = 4;
    sbit  LATG4_bit at LATG.B4;
    const register unsigned short int LATG6 = 6;
    sbit  LATG6_bit at LATG.B6;
    const register unsigned short int LATG7 = 7;
    sbit  LATG7_bit at LATG.B7;

sfr unsigned short volatile LATH             absolute 0xC91;
    const register unsigned short int LATH0 = 0;
    sbit  LATH0_bit at LATH.B0;
    const register unsigned short int LATH1 = 1;
    sbit  LATH1_bit at LATH.B1;
    const register unsigned short int LATH2 = 2;
    sbit  LATH2_bit at LATH.B2;
    const register unsigned short int LATH3 = 3;
    sbit  LATH3_bit at LATH.B3;

sfr unsigned short volatile VB0GPR           absolute 0xE8C;
    const register unsigned short int VB0GPR0 = 0;
    sbit  VB0GPR0_bit at VB0GPR.B0;
    const register unsigned short int VB0GPR1 = 1;
    sbit  VB0GPR1_bit at VB0GPR.B1;
    const register unsigned short int VB0GPR2 = 2;
    sbit  VB0GPR2_bit at VB0GPR.B2;
    const register unsigned short int VB0GPR3 = 3;
    sbit  VB0GPR3_bit at VB0GPR.B3;
    const register unsigned short int VB0GPR4 = 4;
    sbit  VB0GPR4_bit at VB0GPR.B4;
    const register unsigned short int VB0GPR5 = 5;
    sbit  VB0GPR5_bit at VB0GPR.B5;
    const register unsigned short int VB0GPR6 = 6;
    sbit  VB0GPR6_bit at VB0GPR.B6;
    const register unsigned short int VB0GPR7 = 7;
    sbit  VB0GPR7_bit at VB0GPR.B7;

sfr unsigned short volatile VB1GPR           absolute 0xE8D;
    const register unsigned short int VB1GPR0 = 0;
    sbit  VB1GPR0_bit at VB1GPR.B0;
    const register unsigned short int VB1GPR1 = 1;
    sbit  VB1GPR1_bit at VB1GPR.B1;
    const register unsigned short int VB1GPR2 = 2;
    sbit  VB1GPR2_bit at VB1GPR.B2;
    const register unsigned short int VB1GPR3 = 3;
    sbit  VB1GPR3_bit at VB1GPR.B3;
    const register unsigned short int VB1GPR4 = 4;
    sbit  VB1GPR4_bit at VB1GPR.B4;
    const register unsigned short int VB1GPR5 = 5;
    sbit  VB1GPR5_bit at VB1GPR.B5;
    const register unsigned short int VB1GPR6 = 6;
    sbit  VB1GPR6_bit at VB1GPR.B6;
    const register unsigned short int VB1GPR7 = 7;
    sbit  VB1GPR7_bit at VB1GPR.B7;

sfr unsigned short volatile VB2GPR           absolute 0xE8E;
    const register unsigned short int VB2GPR0 = 0;
    sbit  VB2GPR0_bit at VB2GPR.B0;
    const register unsigned short int VB2GPR1 = 1;
    sbit  VB2GPR1_bit at VB2GPR.B1;
    const register unsigned short int VB2GPR2 = 2;
    sbit  VB2GPR2_bit at VB2GPR.B2;
    const register unsigned short int VB2GPR3 = 3;
    sbit  VB2GPR3_bit at VB2GPR.B3;
    const register unsigned short int VB2GPR4 = 4;
    sbit  VB2GPR4_bit at VB2GPR.B4;
    const register unsigned short int VB2GPR5 = 5;
    sbit  VB2GPR5_bit at VB2GPR.B5;
    const register unsigned short int VB2GPR6 = 6;
    sbit  VB2GPR6_bit at VB2GPR.B6;
    const register unsigned short int VB2GPR7 = 7;
    sbit  VB2GPR7_bit at VB2GPR.B7;

sfr unsigned short volatile VB3GPR           absolute 0xE8F;
    const register unsigned short int VB3GPR0 = 0;
    sbit  VB3GPR0_bit at VB3GPR.B0;
    const register unsigned short int VB3GPR1 = 1;
    sbit  VB3GPR1_bit at VB3GPR.B1;
    const register unsigned short int VB3GPR2 = 2;
    sbit  VB3GPR2_bit at VB3GPR.B2;
    const register unsigned short int VB3GPR3 = 3;
    sbit  VB3GPR3_bit at VB3GPR.B3;
    const register unsigned short int VB3GPR4 = 4;
    sbit  VB3GPR4_bit at VB3GPR.B4;
    const register unsigned short int VB3GPR5 = 5;
    sbit  VB3GPR5_bit at VB3GPR.B5;
    const register unsigned short int VB3GPR6 = 6;
    sbit  VB3GPR6_bit at VB3GPR.B6;
    const register unsigned short int VB3GPR7 = 7;
    sbit  VB3GPR7_bit at VB3GPR.B7;

sfr unsigned short volatile LCDCON           absolute 0x1D0C;
    const register unsigned short int LMUX0 = 0;
    sbit  LMUX0_bit at LCDCON.B0;
    const register unsigned short int LMUX1 = 1;
    sbit  LMUX1_bit at LCDCON.B1;
    const register unsigned short int LMUX2 = 2;
    sbit  LMUX2_bit at LCDCON.B2;
    const register unsigned short int LMUX3 = 3;
    sbit  LMUX3_bit at LCDCON.B3;
    const register unsigned short int WERR = 5;
    sbit  WERR_bit at LCDCON.B5;
    const register unsigned short int SLPEN = 6;
    sbit  SLPEN_bit at LCDCON.B6;
    const register unsigned short int LCDEN = 7;
    sbit  LCDEN_bit at LCDCON.B7;

sfr unsigned short volatile LCDPS            absolute 0x1D0D;
    const register unsigned short int LP0 = 0;
    sbit  LP0_bit at LCDPS.B0;
    const register unsigned short int LP1 = 1;
    sbit  LP1_bit at LCDPS.B1;
    const register unsigned short int LP2 = 2;
    sbit  LP2_bit at LCDPS.B2;
    const register unsigned short int LP3 = 3;
    sbit  LP3_bit at LCDPS.B3;
    const register unsigned short int WA = 4;
    sbit  WA_bit at LCDPS.B4;
    const register unsigned short int LCDA = 5;
    sbit  LCDA_bit at LCDPS.B5;
    const register unsigned short int WFT = 7;
    sbit  WFT_bit at LCDPS.B7;

sfr unsigned short volatile LCDSE0           absolute 0x1D0E;
    const register unsigned short int SE00 = 0;
    sbit  SE00_bit at LCDSE0.B0;
    const register unsigned short int SE01 = 1;
    sbit  SE01_bit at LCDSE0.B1;
    const register unsigned short int SE02 = 2;
    sbit  SE02_bit at LCDSE0.B2;
    const register unsigned short int SE03 = 3;
    sbit  SE03_bit at LCDSE0.B3;
    const register unsigned short int SE04 = 4;
    sbit  SE04_bit at LCDSE0.B4;
    const register unsigned short int SE05 = 5;
    sbit  SE05_bit at LCDSE0.B5;
    const register unsigned short int SE06 = 6;
    sbit  SE06_bit at LCDSE0.B6;
    const register unsigned short int SE07 = 7;
    sbit  SE07_bit at LCDSE0.B7;

sfr unsigned short volatile LCDSE1           absolute 0x1D0F;
    const register unsigned short int SE08 = 0;
    sbit  SE08_bit at LCDSE1.B0;
    const register unsigned short int SE09 = 1;
    sbit  SE09_bit at LCDSE1.B1;
    const register unsigned short int SE10 = 2;
    sbit  SE10_bit at LCDSE1.B2;
    const register unsigned short int SE11 = 3;
    sbit  SE11_bit at LCDSE1.B3;
    const register unsigned short int SE12 = 4;
    sbit  SE12_bit at LCDSE1.B4;
    const register unsigned short int SE13 = 5;
    sbit  SE13_bit at LCDSE1.B5;
    const register unsigned short int SE14 = 6;
    sbit  SE14_bit at LCDSE1.B6;
    const register unsigned short int SE15 = 7;
    sbit  SE15_bit at LCDSE1.B7;

sfr unsigned short volatile LCDSE2           absolute 0x1D10;
    const register unsigned short int SE16 = 0;
    sbit  SE16_bit at LCDSE2.B0;
    const register unsigned short int SE17 = 1;
    sbit  SE17_bit at LCDSE2.B1;
    const register unsigned short int SE18 = 2;
    sbit  SE18_bit at LCDSE2.B2;
    const register unsigned short int SE19 = 3;
    sbit  SE19_bit at LCDSE2.B3;
    const register unsigned short int SE20 = 4;
    sbit  SE20_bit at LCDSE2.B4;
    const register unsigned short int SE21 = 5;
    sbit  SE21_bit at LCDSE2.B5;
    const register unsigned short int SE22 = 6;
    sbit  SE22_bit at LCDSE2.B6;
    const register unsigned short int SE23 = 7;
    sbit  SE23_bit at LCDSE2.B7;

sfr unsigned short volatile LCDSE3           absolute 0x1D11;
    const register unsigned short int SE24 = 0;
    sbit  SE24_bit at LCDSE3.B0;
    const register unsigned short int SE25 = 1;
    sbit  SE25_bit at LCDSE3.B1;
    const register unsigned short int SE26 = 2;
    sbit  SE26_bit at LCDSE3.B2;
    const register unsigned short int SE27 = 3;
    sbit  SE27_bit at LCDSE3.B3;
    const register unsigned short int SE28 = 4;
    sbit  SE28_bit at LCDSE3.B4;
    const register unsigned short int SE29 = 5;
    sbit  SE29_bit at LCDSE3.B5;
    const register unsigned short int SE30 = 6;
    sbit  SE30_bit at LCDSE3.B6;
    const register unsigned short int SE31 = 7;
    sbit  SE31_bit at LCDSE3.B7;

sfr unsigned short volatile LCDSE4           absolute 0x1D12;
    const register unsigned short int SE32 = 0;
    sbit  SE32_bit at LCDSE4.B0;
    const register unsigned short int SE33 = 1;
    sbit  SE33_bit at LCDSE4.B1;
    const register unsigned short int SE34 = 2;
    sbit  SE34_bit at LCDSE4.B2;
    const register unsigned short int SE35 = 3;
    sbit  SE35_bit at LCDSE4.B3;
    const register unsigned short int SE36 = 4;
    sbit  SE36_bit at LCDSE4.B4;
    const register unsigned short int SE37 = 5;
    sbit  SE37_bit at LCDSE4.B5;
    const register unsigned short int SE38 = 6;
    sbit  SE38_bit at LCDSE4.B6;
    const register unsigned short int SE39 = 7;
    sbit  SE39_bit at LCDSE4.B7;

sfr unsigned short volatile LCDSE5           absolute 0x1D13;
    const register unsigned short int SE40 = 0;
    sbit  SE40_bit at LCDSE5.B0;
    const register unsigned short int SE41 = 1;
    sbit  SE41_bit at LCDSE5.B1;
    const register unsigned short int SE42 = 2;
    sbit  SE42_bit at LCDSE5.B2;
    const register unsigned short int SE43 = 3;
    sbit  SE43_bit at LCDSE5.B3;
    const register unsigned short int SE44 = 4;
    sbit  SE44_bit at LCDSE5.B4;
    const register unsigned short int SE45 = 5;
    sbit  SE45_bit at LCDSE5.B5;
    const register unsigned short int SE46 = 6;
    sbit  SE46_bit at LCDSE5.B6;
    const register unsigned short int SE47 = 7;
    sbit  SE47_bit at LCDSE5.B7;

sfr unsigned short volatile LCDVCON1         absolute 0x1D14;
    const register unsigned short int BIAS0 = 0;
    sbit  BIAS0_bit at LCDVCON1.B0;
    const register unsigned short int BIAS1 = 1;
    sbit  BIAS1_bit at LCDVCON1.B1;
    const register unsigned short int BIAS2 = 2;
    sbit  BIAS2_bit at LCDVCON1.B2;
    const register unsigned short int EN5V = 6;
    sbit  EN5V_bit at LCDVCON1.B6;
    const register unsigned short int LPEN = 7;
    sbit  LPEN_bit at LCDVCON1.B7;

sfr unsigned short volatile LCDVCON2         absolute 0x1D15;
    const register unsigned short int LCDVSRC0 = 0;
    sbit  LCDVSRC0_bit at LCDVCON2.B0;
    const register unsigned short int LCDVSRC1 = 1;
    sbit  LCDVSRC1_bit at LCDVCON2.B1;
    const register unsigned short int LCDVSRC2 = 2;
    sbit  LCDVSRC2_bit at LCDVCON2.B2;
    const register unsigned short int LCDVSRC3 = 3;
    sbit  LCDVSRC3_bit at LCDVCON2.B3;
    const register unsigned short int CPWDT = 7;
    sbit  CPWDT_bit at LCDVCON2.B7;

sfr unsigned short volatile LCDREF           absolute 0x1D16;
    const register unsigned short int LCDCST0 = 0;
    sbit  LCDCST0_bit at LCDREF.B0;
    const register unsigned short int LCDCST1 = 1;
    sbit  LCDCST1_bit at LCDREF.B1;
    const register unsigned short int LCDCST2 = 2;
    sbit  LCDCST2_bit at LCDREF.B2;

sfr unsigned short volatile LCDRL            absolute 0x1D17;
    const register unsigned short int LRLAT0 = 0;
    sbit  LRLAT0_bit at LCDRL.B0;
    const register unsigned short int LRLAT1 = 1;
    sbit  LRLAT1_bit at LCDRL.B1;
    const register unsigned short int LRLAT2 = 2;
    sbit  LRLAT2_bit at LCDRL.B2;
    const register unsigned short int LCDIRI = 3;
    sbit  LCDIRI_bit at LCDRL.B3;
    const register unsigned short int LRLBP0 = 4;
    sbit  LRLBP0_bit at LCDRL.B4;
    const register unsigned short int LRLBP1 = 5;
    sbit  LRLBP1_bit at LCDRL.B5;
    const register unsigned short int LRLAP0 = 6;
    sbit  LRLAP0_bit at LCDRL.B6;
    const register unsigned short int LRLAP1 = 7;
    sbit  LRLAP1_bit at LCDRL.B7;

sfr unsigned short volatile LCDDATA0         absolute 0x1D18;
    const register unsigned short int S00C0 = 0;
    sbit  S00C0_bit at LCDDATA0.B0;
    const register unsigned short int S01C0 = 1;
    sbit  S01C0_bit at LCDDATA0.B1;
    const register unsigned short int S02C0 = 2;
    sbit  S02C0_bit at LCDDATA0.B2;
    const register unsigned short int S03C0 = 3;
    sbit  S03C0_bit at LCDDATA0.B3;
    const register unsigned short int S04C0 = 4;
    sbit  S04C0_bit at LCDDATA0.B4;
    const register unsigned short int S05C0 = 5;
    sbit  S05C0_bit at LCDDATA0.B5;
    const register unsigned short int S06C0 = 6;
    sbit  S06C0_bit at LCDDATA0.B6;
    const register unsigned short int S07C0 = 7;
    sbit  S07C0_bit at LCDDATA0.B7;

sfr unsigned short volatile LCDDATA1         absolute 0x1D19;
    const register unsigned short int S08C0 = 0;
    sbit  S08C0_bit at LCDDATA1.B0;
    const register unsigned short int S09C0 = 1;
    sbit  S09C0_bit at LCDDATA1.B1;
    const register unsigned short int S10C0 = 2;
    sbit  S10C0_bit at LCDDATA1.B2;
    const register unsigned short int S11C0 = 3;
    sbit  S11C0_bit at LCDDATA1.B3;
    const register unsigned short int S12C0 = 4;
    sbit  S12C0_bit at LCDDATA1.B4;
    const register unsigned short int S13C0 = 5;
    sbit  S13C0_bit at LCDDATA1.B5;
    const register unsigned short int S14C0 = 6;
    sbit  S14C0_bit at LCDDATA1.B6;
    const register unsigned short int S15C0 = 7;
    sbit  S15C0_bit at LCDDATA1.B7;

sfr unsigned short volatile LCDDATA2         absolute 0x1D1A;
    const register unsigned short int S16C0 = 0;
    sbit  S16C0_bit at LCDDATA2.B0;
    const register unsigned short int S17C0 = 1;
    sbit  S17C0_bit at LCDDATA2.B1;
    const register unsigned short int S18C0 = 2;
    sbit  S18C0_bit at LCDDATA2.B2;
    const register unsigned short int S19C0 = 3;
    sbit  S19C0_bit at LCDDATA2.B3;
    const register unsigned short int S20C0 = 4;
    sbit  S20C0_bit at LCDDATA2.B4;
    const register unsigned short int S21C0 = 5;
    sbit  S21C0_bit at LCDDATA2.B5;
    const register unsigned short int S22C0 = 6;
    sbit  S22C0_bit at LCDDATA2.B6;
    const register unsigned short int S23C0 = 7;
    sbit  S23C0_bit at LCDDATA2.B7;

sfr unsigned short volatile LCDDATA3         absolute 0x1D1B;
    const register unsigned short int S24C0 = 0;
    sbit  S24C0_bit at LCDDATA3.B0;
    const register unsigned short int S25C0 = 1;
    sbit  S25C0_bit at LCDDATA3.B1;
    const register unsigned short int S26C0 = 2;
    sbit  S26C0_bit at LCDDATA3.B2;
    const register unsigned short int S27C0 = 3;
    sbit  S27C0_bit at LCDDATA3.B3;
    const register unsigned short int S28C0 = 4;
    sbit  S28C0_bit at LCDDATA3.B4;
    const register unsigned short int S29C0 = 5;
    sbit  S29C0_bit at LCDDATA3.B5;
    const register unsigned short int S30C0 = 6;
    sbit  S30C0_bit at LCDDATA3.B6;
    const register unsigned short int S31C0 = 7;
    sbit  S31C0_bit at LCDDATA3.B7;

sfr unsigned short volatile LCDDATA4         absolute 0x1D1C;
    const register unsigned short int S32C0 = 0;
    sbit  S32C0_bit at LCDDATA4.B0;
    const register unsigned short int S33C0 = 1;
    sbit  S33C0_bit at LCDDATA4.B1;
    const register unsigned short int S34C0 = 2;
    sbit  S34C0_bit at LCDDATA4.B2;
    const register unsigned short int S35C0 = 3;
    sbit  S35C0_bit at LCDDATA4.B3;
    const register unsigned short int S36C0 = 4;
    sbit  S36C0_bit at LCDDATA4.B4;
    const register unsigned short int S37C0 = 5;
    sbit  S37C0_bit at LCDDATA4.B5;
    const register unsigned short int S38C0 = 6;
    sbit  S38C0_bit at LCDDATA4.B6;
    const register unsigned short int S39C0 = 7;
    sbit  S39C0_bit at LCDDATA4.B7;

sfr unsigned short volatile LCDDATA5         absolute 0x1D1D;
    const register unsigned short int S40C0 = 0;
    sbit  S40C0_bit at LCDDATA5.B0;
    const register unsigned short int S41C0 = 1;
    sbit  S41C0_bit at LCDDATA5.B1;
    const register unsigned short int S42C0 = 2;
    sbit  S42C0_bit at LCDDATA5.B2;
    const register unsigned short int S43C0 = 3;
    sbit  S43C0_bit at LCDDATA5.B3;
    const register unsigned short int S44C0 = 4;
    sbit  S44C0_bit at LCDDATA5.B4;
    const register unsigned short int S45C0 = 5;
    sbit  S45C0_bit at LCDDATA5.B5;

sfr unsigned short volatile LCDDATA6         absolute 0x1D1E;
    const register unsigned short int S00C1 = 0;
    sbit  S00C1_bit at LCDDATA6.B0;
    const register unsigned short int S01C1 = 1;
    sbit  S01C1_bit at LCDDATA6.B1;
    const register unsigned short int S02C1 = 2;
    sbit  S02C1_bit at LCDDATA6.B2;
    const register unsigned short int S03C1 = 3;
    sbit  S03C1_bit at LCDDATA6.B3;
    const register unsigned short int S04C1 = 4;
    sbit  S04C1_bit at LCDDATA6.B4;
    const register unsigned short int S05C1 = 5;
    sbit  S05C1_bit at LCDDATA6.B5;
    const register unsigned short int S06C1 = 6;
    sbit  S06C1_bit at LCDDATA6.B6;
    const register unsigned short int S07C1 = 7;
    sbit  S07C1_bit at LCDDATA6.B7;

sfr unsigned short volatile LCDDATA7         absolute 0x1D1F;
    const register unsigned short int S08C1 = 0;
    sbit  S08C1_bit at LCDDATA7.B0;
    const register unsigned short int S09C1 = 1;
    sbit  S09C1_bit at LCDDATA7.B1;
    const register unsigned short int S10C1 = 2;
    sbit  S10C1_bit at LCDDATA7.B2;
    const register unsigned short int S11C1 = 3;
    sbit  S11C1_bit at LCDDATA7.B3;
    const register unsigned short int S12C1 = 4;
    sbit  S12C1_bit at LCDDATA7.B4;
    const register unsigned short int S13C1 = 5;
    sbit  S13C1_bit at LCDDATA7.B5;
    const register unsigned short int S14C1 = 6;
    sbit  S14C1_bit at LCDDATA7.B6;
    const register unsigned short int S15C1 = 7;
    sbit  S15C1_bit at LCDDATA7.B7;

sfr unsigned short volatile LCDDATA8         absolute 0x1D20;
    const register unsigned short int S16C1 = 0;
    sbit  S16C1_bit at LCDDATA8.B0;
    const register unsigned short int S17C1 = 1;
    sbit  S17C1_bit at LCDDATA8.B1;
    const register unsigned short int S18C1 = 2;
    sbit  S18C1_bit at LCDDATA8.B2;
    const register unsigned short int S19C1 = 3;
    sbit  S19C1_bit at LCDDATA8.B3;
    const register unsigned short int S20C1 = 4;
    sbit  S20C1_bit at LCDDATA8.B4;
    const register unsigned short int S21C1 = 5;
    sbit  S21C1_bit at LCDDATA8.B5;
    const register unsigned short int S22C1 = 6;
    sbit  S22C1_bit at LCDDATA8.B6;
    const register unsigned short int S23C1 = 7;
    sbit  S23C1_bit at LCDDATA8.B7;

sfr unsigned short volatile LCDDATA9         absolute 0x1D21;
    const register unsigned short int S24C1 = 0;
    sbit  S24C1_bit at LCDDATA9.B0;
    const register unsigned short int S25C1 = 1;
    sbit  S25C1_bit at LCDDATA9.B1;
    const register unsigned short int S26C1 = 2;
    sbit  S26C1_bit at LCDDATA9.B2;
    const register unsigned short int S27C1 = 3;
    sbit  S27C1_bit at LCDDATA9.B3;
    const register unsigned short int S28C1 = 4;
    sbit  S28C1_bit at LCDDATA9.B4;
    const register unsigned short int S29C1 = 5;
    sbit  S29C1_bit at LCDDATA9.B5;
    const register unsigned short int S30C1 = 6;
    sbit  S30C1_bit at LCDDATA9.B6;
    const register unsigned short int S31C1 = 7;
    sbit  S31C1_bit at LCDDATA9.B7;

sfr unsigned short volatile LCDDATA10        absolute 0x1D22;
    const register unsigned short int S32C1 = 0;
    sbit  S32C1_bit at LCDDATA10.B0;
    const register unsigned short int S33C1 = 1;
    sbit  S33C1_bit at LCDDATA10.B1;
    const register unsigned short int S34C1 = 2;
    sbit  S34C1_bit at LCDDATA10.B2;
    const register unsigned short int S35C1 = 3;
    sbit  S35C1_bit at LCDDATA10.B3;
    const register unsigned short int S36C1 = 4;
    sbit  S36C1_bit at LCDDATA10.B4;
    const register unsigned short int S37C1 = 5;
    sbit  S37C1_bit at LCDDATA10.B5;
    const register unsigned short int S38C1 = 6;
    sbit  S38C1_bit at LCDDATA10.B6;
    const register unsigned short int S39C1 = 7;
    sbit  S39C1_bit at LCDDATA10.B7;

sfr unsigned short volatile LCDDATA11        absolute 0x1D23;
    const register unsigned short int S40C1 = 0;
    sbit  S40C1_bit at LCDDATA11.B0;
    const register unsigned short int S41C1 = 1;
    sbit  S41C1_bit at LCDDATA11.B1;
    const register unsigned short int S42C1 = 2;
    sbit  S42C1_bit at LCDDATA11.B2;
    const register unsigned short int S43C1 = 3;
    sbit  S43C1_bit at LCDDATA11.B3;
    const register unsigned short int S44C1 = 4;
    sbit  S44C1_bit at LCDDATA11.B4;
    const register unsigned short int S45C1 = 5;
    sbit  S45C1_bit at LCDDATA11.B5;

sfr unsigned short volatile LCDDATA12        absolute 0x1D24;
    const register unsigned short int S00C2 = 0;
    sbit  S00C2_bit at LCDDATA12.B0;
    const register unsigned short int S01C2 = 1;
    sbit  S01C2_bit at LCDDATA12.B1;
    const register unsigned short int S02C2 = 2;
    sbit  S02C2_bit at LCDDATA12.B2;
    const register unsigned short int S03C2 = 3;
    sbit  S03C2_bit at LCDDATA12.B3;
    const register unsigned short int S04C2 = 4;
    sbit  S04C2_bit at LCDDATA12.B4;
    const register unsigned short int S05C2 = 5;
    sbit  S05C2_bit at LCDDATA12.B5;
    const register unsigned short int S06C2 = 6;
    sbit  S06C2_bit at LCDDATA12.B6;
    const register unsigned short int S07C2 = 7;
    sbit  S07C2_bit at LCDDATA12.B7;

sfr unsigned short volatile LCDDATA13        absolute 0x1D25;
    const register unsigned short int S08C2 = 0;
    sbit  S08C2_bit at LCDDATA13.B0;
    const register unsigned short int S09C2 = 1;
    sbit  S09C2_bit at LCDDATA13.B1;
    const register unsigned short int S10C2 = 2;
    sbit  S10C2_bit at LCDDATA13.B2;
    const register unsigned short int S11C2 = 3;
    sbit  S11C2_bit at LCDDATA13.B3;
    const register unsigned short int S12C2 = 4;
    sbit  S12C2_bit at LCDDATA13.B4;
    const register unsigned short int S13C2 = 5;
    sbit  S13C2_bit at LCDDATA13.B5;
    const register unsigned short int S14C2 = 6;
    sbit  S14C2_bit at LCDDATA13.B6;
    const register unsigned short int S15C2 = 7;
    sbit  S15C2_bit at LCDDATA13.B7;

sfr unsigned short volatile LCDDATA14        absolute 0x1D26;
    const register unsigned short int S16C2 = 0;
    sbit  S16C2_bit at LCDDATA14.B0;
    const register unsigned short int S17C2 = 1;
    sbit  S17C2_bit at LCDDATA14.B1;
    const register unsigned short int S18C2 = 2;
    sbit  S18C2_bit at LCDDATA14.B2;
    const register unsigned short int S19C2 = 3;
    sbit  S19C2_bit at LCDDATA14.B3;
    const register unsigned short int S20C2 = 4;
    sbit  S20C2_bit at LCDDATA14.B4;
    const register unsigned short int S21C2 = 5;
    sbit  S21C2_bit at LCDDATA14.B5;
    const register unsigned short int S22C2 = 6;
    sbit  S22C2_bit at LCDDATA14.B6;
    const register unsigned short int S23C2 = 7;
    sbit  S23C2_bit at LCDDATA14.B7;

sfr unsigned short volatile LCDDATA15        absolute 0x1D27;
    const register unsigned short int S24C2 = 0;
    sbit  S24C2_bit at LCDDATA15.B0;
    const register unsigned short int S25C2 = 1;
    sbit  S25C2_bit at LCDDATA15.B1;
    const register unsigned short int S26C2 = 2;
    sbit  S26C2_bit at LCDDATA15.B2;
    const register unsigned short int S27C2 = 3;
    sbit  S27C2_bit at LCDDATA15.B3;
    const register unsigned short int S28C2 = 4;
    sbit  S28C2_bit at LCDDATA15.B4;
    const register unsigned short int S29C2 = 5;
    sbit  S29C2_bit at LCDDATA15.B5;
    const register unsigned short int S30C2 = 6;
    sbit  S30C2_bit at LCDDATA15.B6;
    const register unsigned short int S31C2 = 7;
    sbit  S31C2_bit at LCDDATA15.B7;

sfr unsigned short volatile LCDDATA16        absolute 0x1D28;
    const register unsigned short int S32C2 = 0;
    sbit  S32C2_bit at LCDDATA16.B0;
    const register unsigned short int S33C2 = 1;
    sbit  S33C2_bit at LCDDATA16.B1;
    const register unsigned short int S34C2 = 2;
    sbit  S34C2_bit at LCDDATA16.B2;
    const register unsigned short int S35C2 = 3;
    sbit  S35C2_bit at LCDDATA16.B3;
    const register unsigned short int S36C2 = 4;
    sbit  S36C2_bit at LCDDATA16.B4;
    const register unsigned short int S37C2 = 5;
    sbit  S37C2_bit at LCDDATA16.B5;
    const register unsigned short int S38C2 = 6;
    sbit  S38C2_bit at LCDDATA16.B6;
    const register unsigned short int S39C2 = 7;
    sbit  S39C2_bit at LCDDATA16.B7;

sfr unsigned short volatile LCDDATA17        absolute 0x1D29;
    const register unsigned short int S40C2 = 0;
    sbit  S40C2_bit at LCDDATA17.B0;
    const register unsigned short int S41C2 = 1;
    sbit  S41C2_bit at LCDDATA17.B1;
    const register unsigned short int S42C2 = 2;
    sbit  S42C2_bit at LCDDATA17.B2;
    const register unsigned short int S43C2 = 3;
    sbit  S43C2_bit at LCDDATA17.B3;
    const register unsigned short int S44C2 = 4;
    sbit  S44C2_bit at LCDDATA17.B4;
    const register unsigned short int S45C2 = 5;
    sbit  S45C2_bit at LCDDATA17.B5;

sfr unsigned short volatile LCDDATA18        absolute 0x1D2A;
    const register unsigned short int S00C3 = 0;
    sbit  S00C3_bit at LCDDATA18.B0;
    const register unsigned short int S01C3 = 1;
    sbit  S01C3_bit at LCDDATA18.B1;
    const register unsigned short int S02C3 = 2;
    sbit  S02C3_bit at LCDDATA18.B2;
    const register unsigned short int S03C3 = 3;
    sbit  S03C3_bit at LCDDATA18.B3;
    const register unsigned short int S04C3 = 4;
    sbit  S04C3_bit at LCDDATA18.B4;
    const register unsigned short int S05C3 = 5;
    sbit  S05C3_bit at LCDDATA18.B5;
    const register unsigned short int S06C3 = 6;
    sbit  S06C3_bit at LCDDATA18.B6;
    const register unsigned short int S07C3 = 7;
    sbit  S07C3_bit at LCDDATA18.B7;

sfr unsigned short volatile LCDDATA19        absolute 0x1D2B;
    const register unsigned short int S08C3 = 0;
    sbit  S08C3_bit at LCDDATA19.B0;
    const register unsigned short int S09C3 = 1;
    sbit  S09C3_bit at LCDDATA19.B1;
    const register unsigned short int S10C3 = 2;
    sbit  S10C3_bit at LCDDATA19.B2;
    const register unsigned short int S11C3 = 3;
    sbit  S11C3_bit at LCDDATA19.B3;
    const register unsigned short int S12C3 = 4;
    sbit  S12C3_bit at LCDDATA19.B4;
    const register unsigned short int S13C3 = 5;
    sbit  S13C3_bit at LCDDATA19.B5;
    const register unsigned short int S14C3 = 6;
    sbit  S14C3_bit at LCDDATA19.B6;
    const register unsigned short int S15C3 = 7;
    sbit  S15C3_bit at LCDDATA19.B7;

sfr unsigned short volatile LCDDATA20        absolute 0x1D2C;
    const register unsigned short int S16C3 = 0;
    sbit  S16C3_bit at LCDDATA20.B0;
    const register unsigned short int S17C3 = 1;
    sbit  S17C3_bit at LCDDATA20.B1;
    const register unsigned short int S18C3 = 2;
    sbit  S18C3_bit at LCDDATA20.B2;
    const register unsigned short int S19C3 = 3;
    sbit  S19C3_bit at LCDDATA20.B3;
    const register unsigned short int S20C3 = 4;
    sbit  S20C3_bit at LCDDATA20.B4;
    const register unsigned short int S21C3 = 5;
    sbit  S21C3_bit at LCDDATA20.B5;
    const register unsigned short int S22C3 = 6;
    sbit  S22C3_bit at LCDDATA20.B6;
    const register unsigned short int S23C3 = 7;
    sbit  S23C3_bit at LCDDATA20.B7;

sfr unsigned short volatile LCDDATA21        absolute 0x1D2D;
    const register unsigned short int S24C3 = 0;
    sbit  S24C3_bit at LCDDATA21.B0;
    const register unsigned short int S25C3 = 1;
    sbit  S25C3_bit at LCDDATA21.B1;
    const register unsigned short int S26C3 = 2;
    sbit  S26C3_bit at LCDDATA21.B2;
    const register unsigned short int S27C3 = 3;
    sbit  S27C3_bit at LCDDATA21.B3;
    const register unsigned short int S28C3 = 4;
    sbit  S28C3_bit at LCDDATA21.B4;
    const register unsigned short int S29C3 = 5;
    sbit  S29C3_bit at LCDDATA21.B5;
    const register unsigned short int S30C3 = 6;
    sbit  S30C3_bit at LCDDATA21.B6;
    const register unsigned short int S31C3 = 7;
    sbit  S31C3_bit at LCDDATA21.B7;

sfr unsigned short volatile LCDDATA22        absolute 0x1D2E;
    const register unsigned short int S32C3 = 0;
    sbit  S32C3_bit at LCDDATA22.B0;
    const register unsigned short int S33C3 = 1;
    sbit  S33C3_bit at LCDDATA22.B1;
    const register unsigned short int S34C3 = 2;
    sbit  S34C3_bit at LCDDATA22.B2;
    const register unsigned short int S35C3 = 3;
    sbit  S35C3_bit at LCDDATA22.B3;
    const register unsigned short int S36C3 = 4;
    sbit  S36C3_bit at LCDDATA22.B4;
    const register unsigned short int S37C3 = 5;
    sbit  S37C3_bit at LCDDATA22.B5;
    const register unsigned short int S38C3 = 6;
    sbit  S38C3_bit at LCDDATA22.B6;
    const register unsigned short int S39C3 = 7;
    sbit  S39C3_bit at LCDDATA22.B7;

sfr unsigned short volatile LCDDATA23        absolute 0x1D2F;
    const register unsigned short int S40C3 = 0;
    sbit  S40C3_bit at LCDDATA23.B0;
    const register unsigned short int S41C3 = 1;
    sbit  S41C3_bit at LCDDATA23.B1;
    const register unsigned short int S42C3 = 2;
    sbit  S42C3_bit at LCDDATA23.B2;
    const register unsigned short int S43C3 = 3;
    sbit  S43C3_bit at LCDDATA23.B3;
    const register unsigned short int S44C3 = 4;
    sbit  S44C3_bit at LCDDATA23.B4;
    const register unsigned short int S45C3 = 5;
    sbit  S45C3_bit at LCDDATA23.B5;

sfr unsigned short volatile LCDDATA24        absolute 0x1D30;
    const register unsigned short int S00C4 = 0;
    sbit  S00C4_bit at LCDDATA24.B0;
    const register unsigned short int S01C4 = 1;
    sbit  S01C4_bit at LCDDATA24.B1;
    const register unsigned short int S02C4 = 2;
    sbit  S02C4_bit at LCDDATA24.B2;
    const register unsigned short int S03C4 = 3;
    sbit  S03C4_bit at LCDDATA24.B3;
    const register unsigned short int S04C4 = 4;
    sbit  S04C4_bit at LCDDATA24.B4;
    const register unsigned short int S05C4 = 5;
    sbit  S05C4_bit at LCDDATA24.B5;
    const register unsigned short int S06C4 = 6;
    sbit  S06C4_bit at LCDDATA24.B6;
    const register unsigned short int S07C4 = 7;
    sbit  S07C4_bit at LCDDATA24.B7;

sfr unsigned short volatile LCDDATA25        absolute 0x1D31;
    const register unsigned short int S08C4 = 0;
    sbit  S08C4_bit at LCDDATA25.B0;
    const register unsigned short int S09C4 = 1;
    sbit  S09C4_bit at LCDDATA25.B1;
    const register unsigned short int S10C4 = 2;
    sbit  S10C4_bit at LCDDATA25.B2;
    const register unsigned short int S11C4 = 3;
    sbit  S11C4_bit at LCDDATA25.B3;
    const register unsigned short int S12C4 = 4;
    sbit  S12C4_bit at LCDDATA25.B4;
    const register unsigned short int S13C4 = 5;
    sbit  S13C4_bit at LCDDATA25.B5;
    const register unsigned short int S14C4 = 6;
    sbit  S14C4_bit at LCDDATA25.B6;
    const register unsigned short int S15C4 = 7;
    sbit  S15C4_bit at LCDDATA25.B7;

sfr unsigned short volatile LCDDATA26        absolute 0x1D32;
    const register unsigned short int S16C4 = 0;
    sbit  S16C4_bit at LCDDATA26.B0;
    const register unsigned short int S17C4 = 1;
    sbit  S17C4_bit at LCDDATA26.B1;
    const register unsigned short int S18C4 = 2;
    sbit  S18C4_bit at LCDDATA26.B2;
    const register unsigned short int S19C4 = 3;
    sbit  S19C4_bit at LCDDATA26.B3;
    const register unsigned short int S20C4 = 4;
    sbit  S20C4_bit at LCDDATA26.B4;
    const register unsigned short int S21C4 = 5;
    sbit  S21C4_bit at LCDDATA26.B5;
    const register unsigned short int S22C4 = 6;
    sbit  S22C4_bit at LCDDATA26.B6;
    const register unsigned short int S23C4 = 7;
    sbit  S23C4_bit at LCDDATA26.B7;

sfr unsigned short volatile LCDDATA27        absolute 0x1D33;
    const register unsigned short int S24C4 = 0;
    sbit  S24C4_bit at LCDDATA27.B0;
    const register unsigned short int S25C4 = 1;
    sbit  S25C4_bit at LCDDATA27.B1;
    const register unsigned short int S26C4 = 2;
    sbit  S26C4_bit at LCDDATA27.B2;
    const register unsigned short int S27C4 = 3;
    sbit  S27C4_bit at LCDDATA27.B3;
    const register unsigned short int S28C4 = 4;
    sbit  S28C4_bit at LCDDATA27.B4;
    const register unsigned short int S29C4 = 5;
    sbit  S29C4_bit at LCDDATA27.B5;
    const register unsigned short int S30C4 = 6;
    sbit  S30C4_bit at LCDDATA27.B6;
    const register unsigned short int S31C4 = 7;
    sbit  S31C4_bit at LCDDATA27.B7;

sfr unsigned short volatile LCDDATA28        absolute 0x1D34;
    const register unsigned short int S32C4 = 0;
    sbit  S32C4_bit at LCDDATA28.B0;
    const register unsigned short int S33C4 = 1;
    sbit  S33C4_bit at LCDDATA28.B1;
    const register unsigned short int S34C4 = 2;
    sbit  S34C4_bit at LCDDATA28.B2;
    const register unsigned short int S35C4 = 3;
    sbit  S35C4_bit at LCDDATA28.B3;
    const register unsigned short int S36C4 = 4;
    sbit  S36C4_bit at LCDDATA28.B4;
    const register unsigned short int S37C4 = 5;
    sbit  S37C4_bit at LCDDATA28.B5;
    const register unsigned short int S38C4 = 6;
    sbit  S38C4_bit at LCDDATA28.B6;
    const register unsigned short int S39C4 = 7;
    sbit  S39C4_bit at LCDDATA28.B7;

sfr unsigned short volatile LCDDATA29        absolute 0x1D35;
    const register unsigned short int S40C4 = 0;
    sbit  S40C4_bit at LCDDATA29.B0;
    const register unsigned short int S41C4 = 1;
    sbit  S41C4_bit at LCDDATA29.B1;
    const register unsigned short int S42C4 = 2;
    sbit  S42C4_bit at LCDDATA29.B2;
    const register unsigned short int S43C4 = 3;
    sbit  S43C4_bit at LCDDATA29.B3;
    const register unsigned short int S44C4 = 4;
    sbit  S44C4_bit at LCDDATA29.B4;
    const register unsigned short int S45C4 = 5;
    sbit  S45C4_bit at LCDDATA29.B5;

sfr unsigned short volatile LCDDATA30        absolute 0x1D36;
    const register unsigned short int S00C5 = 0;
    sbit  S00C5_bit at LCDDATA30.B0;
    const register unsigned short int S01C5 = 1;
    sbit  S01C5_bit at LCDDATA30.B1;
    const register unsigned short int S02C5 = 2;
    sbit  S02C5_bit at LCDDATA30.B2;
    const register unsigned short int S03C5 = 3;
    sbit  S03C5_bit at LCDDATA30.B3;
    const register unsigned short int S04C5 = 4;
    sbit  S04C5_bit at LCDDATA30.B4;
    const register unsigned short int S05C5 = 5;
    sbit  S05C5_bit at LCDDATA30.B5;
    const register unsigned short int S06C5 = 6;
    sbit  S06C5_bit at LCDDATA30.B6;
    const register unsigned short int S07C5 = 7;
    sbit  S07C5_bit at LCDDATA30.B7;

sfr unsigned short volatile LCDDATA31        absolute 0x1D37;
    const register unsigned short int S08C5 = 0;
    sbit  S08C5_bit at LCDDATA31.B0;
    const register unsigned short int S09C5 = 1;
    sbit  S09C5_bit at LCDDATA31.B1;
    const register unsigned short int S10C5 = 2;
    sbit  S10C5_bit at LCDDATA31.B2;
    const register unsigned short int S11C5 = 3;
    sbit  S11C5_bit at LCDDATA31.B3;
    const register unsigned short int S12C5 = 4;
    sbit  S12C5_bit at LCDDATA31.B4;
    const register unsigned short int S13C5 = 5;
    sbit  S13C5_bit at LCDDATA31.B5;
    const register unsigned short int S14C5 = 6;
    sbit  S14C5_bit at LCDDATA31.B6;
    const register unsigned short int S15C5 = 7;
    sbit  S15C5_bit at LCDDATA31.B7;

sfr unsigned short volatile LCDDATA32        absolute 0x1D38;
    const register unsigned short int S16C5 = 0;
    sbit  S16C5_bit at LCDDATA32.B0;
    const register unsigned short int S17C5 = 1;
    sbit  S17C5_bit at LCDDATA32.B1;
    const register unsigned short int S18C5 = 2;
    sbit  S18C5_bit at LCDDATA32.B2;
    const register unsigned short int S19C5 = 3;
    sbit  S19C5_bit at LCDDATA32.B3;
    const register unsigned short int S20C5 = 4;
    sbit  S20C5_bit at LCDDATA32.B4;
    const register unsigned short int S21C5 = 5;
    sbit  S21C5_bit at LCDDATA32.B5;
    const register unsigned short int S22C5 = 6;
    sbit  S22C5_bit at LCDDATA32.B6;
    const register unsigned short int S23C5 = 7;
    sbit  S23C5_bit at LCDDATA32.B7;

sfr unsigned short volatile LCDDATA33        absolute 0x1D39;
    const register unsigned short int S24C5 = 0;
    sbit  S24C5_bit at LCDDATA33.B0;
    const register unsigned short int S25C5 = 1;
    sbit  S25C5_bit at LCDDATA33.B1;
    const register unsigned short int S26C5 = 2;
    sbit  S26C5_bit at LCDDATA33.B2;
    const register unsigned short int S27C5 = 3;
    sbit  S27C5_bit at LCDDATA33.B3;
    const register unsigned short int S28C5 = 4;
    sbit  S28C5_bit at LCDDATA33.B4;
    const register unsigned short int S29C5 = 5;
    sbit  S29C5_bit at LCDDATA33.B5;
    const register unsigned short int S30C5 = 6;
    sbit  S30C5_bit at LCDDATA33.B6;
    const register unsigned short int S31C5 = 7;
    sbit  S31C5_bit at LCDDATA33.B7;

sfr unsigned short volatile LCDDATA34        absolute 0x1D3A;
    const register unsigned short int S32C5 = 0;
    sbit  S32C5_bit at LCDDATA34.B0;
    const register unsigned short int S33C5 = 1;
    sbit  S33C5_bit at LCDDATA34.B1;
    const register unsigned short int S34C5 = 2;
    sbit  S34C5_bit at LCDDATA34.B2;
    const register unsigned short int S35C5 = 3;
    sbit  S35C5_bit at LCDDATA34.B3;
    const register unsigned short int S36C5 = 4;
    sbit  S36C5_bit at LCDDATA34.B4;
    const register unsigned short int S37C5 = 5;
    sbit  S37C5_bit at LCDDATA34.B5;
    const register unsigned short int S38C5 = 6;
    sbit  S38C5_bit at LCDDATA34.B6;
    const register unsigned short int S39C5 = 7;
    sbit  S39C5_bit at LCDDATA34.B7;

sfr unsigned short volatile LCDDATA35        absolute 0x1D3B;
    const register unsigned short int S40C5 = 0;
    sbit  S40C5_bit at LCDDATA35.B0;
    const register unsigned short int S41C5 = 1;
    sbit  S41C5_bit at LCDDATA35.B1;
    const register unsigned short int S42C5 = 2;
    sbit  S42C5_bit at LCDDATA35.B2;
    const register unsigned short int S43C5 = 3;
    sbit  S43C5_bit at LCDDATA35.B3;
    const register unsigned short int S44C5 = 4;
    sbit  S44C5_bit at LCDDATA35.B4;
    const register unsigned short int S45C5 = 5;
    sbit  S45C5_bit at LCDDATA35.B5;

sfr unsigned short volatile LCDDATA36        absolute 0x1D3C;
    const register unsigned short int S00C6 = 0;
    sbit  S00C6_bit at LCDDATA36.B0;
    const register unsigned short int S01C6 = 1;
    sbit  S01C6_bit at LCDDATA36.B1;
    const register unsigned short int S02C6 = 2;
    sbit  S02C6_bit at LCDDATA36.B2;
    const register unsigned short int S03C6 = 3;
    sbit  S03C6_bit at LCDDATA36.B3;
    const register unsigned short int S04C6 = 4;
    sbit  S04C6_bit at LCDDATA36.B4;
    const register unsigned short int S05C6 = 5;
    sbit  S05C6_bit at LCDDATA36.B5;
    const register unsigned short int S06C6 = 6;
    sbit  S06C6_bit at LCDDATA36.B6;
    const register unsigned short int S07C6 = 7;
    sbit  S07C6_bit at LCDDATA36.B7;

sfr unsigned short volatile LCDDATA37        absolute 0x1D3D;
    const register unsigned short int S08C6 = 0;
    sbit  S08C6_bit at LCDDATA37.B0;
    const register unsigned short int S09C6 = 1;
    sbit  S09C6_bit at LCDDATA37.B1;
    const register unsigned short int S10C6 = 2;
    sbit  S10C6_bit at LCDDATA37.B2;
    const register unsigned short int S11C6 = 3;
    sbit  S11C6_bit at LCDDATA37.B3;
    const register unsigned short int S12C6 = 4;
    sbit  S12C6_bit at LCDDATA37.B4;
    const register unsigned short int S13C6 = 5;
    sbit  S13C6_bit at LCDDATA37.B5;
    const register unsigned short int S14C6 = 6;
    sbit  S14C6_bit at LCDDATA37.B6;
    const register unsigned short int S15C6 = 7;
    sbit  S15C6_bit at LCDDATA37.B7;

sfr unsigned short volatile LCDDATA38        absolute 0x1D3E;
    const register unsigned short int S16C6 = 0;
    sbit  S16C6_bit at LCDDATA38.B0;
    const register unsigned short int S17C6 = 1;
    sbit  S17C6_bit at LCDDATA38.B1;
    const register unsigned short int S18C6 = 2;
    sbit  S18C6_bit at LCDDATA38.B2;
    const register unsigned short int S19C6 = 3;
    sbit  S19C6_bit at LCDDATA38.B3;
    const register unsigned short int S20C6 = 4;
    sbit  S20C6_bit at LCDDATA38.B4;
    const register unsigned short int S21C6 = 5;
    sbit  S21C6_bit at LCDDATA38.B5;
    const register unsigned short int S22C6 = 6;
    sbit  S22C6_bit at LCDDATA38.B6;
    const register unsigned short int S23C6 = 7;
    sbit  S23C6_bit at LCDDATA38.B7;

sfr unsigned short volatile LCDDATA39        absolute 0x1D3F;
    const register unsigned short int S24C6 = 0;
    sbit  S24C6_bit at LCDDATA39.B0;
    const register unsigned short int S25C6 = 1;
    sbit  S25C6_bit at LCDDATA39.B1;
    const register unsigned short int S26C6 = 2;
    sbit  S26C6_bit at LCDDATA39.B2;
    const register unsigned short int S27C6 = 3;
    sbit  S27C6_bit at LCDDATA39.B3;
    const register unsigned short int S28C6 = 4;
    sbit  S28C6_bit at LCDDATA39.B4;
    const register unsigned short int S29C6 = 5;
    sbit  S29C6_bit at LCDDATA39.B5;
    const register unsigned short int S30C6 = 6;
    sbit  S30C6_bit at LCDDATA39.B6;
    const register unsigned short int S31C6 = 7;
    sbit  S31C6_bit at LCDDATA39.B7;

sfr unsigned short volatile LCDDATA40        absolute 0x1D40;
    const register unsigned short int S32C6 = 0;
    sbit  S32C6_bit at LCDDATA40.B0;
    const register unsigned short int S33C6 = 1;
    sbit  S33C6_bit at LCDDATA40.B1;
    const register unsigned short int S34C6 = 2;
    sbit  S34C6_bit at LCDDATA40.B2;
    const register unsigned short int S35C6 = 3;
    sbit  S35C6_bit at LCDDATA40.B3;
    const register unsigned short int S36C6 = 4;
    sbit  S36C6_bit at LCDDATA40.B4;
    const register unsigned short int S37C6 = 5;
    sbit  S37C6_bit at LCDDATA40.B5;
    const register unsigned short int S38C6 = 6;
    sbit  S38C6_bit at LCDDATA40.B6;
    const register unsigned short int S39C6 = 7;
    sbit  S39C6_bit at LCDDATA40.B7;

sfr unsigned short volatile LCDDATA41        absolute 0x1D41;
    const register unsigned short int S40C6 = 0;
    sbit  S40C6_bit at LCDDATA41.B0;
    const register unsigned short int S41C6 = 1;
    sbit  S41C6_bit at LCDDATA41.B1;
    const register unsigned short int S42C6 = 2;
    sbit  S42C6_bit at LCDDATA41.B2;
    const register unsigned short int S43C6 = 3;
    sbit  S43C6_bit at LCDDATA41.B3;
    const register unsigned short int S44C6 = 4;
    sbit  S44C6_bit at LCDDATA41.B4;
    const register unsigned short int S45C6 = 5;
    sbit  S45C6_bit at LCDDATA41.B5;

sfr unsigned short volatile LCDDATA42        absolute 0x1D42;
    const register unsigned short int S00C7 = 0;
    sbit  S00C7_bit at LCDDATA42.B0;
    const register unsigned short int S01C7 = 1;
    sbit  S01C7_bit at LCDDATA42.B1;
    const register unsigned short int S02C7 = 2;
    sbit  S02C7_bit at LCDDATA42.B2;
    const register unsigned short int S03C7 = 3;
    sbit  S03C7_bit at LCDDATA42.B3;
    const register unsigned short int S04C7 = 4;
    sbit  S04C7_bit at LCDDATA42.B4;
    const register unsigned short int S05C7 = 5;
    sbit  S05C7_bit at LCDDATA42.B5;
    const register unsigned short int S06C7 = 6;
    sbit  S06C7_bit at LCDDATA42.B6;
    const register unsigned short int S07C7 = 7;
    sbit  S07C7_bit at LCDDATA42.B7;

sfr unsigned short volatile LCDDATA43        absolute 0x1D43;
    const register unsigned short int S08C7 = 0;
    sbit  S08C7_bit at LCDDATA43.B0;
    const register unsigned short int S09C7 = 1;
    sbit  S09C7_bit at LCDDATA43.B1;
    const register unsigned short int S10C7 = 2;
    sbit  S10C7_bit at LCDDATA43.B2;
    const register unsigned short int S11C7 = 3;
    sbit  S11C7_bit at LCDDATA43.B3;
    const register unsigned short int S12C7 = 4;
    sbit  S12C7_bit at LCDDATA43.B4;
    const register unsigned short int S13C7 = 5;
    sbit  S13C7_bit at LCDDATA43.B5;
    const register unsigned short int S14C7 = 6;
    sbit  S14C7_bit at LCDDATA43.B6;
    const register unsigned short int S15C7 = 7;
    sbit  S15C7_bit at LCDDATA43.B7;

sfr unsigned short volatile LCDDATA44        absolute 0x1D44;
    const register unsigned short int S16C7 = 0;
    sbit  S16C7_bit at LCDDATA44.B0;
    const register unsigned short int S17C7 = 1;
    sbit  S17C7_bit at LCDDATA44.B1;
    const register unsigned short int S18C7 = 2;
    sbit  S18C7_bit at LCDDATA44.B2;
    const register unsigned short int S19C7 = 3;
    sbit  S19C7_bit at LCDDATA44.B3;
    const register unsigned short int S20C7 = 4;
    sbit  S20C7_bit at LCDDATA44.B4;
    const register unsigned short int S21C7 = 5;
    sbit  S21C7_bit at LCDDATA44.B5;
    const register unsigned short int S22C7 = 6;
    sbit  S22C7_bit at LCDDATA44.B6;
    const register unsigned short int S23C7 = 7;
    sbit  S23C7_bit at LCDDATA44.B7;

sfr unsigned short volatile LCDDATA45        absolute 0x1D45;
    const register unsigned short int S24C7 = 0;
    sbit  S24C7_bit at LCDDATA45.B0;
    const register unsigned short int S25C7 = 1;
    sbit  S25C7_bit at LCDDATA45.B1;
    const register unsigned short int S26C7 = 2;
    sbit  S26C7_bit at LCDDATA45.B2;
    const register unsigned short int S27C7 = 3;
    sbit  S27C7_bit at LCDDATA45.B3;
    const register unsigned short int S28C7 = 4;
    sbit  S28C7_bit at LCDDATA45.B4;
    const register unsigned short int S29C7 = 5;
    sbit  S29C7_bit at LCDDATA45.B5;
    const register unsigned short int S30C7 = 6;
    sbit  S30C7_bit at LCDDATA45.B6;
    const register unsigned short int S31C7 = 7;
    sbit  S31C7_bit at LCDDATA45.B7;

sfr unsigned short volatile LCDDATA46        absolute 0x1D46;
    const register unsigned short int S32C7 = 0;
    sbit  S32C7_bit at LCDDATA46.B0;
    const register unsigned short int S33C7 = 1;
    sbit  S33C7_bit at LCDDATA46.B1;
    const register unsigned short int S34C7 = 2;
    sbit  S34C7_bit at LCDDATA46.B2;
    const register unsigned short int S35C7 = 3;
    sbit  S35C7_bit at LCDDATA46.B3;
    const register unsigned short int S36C7 = 4;
    sbit  S36C7_bit at LCDDATA46.B4;
    const register unsigned short int S37C7 = 5;
    sbit  S37C7_bit at LCDDATA46.B5;
    const register unsigned short int S38C7 = 6;
    sbit  S38C7_bit at LCDDATA46.B6;
    const register unsigned short int S39C7 = 7;
    sbit  S39C7_bit at LCDDATA46.B7;

sfr unsigned short volatile LCDDATA47        absolute 0x1D47;
    const register unsigned short int S40C7 = 0;
    sbit  S40C7_bit at LCDDATA47.B0;
    const register unsigned short int S41C7 = 1;
    sbit  S41C7_bit at LCDDATA47.B1;
    const register unsigned short int S42C7 = 2;
    sbit  S42C7_bit at LCDDATA47.B2;
    const register unsigned short int S43C7 = 3;
    sbit  S43C7_bit at LCDDATA47.B3;
    const register unsigned short int S44C7 = 4;
    sbit  S44C7_bit at LCDDATA47.B4;
    const register unsigned short int S45C7 = 5;
    sbit  S45C7_bit at LCDDATA47.B5;

sfr unsigned short volatile CLCDATA          absolute 0x1E0F;
    const register unsigned short int MLC1OUT = 0;
    sbit  MLC1OUT_bit at CLCDATA.B0;
    const register unsigned short int MLC2OUT = 1;
    sbit  MLC2OUT_bit at CLCDATA.B1;
    const register unsigned short int MLC3OUT = 2;
    sbit  MLC3OUT_bit at CLCDATA.B2;
    const register unsigned short int MLC4OUT = 3;
    sbit  MLC4OUT_bit at CLCDATA.B3;

sfr unsigned short volatile CLC1CON          absolute 0x1E10;
    const register unsigned short int LC1MODE0 = 0;
    sbit  LC1MODE0_bit at CLC1CON.B0;
    const register unsigned short int LC1MODE1 = 1;
    sbit  LC1MODE1_bit at CLC1CON.B1;
    const register unsigned short int LC1MODE2 = 2;
    sbit  LC1MODE2_bit at CLC1CON.B2;
    const register unsigned short int LC1INTN = 3;
    sbit  LC1INTN_bit at CLC1CON.B3;
    const register unsigned short int LC1INTP = 4;
    sbit  LC1INTP_bit at CLC1CON.B4;
    const register unsigned short int LC1OUT = 5;
    sbit  LC1OUT_bit at CLC1CON.B5;
    const register unsigned short int LC1EN = 7;
    sbit  LC1EN_bit at CLC1CON.B7;

sfr unsigned short volatile CLC1POL          absolute 0x1E11;
    const register unsigned short int LC1G1POL = 0;
    sbit  LC1G1POL_bit at CLC1POL.B0;
    const register unsigned short int LC1G2POL = 1;
    sbit  LC1G2POL_bit at CLC1POL.B1;
    const register unsigned short int LC1G3POL = 2;
    sbit  LC1G3POL_bit at CLC1POL.B2;
    const register unsigned short int LC1G4POL = 3;
    sbit  LC1G4POL_bit at CLC1POL.B3;
    const register unsigned short int LC1POL = 7;
    sbit  LC1POL_bit at CLC1POL.B7;

sfr unsigned short volatile CLC1SEL0         absolute 0x1E12;
    const register unsigned short int LC1D1S0 = 0;
    sbit  LC1D1S0_bit at CLC1SEL0.B0;
    const register unsigned short int LC1D1S1 = 1;
    sbit  LC1D1S1_bit at CLC1SEL0.B1;
    const register unsigned short int LC1D1S2 = 2;
    sbit  LC1D1S2_bit at CLC1SEL0.B2;
    const register unsigned short int LC1D1S3 = 3;
    sbit  LC1D1S3_bit at CLC1SEL0.B3;
    const register unsigned short int LC1D1S4 = 4;
    sbit  LC1D1S4_bit at CLC1SEL0.B4;
    const register unsigned short int LC1D1S5 = 5;
    sbit  LC1D1S5_bit at CLC1SEL0.B5;
    const register unsigned short int LC1D1S6 = 6;
    sbit  LC1D1S6_bit at CLC1SEL0.B6;
    const register unsigned short int LC1D1S7 = 7;
    sbit  LC1D1S7_bit at CLC1SEL0.B7;

sfr unsigned short volatile CLC1SEL1         absolute 0x1E13;
    const register unsigned short int LC1D2S0 = 0;
    sbit  LC1D2S0_bit at CLC1SEL1.B0;
    const register unsigned short int LC1D2S1 = 1;
    sbit  LC1D2S1_bit at CLC1SEL1.B1;
    const register unsigned short int LC1D2S2 = 2;
    sbit  LC1D2S2_bit at CLC1SEL1.B2;
    const register unsigned short int LC1D2S3 = 3;
    sbit  LC1D2S3_bit at CLC1SEL1.B3;
    const register unsigned short int LC1D2S4 = 4;
    sbit  LC1D2S4_bit at CLC1SEL1.B4;
    const register unsigned short int LC1D2S5 = 5;
    sbit  LC1D2S5_bit at CLC1SEL1.B5;
    const register unsigned short int LC1D2S6 = 6;
    sbit  LC1D2S6_bit at CLC1SEL1.B6;
    const register unsigned short int LC1D2S7 = 7;
    sbit  LC1D2S7_bit at CLC1SEL1.B7;

sfr unsigned short volatile CLC1SEL2         absolute 0x1E14;
    const register unsigned short int LC1D3S0 = 0;
    sbit  LC1D3S0_bit at CLC1SEL2.B0;
    const register unsigned short int LC1D3S1 = 1;
    sbit  LC1D3S1_bit at CLC1SEL2.B1;
    const register unsigned short int LC1D3S2 = 2;
    sbit  LC1D3S2_bit at CLC1SEL2.B2;
    const register unsigned short int LC1D3S3 = 3;
    sbit  LC1D3S3_bit at CLC1SEL2.B3;
    const register unsigned short int LC1D3S4 = 4;
    sbit  LC1D3S4_bit at CLC1SEL2.B4;
    const register unsigned short int LC1D3S5 = 5;
    sbit  LC1D3S5_bit at CLC1SEL2.B5;
    const register unsigned short int LC1D3S6 = 6;
    sbit  LC1D3S6_bit at CLC1SEL2.B6;
    const register unsigned short int LC1D3S7 = 7;
    sbit  LC1D3S7_bit at CLC1SEL2.B7;

sfr unsigned short volatile CLC1SEL3         absolute 0x1E15;
    const register unsigned short int LC1D4S0 = 0;
    sbit  LC1D4S0_bit at CLC1SEL3.B0;
    const register unsigned short int LC1D4S1 = 1;
    sbit  LC1D4S1_bit at CLC1SEL3.B1;
    const register unsigned short int LC1D4S2 = 2;
    sbit  LC1D4S2_bit at CLC1SEL3.B2;
    const register unsigned short int LC1D4S3 = 3;
    sbit  LC1D4S3_bit at CLC1SEL3.B3;
    const register unsigned short int LC1D4S4 = 4;
    sbit  LC1D4S4_bit at CLC1SEL3.B4;
    const register unsigned short int LC1D4S5 = 5;
    sbit  LC1D4S5_bit at CLC1SEL3.B5;
    const register unsigned short int LC1D4S6 = 6;
    sbit  LC1D4S6_bit at CLC1SEL3.B6;
    const register unsigned short int LC1D4S7 = 7;
    sbit  LC1D4S7_bit at CLC1SEL3.B7;

sfr unsigned short volatile CLC1GLS0         absolute 0x1E16;
    const register unsigned short int LC1G1D1N = 0;
    sbit  LC1G1D1N_bit at CLC1GLS0.B0;
    const register unsigned short int LC1G1D1T = 1;
    sbit  LC1G1D1T_bit at CLC1GLS0.B1;
    const register unsigned short int LC1G1D2N = 2;
    sbit  LC1G1D2N_bit at CLC1GLS0.B2;
    const register unsigned short int LC1G1D2T = 3;
    sbit  LC1G1D2T_bit at CLC1GLS0.B3;
    const register unsigned short int LC1G1D3N = 4;
    sbit  LC1G1D3N_bit at CLC1GLS0.B4;
    const register unsigned short int LC1G1D3T = 5;
    sbit  LC1G1D3T_bit at CLC1GLS0.B5;
    const register unsigned short int LC1G1D4N = 6;
    sbit  LC1G1D4N_bit at CLC1GLS0.B6;
    const register unsigned short int LC1G1D4T = 7;
    sbit  LC1G1D4T_bit at CLC1GLS0.B7;

sfr unsigned short volatile CLC1GLS1         absolute 0x1E17;
    const register unsigned short int LC1G2D1N = 0;
    sbit  LC1G2D1N_bit at CLC1GLS1.B0;
    const register unsigned short int LC1G2D1T = 1;
    sbit  LC1G2D1T_bit at CLC1GLS1.B1;
    const register unsigned short int LC1G2D2N = 2;
    sbit  LC1G2D2N_bit at CLC1GLS1.B2;
    const register unsigned short int LC1G2D2T = 3;
    sbit  LC1G2D2T_bit at CLC1GLS1.B3;
    const register unsigned short int LC1G2D3N = 4;
    sbit  LC1G2D3N_bit at CLC1GLS1.B4;
    const register unsigned short int LC1G2D3T = 5;
    sbit  LC1G2D3T_bit at CLC1GLS1.B5;
    const register unsigned short int LC1G2D4N = 6;
    sbit  LC1G2D4N_bit at CLC1GLS1.B6;
    const register unsigned short int LC1G2D4T = 7;
    sbit  LC1G2D4T_bit at CLC1GLS1.B7;

sfr unsigned short volatile CLC1GLS2         absolute 0x1E18;
    const register unsigned short int LC1G3D1N = 0;
    sbit  LC1G3D1N_bit at CLC1GLS2.B0;
    const register unsigned short int LC1G3D1T = 1;
    sbit  LC1G3D1T_bit at CLC1GLS2.B1;
    const register unsigned short int LC1G3D2N = 2;
    sbit  LC1G3D2N_bit at CLC1GLS2.B2;
    const register unsigned short int LC1G3D2T = 3;
    sbit  LC1G3D2T_bit at CLC1GLS2.B3;
    const register unsigned short int LC1G3D3N = 4;
    sbit  LC1G3D3N_bit at CLC1GLS2.B4;
    const register unsigned short int LC1G3D3T = 5;
    sbit  LC1G3D3T_bit at CLC1GLS2.B5;
    const register unsigned short int LC1G3D4N = 6;
    sbit  LC1G3D4N_bit at CLC1GLS2.B6;
    const register unsigned short int LC1G3D4T = 7;
    sbit  LC1G3D4T_bit at CLC1GLS2.B7;

sfr unsigned short volatile CLC1GLS3         absolute 0x1E19;
    const register unsigned short int LC1G4D1N = 0;
    sbit  LC1G4D1N_bit at CLC1GLS3.B0;
    const register unsigned short int LC1G4D1T = 1;
    sbit  LC1G4D1T_bit at CLC1GLS3.B1;
    const register unsigned short int LC1G4D2N = 2;
    sbit  LC1G4D2N_bit at CLC1GLS3.B2;
    const register unsigned short int LC1G4D2T = 3;
    sbit  LC1G4D2T_bit at CLC1GLS3.B3;
    const register unsigned short int LC1G4D3N = 4;
    sbit  LC1G4D3N_bit at CLC1GLS3.B4;
    const register unsigned short int LC1G4D3T = 5;
    sbit  LC1G4D3T_bit at CLC1GLS3.B5;
    const register unsigned short int LC1G4D4N = 6;
    sbit  LC1G4D4N_bit at CLC1GLS3.B6;
    const register unsigned short int LC1G4D4T = 7;
    sbit  LC1G4D4T_bit at CLC1GLS3.B7;

sfr unsigned short volatile CLC2CON          absolute 0x1E1A;
    const register unsigned short int LC2MODE0 = 0;
    sbit  LC2MODE0_bit at CLC2CON.B0;
    const register unsigned short int LC2MODE1 = 1;
    sbit  LC2MODE1_bit at CLC2CON.B1;
    const register unsigned short int LC2MODE2 = 2;
    sbit  LC2MODE2_bit at CLC2CON.B2;
    const register unsigned short int LC2INTN = 3;
    sbit  LC2INTN_bit at CLC2CON.B3;
    const register unsigned short int LC2INTP = 4;
    sbit  LC2INTP_bit at CLC2CON.B4;
    const register unsigned short int LC2OUT = 5;
    sbit  LC2OUT_bit at CLC2CON.B5;
    const register unsigned short int LC2EN = 7;
    sbit  LC2EN_bit at CLC2CON.B7;

sfr unsigned short volatile CLC2POL          absolute 0x1E1B;
    const register unsigned short int LC2G1POL = 0;
    sbit  LC2G1POL_bit at CLC2POL.B0;
    const register unsigned short int LC2G2POL = 1;
    sbit  LC2G2POL_bit at CLC2POL.B1;
    const register unsigned short int LC2G3POL = 2;
    sbit  LC2G3POL_bit at CLC2POL.B2;
    const register unsigned short int LC2G4POL = 3;
    sbit  LC2G4POL_bit at CLC2POL.B3;
    const register unsigned short int LC2POL = 7;
    sbit  LC2POL_bit at CLC2POL.B7;

sfr unsigned short volatile CLC2SEL0         absolute 0x1E1C;
    const register unsigned short int LC2D1S0 = 0;
    sbit  LC2D1S0_bit at CLC2SEL0.B0;
    const register unsigned short int LC2D1S1 = 1;
    sbit  LC2D1S1_bit at CLC2SEL0.B1;
    const register unsigned short int LC2D1S2 = 2;
    sbit  LC2D1S2_bit at CLC2SEL0.B2;
    const register unsigned short int LC2D1S3 = 3;
    sbit  LC2D1S3_bit at CLC2SEL0.B3;
    const register unsigned short int LC2D1S4 = 4;
    sbit  LC2D1S4_bit at CLC2SEL0.B4;
    const register unsigned short int LC2D1S5 = 5;
    sbit  LC2D1S5_bit at CLC2SEL0.B5;
    const register unsigned short int LC2D1S6 = 6;
    sbit  LC2D1S6_bit at CLC2SEL0.B6;
    const register unsigned short int LC2D1S7 = 7;
    sbit  LC2D1S7_bit at CLC2SEL0.B7;

sfr unsigned short volatile CLC2SEL1         absolute 0x1E1D;
    const register unsigned short int LC2D2S0 = 0;
    sbit  LC2D2S0_bit at CLC2SEL1.B0;
    const register unsigned short int LC2D2S1 = 1;
    sbit  LC2D2S1_bit at CLC2SEL1.B1;
    const register unsigned short int LC2D2S2 = 2;
    sbit  LC2D2S2_bit at CLC2SEL1.B2;
    const register unsigned short int LC2D2S3 = 3;
    sbit  LC2D2S3_bit at CLC2SEL1.B3;
    const register unsigned short int LC2D2S4 = 4;
    sbit  LC2D2S4_bit at CLC2SEL1.B4;
    const register unsigned short int LC2D2S5 = 5;
    sbit  LC2D2S5_bit at CLC2SEL1.B5;
    const register unsigned short int LC2D2S6 = 6;
    sbit  LC2D2S6_bit at CLC2SEL1.B6;
    const register unsigned short int LC2D2S7 = 7;
    sbit  LC2D2S7_bit at CLC2SEL1.B7;

sfr unsigned short volatile CLC2SEL2         absolute 0x1E1E;
    const register unsigned short int LC2D3S0 = 0;
    sbit  LC2D3S0_bit at CLC2SEL2.B0;
    const register unsigned short int LC2D3S1 = 1;
    sbit  LC2D3S1_bit at CLC2SEL2.B1;
    const register unsigned short int LC2D3S2 = 2;
    sbit  LC2D3S2_bit at CLC2SEL2.B2;
    const register unsigned short int LC2D3S3 = 3;
    sbit  LC2D3S3_bit at CLC2SEL2.B3;
    const register unsigned short int LC2D3S4 = 4;
    sbit  LC2D3S4_bit at CLC2SEL2.B4;
    const register unsigned short int LC2D3S5 = 5;
    sbit  LC2D3S5_bit at CLC2SEL2.B5;
    const register unsigned short int LC2D3S6 = 6;
    sbit  LC2D3S6_bit at CLC2SEL2.B6;
    const register unsigned short int LC2D3S7 = 7;
    sbit  LC2D3S7_bit at CLC2SEL2.B7;

sfr unsigned short volatile CLC2SEL3         absolute 0x1E1F;
    const register unsigned short int LC2D4S0 = 0;
    sbit  LC2D4S0_bit at CLC2SEL3.B0;
    const register unsigned short int LC2D4S1 = 1;
    sbit  LC2D4S1_bit at CLC2SEL3.B1;
    const register unsigned short int LC2D4S2 = 2;
    sbit  LC2D4S2_bit at CLC2SEL3.B2;
    const register unsigned short int LC2D4S3 = 3;
    sbit  LC2D4S3_bit at CLC2SEL3.B3;
    const register unsigned short int LC2D4S4 = 4;
    sbit  LC2D4S4_bit at CLC2SEL3.B4;
    const register unsigned short int LC2D4S5 = 5;
    sbit  LC2D4S5_bit at CLC2SEL3.B5;
    const register unsigned short int LC2D4S6 = 6;
    sbit  LC2D4S6_bit at CLC2SEL3.B6;
    const register unsigned short int LC2D4S7 = 7;
    sbit  LC2D4S7_bit at CLC2SEL3.B7;

sfr unsigned short volatile CLC2GLS0         absolute 0x1E20;
    const register unsigned short int LC2G1D1N = 0;
    sbit  LC2G1D1N_bit at CLC2GLS0.B0;
    const register unsigned short int LC2G1D1T = 1;
    sbit  LC2G1D1T_bit at CLC2GLS0.B1;
    const register unsigned short int LC2G1D2N = 2;
    sbit  LC2G1D2N_bit at CLC2GLS0.B2;
    const register unsigned short int LC2G1D2T = 3;
    sbit  LC2G1D2T_bit at CLC2GLS0.B3;
    const register unsigned short int LC2G1D3N = 4;
    sbit  LC2G1D3N_bit at CLC2GLS0.B4;
    const register unsigned short int LC2G1D3T = 5;
    sbit  LC2G1D3T_bit at CLC2GLS0.B5;
    const register unsigned short int LC2G1D4N = 6;
    sbit  LC2G1D4N_bit at CLC2GLS0.B6;
    const register unsigned short int LC2G1D4T = 7;
    sbit  LC2G1D4T_bit at CLC2GLS0.B7;

sfr unsigned short volatile CLC2GLS1         absolute 0x1E21;
    const register unsigned short int LC2G2D1N = 0;
    sbit  LC2G2D1N_bit at CLC2GLS1.B0;
    const register unsigned short int LC2G2D1T = 1;
    sbit  LC2G2D1T_bit at CLC2GLS1.B1;
    const register unsigned short int LC2G2D2N = 2;
    sbit  LC2G2D2N_bit at CLC2GLS1.B2;
    const register unsigned short int LC2G2D2T = 3;
    sbit  LC2G2D2T_bit at CLC2GLS1.B3;
    const register unsigned short int LC2G2D3N = 4;
    sbit  LC2G2D3N_bit at CLC2GLS1.B4;
    const register unsigned short int LC2G2D3T = 5;
    sbit  LC2G2D3T_bit at CLC2GLS1.B5;
    const register unsigned short int LC2G2D4N = 6;
    sbit  LC2G2D4N_bit at CLC2GLS1.B6;
    const register unsigned short int LC2G2D4T = 7;
    sbit  LC2G2D4T_bit at CLC2GLS1.B7;

sfr unsigned short volatile CLC2GLS2         absolute 0x1E22;
    const register unsigned short int LC2G3D1N = 0;
    sbit  LC2G3D1N_bit at CLC2GLS2.B0;
    const register unsigned short int LC2G3D1T = 1;
    sbit  LC2G3D1T_bit at CLC2GLS2.B1;
    const register unsigned short int LC2G3D2N = 2;
    sbit  LC2G3D2N_bit at CLC2GLS2.B2;
    const register unsigned short int LC2G3D2T = 3;
    sbit  LC2G3D2T_bit at CLC2GLS2.B3;
    const register unsigned short int LC2G3D3N = 4;
    sbit  LC2G3D3N_bit at CLC2GLS2.B4;
    const register unsigned short int LC2G3D3T = 5;
    sbit  LC2G3D3T_bit at CLC2GLS2.B5;
    const register unsigned short int LC2G3D4N = 6;
    sbit  LC2G3D4N_bit at CLC2GLS2.B6;
    const register unsigned short int LC2G3D4T = 7;
    sbit  LC2G3D4T_bit at CLC2GLS2.B7;

sfr unsigned short volatile CLC2GLS3         absolute 0x1E23;
    const register unsigned short int LC2G4D1N = 0;
    sbit  LC2G4D1N_bit at CLC2GLS3.B0;
    const register unsigned short int LC2G4D1T = 1;
    sbit  LC2G4D1T_bit at CLC2GLS3.B1;
    const register unsigned short int LC2G4D2N = 2;
    sbit  LC2G4D2N_bit at CLC2GLS3.B2;
    const register unsigned short int LC2G4D2T = 3;
    sbit  LC2G4D2T_bit at CLC2GLS3.B3;
    const register unsigned short int LC2G4D3N = 4;
    sbit  LC2G4D3N_bit at CLC2GLS3.B4;
    const register unsigned short int LC2G4D3T = 5;
    sbit  LC2G4D3T_bit at CLC2GLS3.B5;
    const register unsigned short int LC2G4D4N = 6;
    sbit  LC2G4D4N_bit at CLC2GLS3.B6;
    const register unsigned short int LC2G4D4T = 7;
    sbit  LC2G4D4T_bit at CLC2GLS3.B7;

sfr unsigned short volatile CLC3CON          absolute 0x1E24;
    const register unsigned short int LC3MODE0 = 0;
    sbit  LC3MODE0_bit at CLC3CON.B0;
    const register unsigned short int LC3MODE1 = 1;
    sbit  LC3MODE1_bit at CLC3CON.B1;
    const register unsigned short int LC3MODE2 = 2;
    sbit  LC3MODE2_bit at CLC3CON.B2;
    const register unsigned short int LC3INTN = 3;
    sbit  LC3INTN_bit at CLC3CON.B3;
    const register unsigned short int LC3INTP = 4;
    sbit  LC3INTP_bit at CLC3CON.B4;
    const register unsigned short int LC3OUT = 5;
    sbit  LC3OUT_bit at CLC3CON.B5;
    const register unsigned short int LC3EN = 7;
    sbit  LC3EN_bit at CLC3CON.B7;

sfr unsigned short volatile CLC3POL          absolute 0x1E25;
    const register unsigned short int LC3G1POL = 0;
    sbit  LC3G1POL_bit at CLC3POL.B0;
    const register unsigned short int LC3G2POL = 1;
    sbit  LC3G2POL_bit at CLC3POL.B1;
    const register unsigned short int LC3G3POL = 2;
    sbit  LC3G3POL_bit at CLC3POL.B2;
    const register unsigned short int LC3G4POL = 3;
    sbit  LC3G4POL_bit at CLC3POL.B3;
    const register unsigned short int LC3POL = 7;
    sbit  LC3POL_bit at CLC3POL.B7;

sfr unsigned short volatile CLC3SEL0         absolute 0x1E26;
    const register unsigned short int LC3D1S0 = 0;
    sbit  LC3D1S0_bit at CLC3SEL0.B0;
    const register unsigned short int LC3D1S1 = 1;
    sbit  LC3D1S1_bit at CLC3SEL0.B1;
    const register unsigned short int LC3D1S2 = 2;
    sbit  LC3D1S2_bit at CLC3SEL0.B2;
    const register unsigned short int LC3D1S3 = 3;
    sbit  LC3D1S3_bit at CLC3SEL0.B3;
    const register unsigned short int LC3D1S4 = 4;
    sbit  LC3D1S4_bit at CLC3SEL0.B4;
    const register unsigned short int LC3D1S5 = 5;
    sbit  LC3D1S5_bit at CLC3SEL0.B5;
    const register unsigned short int LC3D1S6 = 6;
    sbit  LC3D1S6_bit at CLC3SEL0.B6;
    const register unsigned short int LC3D1S7 = 7;
    sbit  LC3D1S7_bit at CLC3SEL0.B7;

sfr unsigned short volatile CLC3SEL1         absolute 0x1E27;
    const register unsigned short int LC3D2S0 = 0;
    sbit  LC3D2S0_bit at CLC3SEL1.B0;
    const register unsigned short int LC3D2S1 = 1;
    sbit  LC3D2S1_bit at CLC3SEL1.B1;
    const register unsigned short int LC3D2S2 = 2;
    sbit  LC3D2S2_bit at CLC3SEL1.B2;
    const register unsigned short int LC3D2S3 = 3;
    sbit  LC3D2S3_bit at CLC3SEL1.B3;
    const register unsigned short int LC3D2S4 = 4;
    sbit  LC3D2S4_bit at CLC3SEL1.B4;
    const register unsigned short int LC3D2S5 = 5;
    sbit  LC3D2S5_bit at CLC3SEL1.B5;
    const register unsigned short int LC3D2S6 = 6;
    sbit  LC3D2S6_bit at CLC3SEL1.B6;
    const register unsigned short int LC3D2S7 = 7;
    sbit  LC3D2S7_bit at CLC3SEL1.B7;

sfr unsigned short volatile CLC3SEL2         absolute 0x1E28;
    const register unsigned short int LC3D3S0 = 0;
    sbit  LC3D3S0_bit at CLC3SEL2.B0;
    const register unsigned short int LC3D3S1 = 1;
    sbit  LC3D3S1_bit at CLC3SEL2.B1;
    const register unsigned short int LC3D3S2 = 2;
    sbit  LC3D3S2_bit at CLC3SEL2.B2;
    const register unsigned short int LC3D3S3 = 3;
    sbit  LC3D3S3_bit at CLC3SEL2.B3;
    const register unsigned short int LC3D3S4 = 4;
    sbit  LC3D3S4_bit at CLC3SEL2.B4;
    const register unsigned short int LC3D3S5 = 5;
    sbit  LC3D3S5_bit at CLC3SEL2.B5;
    const register unsigned short int LC3D3S6 = 6;
    sbit  LC3D3S6_bit at CLC3SEL2.B6;
    const register unsigned short int LC3D3S7 = 7;
    sbit  LC3D3S7_bit at CLC3SEL2.B7;

sfr unsigned short volatile CLC3SEL3         absolute 0x1E29;
    const register unsigned short int LC3D4S0 = 0;
    sbit  LC3D4S0_bit at CLC3SEL3.B0;
    const register unsigned short int LC3D4S1 = 1;
    sbit  LC3D4S1_bit at CLC3SEL3.B1;
    const register unsigned short int LC3D4S2 = 2;
    sbit  LC3D4S2_bit at CLC3SEL3.B2;
    const register unsigned short int LC3D4S3 = 3;
    sbit  LC3D4S3_bit at CLC3SEL3.B3;
    const register unsigned short int LC3D4S4 = 4;
    sbit  LC3D4S4_bit at CLC3SEL3.B4;
    const register unsigned short int LC3D4S5 = 5;
    sbit  LC3D4S5_bit at CLC3SEL3.B5;
    const register unsigned short int LC3D4S6 = 6;
    sbit  LC3D4S6_bit at CLC3SEL3.B6;
    const register unsigned short int LC3D4S7 = 7;
    sbit  LC3D4S7_bit at CLC3SEL3.B7;

sfr unsigned short volatile CLC3GLS0         absolute 0x1E2A;
    const register unsigned short int LC3G1D1N = 0;
    sbit  LC3G1D1N_bit at CLC3GLS0.B0;
    const register unsigned short int LC3G1D1T = 1;
    sbit  LC3G1D1T_bit at CLC3GLS0.B1;
    const register unsigned short int LC3G1D2N = 2;
    sbit  LC3G1D2N_bit at CLC3GLS0.B2;
    const register unsigned short int LC3G1D2T = 3;
    sbit  LC3G1D2T_bit at CLC3GLS0.B3;
    const register unsigned short int LC3G1D3N = 4;
    sbit  LC3G1D3N_bit at CLC3GLS0.B4;
    const register unsigned short int LC3G1D3T = 5;
    sbit  LC3G1D3T_bit at CLC3GLS0.B5;
    const register unsigned short int LC3G1D4N = 6;
    sbit  LC3G1D4N_bit at CLC3GLS0.B6;
    const register unsigned short int LC3G1D4T = 7;
    sbit  LC3G1D4T_bit at CLC3GLS0.B7;

sfr unsigned short volatile CLC3GLS1         absolute 0x1E2B;
    const register unsigned short int LC3G2D1N = 0;
    sbit  LC3G2D1N_bit at CLC3GLS1.B0;
    const register unsigned short int LC3G2D1T = 1;
    sbit  LC3G2D1T_bit at CLC3GLS1.B1;
    const register unsigned short int LC3G2D2N = 2;
    sbit  LC3G2D2N_bit at CLC3GLS1.B2;
    const register unsigned short int LC3G2D2T = 3;
    sbit  LC3G2D2T_bit at CLC3GLS1.B3;
    const register unsigned short int LC3G2D3N = 4;
    sbit  LC3G2D3N_bit at CLC3GLS1.B4;
    const register unsigned short int LC3G2D3T = 5;
    sbit  LC3G2D3T_bit at CLC3GLS1.B5;
    const register unsigned short int LC3G2D4N = 6;
    sbit  LC3G2D4N_bit at CLC3GLS1.B6;
    const register unsigned short int LC3G2D4T = 7;
    sbit  LC3G2D4T_bit at CLC3GLS1.B7;

sfr unsigned short volatile CLC3GLS2         absolute 0x1E2C;
    const register unsigned short int LC3G3D1N = 0;
    sbit  LC3G3D1N_bit at CLC3GLS2.B0;
    const register unsigned short int LC3G3D1T = 1;
    sbit  LC3G3D1T_bit at CLC3GLS2.B1;
    const register unsigned short int LC3G3D2N = 2;
    sbit  LC3G3D2N_bit at CLC3GLS2.B2;
    const register unsigned short int LC3G3D2T = 3;
    sbit  LC3G3D2T_bit at CLC3GLS2.B3;
    const register unsigned short int LC3G3D3N = 4;
    sbit  LC3G3D3N_bit at CLC3GLS2.B4;
    const register unsigned short int LC3G3D3T = 5;
    sbit  LC3G3D3T_bit at CLC3GLS2.B5;
    const register unsigned short int LC3G3D4N = 6;
    sbit  LC3G3D4N_bit at CLC3GLS2.B6;
    const register unsigned short int LC3G3D4T = 7;
    sbit  LC3G3D4T_bit at CLC3GLS2.B7;

sfr unsigned short volatile CLC3GLS3         absolute 0x1E2D;
    const register unsigned short int LC3G4D1N = 0;
    sbit  LC3G4D1N_bit at CLC3GLS3.B0;
    const register unsigned short int LC3G4D1T = 1;
    sbit  LC3G4D1T_bit at CLC3GLS3.B1;
    const register unsigned short int LC3G4D2N = 2;
    sbit  LC3G4D2N_bit at CLC3GLS3.B2;
    const register unsigned short int LC3G4D2T = 3;
    sbit  LC3G4D2T_bit at CLC3GLS3.B3;
    const register unsigned short int LC3G4D3N = 4;
    sbit  LC3G4D3N_bit at CLC3GLS3.B4;
    const register unsigned short int LC3G4D3T = 5;
    sbit  LC3G4D3T_bit at CLC3GLS3.B5;
    const register unsigned short int LC3G4D4N = 6;
    sbit  LC3G4D4N_bit at CLC3GLS3.B6;
    const register unsigned short int LC3G4D4T = 7;
    sbit  LC3G4D4T_bit at CLC3GLS3.B7;

sfr unsigned short volatile CLC4CON          absolute 0x1E2E;
    const register unsigned short int LC4MODE0 = 0;
    sbit  LC4MODE0_bit at CLC4CON.B0;
    const register unsigned short int LC4MODE1 = 1;
    sbit  LC4MODE1_bit at CLC4CON.B1;
    const register unsigned short int LC4MODE2 = 2;
    sbit  LC4MODE2_bit at CLC4CON.B2;
    const register unsigned short int LC4INTN = 3;
    sbit  LC4INTN_bit at CLC4CON.B3;
    const register unsigned short int LC4INTP = 4;
    sbit  LC4INTP_bit at CLC4CON.B4;
    const register unsigned short int LC4OUT = 5;
    sbit  LC4OUT_bit at CLC4CON.B5;
    const register unsigned short int LC4EN = 7;
    sbit  LC4EN_bit at CLC4CON.B7;

sfr unsigned short volatile CLC4POL          absolute 0x1E2F;
    const register unsigned short int LC4G1POL = 0;
    sbit  LC4G1POL_bit at CLC4POL.B0;
    const register unsigned short int LC4G2POL = 1;
    sbit  LC4G2POL_bit at CLC4POL.B1;
    const register unsigned short int LC4G3POL = 2;
    sbit  LC4G3POL_bit at CLC4POL.B2;
    const register unsigned short int LC4G4POL = 3;
    sbit  LC4G4POL_bit at CLC4POL.B3;
    const register unsigned short int LC4POL = 7;
    sbit  LC4POL_bit at CLC4POL.B7;

sfr unsigned short volatile CLC4SEL0         absolute 0x1E30;
    const register unsigned short int LC4D1S0 = 0;
    sbit  LC4D1S0_bit at CLC4SEL0.B0;
    const register unsigned short int LC4D1S1 = 1;
    sbit  LC4D1S1_bit at CLC4SEL0.B1;
    const register unsigned short int LC4D1S2 = 2;
    sbit  LC4D1S2_bit at CLC4SEL0.B2;
    const register unsigned short int LC4D1S3 = 3;
    sbit  LC4D1S3_bit at CLC4SEL0.B3;
    const register unsigned short int LC4D1S4 = 4;
    sbit  LC4D1S4_bit at CLC4SEL0.B4;
    const register unsigned short int LC4D1S5 = 5;
    sbit  LC4D1S5_bit at CLC4SEL0.B5;
    const register unsigned short int LC4D1S6 = 6;
    sbit  LC4D1S6_bit at CLC4SEL0.B6;
    const register unsigned short int LC4D1S7 = 7;
    sbit  LC4D1S7_bit at CLC4SEL0.B7;

sfr unsigned short volatile CLC4SEL1         absolute 0x1E31;
    const register unsigned short int LC4D2S0 = 0;
    sbit  LC4D2S0_bit at CLC4SEL1.B0;
    const register unsigned short int LC4D2S1 = 1;
    sbit  LC4D2S1_bit at CLC4SEL1.B1;
    const register unsigned short int LC4D2S2 = 2;
    sbit  LC4D2S2_bit at CLC4SEL1.B2;
    const register unsigned short int LC4D2S3 = 3;
    sbit  LC4D2S3_bit at CLC4SEL1.B3;
    const register unsigned short int LC4D2S4 = 4;
    sbit  LC4D2S4_bit at CLC4SEL1.B4;
    const register unsigned short int LC4D2S5 = 5;
    sbit  LC4D2S5_bit at CLC4SEL1.B5;
    const register unsigned short int LC4D2S6 = 6;
    sbit  LC4D2S6_bit at CLC4SEL1.B6;
    const register unsigned short int LC4D2S7 = 7;
    sbit  LC4D2S7_bit at CLC4SEL1.B7;

sfr unsigned short volatile CLC4SEL2         absolute 0x1E32;
    const register unsigned short int LC4D3S0 = 0;
    sbit  LC4D3S0_bit at CLC4SEL2.B0;
    const register unsigned short int LC4D3S1 = 1;
    sbit  LC4D3S1_bit at CLC4SEL2.B1;
    const register unsigned short int LC4D3S2 = 2;
    sbit  LC4D3S2_bit at CLC4SEL2.B2;
    const register unsigned short int LC4D3S3 = 3;
    sbit  LC4D3S3_bit at CLC4SEL2.B3;
    const register unsigned short int LC4D3S4 = 4;
    sbit  LC4D3S4_bit at CLC4SEL2.B4;
    const register unsigned short int LC4D3S5 = 5;
    sbit  LC4D3S5_bit at CLC4SEL2.B5;
    const register unsigned short int LC4D3S6 = 6;
    sbit  LC4D3S6_bit at CLC4SEL2.B6;
    const register unsigned short int LC4D3S7 = 7;
    sbit  LC4D3S7_bit at CLC4SEL2.B7;

sfr unsigned short volatile CLC4SEL3         absolute 0x1E33;
    const register unsigned short int LC4D4S0 = 0;
    sbit  LC4D4S0_bit at CLC4SEL3.B0;
    const register unsigned short int LC4D4S1 = 1;
    sbit  LC4D4S1_bit at CLC4SEL3.B1;
    const register unsigned short int LC4D4S2 = 2;
    sbit  LC4D4S2_bit at CLC4SEL3.B2;
    const register unsigned short int LC4D4S3 = 3;
    sbit  LC4D4S3_bit at CLC4SEL3.B3;
    const register unsigned short int LC4D4S4 = 4;
    sbit  LC4D4S4_bit at CLC4SEL3.B4;
    const register unsigned short int LC4D4S5 = 5;
    sbit  LC4D4S5_bit at CLC4SEL3.B5;
    const register unsigned short int LC4D4S6 = 6;
    sbit  LC4D4S6_bit at CLC4SEL3.B6;
    const register unsigned short int LC4D4S7 = 7;
    sbit  LC4D4S7_bit at CLC4SEL3.B7;

sfr unsigned short volatile CLC4GLS0         absolute 0x1E34;
    const register unsigned short int LC4G1D1N = 0;
    sbit  LC4G1D1N_bit at CLC4GLS0.B0;
    const register unsigned short int LC4G1D1T = 1;
    sbit  LC4G1D1T_bit at CLC4GLS0.B1;
    const register unsigned short int LC4G1D2N = 2;
    sbit  LC4G1D2N_bit at CLC4GLS0.B2;
    const register unsigned short int LC4G1D2T = 3;
    sbit  LC4G1D2T_bit at CLC4GLS0.B3;
    const register unsigned short int LC4G1D3N = 4;
    sbit  LC4G1D3N_bit at CLC4GLS0.B4;
    const register unsigned short int LC4G1D3T = 5;
    sbit  LC4G1D3T_bit at CLC4GLS0.B5;
    const register unsigned short int LC4G1D4N = 6;
    sbit  LC4G1D4N_bit at CLC4GLS0.B6;
    const register unsigned short int LC4G1D4T = 7;
    sbit  LC4G1D4T_bit at CLC4GLS0.B7;

sfr unsigned short volatile CLC4GLS1         absolute 0x1E35;
    const register unsigned short int LC4G2D1N = 0;
    sbit  LC4G2D1N_bit at CLC4GLS1.B0;
    const register unsigned short int LC4G2D1T = 1;
    sbit  LC4G2D1T_bit at CLC4GLS1.B1;
    const register unsigned short int LC4G2D2N = 2;
    sbit  LC4G2D2N_bit at CLC4GLS1.B2;
    const register unsigned short int LC4G2D2T = 3;
    sbit  LC4G2D2T_bit at CLC4GLS1.B3;
    const register unsigned short int LC4G2D3N = 4;
    sbit  LC4G2D3N_bit at CLC4GLS1.B4;
    const register unsigned short int LC4G2D3T = 5;
    sbit  LC4G2D3T_bit at CLC4GLS1.B5;
    const register unsigned short int LC4G2D4N = 6;
    sbit  LC4G2D4N_bit at CLC4GLS1.B6;
    const register unsigned short int LC4G2D4T = 7;
    sbit  LC4G2D4T_bit at CLC4GLS1.B7;

sfr unsigned short volatile CLC4GLS2         absolute 0x1E36;
    const register unsigned short int LC4G3D1N = 0;
    sbit  LC4G3D1N_bit at CLC4GLS2.B0;
    const register unsigned short int LC4G3D1T = 1;
    sbit  LC4G3D1T_bit at CLC4GLS2.B1;
    const register unsigned short int LC4G3D2N = 2;
    sbit  LC4G3D2N_bit at CLC4GLS2.B2;
    const register unsigned short int LC4G3D2T = 3;
    sbit  LC4G3D2T_bit at CLC4GLS2.B3;
    const register unsigned short int LC4G3D3N = 4;
    sbit  LC4G3D3N_bit at CLC4GLS2.B4;
    const register unsigned short int LC4G3D3T = 5;
    sbit  LC4G3D3T_bit at CLC4GLS2.B5;
    const register unsigned short int LC4G3D4N = 6;
    sbit  LC4G3D4N_bit at CLC4GLS2.B6;
    const register unsigned short int LC4G3D4T = 7;
    sbit  LC4G3D4T_bit at CLC4GLS2.B7;

sfr unsigned short volatile CLC4GLS3         absolute 0x1E37;
    const register unsigned short int LC4G4D1N = 0;
    sbit  LC4G4D1N_bit at CLC4GLS3.B0;
    const register unsigned short int LC4G4D1T = 1;
    sbit  LC4G4D1T_bit at CLC4GLS3.B1;
    const register unsigned short int LC4G4D2N = 2;
    sbit  LC4G4D2N_bit at CLC4GLS3.B2;
    const register unsigned short int LC4G4D2T = 3;
    sbit  LC4G4D2T_bit at CLC4GLS3.B3;
    const register unsigned short int LC4G4D3N = 4;
    sbit  LC4G4D3N_bit at CLC4GLS3.B4;
    const register unsigned short int LC4G4D3T = 5;
    sbit  LC4G4D3T_bit at CLC4GLS3.B5;
    const register unsigned short int LC4G4D4N = 6;
    sbit  LC4G4D4N_bit at CLC4GLS3.B6;
    const register unsigned short int LC4G4D4T = 7;
    sbit  LC4G4D4T_bit at CLC4GLS3.B7;

sfr unsigned short volatile RF0PPS           absolute 0x1E38;
    const register unsigned short int RF0PPS0 = 0;
    sbit  RF0PPS0_bit at RF0PPS.B0;
    const register unsigned short int RF0PPS1 = 1;
    sbit  RF0PPS1_bit at RF0PPS.B1;
    const register unsigned short int RF0PPS2 = 2;
    sbit  RF0PPS2_bit at RF0PPS.B2;
    const register unsigned short int RF0PPS3 = 3;
    sbit  RF0PPS3_bit at RF0PPS.B3;
    const register unsigned short int RF0PPS4 = 4;
    sbit  RF0PPS4_bit at RF0PPS.B4;
    const register unsigned short int RF0PPS5 = 5;
    sbit  RF0PPS5_bit at RF0PPS.B5;

sfr unsigned short volatile RF1PPS           absolute 0x1E39;
    const register unsigned short int RF1PPS0 = 0;
    sbit  RF1PPS0_bit at RF1PPS.B0;
    const register unsigned short int RF1PPS1 = 1;
    sbit  RF1PPS1_bit at RF1PPS.B1;
    const register unsigned short int RF1PPS2 = 2;
    sbit  RF1PPS2_bit at RF1PPS.B2;
    const register unsigned short int RF1PPS3 = 3;
    sbit  RF1PPS3_bit at RF1PPS.B3;
    const register unsigned short int RF1PPS4 = 4;
    sbit  RF1PPS4_bit at RF1PPS.B4;
    const register unsigned short int RF1PPS5 = 5;
    sbit  RF1PPS5_bit at RF1PPS.B5;

sfr unsigned short volatile RF2PPS           absolute 0x1E3A;
    const register unsigned short int RF2PPS0 = 0;
    sbit  RF2PPS0_bit at RF2PPS.B0;
    const register unsigned short int RF2PPS1 = 1;
    sbit  RF2PPS1_bit at RF2PPS.B1;
    const register unsigned short int RF2PPS2 = 2;
    sbit  RF2PPS2_bit at RF2PPS.B2;
    const register unsigned short int RF2PPS3 = 3;
    sbit  RF2PPS3_bit at RF2PPS.B3;
    const register unsigned short int RF2PPS4 = 4;
    sbit  RF2PPS4_bit at RF2PPS.B4;
    const register unsigned short int RF2PPS5 = 5;
    sbit  RF2PPS5_bit at RF2PPS.B5;

sfr unsigned short volatile RF3PPS           absolute 0x1E3B;
    const register unsigned short int RF3PPS0 = 0;
    sbit  RF3PPS0_bit at RF3PPS.B0;
    const register unsigned short int RF3PPS1 = 1;
    sbit  RF3PPS1_bit at RF3PPS.B1;
    const register unsigned short int RF3PPS2 = 2;
    sbit  RF3PPS2_bit at RF3PPS.B2;
    const register unsigned short int RF3PPS3 = 3;
    sbit  RF3PPS3_bit at RF3PPS.B3;
    const register unsigned short int RF3PPS4 = 4;
    sbit  RF3PPS4_bit at RF3PPS.B4;
    const register unsigned short int RF3PPS5 = 5;
    sbit  RF3PPS5_bit at RF3PPS.B5;

sfr unsigned short volatile RF4PPS           absolute 0x1E3C;
    const register unsigned short int RF4PPS0 = 0;
    sbit  RF4PPS0_bit at RF4PPS.B0;
    const register unsigned short int RF4PPS1 = 1;
    sbit  RF4PPS1_bit at RF4PPS.B1;
    const register unsigned short int RF4PPS2 = 2;
    sbit  RF4PPS2_bit at RF4PPS.B2;
    const register unsigned short int RF4PPS3 = 3;
    sbit  RF4PPS3_bit at RF4PPS.B3;
    const register unsigned short int RF4PPS4 = 4;
    sbit  RF4PPS4_bit at RF4PPS.B4;
    const register unsigned short int RF4PPS5 = 5;
    sbit  RF4PPS5_bit at RF4PPS.B5;

sfr unsigned short volatile RF5PPS           absolute 0x1E3D;
    const register unsigned short int RF5PPS0 = 0;
    sbit  RF5PPS0_bit at RF5PPS.B0;
    const register unsigned short int RF5PPS1 = 1;
    sbit  RF5PPS1_bit at RF5PPS.B1;
    const register unsigned short int RF5PPS2 = 2;
    sbit  RF5PPS2_bit at RF5PPS.B2;
    const register unsigned short int RF5PPS3 = 3;
    sbit  RF5PPS3_bit at RF5PPS.B3;
    const register unsigned short int RF5PPS4 = 4;
    sbit  RF5PPS4_bit at RF5PPS.B4;
    const register unsigned short int RF5PPS5 = 5;
    sbit  RF5PPS5_bit at RF5PPS.B5;

sfr unsigned short volatile RF6PPS           absolute 0x1E3E;
    const register unsigned short int RF6PPS0 = 0;
    sbit  RF6PPS0_bit at RF6PPS.B0;
    const register unsigned short int RF6PPS1 = 1;
    sbit  RF6PPS1_bit at RF6PPS.B1;
    const register unsigned short int RF6PPS2 = 2;
    sbit  RF6PPS2_bit at RF6PPS.B2;
    const register unsigned short int RF6PPS3 = 3;
    sbit  RF6PPS3_bit at RF6PPS.B3;
    const register unsigned short int RF6PPS4 = 4;
    sbit  RF6PPS4_bit at RF6PPS.B4;
    const register unsigned short int RF6PPS5 = 5;
    sbit  RF6PPS5_bit at RF6PPS.B5;

sfr unsigned short volatile RF7PPS           absolute 0x1E3F;
    const register unsigned short int RF7PPS0 = 0;
    sbit  RF7PPS0_bit at RF7PPS.B0;
    const register unsigned short int RF7PPS1 = 1;
    sbit  RF7PPS1_bit at RF7PPS.B1;
    const register unsigned short int RF7PPS2 = 2;
    sbit  RF7PPS2_bit at RF7PPS.B2;
    const register unsigned short int RF7PPS3 = 3;
    sbit  RF7PPS3_bit at RF7PPS.B3;
    const register unsigned short int RF7PPS4 = 4;
    sbit  RF7PPS4_bit at RF7PPS.B4;
    const register unsigned short int RF7PPS5 = 5;
    sbit  RF7PPS5_bit at RF7PPS.B5;

sfr unsigned short volatile RG0PPS           absolute 0x1E40;
    const register unsigned short int RG0PPS0 = 0;
    sbit  RG0PPS0_bit at RG0PPS.B0;
    const register unsigned short int RG0PPS1 = 1;
    sbit  RG0PPS1_bit at RG0PPS.B1;
    const register unsigned short int RG0PPS2 = 2;
    sbit  RG0PPS2_bit at RG0PPS.B2;
    const register unsigned short int RG0PPS3 = 3;
    sbit  RG0PPS3_bit at RG0PPS.B3;
    const register unsigned short int RG0PPS4 = 4;
    sbit  RG0PPS4_bit at RG0PPS.B4;
    const register unsigned short int RG0PPS5 = 5;
    sbit  RG0PPS5_bit at RG0PPS.B5;

sfr unsigned short volatile RG1PPS           absolute 0x1E41;
    const register unsigned short int RG1PPS0 = 0;
    sbit  RG1PPS0_bit at RG1PPS.B0;
    const register unsigned short int RG1PPS1 = 1;
    sbit  RG1PPS1_bit at RG1PPS.B1;
    const register unsigned short int RG1PPS2 = 2;
    sbit  RG1PPS2_bit at RG1PPS.B2;
    const register unsigned short int RG1PPS3 = 3;
    sbit  RG1PPS3_bit at RG1PPS.B3;
    const register unsigned short int RG1PPS4 = 4;
    sbit  RG1PPS4_bit at RG1PPS.B4;
    const register unsigned short int RG1PPS5 = 5;
    sbit  RG1PPS5_bit at RG1PPS.B5;

sfr unsigned short volatile RG2PPS           absolute 0x1E42;
    const register unsigned short int RG2PPS0 = 0;
    sbit  RG2PPS0_bit at RG2PPS.B0;
    const register unsigned short int RG2PPS1 = 1;
    sbit  RG2PPS1_bit at RG2PPS.B1;
    const register unsigned short int RG2PPS2 = 2;
    sbit  RG2PPS2_bit at RG2PPS.B2;
    const register unsigned short int RG2PPS3 = 3;
    sbit  RG2PPS3_bit at RG2PPS.B3;
    const register unsigned short int RG2PPS4 = 4;
    sbit  RG2PPS4_bit at RG2PPS.B4;
    const register unsigned short int RG2PPS5 = 5;
    sbit  RG2PPS5_bit at RG2PPS.B5;

sfr unsigned short volatile RG3PPS           absolute 0x1E43;
    const register unsigned short int RG3PPS0 = 0;
    sbit  RG3PPS0_bit at RG3PPS.B0;
    const register unsigned short int RG3PPS1 = 1;
    sbit  RG3PPS1_bit at RG3PPS.B1;
    const register unsigned short int RG3PPS2 = 2;
    sbit  RG3PPS2_bit at RG3PPS.B2;
    const register unsigned short int RG3PPS3 = 3;
    sbit  RG3PPS3_bit at RG3PPS.B3;
    const register unsigned short int RG3PPS4 = 4;
    sbit  RG3PPS4_bit at RG3PPS.B4;
    const register unsigned short int RG3PPS5 = 5;
    sbit  RG3PPS5_bit at RG3PPS.B5;

sfr unsigned short volatile RG4PPS           absolute 0x1E44;
    const register unsigned short int RG4PPS0 = 0;
    sbit  RG4PPS0_bit at RG4PPS.B0;
    const register unsigned short int RG4PPS1 = 1;
    sbit  RG4PPS1_bit at RG4PPS.B1;
    const register unsigned short int RG4PPS2 = 2;
    sbit  RG4PPS2_bit at RG4PPS.B2;
    const register unsigned short int RG4PPS3 = 3;
    sbit  RG4PPS3_bit at RG4PPS.B3;
    const register unsigned short int RG4PPS4 = 4;
    sbit  RG4PPS4_bit at RG4PPS.B4;
    const register unsigned short int RG4PPS5 = 5;
    sbit  RG4PPS5_bit at RG4PPS.B5;

sfr unsigned short volatile RG6PPS           absolute 0x1E46;
    const register unsigned short int RG6PPS0 = 0;
    sbit  RG6PPS0_bit at RG6PPS.B0;
    const register unsigned short int RG6PPS1 = 1;
    sbit  RG6PPS1_bit at RG6PPS.B1;
    const register unsigned short int RG6PPS2 = 2;
    sbit  RG6PPS2_bit at RG6PPS.B2;
    const register unsigned short int RG6PPS3 = 3;
    sbit  RG6PPS3_bit at RG6PPS.B3;
    const register unsigned short int RG6PPS4 = 4;
    sbit  RG6PPS4_bit at RG6PPS.B4;
    const register unsigned short int RG6PPS5 = 5;
    sbit  RG6PPS5_bit at RG6PPS.B5;

sfr unsigned short volatile RG7PPS           absolute 0x1E47;
    const register unsigned short int RG7PPS0 = 0;
    sbit  RG7PPS0_bit at RG7PPS.B0;
    const register unsigned short int RG7PPS1 = 1;
    sbit  RG7PPS1_bit at RG7PPS.B1;
    const register unsigned short int RG7PPS2 = 2;
    sbit  RG7PPS2_bit at RG7PPS.B2;
    const register unsigned short int RG7PPS3 = 3;
    sbit  RG7PPS3_bit at RG7PPS.B3;
    const register unsigned short int RG7PPS4 = 4;
    sbit  RG7PPS4_bit at RG7PPS.B4;
    const register unsigned short int RG7PPS5 = 5;
    sbit  RG7PPS5_bit at RG7PPS.B5;

sfr unsigned short volatile RH0PPS           absolute 0x1E48;
    const register unsigned short int RH0PPS0 = 0;
    sbit  RH0PPS0_bit at RH0PPS.B0;
    const register unsigned short int RH0PPS1 = 1;
    sbit  RH0PPS1_bit at RH0PPS.B1;
    const register unsigned short int RH0PPS2 = 2;
    sbit  RH0PPS2_bit at RH0PPS.B2;
    const register unsigned short int RH0PPS3 = 3;
    sbit  RH0PPS3_bit at RH0PPS.B3;
    const register unsigned short int RH0PPS4 = 4;
    sbit  RH0PPS4_bit at RH0PPS.B4;
    const register unsigned short int RH0PPS5 = 5;
    sbit  RH0PPS5_bit at RH0PPS.B5;

sfr unsigned short volatile RH1PPS           absolute 0x1E49;
    const register unsigned short int RH1PPS0 = 0;
    sbit  RH1PPS0_bit at RH1PPS.B0;
    const register unsigned short int RH1PPS1 = 1;
    sbit  RH1PPS1_bit at RH1PPS.B1;
    const register unsigned short int RH1PPS2 = 2;
    sbit  RH1PPS2_bit at RH1PPS.B2;
    const register unsigned short int RH1PPS3 = 3;
    sbit  RH1PPS3_bit at RH1PPS.B3;
    const register unsigned short int RH1PPS4 = 4;
    sbit  RH1PPS4_bit at RH1PPS.B4;
    const register unsigned short int RH1PPS5 = 5;
    sbit  RH1PPS5_bit at RH1PPS.B5;

sfr unsigned short volatile RH2PPS           absolute 0x1E4A;
    const register unsigned short int RH2PPS0 = 0;
    sbit  RH2PPS0_bit at RH2PPS.B0;
    const register unsigned short int RH2PPS1 = 1;
    sbit  RH2PPS1_bit at RH2PPS.B1;
    const register unsigned short int RH2PPS2 = 2;
    sbit  RH2PPS2_bit at RH2PPS.B2;
    const register unsigned short int RH2PPS3 = 3;
    sbit  RH2PPS3_bit at RH2PPS.B3;
    const register unsigned short int RH2PPS4 = 4;
    sbit  RH2PPS4_bit at RH2PPS.B4;
    const register unsigned short int RH2PPS5 = 5;
    sbit  RH2PPS5_bit at RH2PPS.B5;

sfr unsigned short volatile RH3PPS           absolute 0x1E4B;
    const register unsigned short int RH3PPS0 = 0;
    sbit  RH3PPS0_bit at RH3PPS.B0;
    const register unsigned short int RH3PPS1 = 1;
    sbit  RH3PPS1_bit at RH3PPS.B1;
    const register unsigned short int RH3PPS2 = 2;
    sbit  RH3PPS2_bit at RH3PPS.B2;
    const register unsigned short int RH3PPS3 = 3;
    sbit  RH3PPS3_bit at RH3PPS.B3;
    const register unsigned short int RH3PPS4 = 4;
    sbit  RH3PPS4_bit at RH3PPS.B4;
    const register unsigned short int RH3PPS5 = 5;
    sbit  RH3PPS5_bit at RH3PPS.B5;

sfr unsigned short volatile ANSELF           absolute 0x1E50;
    const register unsigned short int ANSF0 = 0;
    sbit  ANSF0_bit at ANSELF.B0;
    const register unsigned short int ANSF1 = 1;
    sbit  ANSF1_bit at ANSELF.B1;
    const register unsigned short int ANSF2 = 2;
    sbit  ANSF2_bit at ANSELF.B2;
    const register unsigned short int ANSF3 = 3;
    sbit  ANSF3_bit at ANSELF.B3;
    const register unsigned short int ANSF4 = 4;
    sbit  ANSF4_bit at ANSELF.B4;
    const register unsigned short int ANSF5 = 5;
    sbit  ANSF5_bit at ANSELF.B5;
    const register unsigned short int ANSF6 = 6;
    sbit  ANSF6_bit at ANSELF.B6;
    const register unsigned short int ANSF7 = 7;
    sbit  ANSF7_bit at ANSELF.B7;

sfr unsigned short volatile WPUF             absolute 0x1E51;
    const register unsigned short int WPUF0 = 0;
    sbit  WPUF0_bit at WPUF.B0;
    const register unsigned short int WPUF1 = 1;
    sbit  WPUF1_bit at WPUF.B1;
    const register unsigned short int WPUF2 = 2;
    sbit  WPUF2_bit at WPUF.B2;
    const register unsigned short int WPUF3 = 3;
    sbit  WPUF3_bit at WPUF.B3;
    const register unsigned short int WPUF4 = 4;
    sbit  WPUF4_bit at WPUF.B4;
    const register unsigned short int WPUF5 = 5;
    sbit  WPUF5_bit at WPUF.B5;
    const register unsigned short int WPUF6 = 6;
    sbit  WPUF6_bit at WPUF.B6;
    const register unsigned short int WPUF7 = 7;
    sbit  WPUF7_bit at WPUF.B7;

sfr unsigned short volatile ODCONF           absolute 0x1E52;
    const register unsigned short int ODCF0 = 0;
    sbit  ODCF0_bit at ODCONF.B0;
    const register unsigned short int ODCF1 = 1;
    sbit  ODCF1_bit at ODCONF.B1;
    const register unsigned short int ODCF2 = 2;
    sbit  ODCF2_bit at ODCONF.B2;
    const register unsigned short int ODCF3 = 3;
    sbit  ODCF3_bit at ODCONF.B3;
    const register unsigned short int ODCF4 = 4;
    sbit  ODCF4_bit at ODCONF.B4;
    const register unsigned short int ODCF5 = 5;
    sbit  ODCF5_bit at ODCONF.B5;
    const register unsigned short int ODCF6 = 6;
    sbit  ODCF6_bit at ODCONF.B6;
    const register unsigned short int ODCF7 = 7;
    sbit  ODCF7_bit at ODCONF.B7;

sfr unsigned short volatile SLRCONF          absolute 0x1E53;
    const register unsigned short int SLRF0 = 0;
    sbit  SLRF0_bit at SLRCONF.B0;
    const register unsigned short int SLRF1 = 1;
    sbit  SLRF1_bit at SLRCONF.B1;
    const register unsigned short int SLRF2 = 2;
    sbit  SLRF2_bit at SLRCONF.B2;
    const register unsigned short int SLRF3 = 3;
    sbit  SLRF3_bit at SLRCONF.B3;
    const register unsigned short int SLRF4 = 4;
    sbit  SLRF4_bit at SLRCONF.B4;
    const register unsigned short int SLRF5 = 5;
    sbit  SLRF5_bit at SLRCONF.B5;
    const register unsigned short int SLRF6 = 6;
    sbit  SLRF6_bit at SLRCONF.B6;
    const register unsigned short int SLRF7 = 7;
    sbit  SLRF7_bit at SLRCONF.B7;

sfr unsigned short volatile INLVLF           absolute 0x1E54;
    const register unsigned short int INLVLF0 = 0;
    sbit  INLVLF0_bit at INLVLF.B0;
    const register unsigned short int INLVLF1 = 1;
    sbit  INLVLF1_bit at INLVLF.B1;
    const register unsigned short int INLVLF2 = 2;
    sbit  INLVLF2_bit at INLVLF.B2;
    const register unsigned short int INLVLF3 = 3;
    sbit  INLVLF3_bit at INLVLF.B3;
    const register unsigned short int INLVLF4 = 4;
    sbit  INLVLF4_bit at INLVLF.B4;
    const register unsigned short int INLVLF5 = 5;
    sbit  INLVLF5_bit at INLVLF.B5;
    const register unsigned short int INLVLF6 = 6;
    sbit  INLVLF6_bit at INLVLF.B6;
    const register unsigned short int INLVLF7 = 7;
    sbit  INLVLF7_bit at INLVLF.B7;

sfr unsigned short volatile HIDRVF           absolute 0x1E55;
    const register unsigned short int HIDF7 = 7;
    sbit  HIDF7_bit at HIDRVF.B7;

sfr unsigned short volatile ANSELG           absolute 0x1E5B;
    const register unsigned short int ANSG0 = 0;
    sbit  ANSG0_bit at ANSELG.B0;
    const register unsigned short int ANSG1 = 1;
    sbit  ANSG1_bit at ANSELG.B1;
    const register unsigned short int ANSG2 = 2;
    sbit  ANSG2_bit at ANSELG.B2;
    const register unsigned short int ANSG3 = 3;
    sbit  ANSG3_bit at ANSELG.B3;
    const register unsigned short int ANSG4 = 4;
    sbit  ANSG4_bit at ANSELG.B4;
    const register unsigned short int ANSG6 = 6;
    sbit  ANSG6_bit at ANSELG.B6;
    const register unsigned short int ANSG7 = 7;
    sbit  ANSG7_bit at ANSELG.B7;

sfr unsigned short volatile WPUG             absolute 0x1E5C;
    const register unsigned short int WPUG0 = 0;
    sbit  WPUG0_bit at WPUG.B0;
    const register unsigned short int WPUG1 = 1;
    sbit  WPUG1_bit at WPUG.B1;
    const register unsigned short int WPUG2 = 2;
    sbit  WPUG2_bit at WPUG.B2;
    const register unsigned short int WPUG3 = 3;
    sbit  WPUG3_bit at WPUG.B3;
    const register unsigned short int WPUG4 = 4;
    sbit  WPUG4_bit at WPUG.B4;
    const register unsigned short int WPUG5 = 5;
    sbit  WPUG5_bit at WPUG.B5;
    const register unsigned short int WPUG6 = 6;
    sbit  WPUG6_bit at WPUG.B6;
    const register unsigned short int WPUG7 = 7;
    sbit  WPUG7_bit at WPUG.B7;

sfr unsigned short volatile ODCONG           absolute 0x1E5D;
    const register unsigned short int ODCG0 = 0;
    sbit  ODCG0_bit at ODCONG.B0;
    const register unsigned short int ODCG1 = 1;
    sbit  ODCG1_bit at ODCONG.B1;
    const register unsigned short int ODCG2 = 2;
    sbit  ODCG2_bit at ODCONG.B2;
    const register unsigned short int ODCG3 = 3;
    sbit  ODCG3_bit at ODCONG.B3;
    const register unsigned short int ODCG4 = 4;
    sbit  ODCG4_bit at ODCONG.B4;
    const register unsigned short int ODCG6 = 6;
    sbit  ODCG6_bit at ODCONG.B6;
    const register unsigned short int ODCG7 = 7;
    sbit  ODCG7_bit at ODCONG.B7;

sfr unsigned short volatile SLRCONG          absolute 0x1E5E;
    const register unsigned short int SLRG0 = 0;
    sbit  SLRG0_bit at SLRCONG.B0;
    const register unsigned short int SLRG1 = 1;
    sbit  SLRG1_bit at SLRCONG.B1;
    const register unsigned short int SLRG2 = 2;
    sbit  SLRG2_bit at SLRCONG.B2;
    const register unsigned short int SLRG3 = 3;
    sbit  SLRG3_bit at SLRCONG.B3;
    const register unsigned short int SLRG4 = 4;
    sbit  SLRG4_bit at SLRCONG.B4;
    const register unsigned short int SLRG6 = 6;
    sbit  SLRG6_bit at SLRCONG.B6;
    const register unsigned short int SLRG7 = 7;
    sbit  SLRG7_bit at SLRCONG.B7;

sfr unsigned short volatile INLVLG           absolute 0x1E5F;
    const register unsigned short int INLVLG0 = 0;
    sbit  INLVLG0_bit at INLVLG.B0;
    const register unsigned short int INLVLG1 = 1;
    sbit  INLVLG1_bit at INLVLG.B1;
    const register unsigned short int INLVLG2 = 2;
    sbit  INLVLG2_bit at INLVLG.B2;
    const register unsigned short int INLVLG3 = 3;
    sbit  INLVLG3_bit at INLVLG.B3;
    const register unsigned short int INLVLG4 = 4;
    sbit  INLVLG4_bit at INLVLG.B4;
    const register unsigned short int INLVLG5 = 5;
    sbit  INLVLG5_bit at INLVLG.B5;
    const register unsigned short int INLVLG6 = 6;
    sbit  INLVLG6_bit at INLVLG.B6;
    const register unsigned short int INLVLG7 = 7;
    sbit  INLVLG7_bit at INLVLG.B7;

sfr unsigned short volatile IOCGP            absolute 0x1E60;
    const register unsigned short int IOCGP5 = 5;
    sbit  IOCGP5_bit at IOCGP.B5;

sfr unsigned short volatile IOCGN            absolute 0x1E61;
    const register unsigned short int IOCGN5 = 5;
    sbit  IOCGN5_bit at IOCGN.B5;

sfr unsigned short volatile IOCGF            absolute 0x1E62;
    const register unsigned short int IOCGF5 = 5;
    sbit  IOCGF5_bit at IOCGF.B5;

sfr unsigned short volatile WPUH             absolute 0x1E67;
    const register unsigned short int WPUH0 = 0;
    sbit  WPUH0_bit at WPUH.B0;
    const register unsigned short int WPUH1 = 1;
    sbit  WPUH1_bit at WPUH.B1;
    const register unsigned short int WPUH2 = 2;
    sbit  WPUH2_bit at WPUH.B2;
    const register unsigned short int WPUH3 = 3;
    sbit  WPUH3_bit at WPUH.B3;

sfr unsigned short volatile ODCONH           absolute 0x1E68;
    const register unsigned short int ODCH0 = 0;
    sbit  ODCH0_bit at ODCONH.B0;
    const register unsigned short int ODCH1 = 1;
    sbit  ODCH1_bit at ODCONH.B1;
    const register unsigned short int ODCH2 = 2;
    sbit  ODCH2_bit at ODCONH.B2;
    const register unsigned short int ODCH3 = 3;
    sbit  ODCH3_bit at ODCONH.B3;

sfr unsigned short volatile SLRCONH          absolute 0x1E69;
    const register unsigned short int SLRH0 = 0;
    sbit  SLRH0_bit at SLRCONH.B0;
    const register unsigned short int SLRH1 = 1;
    sbit  SLRH1_bit at SLRCONH.B1;
    const register unsigned short int SLRH2 = 2;
    sbit  SLRH2_bit at SLRCONH.B2;
    const register unsigned short int SLRH3 = 3;
    sbit  SLRH3_bit at SLRCONH.B3;

sfr unsigned short volatile INLVLH           absolute 0x1E6A;
    const register unsigned short int INLVLH0 = 0;
    sbit  INLVLH0_bit at INLVLH.B0;
    const register unsigned short int INLVLH1 = 1;
    sbit  INLVLH1_bit at INLVLH.B1;
    const register unsigned short int INLVLH2 = 2;
    sbit  INLVLH2_bit at INLVLH.B2;
    const register unsigned short int INLVLH3 = 3;
    sbit  INLVLH3_bit at INLVLH.B3;

sfr unsigned short volatile PPSLOCK          absolute 0x1E8F;
    const register unsigned short int PPSLOCKED = 0;
    sbit  PPSLOCKED_bit at PPSLOCK.B0;

sfr unsigned short volatile INTPPS           absolute 0x1E90;
    const register unsigned short int INTPPS0 = 0;
    sbit  INTPPS0_bit at INTPPS.B0;
    const register unsigned short int INTPPS1 = 1;
    sbit  INTPPS1_bit at INTPPS.B1;
    const register unsigned short int INTPPS2 = 2;
    sbit  INTPPS2_bit at INTPPS.B2;
    const register unsigned short int INTPPS3 = 3;
    sbit  INTPPS3_bit at INTPPS.B3;
    const register unsigned short int INTPPS4 = 4;
    sbit  INTPPS4_bit at INTPPS.B4;
    const register unsigned short int INTPPS5 = 5;
    sbit  INTPPS5_bit at INTPPS.B5;

sfr unsigned short volatile T0CKIPPS         absolute 0x1E91;
    const register unsigned short int T0CKIPPS0 = 0;
    sbit  T0CKIPPS0_bit at T0CKIPPS.B0;
    const register unsigned short int T0CKIPPS1 = 1;
    sbit  T0CKIPPS1_bit at T0CKIPPS.B1;
    const register unsigned short int T0CKIPPS2 = 2;
    sbit  T0CKIPPS2_bit at T0CKIPPS.B2;
    const register unsigned short int T0CKIPPS3 = 3;
    sbit  T0CKIPPS3_bit at T0CKIPPS.B3;
    const register unsigned short int T0CKIPPS4 = 4;
    sbit  T0CKIPPS4_bit at T0CKIPPS.B4;
    const register unsigned short int T0CKIPPS5 = 5;
    sbit  T0CKIPPS5_bit at T0CKIPPS.B5;

sfr unsigned short volatile T1CKIPPS         absolute 0x1E92;
    const register unsigned short int T1CKIPPS0 = 0;
    sbit  T1CKIPPS0_bit at T1CKIPPS.B0;
    const register unsigned short int T1CKIPPS1 = 1;
    sbit  T1CKIPPS1_bit at T1CKIPPS.B1;
    const register unsigned short int T1CKIPPS2 = 2;
    sbit  T1CKIPPS2_bit at T1CKIPPS.B2;
    const register unsigned short int T1CKIPPS3 = 3;
    sbit  T1CKIPPS3_bit at T1CKIPPS.B3;
    const register unsigned short int T1CKIPPS4 = 4;
    sbit  T1CKIPPS4_bit at T1CKIPPS.B4;
    const register unsigned short int T1CKIPPS5 = 5;
    sbit  T1CKIPPS5_bit at T1CKIPPS.B5;

sfr unsigned short volatile T1GPPS           absolute 0x1E93;
    const register unsigned short int T1GPPS0 = 0;
    sbit  T1GPPS0_bit at T1GPPS.B0;
    const register unsigned short int T1GPPS1 = 1;
    sbit  T1GPPS1_bit at T1GPPS.B1;
    const register unsigned short int T1GPPS2 = 2;
    sbit  T1GPPS2_bit at T1GPPS.B2;
    const register unsigned short int T1GPPS3 = 3;
    sbit  T1GPPS3_bit at T1GPPS.B3;
    const register unsigned short int T1GPPS4 = 4;
    sbit  T1GPPS4_bit at T1GPPS.B4;
    const register unsigned short int T1GPPS5 = 5;
    sbit  T1GPPS5_bit at T1GPPS.B5;

sfr unsigned short volatile T2INPPS          absolute 0x1E9C;
    const register unsigned short int T2INPPS0 = 0;
    sbit  T2INPPS0_bit at T2INPPS.B0;
    const register unsigned short int T2INPPS1 = 1;
    sbit  T2INPPS1_bit at T2INPPS.B1;
    const register unsigned short int T2INPPS2 = 2;
    sbit  T2INPPS2_bit at T2INPPS.B2;
    const register unsigned short int T2INPPS3 = 3;
    sbit  T2INPPS3_bit at T2INPPS.B3;
    const register unsigned short int T2INPPS4 = 4;
    sbit  T2INPPS4_bit at T2INPPS.B4;
    const register unsigned short int T2INPPS5 = 5;
    sbit  T2INPPS5_bit at T2INPPS.B5;

sfr unsigned short volatile T4INPPS          absolute 0x1E9D;
    const register unsigned short int T4INPPS0 = 0;
    sbit  T4INPPS0_bit at T4INPPS.B0;
    const register unsigned short int T4INPPS1 = 1;
    sbit  T4INPPS1_bit at T4INPPS.B1;
    const register unsigned short int T4INPPS2 = 2;
    sbit  T4INPPS2_bit at T4INPPS.B2;
    const register unsigned short int T4INPPS3 = 3;
    sbit  T4INPPS3_bit at T4INPPS.B3;
    const register unsigned short int T4INPPS4 = 4;
    sbit  T4INPPS4_bit at T4INPPS.B4;
    const register unsigned short int T4INPPS5 = 5;
    sbit  T4INPPS5_bit at T4INPPS.B5;

sfr unsigned short volatile CCP1PPS          absolute 0x1EA1;
    const register unsigned short int CCP1PPS0 = 0;
    sbit  CCP1PPS0_bit at CCP1PPS.B0;
    const register unsigned short int CCP1PPS1 = 1;
    sbit  CCP1PPS1_bit at CCP1PPS.B1;
    const register unsigned short int CCP1PPS2 = 2;
    sbit  CCP1PPS2_bit at CCP1PPS.B2;
    const register unsigned short int CCP1PPS3 = 3;
    sbit  CCP1PPS3_bit at CCP1PPS.B3;
    const register unsigned short int CCP1PPS4 = 4;
    sbit  CCP1PPS4_bit at CCP1PPS.B4;
    const register unsigned short int CCP1PPS5 = 5;
    sbit  CCP1PPS5_bit at CCP1PPS.B5;

sfr unsigned short volatile CCP2PPS          absolute 0x1EA2;
    const register unsigned short int CCP2PPS0 = 0;
    sbit  CCP2PPS0_bit at CCP2PPS.B0;
    const register unsigned short int CCP2PPS1 = 1;
    sbit  CCP2PPS1_bit at CCP2PPS.B1;
    const register unsigned short int CCP2PPS2 = 2;
    sbit  CCP2PPS2_bit at CCP2PPS.B2;
    const register unsigned short int CCP2PPS3 = 3;
    sbit  CCP2PPS3_bit at CCP2PPS.B3;
    const register unsigned short int CCP2PPS4 = 4;
    sbit  CCP2PPS4_bit at CCP2PPS.B4;
    const register unsigned short int CCP2PPS5 = 5;
    sbit  CCP2PPS5_bit at CCP2PPS.B5;

sfr unsigned short volatile SMT1WINPPS       absolute 0x1EA9;
    const register unsigned short int SMT1WINPPS0 = 0;
    sbit  SMT1WINPPS0_bit at SMT1WINPPS.B0;
    const register unsigned short int SMT1WINPPS1 = 1;
    sbit  SMT1WINPPS1_bit at SMT1WINPPS.B1;
    const register unsigned short int SMT1WINPPS2 = 2;
    sbit  SMT1WINPPS2_bit at SMT1WINPPS.B2;
    const register unsigned short int SMT1WINPPS3 = 3;
    sbit  SMT1WINPPS3_bit at SMT1WINPPS.B3;
    const register unsigned short int SMT1WINPPS4 = 4;
    sbit  SMT1WINPPS4_bit at SMT1WINPPS.B4;
    const register unsigned short int SMT1WINPPS5 = 5;
    sbit  SMT1WINPPS5_bit at SMT1WINPPS.B5;

sfr unsigned short volatile SMT1SIGPPS       absolute 0x1EAA;
    const register unsigned short int SMT1SIGPPS0 = 0;
    sbit  SMT1SIGPPS0_bit at SMT1SIGPPS.B0;
    const register unsigned short int SMT1SIGPPS1 = 1;
    sbit  SMT1SIGPPS1_bit at SMT1SIGPPS.B1;
    const register unsigned short int SMT1SIGPPS2 = 2;
    sbit  SMT1SIGPPS2_bit at SMT1SIGPPS.B2;
    const register unsigned short int SMT1SIGPPS3 = 3;
    sbit  SMT1SIGPPS3_bit at SMT1SIGPPS.B3;
    const register unsigned short int SMT1SIGPPS4 = 4;
    sbit  SMT1SIGPPS4_bit at SMT1SIGPPS.B4;
    const register unsigned short int SMT1SIGPPS5 = 5;
    sbit  SMT1SIGPPS5_bit at SMT1SIGPPS.B5;

sfr unsigned short volatile CWG1PPS          absolute 0x1EB1;
    const register unsigned short int CWG1PPS0 = 0;
    sbit  CWG1PPS0_bit at CWG1PPS.B0;
    const register unsigned short int CWG1PPS1 = 1;
    sbit  CWG1PPS1_bit at CWG1PPS.B1;
    const register unsigned short int CWG1PPS2 = 2;
    sbit  CWG1PPS2_bit at CWG1PPS.B2;
    const register unsigned short int CWG1PPS3 = 3;
    sbit  CWG1PPS3_bit at CWG1PPS.B3;
    const register unsigned short int CWG1PPS4 = 4;
    sbit  CWG1PPS4_bit at CWG1PPS.B4;
    const register unsigned short int CWG1PPS5 = 5;
    sbit  CWG1PPS5_bit at CWG1PPS.B5;

sfr unsigned short volatile CLCIN0PPS        absolute 0x1EBB;
    const register unsigned short int CLCIN0PPS0 = 0;
    sbit  CLCIN0PPS0_bit at CLCIN0PPS.B0;
    const register unsigned short int CLCIN0PPS1 = 1;
    sbit  CLCIN0PPS1_bit at CLCIN0PPS.B1;
    const register unsigned short int CLCIN0PPS2 = 2;
    sbit  CLCIN0PPS2_bit at CLCIN0PPS.B2;
    const register unsigned short int CLCIN0PPS3 = 3;
    sbit  CLCIN0PPS3_bit at CLCIN0PPS.B3;
    const register unsigned short int CLCIN0PPS4 = 4;
    sbit  CLCIN0PPS4_bit at CLCIN0PPS.B4;
    const register unsigned short int CLCIN0PPS5 = 5;
    sbit  CLCIN0PPS5_bit at CLCIN0PPS.B5;

sfr unsigned short volatile CLCIN1PPS        absolute 0x1EBC;
    const register unsigned short int CLCIN1PPS0 = 0;
    sbit  CLCIN1PPS0_bit at CLCIN1PPS.B0;
    const register unsigned short int CLCIN1PPS1 = 1;
    sbit  CLCIN1PPS1_bit at CLCIN1PPS.B1;
    const register unsigned short int CLCIN1PPS2 = 2;
    sbit  CLCIN1PPS2_bit at CLCIN1PPS.B2;
    const register unsigned short int CLCIN1PPS3 = 3;
    sbit  CLCIN1PPS3_bit at CLCIN1PPS.B3;
    const register unsigned short int CLCIN1PPS4 = 4;
    sbit  CLCIN1PPS4_bit at CLCIN1PPS.B4;
    const register unsigned short int CLCIN1PPS5 = 5;
    sbit  CLCIN1PPS5_bit at CLCIN1PPS.B5;

sfr unsigned short volatile CLCIN2PPS        absolute 0x1EBD;
    const register unsigned short int CLCIN2PPS0 = 0;
    sbit  CLCIN2PPS0_bit at CLCIN2PPS.B0;
    const register unsigned short int CLCIN2PPS1 = 1;
    sbit  CLCIN2PPS1_bit at CLCIN2PPS.B1;
    const register unsigned short int CLCIN2PPS2 = 2;
    sbit  CLCIN2PPS2_bit at CLCIN2PPS.B2;
    const register unsigned short int CLCIN2PPS3 = 3;
    sbit  CLCIN2PPS3_bit at CLCIN2PPS.B3;
    const register unsigned short int CLCIN2PPS4 = 4;
    sbit  CLCIN2PPS4_bit at CLCIN2PPS.B4;
    const register unsigned short int CLCIN2PPS5 = 5;
    sbit  CLCIN2PPS5_bit at CLCIN2PPS.B5;

sfr unsigned short volatile CLCIN3PPS        absolute 0x1EBE;
    const register unsigned short int CLCIN3PPS0 = 0;
    sbit  CLCIN3PPS0_bit at CLCIN3PPS.B0;
    const register unsigned short int CLCIN3PPS1 = 1;
    sbit  CLCIN3PPS1_bit at CLCIN3PPS.B1;
    const register unsigned short int CLCIN3PPS2 = 2;
    sbit  CLCIN3PPS2_bit at CLCIN3PPS.B2;
    const register unsigned short int CLCIN3PPS3 = 3;
    sbit  CLCIN3PPS3_bit at CLCIN3PPS.B3;
    const register unsigned short int CLCIN3PPS4 = 4;
    sbit  CLCIN3PPS4_bit at CLCIN3PPS.B4;
    const register unsigned short int CLCIN3PPS5 = 5;
    sbit  CLCIN3PPS5_bit at CLCIN3PPS.B5;

sfr unsigned short volatile ADACTPPS         absolute 0x1EC3;
    const register unsigned short int ADACTPPS0 = 0;
    sbit  ADACTPPS0_bit at ADACTPPS.B0;
    const register unsigned short int ADACTPPS1 = 1;
    sbit  ADACTPPS1_bit at ADACTPPS.B1;
    const register unsigned short int ADACTPPS2 = 2;
    sbit  ADACTPPS2_bit at ADACTPPS.B2;
    const register unsigned short int ADACTPPS3 = 3;
    sbit  ADACTPPS3_bit at ADACTPPS.B3;
    const register unsigned short int ADACTPPS4 = 4;
    sbit  ADACTPPS4_bit at ADACTPPS.B4;
    const register unsigned short int ADACTPPS5 = 5;
    sbit  ADACTPPS5_bit at ADACTPPS.B5;

sfr unsigned short volatile SSP1CLKPPS       absolute 0x1EC5;
    const register unsigned short int SSP1CLKPPS0 = 0;
    sbit  SSP1CLKPPS0_bit at SSP1CLKPPS.B0;
    const register unsigned short int SSP1CLKPPS1 = 1;
    sbit  SSP1CLKPPS1_bit at SSP1CLKPPS.B1;
    const register unsigned short int SSP1CLKPPS2 = 2;
    sbit  SSP1CLKPPS2_bit at SSP1CLKPPS.B2;
    const register unsigned short int SSP1CLKPPS3 = 3;
    sbit  SSP1CLKPPS3_bit at SSP1CLKPPS.B3;
    const register unsigned short int SSP1CLKPPS4 = 4;
    sbit  SSP1CLKPPS4_bit at SSP1CLKPPS.B4;
    const register unsigned short int SSP1CLKPPS5 = 5;
    sbit  SSP1CLKPPS5_bit at SSP1CLKPPS.B5;

sfr unsigned short volatile SSP1DATPPS       absolute 0x1EC6;
    const register unsigned short int SSP1DATPPS0 = 0;
    sbit  SSP1DATPPS0_bit at SSP1DATPPS.B0;
    const register unsigned short int SSP1DATPPS1 = 1;
    sbit  SSP1DATPPS1_bit at SSP1DATPPS.B1;
    const register unsigned short int SSP1DATPPS2 = 2;
    sbit  SSP1DATPPS2_bit at SSP1DATPPS.B2;
    const register unsigned short int SSP1DATPPS3 = 3;
    sbit  SSP1DATPPS3_bit at SSP1DATPPS.B3;
    const register unsigned short int SSP1DATPPS4 = 4;
    sbit  SSP1DATPPS4_bit at SSP1DATPPS.B4;
    const register unsigned short int SSP1DATPPS5 = 5;
    sbit  SSP1DATPPS5_bit at SSP1DATPPS.B5;

sfr unsigned short volatile SSP1SSPPS        absolute 0x1EC7;
    const register unsigned short int SSP1SSPPS0 = 0;
    sbit  SSP1SSPPS0_bit at SSP1SSPPS.B0;
    const register unsigned short int SSP1SSPPS1 = 1;
    sbit  SSP1SSPPS1_bit at SSP1SSPPS.B1;
    const register unsigned short int SSP1SSPPS2 = 2;
    sbit  SSP1SSPPS2_bit at SSP1SSPPS.B2;
    const register unsigned short int SSP1SSPPS3 = 3;
    sbit  SSP1SSPPS3_bit at SSP1SSPPS.B3;
    const register unsigned short int SSP1SSPPS4 = 4;
    sbit  SSP1SSPPS4_bit at SSP1SSPPS.B4;
    const register unsigned short int SSP1SSPPS5 = 5;
    sbit  SSP1SSPPS5_bit at SSP1SSPPS.B5;

sfr unsigned short volatile RX1PPS           absolute 0x1ECB;
    const register unsigned short int RX1PPS0 = 0;
    sbit  RX1PPS0_bit at RX1PPS.B0;
    const register unsigned short int RX1PPS1 = 1;
    sbit  RX1PPS1_bit at RX1PPS.B1;
    const register unsigned short int RX1PPS2 = 2;
    sbit  RX1PPS2_bit at RX1PPS.B2;
    const register unsigned short int RX1PPS3 = 3;
    sbit  RX1PPS3_bit at RX1PPS.B3;
    const register unsigned short int RX1PPS4 = 4;
    sbit  RX1PPS4_bit at RX1PPS.B4;
    const register unsigned short int RX1PPS5 = 5;
    sbit  RX1PPS5_bit at RX1PPS.B5;

sfr unsigned short volatile TX1PPS           absolute 0x1ECC;
    const register unsigned short int TX1PPS0 = 0;
    sbit  TX1PPS0_bit at TX1PPS.B0;
    const register unsigned short int TX1PPS1 = 1;
    sbit  TX1PPS1_bit at TX1PPS.B1;
    const register unsigned short int TX1PPS2 = 2;
    sbit  TX1PPS2_bit at TX1PPS.B2;
    const register unsigned short int TX1PPS3 = 3;
    sbit  TX1PPS3_bit at TX1PPS.B3;
    const register unsigned short int TX1PPS4 = 4;
    sbit  TX1PPS4_bit at TX1PPS.B4;
    const register unsigned short int TX1PPS5 = 5;
    sbit  TX1PPS5_bit at TX1PPS.B5;

sfr unsigned short volatile RX2PPS           absolute 0x1ECD;
    const register unsigned short int RX2PPS0 = 0;
    sbit  RX2PPS0_bit at RX2PPS.B0;
    const register unsigned short int RX2PPS1 = 1;
    sbit  RX2PPS1_bit at RX2PPS.B1;
    const register unsigned short int RX2PPS2 = 2;
    sbit  RX2PPS2_bit at RX2PPS.B2;
    const register unsigned short int RX2PPS3 = 3;
    sbit  RX2PPS3_bit at RX2PPS.B3;
    const register unsigned short int RX2PPS4 = 4;
    sbit  RX2PPS4_bit at RX2PPS.B4;
    const register unsigned short int RX2PPS5 = 5;
    sbit  RX2PPS5_bit at RX2PPS.B5;

sfr unsigned short volatile TX2PPS           absolute 0x1ECE;
    const register unsigned short int TX2PPS0 = 0;
    sbit  TX2PPS0_bit at TX2PPS.B0;
    const register unsigned short int TX2PPS1 = 1;
    sbit  TX2PPS1_bit at TX2PPS.B1;
    const register unsigned short int TX2PPS2 = 2;
    sbit  TX2PPS2_bit at TX2PPS.B2;
    const register unsigned short int TX2PPS3 = 3;
    sbit  TX2PPS3_bit at TX2PPS.B3;
    const register unsigned short int TX2PPS4 = 4;
    sbit  TX2PPS4_bit at TX2PPS.B4;
    const register unsigned short int TX2PPS5 = 5;
    sbit  TX2PPS5_bit at TX2PPS.B5;

sfr unsigned short volatile RA0PPS           absolute 0x1F10;
    const register unsigned short int RA0PPS0 = 0;
    sbit  RA0PPS0_bit at RA0PPS.B0;
    const register unsigned short int RA0PPS1 = 1;
    sbit  RA0PPS1_bit at RA0PPS.B1;
    const register unsigned short int RA0PPS2 = 2;
    sbit  RA0PPS2_bit at RA0PPS.B2;
    const register unsigned short int RA0PPS3 = 3;
    sbit  RA0PPS3_bit at RA0PPS.B3;
    const register unsigned short int RA0PPS4 = 4;
    sbit  RA0PPS4_bit at RA0PPS.B4;
    const register unsigned short int RA0PPS5 = 5;
    sbit  RA0PPS5_bit at RA0PPS.B5;

sfr unsigned short volatile RA1PPS           absolute 0x1F11;
    const register unsigned short int RA1PPS0 = 0;
    sbit  RA1PPS0_bit at RA1PPS.B0;
    const register unsigned short int RA1PPS1 = 1;
    sbit  RA1PPS1_bit at RA1PPS.B1;
    const register unsigned short int RA1PPS2 = 2;
    sbit  RA1PPS2_bit at RA1PPS.B2;
    const register unsigned short int RA1PPS3 = 3;
    sbit  RA1PPS3_bit at RA1PPS.B3;
    const register unsigned short int RA1PPS4 = 4;
    sbit  RA1PPS4_bit at RA1PPS.B4;
    const register unsigned short int RA1PPS5 = 5;
    sbit  RA1PPS5_bit at RA1PPS.B5;

sfr unsigned short volatile RA2PPS           absolute 0x1F12;
    const register unsigned short int RA2PPS0 = 0;
    sbit  RA2PPS0_bit at RA2PPS.B0;
    const register unsigned short int RA2PPS1 = 1;
    sbit  RA2PPS1_bit at RA2PPS.B1;
    const register unsigned short int RA2PPS2 = 2;
    sbit  RA2PPS2_bit at RA2PPS.B2;
    const register unsigned short int RA2PPS3 = 3;
    sbit  RA2PPS3_bit at RA2PPS.B3;
    const register unsigned short int RA2PPS4 = 4;
    sbit  RA2PPS4_bit at RA2PPS.B4;
    const register unsigned short int RA2PPS5 = 5;
    sbit  RA2PPS5_bit at RA2PPS.B5;

sfr unsigned short volatile RA3PPS           absolute 0x1F13;
    const register unsigned short int RA3PPS0 = 0;
    sbit  RA3PPS0_bit at RA3PPS.B0;
    const register unsigned short int RA3PPS1 = 1;
    sbit  RA3PPS1_bit at RA3PPS.B1;
    const register unsigned short int RA3PPS2 = 2;
    sbit  RA3PPS2_bit at RA3PPS.B2;
    const register unsigned short int RA3PPS3 = 3;
    sbit  RA3PPS3_bit at RA3PPS.B3;
    const register unsigned short int RA3PPS4 = 4;
    sbit  RA3PPS4_bit at RA3PPS.B4;
    const register unsigned short int RA3PPS5 = 5;
    sbit  RA3PPS5_bit at RA3PPS.B5;

sfr unsigned short volatile RA4PPS           absolute 0x1F14;
    const register unsigned short int RA4PPS0 = 0;
    sbit  RA4PPS0_bit at RA4PPS.B0;
    const register unsigned short int RA4PPS1 = 1;
    sbit  RA4PPS1_bit at RA4PPS.B1;
    const register unsigned short int RA4PPS2 = 2;
    sbit  RA4PPS2_bit at RA4PPS.B2;
    const register unsigned short int RA4PPS3 = 3;
    sbit  RA4PPS3_bit at RA4PPS.B3;
    const register unsigned short int RA4PPS4 = 4;
    sbit  RA4PPS4_bit at RA4PPS.B4;
    const register unsigned short int RA4PPS5 = 5;
    sbit  RA4PPS5_bit at RA4PPS.B5;

sfr unsigned short volatile RA5PPS           absolute 0x1F15;
    const register unsigned short int RA5PPS0 = 0;
    sbit  RA5PPS0_bit at RA5PPS.B0;
    const register unsigned short int RA5PPS1 = 1;
    sbit  RA5PPS1_bit at RA5PPS.B1;
    const register unsigned short int RA5PPS2 = 2;
    sbit  RA5PPS2_bit at RA5PPS.B2;
    const register unsigned short int RA5PPS3 = 3;
    sbit  RA5PPS3_bit at RA5PPS.B3;
    const register unsigned short int RA5PPS4 = 4;
    sbit  RA5PPS4_bit at RA5PPS.B4;
    const register unsigned short int RA5PPS5 = 5;
    sbit  RA5PPS5_bit at RA5PPS.B5;

sfr unsigned short volatile RA6PPS           absolute 0x1F16;
    const register unsigned short int RA6PPS0 = 0;
    sbit  RA6PPS0_bit at RA6PPS.B0;
    const register unsigned short int RA6PPS1 = 1;
    sbit  RA6PPS1_bit at RA6PPS.B1;
    const register unsigned short int RA6PPS2 = 2;
    sbit  RA6PPS2_bit at RA6PPS.B2;
    const register unsigned short int RA6PPS3 = 3;
    sbit  RA6PPS3_bit at RA6PPS.B3;
    const register unsigned short int RA6PPS4 = 4;
    sbit  RA6PPS4_bit at RA6PPS.B4;
    const register unsigned short int RA6PPS5 = 5;
    sbit  RA6PPS5_bit at RA6PPS.B5;

sfr unsigned short volatile RA7PPS           absolute 0x1F17;
    const register unsigned short int RA7PPS0 = 0;
    sbit  RA7PPS0_bit at RA7PPS.B0;
    const register unsigned short int RA7PPS1 = 1;
    sbit  RA7PPS1_bit at RA7PPS.B1;
    const register unsigned short int RA7PPS2 = 2;
    sbit  RA7PPS2_bit at RA7PPS.B2;
    const register unsigned short int RA7PPS3 = 3;
    sbit  RA7PPS3_bit at RA7PPS.B3;
    const register unsigned short int RA7PPS4 = 4;
    sbit  RA7PPS4_bit at RA7PPS.B4;
    const register unsigned short int RA7PPS5 = 5;
    sbit  RA7PPS5_bit at RA7PPS.B5;

sfr unsigned short volatile RB0PPS           absolute 0x1F18;
    const register unsigned short int RB0PPS0 = 0;
    sbit  RB0PPS0_bit at RB0PPS.B0;
    const register unsigned short int RB0PPS1 = 1;
    sbit  RB0PPS1_bit at RB0PPS.B1;
    const register unsigned short int RB0PPS2 = 2;
    sbit  RB0PPS2_bit at RB0PPS.B2;
    const register unsigned short int RB0PPS3 = 3;
    sbit  RB0PPS3_bit at RB0PPS.B3;
    const register unsigned short int RB0PPS4 = 4;
    sbit  RB0PPS4_bit at RB0PPS.B4;
    const register unsigned short int RB0PPS5 = 5;
    sbit  RB0PPS5_bit at RB0PPS.B5;

sfr unsigned short volatile RB1PPS           absolute 0x1F19;
    const register unsigned short int RB1PPS0 = 0;
    sbit  RB1PPS0_bit at RB1PPS.B0;
    const register unsigned short int RB1PPS1 = 1;
    sbit  RB1PPS1_bit at RB1PPS.B1;
    const register unsigned short int RB1PPS2 = 2;
    sbit  RB1PPS2_bit at RB1PPS.B2;
    const register unsigned short int RB1PPS3 = 3;
    sbit  RB1PPS3_bit at RB1PPS.B3;
    const register unsigned short int RB1PPS4 = 4;
    sbit  RB1PPS4_bit at RB1PPS.B4;
    const register unsigned short int RB1PPS5 = 5;
    sbit  RB1PPS5_bit at RB1PPS.B5;

sfr unsigned short volatile RB2PPS           absolute 0x1F1A;
    const register unsigned short int RB2PPS0 = 0;
    sbit  RB2PPS0_bit at RB2PPS.B0;
    const register unsigned short int RB2PPS1 = 1;
    sbit  RB2PPS1_bit at RB2PPS.B1;
    const register unsigned short int RB2PPS2 = 2;
    sbit  RB2PPS2_bit at RB2PPS.B2;
    const register unsigned short int RB2PPS3 = 3;
    sbit  RB2PPS3_bit at RB2PPS.B3;
    const register unsigned short int RB2PPS4 = 4;
    sbit  RB2PPS4_bit at RB2PPS.B4;
    const register unsigned short int RB2PPS5 = 5;
    sbit  RB2PPS5_bit at RB2PPS.B5;

sfr unsigned short volatile RB3PPS           absolute 0x1F1B;
    const register unsigned short int RB3PPS0 = 0;
    sbit  RB3PPS0_bit at RB3PPS.B0;
    const register unsigned short int RB3PPS1 = 1;
    sbit  RB3PPS1_bit at RB3PPS.B1;
    const register unsigned short int RB3PPS2 = 2;
    sbit  RB3PPS2_bit at RB3PPS.B2;
    const register unsigned short int RB3PPS3 = 3;
    sbit  RB3PPS3_bit at RB3PPS.B3;
    const register unsigned short int RB3PPS4 = 4;
    sbit  RB3PPS4_bit at RB3PPS.B4;
    const register unsigned short int RB3PPS5 = 5;
    sbit  RB3PPS5_bit at RB3PPS.B5;

sfr unsigned short volatile RB4PPS           absolute 0x1F1C;
    const register unsigned short int RB4PPS0 = 0;
    sbit  RB4PPS0_bit at RB4PPS.B0;
    const register unsigned short int RB4PPS1 = 1;
    sbit  RB4PPS1_bit at RB4PPS.B1;
    const register unsigned short int RB4PPS2 = 2;
    sbit  RB4PPS2_bit at RB4PPS.B2;
    const register unsigned short int RB4PPS3 = 3;
    sbit  RB4PPS3_bit at RB4PPS.B3;
    const register unsigned short int RB4PPS4 = 4;
    sbit  RB4PPS4_bit at RB4PPS.B4;
    const register unsigned short int RB4PPS5 = 5;
    sbit  RB4PPS5_bit at RB4PPS.B5;

sfr unsigned short volatile RB5PPS           absolute 0x1F1D;
    const register unsigned short int RB5PPS0 = 0;
    sbit  RB5PPS0_bit at RB5PPS.B0;
    const register unsigned short int RB5PPS1 = 1;
    sbit  RB5PPS1_bit at RB5PPS.B1;
    const register unsigned short int RB5PPS2 = 2;
    sbit  RB5PPS2_bit at RB5PPS.B2;
    const register unsigned short int RB5PPS3 = 3;
    sbit  RB5PPS3_bit at RB5PPS.B3;
    const register unsigned short int RB5PPS4 = 4;
    sbit  RB5PPS4_bit at RB5PPS.B4;
    const register unsigned short int RB5PPS5 = 5;
    sbit  RB5PPS5_bit at RB5PPS.B5;

sfr unsigned short volatile RB6PPS           absolute 0x1F1E;
    const register unsigned short int RB6PPS0 = 0;
    sbit  RB6PPS0_bit at RB6PPS.B0;
    const register unsigned short int RB6PPS1 = 1;
    sbit  RB6PPS1_bit at RB6PPS.B1;
    const register unsigned short int RB6PPS2 = 2;
    sbit  RB6PPS2_bit at RB6PPS.B2;
    const register unsigned short int RB6PPS3 = 3;
    sbit  RB6PPS3_bit at RB6PPS.B3;
    const register unsigned short int RB6PPS4 = 4;
    sbit  RB6PPS4_bit at RB6PPS.B4;
    const register unsigned short int RB6PPS5 = 5;
    sbit  RB6PPS5_bit at RB6PPS.B5;

sfr unsigned short volatile RB7PPS           absolute 0x1F1F;
    const register unsigned short int RB7PPS0 = 0;
    sbit  RB7PPS0_bit at RB7PPS.B0;
    const register unsigned short int RB7PPS1 = 1;
    sbit  RB7PPS1_bit at RB7PPS.B1;
    const register unsigned short int RB7PPS2 = 2;
    sbit  RB7PPS2_bit at RB7PPS.B2;
    const register unsigned short int RB7PPS3 = 3;
    sbit  RB7PPS3_bit at RB7PPS.B3;
    const register unsigned short int RB7PPS4 = 4;
    sbit  RB7PPS4_bit at RB7PPS.B4;
    const register unsigned short int RB7PPS5 = 5;
    sbit  RB7PPS5_bit at RB7PPS.B5;

sfr unsigned short volatile RC0PPS           absolute 0x1F20;
    const register unsigned short int RC0PPS0 = 0;
    sbit  RC0PPS0_bit at RC0PPS.B0;
    const register unsigned short int RC0PPS1 = 1;
    sbit  RC0PPS1_bit at RC0PPS.B1;
    const register unsigned short int RC0PPS2 = 2;
    sbit  RC0PPS2_bit at RC0PPS.B2;
    const register unsigned short int RC0PPS3 = 3;
    sbit  RC0PPS3_bit at RC0PPS.B3;
    const register unsigned short int RC0PPS4 = 4;
    sbit  RC0PPS4_bit at RC0PPS.B4;
    const register unsigned short int RC0PPS5 = 5;
    sbit  RC0PPS5_bit at RC0PPS.B5;

sfr unsigned short volatile RC1PPS           absolute 0x1F21;
    const register unsigned short int RC1PPS0 = 0;
    sbit  RC1PPS0_bit at RC1PPS.B0;
    const register unsigned short int RC1PPS1 = 1;
    sbit  RC1PPS1_bit at RC1PPS.B1;
    const register unsigned short int RC1PPS2 = 2;
    sbit  RC1PPS2_bit at RC1PPS.B2;
    const register unsigned short int RC1PPS3 = 3;
    sbit  RC1PPS3_bit at RC1PPS.B3;
    const register unsigned short int RC1PPS4 = 4;
    sbit  RC1PPS4_bit at RC1PPS.B4;
    const register unsigned short int RC1PPS5 = 5;
    sbit  RC1PPS5_bit at RC1PPS.B5;

sfr unsigned short volatile RC2PPS           absolute 0x1F22;
    const register unsigned short int RC2PPS0 = 0;
    sbit  RC2PPS0_bit at RC2PPS.B0;
    const register unsigned short int RC2PPS1 = 1;
    sbit  RC2PPS1_bit at RC2PPS.B1;
    const register unsigned short int RC2PPS2 = 2;
    sbit  RC2PPS2_bit at RC2PPS.B2;
    const register unsigned short int RC2PPS3 = 3;
    sbit  RC2PPS3_bit at RC2PPS.B3;
    const register unsigned short int RC2PPS4 = 4;
    sbit  RC2PPS4_bit at RC2PPS.B4;
    const register unsigned short int RC2PPS5 = 5;
    sbit  RC2PPS5_bit at RC2PPS.B5;

sfr unsigned short volatile RC3PPS           absolute 0x1F23;
    const register unsigned short int RC3PPS0 = 0;
    sbit  RC3PPS0_bit at RC3PPS.B0;
    const register unsigned short int RC3PPS1 = 1;
    sbit  RC3PPS1_bit at RC3PPS.B1;
    const register unsigned short int RC3PPS2 = 2;
    sbit  RC3PPS2_bit at RC3PPS.B2;
    const register unsigned short int RC3PPS3 = 3;
    sbit  RC3PPS3_bit at RC3PPS.B3;
    const register unsigned short int RC3PPS4 = 4;
    sbit  RC3PPS4_bit at RC3PPS.B4;
    const register unsigned short int RC3PPS5 = 5;
    sbit  RC3PPS5_bit at RC3PPS.B5;

sfr unsigned short volatile RC4PPS           absolute 0x1F24;
    const register unsigned short int RC4PPS0 = 0;
    sbit  RC4PPS0_bit at RC4PPS.B0;
    const register unsigned short int RC4PPS1 = 1;
    sbit  RC4PPS1_bit at RC4PPS.B1;
    const register unsigned short int RC4PPS2 = 2;
    sbit  RC4PPS2_bit at RC4PPS.B2;
    const register unsigned short int RC4PPS3 = 3;
    sbit  RC4PPS3_bit at RC4PPS.B3;
    const register unsigned short int RC4PPS4 = 4;
    sbit  RC4PPS4_bit at RC4PPS.B4;
    const register unsigned short int RC4PPS5 = 5;
    sbit  RC4PPS5_bit at RC4PPS.B5;

sfr unsigned short volatile RC5PPS           absolute 0x1F25;
    const register unsigned short int RC5PPS0 = 0;
    sbit  RC5PPS0_bit at RC5PPS.B0;
    const register unsigned short int RC5PPS1 = 1;
    sbit  RC5PPS1_bit at RC5PPS.B1;
    const register unsigned short int RC5PPS2 = 2;
    sbit  RC5PPS2_bit at RC5PPS.B2;
    const register unsigned short int RC5PPS3 = 3;
    sbit  RC5PPS3_bit at RC5PPS.B3;
    const register unsigned short int RC5PPS4 = 4;
    sbit  RC5PPS4_bit at RC5PPS.B4;
    const register unsigned short int RC5PPS5 = 5;
    sbit  RC5PPS5_bit at RC5PPS.B5;

sfr unsigned short volatile RC6PPS           absolute 0x1F26;
    const register unsigned short int RC6PPS0 = 0;
    sbit  RC6PPS0_bit at RC6PPS.B0;
    const register unsigned short int RC6PPS1 = 1;
    sbit  RC6PPS1_bit at RC6PPS.B1;
    const register unsigned short int RC6PPS2 = 2;
    sbit  RC6PPS2_bit at RC6PPS.B2;
    const register unsigned short int RC6PPS3 = 3;
    sbit  RC6PPS3_bit at RC6PPS.B3;
    const register unsigned short int RC6PPS4 = 4;
    sbit  RC6PPS4_bit at RC6PPS.B4;
    const register unsigned short int RC6PPS5 = 5;
    sbit  RC6PPS5_bit at RC6PPS.B5;

sfr unsigned short volatile RC7PPS           absolute 0x1F27;
    const register unsigned short int RC7PPS0 = 0;
    sbit  RC7PPS0_bit at RC7PPS.B0;
    const register unsigned short int RC7PPS1 = 1;
    sbit  RC7PPS1_bit at RC7PPS.B1;
    const register unsigned short int RC7PPS2 = 2;
    sbit  RC7PPS2_bit at RC7PPS.B2;
    const register unsigned short int RC7PPS3 = 3;
    sbit  RC7PPS3_bit at RC7PPS.B3;
    const register unsigned short int RC7PPS4 = 4;
    sbit  RC7PPS4_bit at RC7PPS.B4;
    const register unsigned short int RC7PPS5 = 5;
    sbit  RC7PPS5_bit at RC7PPS.B5;

sfr unsigned short volatile RD0PPS           absolute 0x1F28;
    const register unsigned short int RD0PPS0 = 0;
    sbit  RD0PPS0_bit at RD0PPS.B0;
    const register unsigned short int RD0PPS1 = 1;
    sbit  RD0PPS1_bit at RD0PPS.B1;
    const register unsigned short int RD0PPS2 = 2;
    sbit  RD0PPS2_bit at RD0PPS.B2;
    const register unsigned short int RD0PPS3 = 3;
    sbit  RD0PPS3_bit at RD0PPS.B3;
    const register unsigned short int RD0PPS4 = 4;
    sbit  RD0PPS4_bit at RD0PPS.B4;
    const register unsigned short int RD0PPS5 = 5;
    sbit  RD0PPS5_bit at RD0PPS.B5;

sfr unsigned short volatile RD1PPS           absolute 0x1F29;
    const register unsigned short int RD1PPS0 = 0;
    sbit  RD1PPS0_bit at RD1PPS.B0;
    const register unsigned short int RD1PPS1 = 1;
    sbit  RD1PPS1_bit at RD1PPS.B1;
    const register unsigned short int RD1PPS2 = 2;
    sbit  RD1PPS2_bit at RD1PPS.B2;
    const register unsigned short int RD1PPS3 = 3;
    sbit  RD1PPS3_bit at RD1PPS.B3;
    const register unsigned short int RD1PPS4 = 4;
    sbit  RD1PPS4_bit at RD1PPS.B4;
    const register unsigned short int RD1PPS5 = 5;
    sbit  RD1PPS5_bit at RD1PPS.B5;

sfr unsigned short volatile RD2PPS           absolute 0x1F2A;
    const register unsigned short int RD2PPS0 = 0;
    sbit  RD2PPS0_bit at RD2PPS.B0;
    const register unsigned short int RD2PPS1 = 1;
    sbit  RD2PPS1_bit at RD2PPS.B1;
    const register unsigned short int RD2PPS2 = 2;
    sbit  RD2PPS2_bit at RD2PPS.B2;
    const register unsigned short int RD2PPS3 = 3;
    sbit  RD2PPS3_bit at RD2PPS.B3;
    const register unsigned short int RD2PPS4 = 4;
    sbit  RD2PPS4_bit at RD2PPS.B4;
    const register unsigned short int RD2PPS5 = 5;
    sbit  RD2PPS5_bit at RD2PPS.B5;

sfr unsigned short volatile RD3PPS           absolute 0x1F2B;
    const register unsigned short int RD3PPS0 = 0;
    sbit  RD3PPS0_bit at RD3PPS.B0;
    const register unsigned short int RD3PPS1 = 1;
    sbit  RD3PPS1_bit at RD3PPS.B1;
    const register unsigned short int RD3PPS2 = 2;
    sbit  RD3PPS2_bit at RD3PPS.B2;
    const register unsigned short int RD3PPS3 = 3;
    sbit  RD3PPS3_bit at RD3PPS.B3;
    const register unsigned short int RD3PPS4 = 4;
    sbit  RD3PPS4_bit at RD3PPS.B4;
    const register unsigned short int RD3PPS5 = 5;
    sbit  RD3PPS5_bit at RD3PPS.B5;

sfr unsigned short volatile RD4PPS           absolute 0x1F2C;
    const register unsigned short int RD4PPS0 = 0;
    sbit  RD4PPS0_bit at RD4PPS.B0;
    const register unsigned short int RD4PPS1 = 1;
    sbit  RD4PPS1_bit at RD4PPS.B1;
    const register unsigned short int RD4PPS2 = 2;
    sbit  RD4PPS2_bit at RD4PPS.B2;
    const register unsigned short int RD4PPS3 = 3;
    sbit  RD4PPS3_bit at RD4PPS.B3;
    const register unsigned short int RD4PPS4 = 4;
    sbit  RD4PPS4_bit at RD4PPS.B4;
    const register unsigned short int RD4PPS5 = 5;
    sbit  RD4PPS5_bit at RD4PPS.B5;

sfr unsigned short volatile RD5PPS           absolute 0x1F2D;
    const register unsigned short int RD5PPS0 = 0;
    sbit  RD5PPS0_bit at RD5PPS.B0;
    const register unsigned short int RD5PPS1 = 1;
    sbit  RD5PPS1_bit at RD5PPS.B1;
    const register unsigned short int RD5PPS2 = 2;
    sbit  RD5PPS2_bit at RD5PPS.B2;
    const register unsigned short int RD5PPS3 = 3;
    sbit  RD5PPS3_bit at RD5PPS.B3;
    const register unsigned short int RD5PPS4 = 4;
    sbit  RD5PPS4_bit at RD5PPS.B4;
    const register unsigned short int RD5PPS5 = 5;
    sbit  RD5PPS5_bit at RD5PPS.B5;

sfr unsigned short volatile RD6PPS           absolute 0x1F2E;
    const register unsigned short int RD6PPS0 = 0;
    sbit  RD6PPS0_bit at RD6PPS.B0;
    const register unsigned short int RD6PPS1 = 1;
    sbit  RD6PPS1_bit at RD6PPS.B1;
    const register unsigned short int RD6PPS2 = 2;
    sbit  RD6PPS2_bit at RD6PPS.B2;
    const register unsigned short int RD6PPS3 = 3;
    sbit  RD6PPS3_bit at RD6PPS.B3;
    const register unsigned short int RD6PPS4 = 4;
    sbit  RD6PPS4_bit at RD6PPS.B4;
    const register unsigned short int RD6PPS5 = 5;
    sbit  RD6PPS5_bit at RD6PPS.B5;

sfr unsigned short volatile RD7PPS           absolute 0x1F2F;
    const register unsigned short int RD7PPS0 = 0;
    sbit  RD7PPS0_bit at RD7PPS.B0;
    const register unsigned short int RD7PPS1 = 1;
    sbit  RD7PPS1_bit at RD7PPS.B1;
    const register unsigned short int RD7PPS2 = 2;
    sbit  RD7PPS2_bit at RD7PPS.B2;
    const register unsigned short int RD7PPS3 = 3;
    sbit  RD7PPS3_bit at RD7PPS.B3;
    const register unsigned short int RD7PPS4 = 4;
    sbit  RD7PPS4_bit at RD7PPS.B4;
    const register unsigned short int RD7PPS5 = 5;
    sbit  RD7PPS5_bit at RD7PPS.B5;

sfr unsigned short volatile RE0PPS           absolute 0x1F30;
    const register unsigned short int RE0PPS0 = 0;
    sbit  RE0PPS0_bit at RE0PPS.B0;
    const register unsigned short int RE0PPS1 = 1;
    sbit  RE0PPS1_bit at RE0PPS.B1;
    const register unsigned short int RE0PPS2 = 2;
    sbit  RE0PPS2_bit at RE0PPS.B2;
    const register unsigned short int RE0PPS3 = 3;
    sbit  RE0PPS3_bit at RE0PPS.B3;
    const register unsigned short int RE0PPS4 = 4;
    sbit  RE0PPS4_bit at RE0PPS.B4;
    const register unsigned short int RE0PPS5 = 5;
    sbit  RE0PPS5_bit at RE0PPS.B5;

sfr unsigned short volatile RE1PPS           absolute 0x1F31;
    const register unsigned short int RE1PPS0 = 0;
    sbit  RE1PPS0_bit at RE1PPS.B0;
    const register unsigned short int RE1PPS1 = 1;
    sbit  RE1PPS1_bit at RE1PPS.B1;
    const register unsigned short int RE1PPS2 = 2;
    sbit  RE1PPS2_bit at RE1PPS.B2;
    const register unsigned short int RE1PPS3 = 3;
    sbit  RE1PPS3_bit at RE1PPS.B3;
    const register unsigned short int RE1PPS4 = 4;
    sbit  RE1PPS4_bit at RE1PPS.B4;
    const register unsigned short int RE1PPS5 = 5;
    sbit  RE1PPS5_bit at RE1PPS.B5;

sfr unsigned short volatile RE3PPS           absolute 0x1F33;
    const register unsigned short int RE3PPS0 = 0;
    sbit  RE3PPS0_bit at RE3PPS.B0;
    const register unsigned short int RE3PPS1 = 1;
    sbit  RE3PPS1_bit at RE3PPS.B1;
    const register unsigned short int RE3PPS2 = 2;
    sbit  RE3PPS2_bit at RE3PPS.B2;
    const register unsigned short int RE3PPS3 = 3;
    sbit  RE3PPS3_bit at RE3PPS.B3;
    const register unsigned short int RE3PPS4 = 4;
    sbit  RE3PPS4_bit at RE3PPS.B4;
    const register unsigned short int RE3PPS5 = 5;
    sbit  RE3PPS5_bit at RE3PPS.B5;

sfr unsigned short volatile RE4PPS           absolute 0x1F34;
    const register unsigned short int RE4PPS0 = 0;
    sbit  RE4PPS0_bit at RE4PPS.B0;
    const register unsigned short int RE4PPS1 = 1;
    sbit  RE4PPS1_bit at RE4PPS.B1;
    const register unsigned short int RE4PPS2 = 2;
    sbit  RE4PPS2_bit at RE4PPS.B2;
    const register unsigned short int RE4PPS3 = 3;
    sbit  RE4PPS3_bit at RE4PPS.B3;
    const register unsigned short int RE4PPS4 = 4;
    sbit  RE4PPS4_bit at RE4PPS.B4;
    const register unsigned short int RE4PPS5 = 5;
    sbit  RE4PPS5_bit at RE4PPS.B5;

sfr unsigned short volatile RE5PPS           absolute 0x1F35;
    const register unsigned short int RE5PPS0 = 0;
    sbit  RE5PPS0_bit at RE5PPS.B0;
    const register unsigned short int RE5PPS1 = 1;
    sbit  RE5PPS1_bit at RE5PPS.B1;
    const register unsigned short int RE5PPS2 = 2;
    sbit  RE5PPS2_bit at RE5PPS.B2;
    const register unsigned short int RE5PPS3 = 3;
    sbit  RE5PPS3_bit at RE5PPS.B3;
    const register unsigned short int RE5PPS4 = 4;
    sbit  RE5PPS4_bit at RE5PPS.B4;
    const register unsigned short int RE5PPS5 = 5;
    sbit  RE5PPS5_bit at RE5PPS.B5;

sfr unsigned short volatile RE6PPS           absolute 0x1F36;
    const register unsigned short int RE6PPS0 = 0;
    sbit  RE6PPS0_bit at RE6PPS.B0;
    const register unsigned short int RE6PPS1 = 1;
    sbit  RE6PPS1_bit at RE6PPS.B1;
    const register unsigned short int RE6PPS2 = 2;
    sbit  RE6PPS2_bit at RE6PPS.B2;
    const register unsigned short int RE6PPS3 = 3;
    sbit  RE6PPS3_bit at RE6PPS.B3;
    const register unsigned short int RE6PPS4 = 4;
    sbit  RE6PPS4_bit at RE6PPS.B4;
    const register unsigned short int RE6PPS5 = 5;
    sbit  RE6PPS5_bit at RE6PPS.B5;

sfr unsigned short volatile RE7PPS           absolute 0x1F37;
    const register unsigned short int RE7PPS0 = 0;
    sbit  RE7PPS0_bit at RE7PPS.B0;
    const register unsigned short int RE7PPS1 = 1;
    sbit  RE7PPS1_bit at RE7PPS.B1;
    const register unsigned short int RE7PPS2 = 2;
    sbit  RE7PPS2_bit at RE7PPS.B2;
    const register unsigned short int RE7PPS3 = 3;
    sbit  RE7PPS3_bit at RE7PPS.B3;
    const register unsigned short int RE7PPS4 = 4;
    sbit  RE7PPS4_bit at RE7PPS.B4;
    const register unsigned short int RE7PPS5 = 5;
    sbit  RE7PPS5_bit at RE7PPS.B5;

sfr unsigned short volatile ANSELA           absolute 0x1F38;
    const register unsigned short int ANSA0 = 0;
    sbit  ANSA0_bit at ANSELA.B0;
    const register unsigned short int ANSA1 = 1;
    sbit  ANSA1_bit at ANSELA.B1;
    const register unsigned short int ANSA2 = 2;
    sbit  ANSA2_bit at ANSELA.B2;
    const register unsigned short int ANSA3 = 3;
    sbit  ANSA3_bit at ANSELA.B3;
    const register unsigned short int ANSA4 = 4;
    sbit  ANSA4_bit at ANSELA.B4;
    const register unsigned short int ANSA6 = 6;
    sbit  ANSA6_bit at ANSELA.B6;
    const register unsigned short int ANSA7 = 7;
    sbit  ANSA7_bit at ANSELA.B7;

sfr unsigned short          WPUA             absolute 0x1F39;
    const register unsigned short int WPUA0 = 0;
    sbit  WPUA0_bit at WPUA.B0;
    const register unsigned short int WPUA1 = 1;
    sbit  WPUA1_bit at WPUA.B1;
    const register unsigned short int WPUA2 = 2;
    sbit  WPUA2_bit at WPUA.B2;
    const register unsigned short int WPUA3 = 3;
    sbit  WPUA3_bit at WPUA.B3;
    const register unsigned short int WPUA4 = 4;
    sbit  WPUA4_bit at WPUA.B4;
    const register unsigned short int WPUA5 = 5;
    sbit  WPUA5_bit at WPUA.B5;
    const register unsigned short int WPUA6 = 6;
    sbit  WPUA6_bit at WPUA.B6;
    const register unsigned short int WPUA7 = 7;
    sbit  WPUA7_bit at WPUA.B7;

sfr unsigned short volatile ODCONA           absolute 0x1F3A;
    const register unsigned short int ODCA0 = 0;
    sbit  ODCA0_bit at ODCONA.B0;
    const register unsigned short int ODCA1 = 1;
    sbit  ODCA1_bit at ODCONA.B1;
    const register unsigned short int ODCA2 = 2;
    sbit  ODCA2_bit at ODCONA.B2;
    const register unsigned short int ODCA3 = 3;
    sbit  ODCA3_bit at ODCONA.B3;
    const register unsigned short int ODCA4 = 4;
    sbit  ODCA4_bit at ODCONA.B4;
    const register unsigned short int ODCA6 = 6;
    sbit  ODCA6_bit at ODCONA.B6;
    const register unsigned short int ODCA7 = 7;
    sbit  ODCA7_bit at ODCONA.B7;

sfr unsigned short volatile SLRCONA          absolute 0x1F3B;
    const register unsigned short int SLRA0 = 0;
    sbit  SLRA0_bit at SLRCONA.B0;
    const register unsigned short int SLRA1 = 1;
    sbit  SLRA1_bit at SLRCONA.B1;
    const register unsigned short int SLRA2 = 2;
    sbit  SLRA2_bit at SLRCONA.B2;
    const register unsigned short int SLRA3 = 3;
    sbit  SLRA3_bit at SLRCONA.B3;
    const register unsigned short int SLRA4 = 4;
    sbit  SLRA4_bit at SLRCONA.B4;
    const register unsigned short int SLRA6 = 6;
    sbit  SLRA6_bit at SLRCONA.B6;
    const register unsigned short int SLRA7 = 7;
    sbit  SLRA7_bit at SLRCONA.B7;

sfr unsigned short volatile INLVLA           absolute 0x1F3C;
    const register unsigned short int INLVLA0 = 0;
    sbit  INLVLA0_bit at INLVLA.B0;
    const register unsigned short int INLVLA1 = 1;
    sbit  INLVLA1_bit at INLVLA.B1;
    const register unsigned short int INLVLA2 = 2;
    sbit  INLVLA2_bit at INLVLA.B2;
    const register unsigned short int INLVLA3 = 3;
    sbit  INLVLA3_bit at INLVLA.B3;
    const register unsigned short int INLVLA4 = 4;
    sbit  INLVLA4_bit at INLVLA.B4;
    const register unsigned short int INLVLA5 = 5;
    sbit  INLVLA5_bit at INLVLA.B5;
    const register unsigned short int INLVLA6 = 6;
    sbit  INLVLA6_bit at INLVLA.B6;
    const register unsigned short int INLVLA7 = 7;
    sbit  INLVLA7_bit at INLVLA.B7;

sfr unsigned short volatile ANSELB           absolute 0x1F43;
    const register unsigned short int ANSB0 = 0;
    sbit  ANSB0_bit at ANSELB.B0;
    const register unsigned short int ANSB1 = 1;
    sbit  ANSB1_bit at ANSELB.B1;
    const register unsigned short int ANSB2 = 2;
    sbit  ANSB2_bit at ANSELB.B2;
    const register unsigned short int ANSB3 = 3;
    sbit  ANSB3_bit at ANSELB.B3;
    const register unsigned short int ANSB4 = 4;
    sbit  ANSB4_bit at ANSELB.B4;
    const register unsigned short int ANSB5 = 5;
    sbit  ANSB5_bit at ANSELB.B5;
    const register unsigned short int ANSB6 = 6;
    sbit  ANSB6_bit at ANSELB.B6;
    const register unsigned short int ANSB7 = 7;
    sbit  ANSB7_bit at ANSELB.B7;

sfr unsigned short          WPUB             absolute 0x1F44;
    const register unsigned short int WPUB0 = 0;
    sbit  WPUB0_bit at WPUB.B0;
    const register unsigned short int WPUB1 = 1;
    sbit  WPUB1_bit at WPUB.B1;
    const register unsigned short int WPUB2 = 2;
    sbit  WPUB2_bit at WPUB.B2;
    const register unsigned short int WPUB3 = 3;
    sbit  WPUB3_bit at WPUB.B3;
    const register unsigned short int WPUB4 = 4;
    sbit  WPUB4_bit at WPUB.B4;
    const register unsigned short int WPUB5 = 5;
    sbit  WPUB5_bit at WPUB.B5;
    const register unsigned short int WPUB6 = 6;
    sbit  WPUB6_bit at WPUB.B6;
    const register unsigned short int WPUB7 = 7;
    sbit  WPUB7_bit at WPUB.B7;

sfr unsigned short volatile ODCONB           absolute 0x1F45;
    const register unsigned short int ODCB0 = 0;
    sbit  ODCB0_bit at ODCONB.B0;
    const register unsigned short int ODCB1 = 1;
    sbit  ODCB1_bit at ODCONB.B1;
    const register unsigned short int ODCB2 = 2;
    sbit  ODCB2_bit at ODCONB.B2;
    const register unsigned short int ODCB3 = 3;
    sbit  ODCB3_bit at ODCONB.B3;
    const register unsigned short int ODCB4 = 4;
    sbit  ODCB4_bit at ODCONB.B4;
    const register unsigned short int ODCB5 = 5;
    sbit  ODCB5_bit at ODCONB.B5;
    const register unsigned short int ODCB6 = 6;
    sbit  ODCB6_bit at ODCONB.B6;
    const register unsigned short int ODCB7 = 7;
    sbit  ODCB7_bit at ODCONB.B7;

sfr unsigned short volatile SLRCONB          absolute 0x1F46;
    const register unsigned short int SLRB0 = 0;
    sbit  SLRB0_bit at SLRCONB.B0;
    const register unsigned short int SLRB1 = 1;
    sbit  SLRB1_bit at SLRCONB.B1;
    const register unsigned short int SLRB2 = 2;
    sbit  SLRB2_bit at SLRCONB.B2;
    const register unsigned short int SLRB3 = 3;
    sbit  SLRB3_bit at SLRCONB.B3;
    const register unsigned short int SLRB4 = 4;
    sbit  SLRB4_bit at SLRCONB.B4;
    const register unsigned short int SLRB5 = 5;
    sbit  SLRB5_bit at SLRCONB.B5;
    const register unsigned short int SLRB6 = 6;
    sbit  SLRB6_bit at SLRCONB.B6;
    const register unsigned short int SLRB7 = 7;
    sbit  SLRB7_bit at SLRCONB.B7;

sfr unsigned short volatile INLVLB           absolute 0x1F47;
    const register unsigned short int INLVLB0 = 0;
    sbit  INLVLB0_bit at INLVLB.B0;
    const register unsigned short int INLVLB1 = 1;
    sbit  INLVLB1_bit at INLVLB.B1;
    const register unsigned short int INLVLB2 = 2;
    sbit  INLVLB2_bit at INLVLB.B2;
    const register unsigned short int INLVLB3 = 3;
    sbit  INLVLB3_bit at INLVLB.B3;
    const register unsigned short int INLVLB4 = 4;
    sbit  INLVLB4_bit at INLVLB.B4;
    const register unsigned short int INLVLB5 = 5;
    sbit  INLVLB5_bit at INLVLB.B5;
    const register unsigned short int INLVLB6 = 6;
    sbit  INLVLB6_bit at INLVLB.B6;
    const register unsigned short int INLVLB7 = 7;
    sbit  INLVLB7_bit at INLVLB.B7;

sfr unsigned short volatile IOCBP            absolute 0x1F48;
    const register unsigned short int IOCBP0 = 0;
    sbit  IOCBP0_bit at IOCBP.B0;
    const register unsigned short int IOCBP1 = 1;
    sbit  IOCBP1_bit at IOCBP.B1;
    const register unsigned short int IOCBP2 = 2;
    sbit  IOCBP2_bit at IOCBP.B2;
    const register unsigned short int IOCBP3 = 3;
    sbit  IOCBP3_bit at IOCBP.B3;
    const register unsigned short int IOCBP4 = 4;
    sbit  IOCBP4_bit at IOCBP.B4;
    const register unsigned short int IOCBP5 = 5;
    sbit  IOCBP5_bit at IOCBP.B5;
    const register unsigned short int IOCBP6 = 6;
    sbit  IOCBP6_bit at IOCBP.B6;
    const register unsigned short int IOCBP7 = 7;
    sbit  IOCBP7_bit at IOCBP.B7;

sfr unsigned short volatile IOCBN            absolute 0x1F49;
    const register unsigned short int IOCBN0 = 0;
    sbit  IOCBN0_bit at IOCBN.B0;
    const register unsigned short int IOCBN1 = 1;
    sbit  IOCBN1_bit at IOCBN.B1;
    const register unsigned short int IOCBN2 = 2;
    sbit  IOCBN2_bit at IOCBN.B2;
    const register unsigned short int IOCBN3 = 3;
    sbit  IOCBN3_bit at IOCBN.B3;
    const register unsigned short int IOCBN4 = 4;
    sbit  IOCBN4_bit at IOCBN.B4;
    const register unsigned short int IOCBN5 = 5;
    sbit  IOCBN5_bit at IOCBN.B5;
    const register unsigned short int IOCBN6 = 6;
    sbit  IOCBN6_bit at IOCBN.B6;
    const register unsigned short int IOCBN7 = 7;
    sbit  IOCBN7_bit at IOCBN.B7;

sfr unsigned short volatile IOCBF            absolute 0x1F4A;
    const register unsigned short int IOCBF0 = 0;
    sbit  IOCBF0_bit at IOCBF.B0;
    const register unsigned short int IOCBF1 = 1;
    sbit  IOCBF1_bit at IOCBF.B1;
    const register unsigned short int IOCBF2 = 2;
    sbit  IOCBF2_bit at IOCBF.B2;
    const register unsigned short int IOCBF3 = 3;
    sbit  IOCBF3_bit at IOCBF.B3;
    const register unsigned short int IOCBF4 = 4;
    sbit  IOCBF4_bit at IOCBF.B4;
    const register unsigned short int IOCBF5 = 5;
    sbit  IOCBF5_bit at IOCBF.B5;
    const register unsigned short int IOCBF6 = 6;
    sbit  IOCBF6_bit at IOCBF.B6;
    const register unsigned short int IOCBF7 = 7;
    sbit  IOCBF7_bit at IOCBF.B7;

sfr unsigned short volatile ANSELC           absolute 0x1F4E;
    const register unsigned short int ANSC0 = 0;
    sbit  ANSC0_bit at ANSELC.B0;
    const register unsigned short int ANSC1 = 1;
    sbit  ANSC1_bit at ANSELC.B1;
    const register unsigned short int ANSC2 = 2;
    sbit  ANSC2_bit at ANSELC.B2;
    const register unsigned short int ANSC3 = 3;
    sbit  ANSC3_bit at ANSELC.B3;
    const register unsigned short int ANSC4 = 4;
    sbit  ANSC4_bit at ANSELC.B4;
    const register unsigned short int ANSC5 = 5;
    sbit  ANSC5_bit at ANSELC.B5;
    const register unsigned short int ANSC6 = 6;
    sbit  ANSC6_bit at ANSELC.B6;
    const register unsigned short int ANSC7 = 7;
    sbit  ANSC7_bit at ANSELC.B7;

sfr unsigned short volatile WPUC             absolute 0x1F4F;
    const register unsigned short int WPUC0 = 0;
    sbit  WPUC0_bit at WPUC.B0;
    const register unsigned short int WPUC1 = 1;
    sbit  WPUC1_bit at WPUC.B1;
    const register unsigned short int WPUC2 = 2;
    sbit  WPUC2_bit at WPUC.B2;
    const register unsigned short int WPUC3 = 3;
    sbit  WPUC3_bit at WPUC.B3;
    const register unsigned short int WPUC4 = 4;
    sbit  WPUC4_bit at WPUC.B4;
    const register unsigned short int WPUC5 = 5;
    sbit  WPUC5_bit at WPUC.B5;
    const register unsigned short int WPUC6 = 6;
    sbit  WPUC6_bit at WPUC.B6;
    const register unsigned short int WPUC7 = 7;
    sbit  WPUC7_bit at WPUC.B7;

sfr unsigned short volatile ODCONC           absolute 0x1F50;
    const register unsigned short int ODCC0 = 0;
    sbit  ODCC0_bit at ODCONC.B0;
    const register unsigned short int ODCC1 = 1;
    sbit  ODCC1_bit at ODCONC.B1;
    const register unsigned short int ODCC2 = 2;
    sbit  ODCC2_bit at ODCONC.B2;
    const register unsigned short int ODCC3 = 3;
    sbit  ODCC3_bit at ODCONC.B3;
    const register unsigned short int ODCC4 = 4;
    sbit  ODCC4_bit at ODCONC.B4;
    const register unsigned short int ODCC5 = 5;
    sbit  ODCC5_bit at ODCONC.B5;
    const register unsigned short int ODCC6 = 6;
    sbit  ODCC6_bit at ODCONC.B6;
    const register unsigned short int ODCC7 = 7;
    sbit  ODCC7_bit at ODCONC.B7;

sfr unsigned short volatile SLRCONC          absolute 0x1F51;
    const register unsigned short int SLRC0 = 0;
    sbit  SLRC0_bit at SLRCONC.B0;
    const register unsigned short int SLRC1 = 1;
    sbit  SLRC1_bit at SLRCONC.B1;
    const register unsigned short int SLRC2 = 2;
    sbit  SLRC2_bit at SLRCONC.B2;
    const register unsigned short int SLRC3 = 3;
    sbit  SLRC3_bit at SLRCONC.B3;
    const register unsigned short int SLRC4 = 4;
    sbit  SLRC4_bit at SLRCONC.B4;
    const register unsigned short int SLRC5 = 5;
    sbit  SLRC5_bit at SLRCONC.B5;
    const register unsigned short int SLRC6 = 6;
    sbit  SLRC6_bit at SLRCONC.B6;
    const register unsigned short int SLRC7 = 7;
    sbit  SLRC7_bit at SLRCONC.B7;

sfr unsigned short volatile INLVLC           absolute 0x1F52;
    const register unsigned short int INLVLC0 = 0;
    sbit  INLVLC0_bit at INLVLC.B0;
    const register unsigned short int INLVLC1 = 1;
    sbit  INLVLC1_bit at INLVLC.B1;
    const register unsigned short int INLVLC2 = 2;
    sbit  INLVLC2_bit at INLVLC.B2;
    const register unsigned short int INLVLC3 = 3;
    sbit  INLVLC3_bit at INLVLC.B3;
    const register unsigned short int INLVLC4 = 4;
    sbit  INLVLC4_bit at INLVLC.B4;
    const register unsigned short int INLVLC5 = 5;
    sbit  INLVLC5_bit at INLVLC.B5;
    const register unsigned short int INLVLC6 = 6;
    sbit  INLVLC6_bit at INLVLC.B6;
    const register unsigned short int INLVLC7 = 7;
    sbit  INLVLC7_bit at INLVLC.B7;

sfr unsigned short volatile IOCCP            absolute 0x1F53;
    const register unsigned short int IOCCP0 = 0;
    sbit  IOCCP0_bit at IOCCP.B0;
    const register unsigned short int IOCCP1 = 1;
    sbit  IOCCP1_bit at IOCCP.B1;
    const register unsigned short int IOCCP2 = 2;
    sbit  IOCCP2_bit at IOCCP.B2;
    const register unsigned short int IOCCP3 = 3;
    sbit  IOCCP3_bit at IOCCP.B3;
    const register unsigned short int IOCCP4 = 4;
    sbit  IOCCP4_bit at IOCCP.B4;
    const register unsigned short int IOCCP5 = 5;
    sbit  IOCCP5_bit at IOCCP.B5;
    const register unsigned short int IOCCP6 = 6;
    sbit  IOCCP6_bit at IOCCP.B6;
    const register unsigned short int IOCCP7 = 7;
    sbit  IOCCP7_bit at IOCCP.B7;

sfr unsigned short volatile IOCCN            absolute 0x1F54;
    const register unsigned short int IOCCN0 = 0;
    sbit  IOCCN0_bit at IOCCN.B0;
    const register unsigned short int IOCCN1 = 1;
    sbit  IOCCN1_bit at IOCCN.B1;
    const register unsigned short int IOCCN2 = 2;
    sbit  IOCCN2_bit at IOCCN.B2;
    const register unsigned short int IOCCN3 = 3;
    sbit  IOCCN3_bit at IOCCN.B3;
    const register unsigned short int IOCCN4 = 4;
    sbit  IOCCN4_bit at IOCCN.B4;
    const register unsigned short int IOCCN5 = 5;
    sbit  IOCCN5_bit at IOCCN.B5;
    const register unsigned short int IOCCN6 = 6;
    sbit  IOCCN6_bit at IOCCN.B6;
    const register unsigned short int IOCCN7 = 7;
    sbit  IOCCN7_bit at IOCCN.B7;

sfr unsigned short volatile IOCCF            absolute 0x1F55;
    const register unsigned short int IOCCF0 = 0;
    sbit  IOCCF0_bit at IOCCF.B0;
    const register unsigned short int IOCCF1 = 1;
    sbit  IOCCF1_bit at IOCCF.B1;
    const register unsigned short int IOCCF2 = 2;
    sbit  IOCCF2_bit at IOCCF.B2;
    const register unsigned short int IOCCF3 = 3;
    sbit  IOCCF3_bit at IOCCF.B3;
    const register unsigned short int IOCCF4 = 4;
    sbit  IOCCF4_bit at IOCCF.B4;
    const register unsigned short int IOCCF5 = 5;
    sbit  IOCCF5_bit at IOCCF.B5;
    const register unsigned short int IOCCF6 = 6;
    sbit  IOCCF6_bit at IOCCF.B6;
    const register unsigned short int IOCCF7 = 7;
    sbit  IOCCF7_bit at IOCCF.B7;

sfr unsigned short volatile ANSELD           absolute 0x1F59;
    const register unsigned short int ANSD0 = 0;
    sbit  ANSD0_bit at ANSELD.B0;
    const register unsigned short int ANSD1 = 1;
    sbit  ANSD1_bit at ANSELD.B1;
    const register unsigned short int ANSD2 = 2;
    sbit  ANSD2_bit at ANSELD.B2;
    const register unsigned short int ANSD3 = 3;
    sbit  ANSD3_bit at ANSELD.B3;
    const register unsigned short int ANSD4 = 4;
    sbit  ANSD4_bit at ANSELD.B4;
    const register unsigned short int ANSD5 = 5;
    sbit  ANSD5_bit at ANSELD.B5;
    const register unsigned short int ANSD6 = 6;
    sbit  ANSD6_bit at ANSELD.B6;
    const register unsigned short int ANSD7 = 7;
    sbit  ANSD7_bit at ANSELD.B7;

sfr unsigned short volatile WPUD             absolute 0x1F5A;
    const register unsigned short int WPUD0 = 0;
    sbit  WPUD0_bit at WPUD.B0;
    const register unsigned short int WPUD1 = 1;
    sbit  WPUD1_bit at WPUD.B1;
    const register unsigned short int WPUD2 = 2;
    sbit  WPUD2_bit at WPUD.B2;
    const register unsigned short int WPUD3 = 3;
    sbit  WPUD3_bit at WPUD.B3;
    const register unsigned short int WPUD4 = 4;
    sbit  WPUD4_bit at WPUD.B4;
    const register unsigned short int WPUD5 = 5;
    sbit  WPUD5_bit at WPUD.B5;
    const register unsigned short int WPUD6 = 6;
    sbit  WPUD6_bit at WPUD.B6;
    const register unsigned short int WPUD7 = 7;
    sbit  WPUD7_bit at WPUD.B7;

sfr unsigned short volatile ODCOND           absolute 0x1F5B;
    const register unsigned short int ODCD0 = 0;
    sbit  ODCD0_bit at ODCOND.B0;
    const register unsigned short int ODCD1 = 1;
    sbit  ODCD1_bit at ODCOND.B1;
    const register unsigned short int ODCD2 = 2;
    sbit  ODCD2_bit at ODCOND.B2;
    const register unsigned short int ODCD3 = 3;
    sbit  ODCD3_bit at ODCOND.B3;
    const register unsigned short int ODCD4 = 4;
    sbit  ODCD4_bit at ODCOND.B4;
    const register unsigned short int ODCD5 = 5;
    sbit  ODCD5_bit at ODCOND.B5;
    const register unsigned short int ODCD6 = 6;
    sbit  ODCD6_bit at ODCOND.B6;
    const register unsigned short int ODCD7 = 7;
    sbit  ODCD7_bit at ODCOND.B7;

sfr unsigned short volatile SLRCOND          absolute 0x1F5C;
    const register unsigned short int SLRD0 = 0;
    sbit  SLRD0_bit at SLRCOND.B0;
    const register unsigned short int SLRD1 = 1;
    sbit  SLRD1_bit at SLRCOND.B1;
    const register unsigned short int SLRD2 = 2;
    sbit  SLRD2_bit at SLRCOND.B2;
    const register unsigned short int SLRD3 = 3;
    sbit  SLRD3_bit at SLRCOND.B3;
    const register unsigned short int SLRD4 = 4;
    sbit  SLRD4_bit at SLRCOND.B4;
    const register unsigned short int SLRD5 = 5;
    sbit  SLRD5_bit at SLRCOND.B5;
    const register unsigned short int SLRD6 = 6;
    sbit  SLRD6_bit at SLRCOND.B6;
    const register unsigned short int SLRD7 = 7;
    sbit  SLRD7_bit at SLRCOND.B7;

sfr unsigned short volatile INLVLD           absolute 0x1F5D;
    const register unsigned short int INLVLD0 = 0;
    sbit  INLVLD0_bit at INLVLD.B0;
    const register unsigned short int INLVLD1 = 1;
    sbit  INLVLD1_bit at INLVLD.B1;
    const register unsigned short int INLVLD2 = 2;
    sbit  INLVLD2_bit at INLVLD.B2;
    const register unsigned short int INLVLD3 = 3;
    sbit  INLVLD3_bit at INLVLD.B3;
    const register unsigned short int INLVLD4 = 4;
    sbit  INLVLD4_bit at INLVLD.B4;
    const register unsigned short int INLVLD5 = 5;
    sbit  INLVLD5_bit at INLVLD.B5;
    const register unsigned short int INLVLD6 = 6;
    sbit  INLVLD6_bit at INLVLD.B6;
    const register unsigned short int INLVLD7 = 7;
    sbit  INLVLD7_bit at INLVLD.B7;

sfr unsigned short volatile ANSELE           absolute 0x1F64;
    const register unsigned short int ANSE0 = 0;
    sbit  ANSE0_bit at ANSELE.B0;
    const register unsigned short int ANSE1 = 1;
    sbit  ANSE1_bit at ANSELE.B1;
    const register unsigned short int ANSE3 = 3;
    sbit  ANSE3_bit at ANSELE.B3;
    const register unsigned short int ANSE4 = 4;
    sbit  ANSE4_bit at ANSELE.B4;
    const register unsigned short int ANSE5 = 5;
    sbit  ANSE5_bit at ANSELE.B5;
    const register unsigned short int ANSE6 = 6;
    sbit  ANSE6_bit at ANSELE.B6;
    const register unsigned short int ANSE7 = 7;
    sbit  ANSE7_bit at ANSELE.B7;

sfr unsigned short volatile WPUE             absolute 0x1F65;
    const register unsigned short int WPUE0 = 0;
    sbit  WPUE0_bit at WPUE.B0;
    const register unsigned short int WPUE1 = 1;
    sbit  WPUE1_bit at WPUE.B1;
    const register unsigned short int WPUE3 = 3;
    sbit  WPUE3_bit at WPUE.B3;
    const register unsigned short int WPUE4 = 4;
    sbit  WPUE4_bit at WPUE.B4;
    const register unsigned short int WPUE5 = 5;
    sbit  WPUE5_bit at WPUE.B5;
    const register unsigned short int WPUE6 = 6;
    sbit  WPUE6_bit at WPUE.B6;
    const register unsigned short int WPUE7 = 7;
    sbit  WPUE7_bit at WPUE.B7;

sfr unsigned short volatile ODCONE           absolute 0x1F66;
    const register unsigned short int ODCE0 = 0;
    sbit  ODCE0_bit at ODCONE.B0;
    const register unsigned short int ODCE1 = 1;
    sbit  ODCE1_bit at ODCONE.B1;
    const register unsigned short int ODCE3 = 3;
    sbit  ODCE3_bit at ODCONE.B3;
    const register unsigned short int ODCE4 = 4;
    sbit  ODCE4_bit at ODCONE.B4;
    const register unsigned short int ODCE5 = 5;
    sbit  ODCE5_bit at ODCONE.B5;
    const register unsigned short int ODCE6 = 6;
    sbit  ODCE6_bit at ODCONE.B6;
    const register unsigned short int ODCE7 = 7;
    sbit  ODCE7_bit at ODCONE.B7;

sfr unsigned short volatile SLRCONE          absolute 0x1F67;
    const register unsigned short int SLRE0 = 0;
    sbit  SLRE0_bit at SLRCONE.B0;
    const register unsigned short int SLRE1 = 1;
    sbit  SLRE1_bit at SLRCONE.B1;
    const register unsigned short int SLRE3 = 3;
    sbit  SLRE3_bit at SLRCONE.B3;
    const register unsigned short int SLRE4 = 4;
    sbit  SLRE4_bit at SLRCONE.B4;
    const register unsigned short int SLRE5 = 5;
    sbit  SLRE5_bit at SLRCONE.B5;
    const register unsigned short int SLRE6 = 6;
    sbit  SLRE6_bit at SLRCONE.B6;
    const register unsigned short int SLRE7 = 7;
    sbit  SLRE7_bit at SLRCONE.B7;

sfr unsigned short volatile INLVLE           absolute 0x1F68;
    const register unsigned short int INLVLE0 = 0;
    sbit  INLVLE0_bit at INLVLE.B0;
    const register unsigned short int INLVLE1 = 1;
    sbit  INLVLE1_bit at INLVLE.B1;
    const register unsigned short int INLVLE3 = 3;
    sbit  INLVLE3_bit at INLVLE.B3;
    const register unsigned short int INLVLE4 = 4;
    sbit  INLVLE4_bit at INLVLE.B4;
    const register unsigned short int INLVLE5 = 5;
    sbit  INLVLE5_bit at INLVLE.B5;
    const register unsigned short int INLVLE6 = 6;
    sbit  INLVLE6_bit at INLVLE.B6;
    const register unsigned short int INLVLE7 = 7;
    sbit  INLVLE7_bit at INLVLE.B7;

sfr unsigned short volatile IOCEP            absolute 0x1F69;
    const register unsigned short int IOCEP0 = 0;
    sbit  IOCEP0_bit at IOCEP.B0;
    const register unsigned short int IOCEP1 = 1;
    sbit  IOCEP1_bit at IOCEP.B1;
    const register unsigned short int IOCEP3 = 3;
    sbit  IOCEP3_bit at IOCEP.B3;
    const register unsigned short int IOCEP4 = 4;
    sbit  IOCEP4_bit at IOCEP.B4;
    const register unsigned short int IOCEP5 = 5;
    sbit  IOCEP5_bit at IOCEP.B5;
    const register unsigned short int IOCEP6 = 6;
    sbit  IOCEP6_bit at IOCEP.B6;
    const register unsigned short int IOCEP7 = 7;
    sbit  IOCEP7_bit at IOCEP.B7;

sfr unsigned short volatile IOCEN            absolute 0x1F6A;
    const register unsigned short int IOCEN0 = 0;
    sbit  IOCEN0_bit at IOCEN.B0;
    const register unsigned short int IOCEN1 = 1;
    sbit  IOCEN1_bit at IOCEN.B1;
    const register unsigned short int IOCEN3 = 3;
    sbit  IOCEN3_bit at IOCEN.B3;
    const register unsigned short int IOCEN4 = 4;
    sbit  IOCEN4_bit at IOCEN.B4;
    const register unsigned short int IOCEN5 = 5;
    sbit  IOCEN5_bit at IOCEN.B5;
    const register unsigned short int IOCEN6 = 6;
    sbit  IOCEN6_bit at IOCEN.B6;
    const register unsigned short int IOCEN7 = 7;
    sbit  IOCEN7_bit at IOCEN.B7;

sfr unsigned short volatile IOCEF            absolute 0x1F6B;
    const register unsigned short int IOCEF0 = 0;
    sbit  IOCEF0_bit at IOCEF.B0;
    const register unsigned short int IOCEF1 = 1;
    sbit  IOCEF1_bit at IOCEF.B1;
    const register unsigned short int IOCEF3 = 3;
    sbit  IOCEF3_bit at IOCEF.B3;
    const register unsigned short int IOCEF4 = 4;
    sbit  IOCEF4_bit at IOCEF.B4;
    const register unsigned short int IOCEF5 = 5;
    sbit  IOCEF5_bit at IOCEF.B5;
    const register unsigned short int IOCEF6 = 6;
    sbit  IOCEF6_bit at IOCEF.B6;
    const register unsigned short int IOCEF7 = 7;
    sbit  IOCEF7_bit at IOCEF.B7;

sfr unsigned short volatile STATUS_SHAD      absolute 0x1FE4;
    const register unsigned short int C_SHAD = 0;
    sbit  C_SHAD_bit at STATUS_SHAD.B0;
    const register unsigned short int DC_SHAD = 1;
    sbit  DC_SHAD_bit at STATUS_SHAD.B1;
    const register unsigned short int Z_SHAD = 2;
    sbit  Z_SHAD_bit at STATUS_SHAD.B2;

sfr unsigned short volatile WREG_SHAD        absolute 0x1FE5;
sfr unsigned short volatile BSR_SHAD         absolute 0x1FE6;
sfr unsigned short volatile PCLATH_SHAD      absolute 0x1FE7;
sfr unsigned short volatile FSR0L_SHAD       absolute 0x1FE8;
sfr unsigned short volatile FSR0H_SHAD       absolute 0x1FE9;
sfr unsigned short volatile FSR1L_SHAD       absolute 0x1FEA;
sfr unsigned short volatile FSR1H_SHAD       absolute 0x1FEB;
sfr unsigned short volatile STKPTR           absolute 0x1FED;
sfr unsigned short volatile TOSL             absolute 0x1FEE;
sfr unsigned short volatile TOSH             absolute 0x1FEF;
