`timescale 1ns / 1ps

module tb_clk_div();

    reg clk = 0;
    wire div_clk;
    
    clock_divider UUT1(clk, div_clk);
    
    always #5 clk = ~clk;
endmodule
