ARM GAS  /tmp/ccfJ99Cs.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_GPIO_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_GPIO_Init:
  25              	.LVL0:
  26              	.LFB65:
  27              		.file 1 "base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c"
   1:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
   2:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ******************************************************************************
   3:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @file    stm32f1xx_hal_gpio.c
   4:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @author  MCD Application Team
   5:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief   GPIO HAL module driver.
   6:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          This file provides firmware functions to manage the following
   7:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          functionalities of the General Purpose Input/Output (GPIO) peripheral:
   8:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *           + Initialization and de-initialization functions
   9:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *           + IO operation functions
  10:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
  11:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   @verbatim
  12:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ==============================================================================
  13:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****                     ##### GPIO Peripheral features #####
  14:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ==============================================================================
  15:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  16:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each
  17:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   port bit of the General Purpose IO (GPIO) Ports, can be individually configured by software
  18:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   in several modes:
  19:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Input mode
  20:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Analog mode
  21:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Output mode
  22:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) Alternate function mode
  23:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   (+) External interrupt/event lines
  24:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  25:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  26:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   During and just after reset, the alternate functions and external interrupt
  27:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   lines are not active and the I/O ports are configured in input floating mode.
  28:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  29:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  30:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   All GPIO pins have weak internal pull-up and pull-down resistors, which can be
  31:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   activated or not.
ARM GAS  /tmp/ccfJ99Cs.s 			page 2


  32:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  33:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  34:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   In Output or Alternate mode, each IO can be configured on open-drain or push-pull
  35:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   type and the IO speed can be selected depending on the VDD value.
  36:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  37:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  38:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   All ports have external interrupt/event capability. To use external interrupt
  39:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   lines, the port must be configured in input mode. All available GPIO pins are
  40:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   connected to the 16 external interrupt/event lines from EXTI0 to EXTI15.
  41:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  42:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
  43:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   The external interrupt/event controller consists of up to 20 edge detectors in connectivity
  44:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   line devices, or 19 edge detectors in other devices for generating event/interrupt requests.
  45:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   Each input line can be independently configured to select the type (event or interrupt) and
  46:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   the corresponding trigger event (rising or falling or both). Each line can also masked
  47:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   independently. A pending register maintains the status line of the interrupt requests
  48:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  49:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****                      ##### How to use this driver #####
  50:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ==============================================================================
  51:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  [..]
  52:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) Enable the GPIO APB2 clock using the following function : __HAL_RCC_GPIOx_CLK_ENABLE().
  53:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  54:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) Configure the GPIO pin(s) using HAL_GPIO_Init().
  55:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure
  56:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef
  57:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             structure.
  58:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) In case of Output or alternate function mode selection: the speed is
  59:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             configured through "Speed" member from GPIO_InitTypeDef structure
  60:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) Analog mode is required when a pin is to be used as ADC channel
  61:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             or DAC output.
  62:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (++) In case of external interrupt/event selection the "Mode" member from
  63:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             GPIO_InitTypeDef structure select the type (interrupt or event) and
  64:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             the corresponding trigger event (rising or falling or both).
  65:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  66:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority
  67:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using
  68:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        HAL_NVIC_EnableIRQ().
  69:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  70:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin().
  71:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  72:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) To set/reset the level of a pin configured in output mode use
  73:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        HAL_GPIO_WritePin()/HAL_GPIO_TogglePin().
  74:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  75:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) To lock pin configuration until next reset use HAL_GPIO_LockPin().
  76:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  77:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) During and just after reset, the alternate functions are not
  78:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        active and the GPIO pins are configured in input floating mode (except JTAG
  79:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        pins).
  80:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  81:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose
  82:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has
  83:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        priority over the GPIO function.
  84:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  85:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as
  86:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        general purpose PD0 and PD1, respectively, when the HSE oscillator is off.
  87:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        The HSE has priority over the GPIO function.
  88:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
ARM GAS  /tmp/ccfJ99Cs.s 			page 3


  89:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   @endverbatim
  90:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ******************************************************************************
  91:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @attention
  92:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
  93:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  94:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * All rights reserved.</center></h2>
  95:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
  96:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  97:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * the "License"; You may not use this file except in compliance with the
  98:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * License. You may obtain a copy of the License at:
  99:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
 100:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
 101:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   ******************************************************************************
 102:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 103:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 104:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Includes ------------------------------------------------------------------*/
 105:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #include "stm32f1xx_hal.h"
 106:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 107:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @addtogroup STM32F1xx_HAL_Driver
 108:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 109:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 110:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 111:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO GPIO
 112:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief GPIO HAL module driver
 113:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 114:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 115:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 116:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #ifdef HAL_GPIO_MODULE_ENABLED
 117:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 118:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private typedef -----------------------------------------------------------*/
 119:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private define ------------------------------------------------------------*/
 120:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @addtogroup GPIO_Private_Constants GPIO Private Constants
 121:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 122:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 123:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_MODE             0x00000003u
 124:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define EXTI_MODE             0x10000000u
 125:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_MODE_IT          0x00010000u
 126:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_MODE_EVT         0x00020000u
 127:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define RISING_EDGE           0x00100000u
 128:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define FALLING_EDGE          0x00200000u
 129:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_OUTPUT_TYPE      0x00000010u
 130:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 131:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define GPIO_NUMBER           16u
 132:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 133:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Definitions for bit manipulation of CRL and CRH register */
 134:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_MODE_INPUT         0x00000000u /*!< 00: Input mode (reset state)  */
 135:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_ANALOG         0x00000000u /*!< 00: Analog mode  */
 136:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_INPUT_FLOATING 0x00000004u /*!< 01: Floating input (reset state)  */
 137:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_INPUT_PU_PD    0x00000008u /*!< 10: Input with pull-up / pull-down  */
 138:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_GP_OUTPUT_PP   0x00000000u /*!< 00: General purpose output push-pull  */
 139:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_GP_OUTPUT_OD   0x00000004u /*!< 01: General purpose output Open-drain  */
 140:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_AF_OUTPUT_PP   0x00000008u /*!< 10: Alternate function output Push-pull  */
 141:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** #define  GPIO_CR_CNF_AF_OUTPUT_OD   0x0000000Cu /*!< 11: Alternate function output Open-drain  */
 142:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 143:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 144:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @}
 145:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
ARM GAS  /tmp/ccfJ99Cs.s 			page 4


 146:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private macro -------------------------------------------------------------*/
 147:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private variables ---------------------------------------------------------*/
 148:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private function prototypes -----------------------------------------------*/
 149:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Private functions ---------------------------------------------------------*/
 150:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /* Exported functions --------------------------------------------------------*/
 151:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions GPIO Exported Functions
 152:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 153:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 154:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 155:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions_Group1 Initialization and de-initialization functions
 156:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *  @brief    Initialization and Configuration functions
 157:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *
 158:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @verbatim
 159:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 160:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****               ##### Initialization and de-initialization functions #####
 161:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 162:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
 163:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     This section provides functions allowing to initialize and de-initialize the GPIOs
 164:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     to be ready for use.
 165:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 166:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @endverbatim
 167:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 168:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 169:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 170:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 171:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 172:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Initializes the GPIOx peripheral according to the specified parameters in the GPIO_Init
 173:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 174:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 175:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         the configuration information for the specified GPIO peripheral.
 176:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 177:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 178:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
 179:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
  28              		.loc 1 179 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 179 1 is_stmt 0 view .LVU1
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 82B0     		sub	sp, sp, #8
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 24
 180:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t position = 0x00u;
  43              		.loc 1 180 3 is_stmt 1 view .LVU2
  44              	.LVL1:
 181:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t ioposition;
  45              		.loc 1 181 3 view .LVU3
 182:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t iocurrent;
  46              		.loc 1 182 3 view .LVU4
 183:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t temp;
ARM GAS  /tmp/ccfJ99Cs.s 			page 5


  47              		.loc 1 183 3 view .LVU5
 184:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t config = 0x00u;
  48              		.loc 1 184 3 view .LVU6
 185:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  49              		.loc 1 185 3 view .LVU7
 186:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement i
  50              		.loc 1 186 3 view .LVU8
 187:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 188:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 189:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  51              		.loc 1 189 3 view .LVU9
 190:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  52              		.loc 1 190 3 view .LVU10
 191:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  53              		.loc 1 191 3 view .LVU11
 192:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 193:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Configure the port pins */
 194:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   while (((GPIO_Init->Pin) >> position) != 0x00u)
  54              		.loc 1 194 3 view .LVU12
 184:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  55              		.loc 1 184 12 is_stmt 0 view .LVU13
  56 0004 0024     		movs	r4, #0
 180:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t ioposition;
  57              		.loc 1 180 12 view .LVU14
  58 0006 A446     		mov	ip, r4
  59              		.loc 1 194 9 view .LVU15
  60 0008 8BE0     		b	.L2
  61              	.LVL2:
  62              	.L4:
 195:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 196:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     /* Get the IO position */
 197:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     ioposition = (0x01uL << position);
 198:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 199:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     /* Get the current IO position */
 200:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 201:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     if (iocurrent == ioposition)
 203:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 204:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Check the Alternate function parameters */
 205:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 206:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 207:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] correspo
 208:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       switch (GPIO_Init->Mode)
  63              		.loc 1 208 7 view .LVU16
  64 000a 7F4D     		ldr	r5, .L41
  65 000c AB42     		cmp	r3, r5
  66 000e 10D0     		beq	.L12
  67 0010 07D9     		bls	.L36
  68 0012 7E4D     		ldr	r5, .L41+4
  69 0014 AB42     		cmp	r3, r5
  70 0016 0CD0     		beq	.L12
  71 0018 05F58035 		add	r5, r5, #65536
  72 001c AB42     		cmp	r3, r5
  73 001e 08D0     		beq	.L12
  74 0020 15E0     		b	.L9
  75              	.L36:
  76 0022 A5F58015 		sub	r5, r5, #1048576
ARM GAS  /tmp/ccfJ99Cs.s 			page 6


  77 0026 AB42     		cmp	r3, r5
  78 0028 03D0     		beq	.L12
  79 002a 05F57025 		add	r5, r5, #983040
  80 002e AB42     		cmp	r3, r5
  81 0030 09D1     		bne	.L37
  82              	.L12:
 209:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 210:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in OUTPUT push-pull mode */
 211:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_OUTPUT_PP:
 212:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 213:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 214:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 215:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 216:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 217:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in OUTPUT open-drain mode */
 218:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_OUTPUT_OD:
 219:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 220:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 221:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 222:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 223:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 224:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in ALTERNATE FUNCTION push-pull mode */
 225:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_AF_PP:
 226:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 227:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 228:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 229:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 230:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in ALTERNATE FUNCTION open-drain mode */
 232:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_AF_OD:
 233:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO speed parameter */
 234:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 235:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 236:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 237:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 238:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in INPUT (also applicable to EVENT and IT mode) */
 239:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_INPUT:
 240:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_IT_RISING:
 241:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_IT_FALLING:
 242:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_IT_RISING_FALLING:
 243:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_EVT_RISING:
 244:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_EVT_FALLING:
 245:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_EVT_RISING_FALLING:
 246:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           /* Check the GPIO pull parameter */
 247:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  83              		.loc 1 247 11 is_stmt 1 view .LVU17
 248:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           if (GPIO_Init->Pull == GPIO_NOPULL)
  84              		.loc 1 248 11 view .LVU18
  85              		.loc 1 248 24 is_stmt 0 view .LVU19
  86 0032 8B68     		ldr	r3, [r1, #8]
  87              		.loc 1 248 14 view .LVU20
  88 0034 002B     		cmp	r3, #0
  89 0036 00F0BF80 		beq	.L29
 249:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 250:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 251:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 252:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           else if (GPIO_Init->Pull == GPIO_PULLUP)
ARM GAS  /tmp/ccfJ99Cs.s 			page 7


  90              		.loc 1 252 16 is_stmt 1 view .LVU21
  91              		.loc 1 252 19 is_stmt 0 view .LVU22
  92 003a 012B     		cmp	r3, #1
  93 003c 00F0B780 		beq	.L38
 253:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 254:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 255:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 256:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             /* Set the corresponding ODR bit */
 257:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             GPIOx->BSRR = ioposition;
 258:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 259:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           else /* GPIO_PULLDOWN */
 260:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           {
 261:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
  94              		.loc 1 261 13 is_stmt 1 view .LVU23
  95              	.LVL3:
 262:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 263:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             /* Reset the corresponding ODR bit */
 264:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****             GPIOx->BRR = ioposition;
  96              		.loc 1 264 13 view .LVU24
  97              		.loc 1 264 24 is_stmt 0 view .LVU25
  98 0040 4261     		str	r2, [r0, #20]
 261:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
  99              		.loc 1 261 20 view .LVU26
 100 0042 0824     		movs	r4, #8
 101 0044 03E0     		b	.L9
 102              	.LVL4:
 103              	.L37:
 208:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 104              		.loc 1 208 7 view .LVU27
 105 0046 A5F58015 		sub	r5, r5, #1048576
 106 004a AB42     		cmp	r3, r5
 107 004c F1D0     		beq	.L12
 108              	.LVL5:
 109              	.L9:
 265:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 266:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 267:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 268:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* If we are configuring the pin in INPUT analog mode */
 269:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         case GPIO_MODE_ANALOG:
 270:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 271:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 272:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 273:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Parameters are checked with assert_param */
 274:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         default:
 275:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 276:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       }
 277:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 278:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Check if the current bit belongs to first half or last half of the pin count number
 279:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        in order to address CRH or CRL register*/
 280:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 110              		.loc 1 280 7 is_stmt 1 view .LVU28
 111              		.loc 1 280 67 is_stmt 0 view .LVU29
 112 004e BEF1FF0F 		cmp	lr, #255
 113 0052 00F2B380 		bhi	.L15
 114              		.loc 1 280 67 discriminator 1 view .LVU30
 115 0056 0646     		mov	r6, r0
 116              	.L16:
ARM GAS  /tmp/ccfJ99Cs.s 			page 8


 117              	.LVL6:
 281:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 118              		.loc 1 281 7 is_stmt 1 discriminator 4 view .LVU31
 119              		.loc 1 281 68 is_stmt 0 discriminator 4 view .LVU32
 120 0058 BEF1FF0F 		cmp	lr, #255
 121 005c 00F2B080 		bhi	.L17
 122              		.loc 1 281 68 discriminator 1 view .LVU33
 123 0060 4FEA8C02 		lsl	r2, ip, #2
 124              	.LVL7:
 125              	.L18:
 282:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 283:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Apply the new configuration of the pin to the register */
 284:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config <
 126              		.loc 1 284 7 is_stmt 1 discriminator 4 view .LVU34
 127 0064 3368     		ldr	r3, [r6]
 128 0066 0F25     		movs	r5, #15
 129 0068 9540     		lsls	r5, r5, r2
 130 006a 23EA0503 		bic	r3, r3, r5
 131 006e 04FA02F2 		lsl	r2, r4, r2
 132              	.LVL8:
 133              		.loc 1 284 7 is_stmt 0 discriminator 4 view .LVU35
 134 0072 1343     		orrs	r3, r3, r2
 135 0074 3360     		str	r3, [r6]
 285:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 286:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /*--------------------- EXTI Mode Configuration ------------------------*/
 287:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Configure the External Interrupt or event for the current IO */
 288:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 136              		.loc 1 288 7 is_stmt 1 discriminator 4 view .LVU36
 137              		.loc 1 288 21 is_stmt 0 discriminator 4 view .LVU37
 138 0076 4B68     		ldr	r3, [r1, #4]
 139              		.loc 1 288 10 discriminator 4 view .LVU38
 140 0078 13F0805F 		tst	r3, #268435456
 141 007c 4FD0     		beq	.L3
 289:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 290:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Enable AFIO Clock */
 291:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         __HAL_RCC_AFIO_CLK_ENABLE();
 142              		.loc 1 291 9 is_stmt 1 view .LVU39
 143              	.LBB2:
 144              		.loc 1 291 9 view .LVU40
 145              		.loc 1 291 9 view .LVU41
 146 007e 644B     		ldr	r3, .L41+8
 147 0080 9A69     		ldr	r2, [r3, #24]
 148 0082 42F00102 		orr	r2, r2, #1
 149 0086 9A61     		str	r2, [r3, #24]
 150              		.loc 1 291 9 view .LVU42
 151 0088 9B69     		ldr	r3, [r3, #24]
 152 008a 03F00103 		and	r3, r3, #1
 153 008e 0193     		str	r3, [sp, #4]
 154              		.loc 1 291 9 view .LVU43
 155 0090 019B     		ldr	r3, [sp, #4]
 156              	.LBE2:
 157              		.loc 1 291 9 view .LVU44
 292:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         temp = AFIO->EXTICR[position >> 2u];
 158              		.loc 1 292 9 view .LVU45
 159              		.loc 1 292 38 is_stmt 0 view .LVU46
 160 0092 4FEA9C02 		lsr	r2, ip, #2
 161              		.loc 1 292 14 view .LVU47
ARM GAS  /tmp/ccfJ99Cs.s 			page 9


 162 0096 951C     		adds	r5, r2, #2
 163 0098 5E4B     		ldr	r3, .L41+12
 164 009a 53F82560 		ldr	r6, [r3, r5, lsl #2]
 165              	.LVL9:
 293:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 166              		.loc 1 293 9 is_stmt 1 view .LVU48
 167 009e 0CF00305 		and	r5, ip, #3
 168 00a2 AD00     		lsls	r5, r5, #2
 169 00a4 0F23     		movs	r3, #15
 170 00a6 AB40     		lsls	r3, r3, r5
 171 00a8 26EA0306 		bic	r6, r6, r3
 172              	.LVL10:
 294:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 173              		.loc 1 294 9 view .LVU49
 174 00ac 5A4B     		ldr	r3, .L41+16
 175 00ae 9842     		cmp	r0, r3
 176 00b0 00F08C80 		beq	.L30
 177              		.loc 1 294 9 is_stmt 0 discriminator 1 view .LVU50
 178 00b4 03F58063 		add	r3, r3, #1024
 179 00b8 9842     		cmp	r0, r3
 180 00ba 00F08980 		beq	.L31
 181              		.loc 1 294 9 discriminator 3 view .LVU51
 182 00be 03F58063 		add	r3, r3, #1024
 183 00c2 9842     		cmp	r0, r3
 184 00c4 00F08080 		beq	.L39
 185              		.loc 1 294 9 view .LVU52
 186 00c8 0323     		movs	r3, #3
 187              	.L19:
 188              		.loc 1 294 9 discriminator 12 view .LVU53
 189 00ca AB40     		lsls	r3, r3, r5
 190 00cc 3343     		orrs	r3, r3, r6
 191              	.LVL11:
 295:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         AFIO->EXTICR[position >> 2u] = temp;
 192              		.loc 1 295 9 is_stmt 1 discriminator 12 view .LVU54
 193              		.loc 1 295 38 is_stmt 0 discriminator 12 view .LVU55
 194 00ce 0232     		adds	r2, r2, #2
 195 00d0 504D     		ldr	r5, .L41+12
 196 00d2 45F82230 		str	r3, [r5, r2, lsl #2]
 296:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 297:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 298:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Configure the interrupt mask */
 299:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 197              		.loc 1 299 9 is_stmt 1 discriminator 12 view .LVU56
 198              		.loc 1 299 23 is_stmt 0 discriminator 12 view .LVU57
 199 00d6 4B68     		ldr	r3, [r1, #4]
 200              	.LVL12:
 201              		.loc 1 299 12 discriminator 12 view .LVU58
 202 00d8 13F4803F 		tst	r3, #65536
 203 00dc 7AD0     		beq	.L20
 300:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 301:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->IMR, iocurrent);
 204              		.loc 1 301 11 is_stmt 1 view .LVU59
 205 00de 4F4A     		ldr	r2, .L41+20
 206              	.LVL13:
 207              		.loc 1 301 11 is_stmt 0 view .LVU60
 208 00e0 1368     		ldr	r3, [r2]
 209 00e2 43EA0E03 		orr	r3, r3, lr
ARM GAS  /tmp/ccfJ99Cs.s 			page 10


 210 00e6 1360     		str	r3, [r2]
 211              	.LVL14:
 212              	.L21:
 302:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 303:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 304:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 305:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->IMR, iocurrent);
 306:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 307:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 308:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Configure the event mask */
 309:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 213              		.loc 1 309 9 is_stmt 1 view .LVU61
 214              		.loc 1 309 23 is_stmt 0 view .LVU62
 215 00e8 4B68     		ldr	r3, [r1, #4]
 216              		.loc 1 309 12 view .LVU63
 217 00ea 13F4003F 		tst	r3, #131072
 218 00ee 77D0     		beq	.L22
 310:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 311:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->EMR, iocurrent);
 219              		.loc 1 311 11 is_stmt 1 view .LVU64
 220 00f0 4A4A     		ldr	r2, .L41+20
 221 00f2 5368     		ldr	r3, [r2, #4]
 222 00f4 43EA0E03 		orr	r3, r3, lr
 223 00f8 5360     		str	r3, [r2, #4]
 224              	.L23:
 312:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 313:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 314:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 315:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->EMR, iocurrent);
 316:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 317:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 318:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Enable or disable the rising trigger */
 319:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 225              		.loc 1 319 9 view .LVU65
 226              		.loc 1 319 23 is_stmt 0 view .LVU66
 227 00fa 4B68     		ldr	r3, [r1, #4]
 228              		.loc 1 319 12 view .LVU67
 229 00fc 13F4801F 		tst	r3, #1048576
 230 0100 74D0     		beq	.L24
 320:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 321:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->RTSR, iocurrent);
 231              		.loc 1 321 11 is_stmt 1 view .LVU68
 232 0102 464A     		ldr	r2, .L41+20
 233 0104 9368     		ldr	r3, [r2, #8]
 234 0106 43EA0E03 		orr	r3, r3, lr
 235 010a 9360     		str	r3, [r2, #8]
 236              	.L25:
 322:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 323:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 324:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 325:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->RTSR, iocurrent);
 326:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 327:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 328:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Enable or disable the falling trigger */
 329:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 237              		.loc 1 329 9 view .LVU69
 238              		.loc 1 329 23 is_stmt 0 view .LVU70
ARM GAS  /tmp/ccfJ99Cs.s 			page 11


 239 010c 4B68     		ldr	r3, [r1, #4]
 240              		.loc 1 329 12 view .LVU71
 241 010e 13F4001F 		tst	r3, #2097152
 242 0112 71D0     		beq	.L26
 330:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 331:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           SET_BIT(EXTI->FTSR, iocurrent);
 243              		.loc 1 331 11 is_stmt 1 view .LVU72
 244 0114 414A     		ldr	r2, .L41+20
 245 0116 D368     		ldr	r3, [r2, #12]
 246 0118 43EA0E03 		orr	r3, r3, lr
 247 011c D360     		str	r3, [r2, #12]
 248              	.L3:
 332:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 333:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         else
 334:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         {
 335:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           CLEAR_BIT(EXTI->FTSR, iocurrent);
 336:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 337:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       }
 338:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     }
 339:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 340:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 	position++;
 249              		.loc 1 340 2 view .LVU73
 250              		.loc 1 340 10 is_stmt 0 view .LVU74
 251 011e 0CF1010C 		add	ip, ip, #1
 252              	.LVL15:
 253              	.L2:
 194:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 254              		.loc 1 194 41 is_stmt 1 view .LVU75
 194:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 255              		.loc 1 194 21 is_stmt 0 view .LVU76
 256 0122 0B68     		ldr	r3, [r1]
 194:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 257              		.loc 1 194 41 view .LVU77
 258 0124 33FA0CF2 		lsrs	r2, r3, ip
 259 0128 6CD0     		beq	.L40
 197:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 260              		.loc 1 197 5 is_stmt 1 view .LVU78
 197:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 261              		.loc 1 197 16 is_stmt 0 view .LVU79
 262 012a 0122     		movs	r2, #1
 263 012c 02FA0CF2 		lsl	r2, r2, ip
 264              	.LVL16:
 200:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 265              		.loc 1 200 5 is_stmt 1 view .LVU80
 200:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 266              		.loc 1 200 15 is_stmt 0 view .LVU81
 267 0130 03EA020E 		and	lr, r3, r2
 268              	.LVL17:
 202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 269              		.loc 1 202 5 is_stmt 1 view .LVU82
 202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 270              		.loc 1 202 8 is_stmt 0 view .LVU83
 271 0134 32EA0303 		bics	r3, r2, r3
 272 0138 F1D1     		bne	.L3
 205:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 273              		.loc 1 205 7 is_stmt 1 view .LVU84
 208:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
ARM GAS  /tmp/ccfJ99Cs.s 			page 12


 274              		.loc 1 208 7 view .LVU85
 208:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 275              		.loc 1 208 24 is_stmt 0 view .LVU86
 276 013a 4B68     		ldr	r3, [r1, #4]
 208:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 277              		.loc 1 208 7 view .LVU87
 278 013c 122B     		cmp	r3, #18
 279 013e 3FF664AF 		bhi	.L4
 280 0142 122B     		cmp	r3, #18
 281 0144 83D8     		bhi	.L9
 282 0146 01A5     		adr	r5, .L7
 283 0148 55F823F0 		ldr	pc, [r5, r3, lsl #2]
 284              		.p2align 2
 285              	.L7:
 286 014c 33000000 		.word	.L12+1
 287 0150 99010000 		.word	.L11+1
 288 0154 A3010000 		.word	.L10+1
 289 0158 B5010000 		.word	.L28+1
 290 015c 4F000000 		.word	.L9+1
 291 0160 4F000000 		.word	.L9+1
 292 0164 4F000000 		.word	.L9+1
 293 0168 4F000000 		.word	.L9+1
 294 016c 4F000000 		.word	.L9+1
 295 0170 4F000000 		.word	.L9+1
 296 0174 4F000000 		.word	.L9+1
 297 0178 4F000000 		.word	.L9+1
 298 017c 4F000000 		.word	.L9+1
 299 0180 4F000000 		.word	.L9+1
 300 0184 4F000000 		.word	.L9+1
 301 0188 4F000000 		.word	.L9+1
 302 018c 4F000000 		.word	.L9+1
 303 0190 9D010000 		.word	.L8+1
 304 0194 A9010000 		.word	.L6+1
 305              		.p2align 1
 306              	.L11:
 213:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 307              		.loc 1 213 11 is_stmt 1 view .LVU88
 214:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 308              		.loc 1 214 11 view .LVU89
 214:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 309              		.loc 1 214 18 is_stmt 0 view .LVU90
 310 0198 CC68     		ldr	r4, [r1, #12]
 311              	.LVL18:
 215:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 312              		.loc 1 215 11 is_stmt 1 view .LVU91
 313 019a 58E7     		b	.L9
 314              	.L8:
 220:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 315              		.loc 1 220 11 view .LVU92
 221:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 316              		.loc 1 221 11 view .LVU93
 221:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 317              		.loc 1 221 29 is_stmt 0 view .LVU94
 318 019c CC68     		ldr	r4, [r1, #12]
 319              	.LVL19:
 221:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 320              		.loc 1 221 18 view .LVU95
ARM GAS  /tmp/ccfJ99Cs.s 			page 13


 321 019e 0434     		adds	r4, r4, #4
 322              	.LVL20:
 222:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 323              		.loc 1 222 11 is_stmt 1 view .LVU96
 324 01a0 55E7     		b	.L9
 325              	.L10:
 227:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 326              		.loc 1 227 11 view .LVU97
 228:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 327              		.loc 1 228 11 view .LVU98
 228:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 328              		.loc 1 228 29 is_stmt 0 view .LVU99
 329 01a2 CC68     		ldr	r4, [r1, #12]
 330              	.LVL21:
 228:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 331              		.loc 1 228 18 view .LVU100
 332 01a4 0834     		adds	r4, r4, #8
 333              	.LVL22:
 229:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 334              		.loc 1 229 11 is_stmt 1 view .LVU101
 335 01a6 52E7     		b	.L9
 336              	.L6:
 234:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 337              		.loc 1 234 11 view .LVU102
 235:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 338              		.loc 1 235 11 view .LVU103
 235:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 339              		.loc 1 235 29 is_stmt 0 view .LVU104
 340 01a8 CC68     		ldr	r4, [r1, #12]
 341              	.LVL23:
 235:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 342              		.loc 1 235 18 view .LVU105
 343 01aa 0C34     		adds	r4, r4, #12
 344              	.LVL24:
 236:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 345              		.loc 1 236 11 is_stmt 1 view .LVU106
 346 01ac 4FE7     		b	.L9
 347              	.L38:
 254:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 348              		.loc 1 254 13 view .LVU107
 349              	.LVL25:
 257:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 350              		.loc 1 257 13 view .LVU108
 257:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 351              		.loc 1 257 25 is_stmt 0 view .LVU109
 352 01ae 0261     		str	r2, [r0, #16]
 254:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 353              		.loc 1 254 20 view .LVU110
 354 01b0 0824     		movs	r4, #8
 355 01b2 4CE7     		b	.L9
 356              	.LVL26:
 357              	.L28:
 270:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
 358              		.loc 1 270 18 view .LVU111
 359 01b4 0024     		movs	r4, #0
 360              	.LVL27:
 270:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           break;
ARM GAS  /tmp/ccfJ99Cs.s 			page 14


 361              		.loc 1 270 18 view .LVU112
 362 01b6 4AE7     		b	.L9
 363              	.LVL28:
 364              	.L29:
 250:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 365              		.loc 1 250 20 view .LVU113
 366 01b8 0424     		movs	r4, #4
 367              	.LVL29:
 250:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****           }
 368              		.loc 1 250 20 view .LVU114
 369 01ba 48E7     		b	.L9
 370              	.LVL30:
 371              	.L15:
 280:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 372              		.loc 1 280 67 discriminator 2 view .LVU115
 373 01bc 061D     		adds	r6, r0, #4
 374 01be 4BE7     		b	.L16
 375              	.LVL31:
 376              	.L17:
 281:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 377              		.loc 1 281 81 discriminator 2 view .LVU116
 378 01c0 ACF10802 		sub	r2, ip, #8
 379              	.LVL32:
 281:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 380              		.loc 1 281 68 discriminator 2 view .LVU117
 381 01c4 9200     		lsls	r2, r2, #2
 382 01c6 4DE7     		b	.L18
 383              	.LVL33:
 384              	.L39:
 294:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         AFIO->EXTICR[position >> 2u] = temp;
 385              		.loc 1 294 9 view .LVU118
 386 01c8 0223     		movs	r3, #2
 387 01ca 7EE7     		b	.L19
 388              	.L30:
 389 01cc 0023     		movs	r3, #0
 390 01ce 7CE7     		b	.L19
 391              	.L31:
 392 01d0 0123     		movs	r3, #1
 393              	.LVL34:
 294:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         AFIO->EXTICR[position >> 2u] = temp;
 394              		.loc 1 294 9 view .LVU119
 395 01d2 7AE7     		b	.L19
 396              	.LVL35:
 397              	.L20:
 305:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 398              		.loc 1 305 11 is_stmt 1 view .LVU120
 399 01d4 114A     		ldr	r2, .L41+20
 400              	.LVL36:
 305:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 401              		.loc 1 305 11 is_stmt 0 view .LVU121
 402 01d6 1368     		ldr	r3, [r2]
 403 01d8 23EA0E03 		bic	r3, r3, lr
 404 01dc 1360     		str	r3, [r2]
 405              	.LVL37:
 305:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 406              		.loc 1 305 11 view .LVU122
 407 01de 83E7     		b	.L21
ARM GAS  /tmp/ccfJ99Cs.s 			page 15


 408              	.L22:
 315:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 409              		.loc 1 315 11 is_stmt 1 view .LVU123
 410 01e0 0E4A     		ldr	r2, .L41+20
 411 01e2 5368     		ldr	r3, [r2, #4]
 412 01e4 23EA0E03 		bic	r3, r3, lr
 413 01e8 5360     		str	r3, [r2, #4]
 414 01ea 86E7     		b	.L23
 415              	.L24:
 325:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 416              		.loc 1 325 11 view .LVU124
 417 01ec 0B4A     		ldr	r2, .L41+20
 418 01ee 9368     		ldr	r3, [r2, #8]
 419 01f0 23EA0E03 		bic	r3, r3, lr
 420 01f4 9360     		str	r3, [r2, #8]
 421 01f6 89E7     		b	.L25
 422              	.L26:
 335:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         }
 423              		.loc 1 335 11 view .LVU125
 424 01f8 084A     		ldr	r2, .L41+20
 425 01fa D368     		ldr	r3, [r2, #12]
 426 01fc 23EA0E03 		bic	r3, r3, lr
 427 0200 D360     		str	r3, [r2, #12]
 428 0202 8CE7     		b	.L3
 429              	.LVL38:
 430              	.L40:
 341:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 342:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 431              		.loc 1 342 1 is_stmt 0 view .LVU126
 432 0204 02B0     		add	sp, sp, #8
 433              	.LCFI2:
 434              		.cfi_def_cfa_offset 16
 435              		@ sp needed
 436 0206 70BD     		pop	{r4, r5, r6, pc}
 437              	.LVL39:
 438              	.L42:
 439              		.loc 1 342 1 view .LVU127
 440              		.align	2
 441              	.L41:
 442 0208 00002210 		.word	270663680
 443 020c 00003110 		.word	271646720
 444 0210 00100240 		.word	1073876992
 445 0214 00000140 		.word	1073807360
 446 0218 00080140 		.word	1073809408
 447 021c 00040140 		.word	1073808384
 448              		.cfi_endproc
 449              	.LFE65:
 451              		.section	.text.HAL_GPIO_DeInit,"ax",%progbits
 452              		.align	1
 453              		.global	HAL_GPIO_DeInit
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 457              		.fpu softvfp
 459              	HAL_GPIO_DeInit:
 460              	.LVL40:
 461              	.LFB66:
ARM GAS  /tmp/ccfJ99Cs.s 			page 16


 343:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 344:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 345:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  De-initializes the GPIOx peripheral registers to their default reset values.
 346:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 347:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 348:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
 349:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 350:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 351:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
 352:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 462              		.loc 1 352 1 is_stmt 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 0
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 353:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t position = 0x00u;
 466              		.loc 1 353 3 view .LVU129
 354:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t iocurrent;
 467              		.loc 1 354 3 view .LVU130
 355:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t tmp;
 468              		.loc 1 355 3 view .LVU131
 356:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
 469              		.loc 1 356 3 view .LVU132
 357:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t registeroffset;
 470              		.loc 1 357 3 view .LVU133
 358:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 359:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 360:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 471              		.loc 1 360 3 view .LVU134
 361:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 472              		.loc 1 361 3 view .LVU135
 362:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 363:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Configure the port pins */
 364:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   while ((GPIO_Pin >> position) != 0u)
 473              		.loc 1 364 3 view .LVU136
 353:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t iocurrent;
 474              		.loc 1 353 12 is_stmt 0 view .LVU137
 475 0000 0022     		movs	r2, #0
 476              		.loc 1 364 9 view .LVU138
 477 0002 68E0     		b	.L57
 478              	.LVL41:
 479              	.L64:
 480              	.LCFI3:
 481              		.cfi_def_cfa_offset 20
 482              		.cfi_offset 4, -20
 483              		.cfi_offset 5, -16
 484              		.cfi_offset 6, -12
 485              		.cfi_offset 7, -8
 486              		.cfi_offset 14, -4
 365:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 366:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     /* Get current io position */
 367:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     iocurrent = (GPIO_Pin) & (1uL << position);
 368:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     if (iocurrent)
 370:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 371:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /*------------------------- EXTI Mode Configuration --------------------*/
 372:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Clear the External Interrupt or Event for the current IO */
 373:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
ARM GAS  /tmp/ccfJ99Cs.s 			page 17


 374:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       tmp = AFIO->EXTICR[position >> 2u];
 375:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       tmp &= 0x0FuL << (4u * (position & 0x03u));
 376:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 487              		.loc 1 376 19 view .LVU139
 488 0004 0225     		movs	r5, #2
 489 0006 00E0     		b	.L46
 490              	.L53:
 491 0008 0025     		movs	r5, #0
 492              	.L46:
 493              		.loc 1 376 41 discriminator 12 view .LVU140
 494 000a 05FA04F4 		lsl	r4, r5, r4
 495              		.loc 1 376 10 discriminator 12 view .LVU141
 496 000e 7445     		cmp	r4, lr
 497 0010 3ED0     		beq	.L62
 498              	.LVL42:
 499              	.L47:
 377:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 378:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         tmp = 0x0FuL << (4u * (position & 0x03u));
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 380:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 381:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Clear EXTI line configuration */
 382:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 383:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 384:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 385:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         /* Clear Rising Falling edge configuration */
 386:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 387:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 388:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       }
 389:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /*------------------------- GPIO Mode Configuration --------------------*/
 390:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* Check if the current bit belongs to first half or last half of the pin count number
 391:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****        in order to address CRH or CRL register */
 392:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 500              		.loc 1 392 7 is_stmt 1 view .LVU142
 501              		.loc 1 392 67 is_stmt 0 view .LVU143
 502 0012 FF2B     		cmp	r3, #255
 503 0014 56D8     		bhi	.L48
 504              		.loc 1 392 67 discriminator 1 view .LVU144
 505 0016 8646     		mov	lr, r0
 506              	.L49:
 507              	.LVL43:
 393:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 508              		.loc 1 393 7 is_stmt 1 discriminator 4 view .LVU145
 509              		.loc 1 393 68 is_stmt 0 discriminator 4 view .LVU146
 510 0018 FF2B     		cmp	r3, #255
 511 001a 56D8     		bhi	.L50
 512              		.loc 1 393 68 discriminator 1 view .LVU147
 513 001c 9500     		lsls	r5, r2, #2
 514              	.L51:
 515              	.LVL44:
 394:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 395:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* CRL/CRH default value is floating input(0x04) shifted to correct position */
 396:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CN
 516              		.loc 1 396 7 is_stmt 1 discriminator 4 view .LVU148
 517 001e DEF80040 		ldr	r4, [lr]
 518 0022 4FF00F0C 		mov	ip, #15
 519 0026 0CFA05FC 		lsl	ip, ip, r5
 520 002a 24EA0C04 		bic	r4, r4, ip
ARM GAS  /tmp/ccfJ99Cs.s 			page 18


 521 002e 4FF0040C 		mov	ip, #4
 522 0032 0CFA05FC 		lsl	ip, ip, r5
 523 0036 44EA0C04 		orr	r4, r4, ip
 524 003a CEF80040 		str	r4, [lr]
 397:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 398:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       /* ODR default value is 0 */
 399:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       CLEAR_BIT(GPIOx->ODR, iocurrent);
 525              		.loc 1 399 7 discriminator 4 view .LVU149
 526 003e C468     		ldr	r4, [r0, #12]
 527 0040 24EA0303 		bic	r3, r4, r3
 528              	.LVL45:
 529              		.loc 1 399 7 is_stmt 0 discriminator 4 view .LVU150
 530 0044 C360     		str	r3, [r0, #12]
 531              	.L45:
 400:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     }
 401:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 402:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     position++;
 532              		.loc 1 402 5 is_stmt 1 view .LVU151
 533              		.loc 1 402 13 is_stmt 0 view .LVU152
 534 0046 0132     		adds	r2, r2, #1
 535              	.LVL46:
 364:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 536              		.loc 1 364 33 is_stmt 1 view .LVU153
 537 0048 31FA02F3 		lsrs	r3, r1, r2
 538 004c 41D0     		beq	.L63
 367:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 539              		.loc 1 367 5 view .LVU154
 367:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 540              		.loc 1 367 35 is_stmt 0 view .LVU155
 541 004e 0123     		movs	r3, #1
 542 0050 9340     		lsls	r3, r3, r2
 543              	.LVL47:
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 544              		.loc 1 369 5 is_stmt 1 view .LVU156
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 545              		.loc 1 369 8 is_stmt 0 view .LVU157
 546 0052 0B40     		ands	r3, r3, r1
 547              	.LVL48:
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 548              		.loc 1 369 8 view .LVU158
 549 0054 F7D0     		beq	.L45
 550              	.LVL49:
 551              	.L58:
 374:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       tmp &= 0x0FuL << (4u * (position & 0x03u));
 552              		.loc 1 374 7 is_stmt 1 view .LVU159
 374:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       tmp &= 0x0FuL << (4u * (position & 0x03u));
 553              		.loc 1 374 35 is_stmt 0 view .LVU160
 554 0056 9608     		lsrs	r6, r2, #2
 374:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       tmp &= 0x0FuL << (4u * (position & 0x03u));
 555              		.loc 1 374 11 view .LVU161
 556 0058 B51C     		adds	r5, r6, #2
 557 005a 244C     		ldr	r4, .L67
 558 005c 54F82550 		ldr	r5, [r4, r5, lsl #2]
 559              	.LVL50:
 375:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 560              		.loc 1 375 7 is_stmt 1 view .LVU162
 375:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
ARM GAS  /tmp/ccfJ99Cs.s 			page 19


 561              		.loc 1 375 40 is_stmt 0 view .LVU163
 562 0060 02F00304 		and	r4, r2, #3
 375:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 563              		.loc 1 375 28 view .LVU164
 564 0064 A400     		lsls	r4, r4, #2
 375:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 565              		.loc 1 375 21 view .LVU165
 566 0066 4FF00F0C 		mov	ip, #15
 567 006a 0CFA04FC 		lsl	ip, ip, r4
 375:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 568              		.loc 1 375 11 view .LVU166
 569 006e 0CEA050E 		and	lr, ip, r5
 570              	.LVL51:
 376:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 571              		.loc 1 376 7 is_stmt 1 view .LVU167
 376:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 572              		.loc 1 376 19 is_stmt 0 view .LVU168
 573 0072 1F4D     		ldr	r5, .L67+4
 574 0074 A842     		cmp	r0, r5
 575 0076 C7D0     		beq	.L53
 376:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 576              		.loc 1 376 19 discriminator 1 view .LVU169
 577 0078 05F58065 		add	r5, r5, #1024
 578 007c A842     		cmp	r0, r5
 579 007e 05D0     		beq	.L54
 376:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 580              		.loc 1 376 19 discriminator 3 view .LVU170
 581 0080 05F58065 		add	r5, r5, #1024
 582 0084 A842     		cmp	r0, r5
 583 0086 BDD0     		beq	.L64
 376:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       {
 584              		.loc 1 376 19 view .LVU171
 585 0088 0325     		movs	r5, #3
 586 008a BEE7     		b	.L46
 587              	.L54:
 588 008c 0125     		movs	r5, #1
 589 008e BCE7     		b	.L46
 590              	.L62:
 378:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 591              		.loc 1 378 9 is_stmt 1 view .LVU172
 592              	.LVL52:
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 593              		.loc 1 379 9 view .LVU173
 594 0090 164F     		ldr	r7, .L67
 595 0092 B41C     		adds	r4, r6, #2
 596 0094 57F82450 		ldr	r5, [r7, r4, lsl #2]
 597 0098 25EA0C05 		bic	r5, r5, ip
 598 009c 47F82450 		str	r5, [r7, r4, lsl #2]
 382:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 599              		.loc 1 382 9 view .LVU174
 600 00a0 144C     		ldr	r4, .L67+8
 601 00a2 2568     		ldr	r5, [r4]
 602 00a4 25EA0305 		bic	r5, r5, r3
 603 00a8 2560     		str	r5, [r4]
 383:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 604              		.loc 1 383 9 view .LVU175
 605 00aa 6568     		ldr	r5, [r4, #4]
ARM GAS  /tmp/ccfJ99Cs.s 			page 20


 606 00ac 25EA0305 		bic	r5, r5, r3
 607 00b0 6560     		str	r5, [r4, #4]
 386:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****         CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 608              		.loc 1 386 9 view .LVU176
 609 00b2 A568     		ldr	r5, [r4, #8]
 610 00b4 25EA0305 		bic	r5, r5, r3
 611 00b8 A560     		str	r5, [r4, #8]
 387:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       }
 612              		.loc 1 387 9 view .LVU177
 613 00ba E568     		ldr	r5, [r4, #12]
 614 00bc 25EA0305 		bic	r5, r5, r3
 615 00c0 E560     		str	r5, [r4, #12]
 616 00c2 A6E7     		b	.L47
 617              	.LVL53:
 618              	.L48:
 392:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****       registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 619              		.loc 1 392 67 is_stmt 0 discriminator 2 view .LVU178
 620 00c4 00F1040E 		add	lr, r0, #4
 621 00c8 A6E7     		b	.L49
 622              	.LVL54:
 623              	.L50:
 393:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 624              		.loc 1 393 81 discriminator 2 view .LVU179
 625 00ca A2F10805 		sub	r5, r2, #8
 393:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 626              		.loc 1 393 68 discriminator 2 view .LVU180
 627 00ce AD00     		lsls	r5, r5, #2
 628 00d0 A5E7     		b	.L51
 629              	.LVL55:
 630              	.L63:
 403:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 404:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 631              		.loc 1 404 1 view .LVU181
 632 00d2 F0BD     		pop	{r4, r5, r6, r7, pc}
 633              	.LVL56:
 634              	.L66:
 635              	.LCFI4:
 636              		.cfi_def_cfa_offset 0
 637              		.cfi_restore 4
 638              		.cfi_restore 5
 639              		.cfi_restore 6
 640              		.cfi_restore 7
 641              		.cfi_restore 14
 402:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 642              		.loc 1 402 5 is_stmt 1 view .LVU182
 402:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 643              		.loc 1 402 13 is_stmt 0 view .LVU183
 644 00d4 0132     		adds	r2, r2, #1
 645              	.LVL57:
 646              	.L57:
 364:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 647              		.loc 1 364 33 is_stmt 1 view .LVU184
 648 00d6 31FA02F3 		lsrs	r3, r1, r2
 649 00da 05D0     		beq	.L65
 367:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 650              		.loc 1 367 5 view .LVU185
 367:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
ARM GAS  /tmp/ccfJ99Cs.s 			page 21


 651              		.loc 1 367 35 is_stmt 0 view .LVU186
 652 00dc 0123     		movs	r3, #1
 653 00de 9340     		lsls	r3, r3, r2
 654              	.LVL58:
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 655              		.loc 1 369 5 is_stmt 1 view .LVU187
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 656              		.loc 1 369 8 is_stmt 0 view .LVU188
 657 00e0 0B40     		ands	r3, r3, r1
 658              	.LVL59:
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     {
 659              		.loc 1 369 8 view .LVU189
 660 00e2 F7D0     		beq	.L66
 352:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t position = 0x00u;
 661              		.loc 1 352 1 view .LVU190
 662 00e4 F0B5     		push	{r4, r5, r6, r7, lr}
 663              	.LCFI5:
 664              		.cfi_def_cfa_offset 20
 665              		.cfi_offset 4, -20
 666              		.cfi_offset 5, -16
 667              		.cfi_offset 6, -12
 668              		.cfi_offset 7, -8
 669              		.cfi_offset 14, -4
 670 00e6 B6E7     		b	.L58
 671              	.LVL60:
 672              	.L65:
 673              	.LCFI6:
 674              		.cfi_def_cfa_offset 0
 675              		.cfi_restore 4
 676              		.cfi_restore 5
 677              		.cfi_restore 6
 678              		.cfi_restore 7
 679              		.cfi_restore 14
 352:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t position = 0x00u;
 680              		.loc 1 352 1 view .LVU191
 681 00e8 7047     		bx	lr
 682              	.L68:
 683 00ea 00BF     		.align	2
 684              	.L67:
 685 00ec 00000140 		.word	1073807360
 686 00f0 00080140 		.word	1073809408
 687 00f4 00040140 		.word	1073808384
 688              		.cfi_endproc
 689              	.LFE66:
 691              		.section	.text.HAL_GPIO_ReadPin,"ax",%progbits
 692              		.align	1
 693              		.global	HAL_GPIO_ReadPin
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 697              		.fpu softvfp
 699              	HAL_GPIO_ReadPin:
 700              	.LVL61:
 701              	.LFB67:
 405:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 406:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 407:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @}
ARM GAS  /tmp/ccfJ99Cs.s 			page 22


 408:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 409:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 410:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions_Group2 IO operation functions
 411:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *  @brief   GPIO Read and Write
 412:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  *
 413:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @verbatim
 414:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 415:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****                        ##### IO operation functions #####
 416:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****  ===============================================================================
 417:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   [..]
 418:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     This subsection provides a set of functions allowing to manage the GPIOs.
 419:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 420:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** @endverbatim
 421:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @{
 422:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 423:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 424:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 425:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Reads the specified input port pin.
 426:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 427:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to read.
 428:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         This parameter can be GPIO_PIN_x where x can be (0..15).
 429:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval The input port pin value.
 430:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 431:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 432:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 702              		.loc 1 432 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 0
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 706              		@ link register save eliminated.
 433:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIO_PinState bitstatus;
 707              		.loc 1 433 3 view .LVU193
 434:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 435:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 436:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 708              		.loc 1 436 3 view .LVU194
 437:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 438:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 709              		.loc 1 438 3 view .LVU195
 710              		.loc 1 438 13 is_stmt 0 view .LVU196
 711 0000 8368     		ldr	r3, [r0, #8]
 712              		.loc 1 438 6 view .LVU197
 713 0002 1942     		tst	r1, r3
 714 0004 01D0     		beq	.L71
 439:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 440:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     bitstatus = GPIO_PIN_SET;
 715              		.loc 1 440 15 view .LVU198
 716 0006 0120     		movs	r0, #1
 717              	.LVL62:
 718              		.loc 1 440 15 view .LVU199
 719 0008 7047     		bx	lr
 720              	.LVL63:
 721              	.L71:
 441:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 442:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   else
 443:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 444:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     bitstatus = GPIO_PIN_RESET;
ARM GAS  /tmp/ccfJ99Cs.s 			page 23


 722              		.loc 1 444 15 view .LVU200
 723 000a 0020     		movs	r0, #0
 724              	.LVL64:
 445:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 446:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   return bitstatus;
 725              		.loc 1 446 3 is_stmt 1 view .LVU201
 447:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 726              		.loc 1 447 1 is_stmt 0 view .LVU202
 727 000c 7047     		bx	lr
 728              		.cfi_endproc
 729              	.LFE67:
 731              		.section	.text.HAL_GPIO_WritePin,"ax",%progbits
 732              		.align	1
 733              		.global	HAL_GPIO_WritePin
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 737              		.fpu softvfp
 739              	HAL_GPIO_WritePin:
 740              	.LVL65:
 741              	.LFB68:
 448:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 449:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 450:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Sets or clears the selected data port bit.
 451:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
 452:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @note   This function uses GPIOx_BSRR register to allow atomic read/modify
 453:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         accesses. In this way, there is no risk of an IRQ occurring between
 454:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *         the read and the modify access.
 455:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *
 456:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 457:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 458:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
 459:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  PinState: specifies the value to be written to the selected bit.
 460:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *          This parameter can be one of the GPIO_PinState enum values:
 461:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *            @arg GPIO_PIN_RESET: to clear the port pin
 462:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   *            @arg GPIO_PIN_SET: to set the port pin
 463:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 464:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 465:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
 466:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 742              		.loc 1 466 1 is_stmt 1 view -0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746              		@ link register save eliminated.
 467:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 468:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 747              		.loc 1 468 3 view .LVU204
 469:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN_ACTION(PinState));
 748              		.loc 1 469 3 view .LVU205
 470:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 471:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if (PinState != GPIO_PIN_RESET)
 749              		.loc 1 471 3 view .LVU206
 750              		.loc 1 471 6 is_stmt 0 view .LVU207
 751 0000 0AB1     		cbz	r2, .L73
 472:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 473:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     GPIOx->BSRR = GPIO_Pin;
ARM GAS  /tmp/ccfJ99Cs.s 			page 24


 752              		.loc 1 473 5 is_stmt 1 view .LVU208
 753              		.loc 1 473 17 is_stmt 0 view .LVU209
 754 0002 0161     		str	r1, [r0, #16]
 755 0004 7047     		bx	lr
 756              	.L73:
 474:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 475:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   else
 476:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 477:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 757              		.loc 1 477 5 is_stmt 1 view .LVU210
 758              		.loc 1 477 38 is_stmt 0 view .LVU211
 759 0006 0904     		lsls	r1, r1, #16
 760              	.LVL66:
 761              		.loc 1 477 17 view .LVU212
 762 0008 0161     		str	r1, [r0, #16]
 478:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 479:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 763              		.loc 1 479 1 view .LVU213
 764 000a 7047     		bx	lr
 765              		.cfi_endproc
 766              	.LFE68:
 768              		.section	.text.HAL_GPIO_TogglePin,"ax",%progbits
 769              		.align	1
 770              		.global	HAL_GPIO_TogglePin
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 774              		.fpu softvfp
 776              	HAL_GPIO_TogglePin:
 777              	.LVL67:
 778              	.LFB69:
 480:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 481:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 482:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  Toggles the specified GPIO pin
 483:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 484:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the pins to be toggled.
 485:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 486:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 487:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 488:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 779              		.loc 1 488 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 0
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		@ link register save eliminated.
 489:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   uint32_t odr;
 784              		.loc 1 489 3 view .LVU215
 490:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 491:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 492:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 785              		.loc 1 492 3 view .LVU216
 493:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 494:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* get current Ouput Data Register value */
 495:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   odr = GPIOx->ODR;
 786              		.loc 1 495 3 view .LVU217
 787              		.loc 1 495 7 is_stmt 0 view .LVU218
 788 0000 C368     		ldr	r3, [r0, #12]
ARM GAS  /tmp/ccfJ99Cs.s 			page 25


 789              	.LVL68:
 496:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 497:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Set selected pins that were at low level, and reset ones that were high */
 498:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 790              		.loc 1 498 3 is_stmt 1 view .LVU219
 791              		.loc 1 498 23 is_stmt 0 view .LVU220
 792 0002 01EA0302 		and	r2, r1, r3
 793              		.loc 1 498 59 view .LVU221
 794 0006 21EA0301 		bic	r1, r1, r3
 795              	.LVL69:
 796              		.loc 1 498 51 view .LVU222
 797 000a 41EA0241 		orr	r1, r1, r2, lsl #16
 798              		.loc 1 498 15 view .LVU223
 799 000e 0161     		str	r1, [r0, #16]
 499:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 800              		.loc 1 499 1 view .LVU224
 801 0010 7047     		bx	lr
 802              		.cfi_endproc
 803              	.LFE69:
 805              		.section	.text.HAL_GPIO_LockPin,"ax",%progbits
 806              		.align	1
 807              		.global	HAL_GPIO_LockPin
 808              		.syntax unified
 809              		.thumb
 810              		.thumb_func
 811              		.fpu softvfp
 813              	HAL_GPIO_LockPin:
 814              	.LVL70:
 815              	.LFB70:
 500:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 501:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 502:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @brief  Locks GPIO Pins configuration registers.
 503:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @note   The locking mechanism allows the IO configuration to be frozen. When the LOCK sequence
 504:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** *         has been applied on a port bit, it is no longer possible to modify the value of the port 
 505:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** *         the next reset.
 506:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 507:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @param  GPIO_Pin: specifies the port bit to be locked.
 508:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 509:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** * @retval None
 510:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** */
 511:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
 512:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 816              		.loc 1 512 1 is_stmt 1 view -0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 8
 819              		@ frame_needed = 0, uses_anonymous_args = 0
 820              		@ link register save eliminated.
 821              		.loc 1 512 1 is_stmt 0 view .LVU226
 822 0000 82B0     		sub	sp, sp, #8
 823              	.LCFI7:
 824              		.cfi_def_cfa_offset 8
 513:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   __IO uint32_t tmp = GPIO_LCKR_LCKK;
 825              		.loc 1 513 3 is_stmt 1 view .LVU227
 826              		.loc 1 513 17 is_stmt 0 view .LVU228
 827 0002 4FF48033 		mov	r3, #65536
 828 0006 0193     		str	r3, [sp, #4]
 514:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
ARM GAS  /tmp/ccfJ99Cs.s 			page 26


 515:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Check the parameters */
 516:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
 829              		.loc 1 516 3 is_stmt 1 view .LVU229
 517:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 830              		.loc 1 517 3 view .LVU230
 518:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 519:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Apply lock key write sequence */
 520:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   SET_BIT(tmp, GPIO_Pin);
 831              		.loc 1 520 3 view .LVU231
 832 0008 019B     		ldr	r3, [sp, #4]
 833 000a 0B43     		orrs	r3, r3, r1
 834 000c 0193     		str	r3, [sp, #4]
 521:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
 522:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->LCKR = tmp;
 835              		.loc 1 522 3 view .LVU232
 836              		.loc 1 522 15 is_stmt 0 view .LVU233
 837 000e 019B     		ldr	r3, [sp, #4]
 838 0010 8361     		str	r3, [r0, #24]
 523:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
 524:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->LCKR = GPIO_Pin;
 839              		.loc 1 524 3 is_stmt 1 view .LVU234
 840              		.loc 1 524 15 is_stmt 0 view .LVU235
 841 0012 8161     		str	r1, [r0, #24]
 525:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
 526:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   GPIOx->LCKR = tmp;
 842              		.loc 1 526 3 is_stmt 1 view .LVU236
 843              		.loc 1 526 15 is_stmt 0 view .LVU237
 844 0014 019B     		ldr	r3, [sp, #4]
 845 0016 8361     		str	r3, [r0, #24]
 527:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Read LCKK register. This read is mandatory to complete key lock sequence */
 528:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   tmp = GPIOx->LCKR;
 846              		.loc 1 528 3 is_stmt 1 view .LVU238
 847              		.loc 1 528 14 is_stmt 0 view .LVU239
 848 0018 8369     		ldr	r3, [r0, #24]
 849              		.loc 1 528 7 view .LVU240
 850 001a 0193     		str	r3, [sp, #4]
 529:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 530:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* read again in order to confirm lock is active */
 531:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if ((uint32_t)(GPIOx->LCKR & GPIO_LCKR_LCKK))
 851              		.loc 1 531 3 is_stmt 1 view .LVU241
 852              		.loc 1 531 23 is_stmt 0 view .LVU242
 853 001c 8369     		ldr	r3, [r0, #24]
 854              		.loc 1 531 6 view .LVU243
 855 001e 13F4803F 		tst	r3, #65536
 856 0022 02D0     		beq	.L78
 532:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 533:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     return HAL_OK;
 857              		.loc 1 533 12 view .LVU244
 858 0024 0020     		movs	r0, #0
 859              	.LVL71:
 860              	.L77:
 534:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 535:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   else
 536:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 537:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     return HAL_ERROR;
 538:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 539:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
ARM GAS  /tmp/ccfJ99Cs.s 			page 27


 861              		.loc 1 539 1 view .LVU245
 862 0026 02B0     		add	sp, sp, #8
 863              	.LCFI8:
 864              		.cfi_remember_state
 865              		.cfi_def_cfa_offset 0
 866              		@ sp needed
 867 0028 7047     		bx	lr
 868              	.LVL72:
 869              	.L78:
 870              	.LCFI9:
 871              		.cfi_restore_state
 537:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 872              		.loc 1 537 12 view .LVU246
 873 002a 0120     		movs	r0, #1
 874              	.LVL73:
 537:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 875              		.loc 1 537 12 view .LVU247
 876 002c FBE7     		b	.L77
 877              		.cfi_endproc
 878              	.LFE70:
 880              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 881              		.align	1
 882              		.weak	HAL_GPIO_EXTI_Callback
 883              		.syntax unified
 884              		.thumb
 885              		.thumb_func
 886              		.fpu softvfp
 888              	HAL_GPIO_EXTI_Callback:
 889              	.LVL74:
 890              	.LFB72:
 540:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 541:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 542:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  This function handles EXTI interrupt request.
 543:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the pins connected EXTI line
 544:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 545:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 546:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
 547:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 548:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 549:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 550:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 551:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 552:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     HAL_GPIO_EXTI_Callback(GPIO_Pin);
 553:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 554:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 555:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 556:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** /**
 557:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @brief  EXTI line detection callbacks.
 558:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the pins connected EXTI line
 559:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   * @retval None
 560:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   */
 561:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** __weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 562:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** {
 891              		.loc 1 562 1 is_stmt 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccfJ99Cs.s 			page 28


 895              		@ link register save eliminated.
 563:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* Prevent unused argument(s) compilation warning */
 564:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   UNUSED(GPIO_Pin);
 896              		.loc 1 564 3 view .LVU249
 565:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* NOTE: This function Should not be modified, when the callback is needed,
 566:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****            the HAL_GPIO_EXTI_Callback could be implemented in the user file
 567:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****    */
 568:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** }
 897              		.loc 1 568 1 is_stmt 0 view .LVU250
 898 0000 7047     		bx	lr
 899              		.cfi_endproc
 900              	.LFE72:
 902              		.section	.text.HAL_GPIO_EXTI_IRQHandler,"ax",%progbits
 903              		.align	1
 904              		.global	HAL_GPIO_EXTI_IRQHandler
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 908              		.fpu softvfp
 910              	HAL_GPIO_EXTI_IRQHandler:
 911              	.LVL75:
 912              	.LFB71:
 547:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 913              		.loc 1 547 1 is_stmt 1 view -0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 547:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 917              		.loc 1 547 1 is_stmt 0 view .LVU252
 918 0000 08B5     		push	{r3, lr}
 919              	.LCFI10:
 920              		.cfi_def_cfa_offset 8
 921              		.cfi_offset 3, -8
 922              		.cfi_offset 14, -4
 549:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 923              		.loc 1 549 3 is_stmt 1 view .LVU253
 549:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 924              		.loc 1 549 7 is_stmt 0 view .LVU254
 925 0002 054B     		ldr	r3, .L85
 926 0004 5B69     		ldr	r3, [r3, #20]
 549:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   {
 927              		.loc 1 549 6 view .LVU255
 928 0006 0342     		tst	r3, r0
 929 0008 00D1     		bne	.L84
 930              	.LVL76:
 931              	.L81:
 554:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 932              		.loc 1 554 1 view .LVU256
 933 000a 08BD     		pop	{r3, pc}
 934              	.LVL77:
 935              	.L84:
 551:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****     HAL_GPIO_EXTI_Callback(GPIO_Pin);
 936              		.loc 1 551 5 is_stmt 1 view .LVU257
 937 000c 024B     		ldr	r3, .L85
 938 000e 5861     		str	r0, [r3, #20]
 552:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c ****   }
 939              		.loc 1 552 5 view .LVU258
ARM GAS  /tmp/ccfJ99Cs.s 			page 29


 940 0010 FFF7FEFF 		bl	HAL_GPIO_EXTI_Callback
 941              	.LVL78:
 554:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c **** 
 942              		.loc 1 554 1 is_stmt 0 view .LVU259
 943 0014 F9E7     		b	.L81
 944              	.L86:
 945 0016 00BF     		.align	2
 946              	.L85:
 947 0018 00040140 		.word	1073808384
 948              		.cfi_endproc
 949              	.LFE71:
 951              		.text
 952              	.Letext0:
 953              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 954              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 955              		.file 4 "base/chip/Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 956              		.file 5 "base/chip/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 957              		.file 6 "base/chip/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  /tmp/ccfJ99Cs.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_gpio.c
     /tmp/ccfJ99Cs.s:16     .text.HAL_GPIO_Init:0000000000000000 $t
     /tmp/ccfJ99Cs.s:24     .text.HAL_GPIO_Init:0000000000000000 HAL_GPIO_Init
     /tmp/ccfJ99Cs.s:286    .text.HAL_GPIO_Init:000000000000014c $d
     /tmp/ccfJ99Cs.s:305    .text.HAL_GPIO_Init:0000000000000198 $t
     /tmp/ccfJ99Cs.s:442    .text.HAL_GPIO_Init:0000000000000208 $d
     /tmp/ccfJ99Cs.s:452    .text.HAL_GPIO_DeInit:0000000000000000 $t
     /tmp/ccfJ99Cs.s:459    .text.HAL_GPIO_DeInit:0000000000000000 HAL_GPIO_DeInit
     /tmp/ccfJ99Cs.s:685    .text.HAL_GPIO_DeInit:00000000000000ec $d
     /tmp/ccfJ99Cs.s:692    .text.HAL_GPIO_ReadPin:0000000000000000 $t
     /tmp/ccfJ99Cs.s:699    .text.HAL_GPIO_ReadPin:0000000000000000 HAL_GPIO_ReadPin
     /tmp/ccfJ99Cs.s:732    .text.HAL_GPIO_WritePin:0000000000000000 $t
     /tmp/ccfJ99Cs.s:739    .text.HAL_GPIO_WritePin:0000000000000000 HAL_GPIO_WritePin
     /tmp/ccfJ99Cs.s:769    .text.HAL_GPIO_TogglePin:0000000000000000 $t
     /tmp/ccfJ99Cs.s:776    .text.HAL_GPIO_TogglePin:0000000000000000 HAL_GPIO_TogglePin
     /tmp/ccfJ99Cs.s:806    .text.HAL_GPIO_LockPin:0000000000000000 $t
     /tmp/ccfJ99Cs.s:813    .text.HAL_GPIO_LockPin:0000000000000000 HAL_GPIO_LockPin
     /tmp/ccfJ99Cs.s:881    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
     /tmp/ccfJ99Cs.s:888    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/ccfJ99Cs.s:903    .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 $t
     /tmp/ccfJ99Cs.s:910    .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 HAL_GPIO_EXTI_IRQHandler
     /tmp/ccfJ99Cs.s:947    .text.HAL_GPIO_EXTI_IRQHandler:0000000000000018 $d

NO UNDEFINED SYMBOLS
