
DEM_BOOTLOADER_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026c0  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08002778  08002778  00003778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002970  08002970  00004004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002970  08002970  00004004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002970  08002970  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002970  08002970  00003970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002974  08002974  00003974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08002978  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000004  0800297c  00004004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  0800297c  00004220  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000043af  00000000  00000000  0000402c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000118c  00000000  00000000  000083db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000698  00000000  00000000  00009568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004db  00000000  00000000  00009c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e5ef  00000000  00000000  0000a0db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000547c  00000000  00000000  000186ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005135d  00000000  00000000  0001db46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006eea3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016b8  00000000  00000000  0006eee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000705a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000004 	.word	0x20000004
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002760 	.word	0x08002760

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000008 	.word	0x20000008
 80000fc:	08002760 	.word	0x08002760

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	0002      	movs	r2, r0
 80003f4:	1dfb      	adds	r3, r7, #7
 80003f6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80003f8:	1dfb      	adds	r3, r7, #7
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80003fe:	d809      	bhi.n	8000414 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000400:	1dfb      	adds	r3, r7, #7
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	001a      	movs	r2, r3
 8000406:	231f      	movs	r3, #31
 8000408:	401a      	ands	r2, r3
 800040a:	4b04      	ldr	r3, [pc, #16]	@ (800041c <__NVIC_EnableIRQ+0x30>)
 800040c:	2101      	movs	r1, #1
 800040e:	4091      	lsls	r1, r2
 8000410:	000a      	movs	r2, r1
 8000412:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000414:	46c0      	nop			@ (mov r8, r8)
 8000416:	46bd      	mov	sp, r7
 8000418:	b002      	add	sp, #8
 800041a:	bd80      	pop	{r7, pc}
 800041c:	e000e100 	.word	0xe000e100

08000420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000420:	b590      	push	{r4, r7, lr}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	0002      	movs	r2, r0
 8000428:	6039      	str	r1, [r7, #0]
 800042a:	1dfb      	adds	r3, r7, #7
 800042c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800042e:	1dfb      	adds	r3, r7, #7
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	2b7f      	cmp	r3, #127	@ 0x7f
 8000434:	d828      	bhi.n	8000488 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000436:	4a2f      	ldr	r2, [pc, #188]	@ (80004f4 <__NVIC_SetPriority+0xd4>)
 8000438:	1dfb      	adds	r3, r7, #7
 800043a:	781b      	ldrb	r3, [r3, #0]
 800043c:	b25b      	sxtb	r3, r3
 800043e:	089b      	lsrs	r3, r3, #2
 8000440:	33c0      	adds	r3, #192	@ 0xc0
 8000442:	009b      	lsls	r3, r3, #2
 8000444:	589b      	ldr	r3, [r3, r2]
 8000446:	1dfa      	adds	r2, r7, #7
 8000448:	7812      	ldrb	r2, [r2, #0]
 800044a:	0011      	movs	r1, r2
 800044c:	2203      	movs	r2, #3
 800044e:	400a      	ands	r2, r1
 8000450:	00d2      	lsls	r2, r2, #3
 8000452:	21ff      	movs	r1, #255	@ 0xff
 8000454:	4091      	lsls	r1, r2
 8000456:	000a      	movs	r2, r1
 8000458:	43d2      	mvns	r2, r2
 800045a:	401a      	ands	r2, r3
 800045c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	019b      	lsls	r3, r3, #6
 8000462:	22ff      	movs	r2, #255	@ 0xff
 8000464:	401a      	ands	r2, r3
 8000466:	1dfb      	adds	r3, r7, #7
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	0018      	movs	r0, r3
 800046c:	2303      	movs	r3, #3
 800046e:	4003      	ands	r3, r0
 8000470:	00db      	lsls	r3, r3, #3
 8000472:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000474:	481f      	ldr	r0, [pc, #124]	@ (80004f4 <__NVIC_SetPriority+0xd4>)
 8000476:	1dfb      	adds	r3, r7, #7
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	b25b      	sxtb	r3, r3
 800047c:	089b      	lsrs	r3, r3, #2
 800047e:	430a      	orrs	r2, r1
 8000480:	33c0      	adds	r3, #192	@ 0xc0
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000486:	e031      	b.n	80004ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000488:	4a1b      	ldr	r2, [pc, #108]	@ (80004f8 <__NVIC_SetPriority+0xd8>)
 800048a:	1dfb      	adds	r3, r7, #7
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	0019      	movs	r1, r3
 8000490:	230f      	movs	r3, #15
 8000492:	400b      	ands	r3, r1
 8000494:	3b08      	subs	r3, #8
 8000496:	089b      	lsrs	r3, r3, #2
 8000498:	3306      	adds	r3, #6
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	18d3      	adds	r3, r2, r3
 800049e:	3304      	adds	r3, #4
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	1dfa      	adds	r2, r7, #7
 80004a4:	7812      	ldrb	r2, [r2, #0]
 80004a6:	0011      	movs	r1, r2
 80004a8:	2203      	movs	r2, #3
 80004aa:	400a      	ands	r2, r1
 80004ac:	00d2      	lsls	r2, r2, #3
 80004ae:	21ff      	movs	r1, #255	@ 0xff
 80004b0:	4091      	lsls	r1, r2
 80004b2:	000a      	movs	r2, r1
 80004b4:	43d2      	mvns	r2, r2
 80004b6:	401a      	ands	r2, r3
 80004b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004ba:	683b      	ldr	r3, [r7, #0]
 80004bc:	019b      	lsls	r3, r3, #6
 80004be:	22ff      	movs	r2, #255	@ 0xff
 80004c0:	401a      	ands	r2, r3
 80004c2:	1dfb      	adds	r3, r7, #7
 80004c4:	781b      	ldrb	r3, [r3, #0]
 80004c6:	0018      	movs	r0, r3
 80004c8:	2303      	movs	r3, #3
 80004ca:	4003      	ands	r3, r0
 80004cc:	00db      	lsls	r3, r3, #3
 80004ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004d0:	4809      	ldr	r0, [pc, #36]	@ (80004f8 <__NVIC_SetPriority+0xd8>)
 80004d2:	1dfb      	adds	r3, r7, #7
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	001c      	movs	r4, r3
 80004d8:	230f      	movs	r3, #15
 80004da:	4023      	ands	r3, r4
 80004dc:	3b08      	subs	r3, #8
 80004de:	089b      	lsrs	r3, r3, #2
 80004e0:	430a      	orrs	r2, r1
 80004e2:	3306      	adds	r3, #6
 80004e4:	009b      	lsls	r3, r3, #2
 80004e6:	18c3      	adds	r3, r0, r3
 80004e8:	3304      	adds	r3, #4
 80004ea:	601a      	str	r2, [r3, #0]
}
 80004ec:	46c0      	nop			@ (mov r8, r8)
 80004ee:	46bd      	mov	sp, r7
 80004f0:	b003      	add	sp, #12
 80004f2:	bd90      	pop	{r4, r7, pc}
 80004f4:	e000e100 	.word	0xe000e100
 80004f8:	e000ed00 	.word	0xe000ed00

080004fc <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a03      	ldr	r2, [pc, #12]	@ (8000518 <LL_I2C_EnableClockStretching+0x1c>)
 800050a:	401a      	ands	r2, r3
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	601a      	str	r2, [r3, #0]
}
 8000510:	46c0      	nop			@ (mov r8, r8)
 8000512:	46bd      	mov	sp, r7
 8000514:	b002      	add	sp, #8
 8000516:	bd80      	pop	{r7, pc}
 8000518:	fffdffff 	.word	0xfffdffff

0800051c <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a03      	ldr	r2, [pc, #12]	@ (8000538 <LL_I2C_DisableGeneralCall+0x1c>)
 800052a:	401a      	ands	r2, r3
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	601a      	str	r2, [r3, #0]
}
 8000530:	46c0      	nop			@ (mov r8, r8)
 8000532:	46bd      	mov	sp, r7
 8000534:	b002      	add	sp, #8
 8000536:	bd80      	pop	{r7, pc}
 8000538:	fff7ffff 	.word	0xfff7ffff

0800053c <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b084      	sub	sp, #16
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	60b9      	str	r1, [r7, #8]
 8000546:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	68db      	ldr	r3, [r3, #12]
 800054c:	4a05      	ldr	r2, [pc, #20]	@ (8000564 <LL_I2C_SetOwnAddress2+0x28>)
 800054e:	401a      	ands	r2, r3
 8000550:	68b9      	ldr	r1, [r7, #8]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	430b      	orrs	r3, r1
 8000556:	431a      	orrs	r2, r3
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	60da      	str	r2, [r3, #12]
}
 800055c:	46c0      	nop			@ (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	b004      	add	sp, #16
 8000562:	bd80      	pop	{r7, pc}
 8000564:	fffff801 	.word	0xfffff801

08000568 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	68db      	ldr	r3, [r3, #12]
 8000574:	4a03      	ldr	r2, [pc, #12]	@ (8000584 <LL_I2C_DisableOwnAddress2+0x1c>)
 8000576:	401a      	ands	r2, r3
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	60da      	str	r2, [r3, #12]
}
 800057c:	46c0      	nop			@ (mov r8, r8)
 800057e:	46bd      	mov	sp, r7
 8000580:	b002      	add	sp, #8
 8000582:	bd80      	pop	{r7, pc}
 8000584:	ffff7fff 	.word	0xffff7fff

08000588 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	2280      	movs	r2, #128	@ 0x80
 8000596:	0492      	lsls	r2, r2, #18
 8000598:	431a      	orrs	r2, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	605a      	str	r2, [r3, #4]
}
 800059e:	46c0      	nop			@ (mov r8, r8)
 80005a0:	46bd      	mov	sp, r7
 80005a2:	b002      	add	sp, #8
 80005a4:	bd80      	pop	{r7, pc}
	...

080005a8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80005ac:	4b04      	ldr	r3, [pc, #16]	@ (80005c0 <LL_RCC_HSI_Enable+0x18>)
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	4b03      	ldr	r3, [pc, #12]	@ (80005c0 <LL_RCC_HSI_Enable+0x18>)
 80005b2:	2180      	movs	r1, #128	@ 0x80
 80005b4:	0049      	lsls	r1, r1, #1
 80005b6:	430a      	orrs	r2, r1
 80005b8:	601a      	str	r2, [r3, #0]
}
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	40021000 	.word	0x40021000

080005c4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80005c8:	4b07      	ldr	r3, [pc, #28]	@ (80005e8 <LL_RCC_HSI_IsReady+0x24>)
 80005ca:	681a      	ldr	r2, [r3, #0]
 80005cc:	2380      	movs	r3, #128	@ 0x80
 80005ce:	00db      	lsls	r3, r3, #3
 80005d0:	401a      	ands	r2, r3
 80005d2:	2380      	movs	r3, #128	@ 0x80
 80005d4:	00db      	lsls	r3, r3, #3
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d101      	bne.n	80005de <LL_RCC_HSI_IsReady+0x1a>
 80005da:	2301      	movs	r3, #1
 80005dc:	e000      	b.n	80005e0 <LL_RCC_HSI_IsReady+0x1c>
 80005de:	2300      	movs	r3, #0
}
 80005e0:	0018      	movs	r0, r3
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	46c0      	nop			@ (mov r8, r8)
 80005e8:	40021000 	.word	0x40021000

080005ec <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80005f4:	4b06      	ldr	r3, [pc, #24]	@ (8000610 <LL_RCC_SetSysClkSource+0x24>)
 80005f6:	689b      	ldr	r3, [r3, #8]
 80005f8:	2207      	movs	r2, #7
 80005fa:	4393      	bics	r3, r2
 80005fc:	0019      	movs	r1, r3
 80005fe:	4b04      	ldr	r3, [pc, #16]	@ (8000610 <LL_RCC_SetSysClkSource+0x24>)
 8000600:	687a      	ldr	r2, [r7, #4]
 8000602:	430a      	orrs	r2, r1
 8000604:	609a      	str	r2, [r3, #8]
}
 8000606:	46c0      	nop			@ (mov r8, r8)
 8000608:	46bd      	mov	sp, r7
 800060a:	b002      	add	sp, #8
 800060c:	bd80      	pop	{r7, pc}
 800060e:	46c0      	nop			@ (mov r8, r8)
 8000610:	40021000 	.word	0x40021000

08000614 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000618:	4b03      	ldr	r3, [pc, #12]	@ (8000628 <LL_RCC_GetSysClkSource+0x14>)
 800061a:	689b      	ldr	r3, [r3, #8]
 800061c:	2238      	movs	r2, #56	@ 0x38
 800061e:	4013      	ands	r3, r2
}
 8000620:	0018      	movs	r0, r3
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	46c0      	nop			@ (mov r8, r8)
 8000628:	40021000 	.word	0x40021000

0800062c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000634:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <LL_RCC_SetAHBPrescaler+0x24>)
 8000636:	689b      	ldr	r3, [r3, #8]
 8000638:	4a06      	ldr	r2, [pc, #24]	@ (8000654 <LL_RCC_SetAHBPrescaler+0x28>)
 800063a:	4013      	ands	r3, r2
 800063c:	0019      	movs	r1, r3
 800063e:	4b04      	ldr	r3, [pc, #16]	@ (8000650 <LL_RCC_SetAHBPrescaler+0x24>)
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	430a      	orrs	r2, r1
 8000644:	609a      	str	r2, [r3, #8]
}
 8000646:	46c0      	nop			@ (mov r8, r8)
 8000648:	46bd      	mov	sp, r7
 800064a:	b002      	add	sp, #8
 800064c:	bd80      	pop	{r7, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)
 8000650:	40021000 	.word	0x40021000
 8000654:	fffff0ff 	.word	0xfffff0ff

08000658 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8000660:	4b06      	ldr	r3, [pc, #24]	@ (800067c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000662:	689b      	ldr	r3, [r3, #8]
 8000664:	4a06      	ldr	r2, [pc, #24]	@ (8000680 <LL_RCC_SetAPB1Prescaler+0x28>)
 8000666:	4013      	ands	r3, r2
 8000668:	0019      	movs	r1, r3
 800066a:	4b04      	ldr	r3, [pc, #16]	@ (800067c <LL_RCC_SetAPB1Prescaler+0x24>)
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	430a      	orrs	r2, r1
 8000670:	609a      	str	r2, [r3, #8]
}
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	46bd      	mov	sp, r7
 8000676:	b002      	add	sp, #8
 8000678:	bd80      	pop	{r7, pc}
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	40021000 	.word	0x40021000
 8000680:	ffff8fff 	.word	0xffff8fff

08000684 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 800068c:	4b08      	ldr	r3, [pc, #32]	@ (80006b0 <LL_RCC_SetUSARTClockSource+0x2c>)
 800068e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000690:	687a      	ldr	r2, [r7, #4]
 8000692:	0c12      	lsrs	r2, r2, #16
 8000694:	43d2      	mvns	r2, r2
 8000696:	401a      	ands	r2, r3
 8000698:	0011      	movs	r1, r2
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	041b      	lsls	r3, r3, #16
 800069e:	0c1a      	lsrs	r2, r3, #16
 80006a0:	4b03      	ldr	r3, [pc, #12]	@ (80006b0 <LL_RCC_SetUSARTClockSource+0x2c>)
 80006a2:	430a      	orrs	r2, r1
 80006a4:	655a      	str	r2, [r3, #84]	@ 0x54
}
 80006a6:	46c0      	nop			@ (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	b002      	add	sp, #8
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	46c0      	nop			@ (mov r8, r8)
 80006b0:	40021000 	.word	0x40021000

080006b4 <LL_RCC_SetI2CClockSource>:
  *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (I2CxSource >> 16U), (I2CxSource & 0x0000FFFFU));
 80006bc:	4b08      	ldr	r3, [pc, #32]	@ (80006e0 <LL_RCC_SetI2CClockSource+0x2c>)
 80006be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	0c12      	lsrs	r2, r2, #16
 80006c4:	43d2      	mvns	r2, r2
 80006c6:	401a      	ands	r2, r3
 80006c8:	0011      	movs	r1, r2
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	041b      	lsls	r3, r3, #16
 80006ce:	0c1a      	lsrs	r2, r3, #16
 80006d0:	4b03      	ldr	r3, [pc, #12]	@ (80006e0 <LL_RCC_SetI2CClockSource+0x2c>)
 80006d2:	430a      	orrs	r2, r1
 80006d4:	655a      	str	r2, [r3, #84]	@ 0x54
}
 80006d6:	46c0      	nop			@ (mov r8, r8)
 80006d8:	46bd      	mov	sp, r7
 80006da:	b002      	add	sp, #8
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	40021000 	.word	0x40021000

080006e4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80006e8:	4b04      	ldr	r3, [pc, #16]	@ (80006fc <LL_RCC_PLL_Enable+0x18>)
 80006ea:	681a      	ldr	r2, [r3, #0]
 80006ec:	4b03      	ldr	r3, [pc, #12]	@ (80006fc <LL_RCC_PLL_Enable+0x18>)
 80006ee:	2180      	movs	r1, #128	@ 0x80
 80006f0:	0449      	lsls	r1, r1, #17
 80006f2:	430a      	orrs	r2, r1
 80006f4:	601a      	str	r2, [r3, #0]
}
 80006f6:	46c0      	nop			@ (mov r8, r8)
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40021000 	.word	0x40021000

08000700 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8000704:	4b07      	ldr	r3, [pc, #28]	@ (8000724 <LL_RCC_PLL_IsReady+0x24>)
 8000706:	681a      	ldr	r2, [r3, #0]
 8000708:	2380      	movs	r3, #128	@ 0x80
 800070a:	049b      	lsls	r3, r3, #18
 800070c:	401a      	ands	r2, r3
 800070e:	2380      	movs	r3, #128	@ 0x80
 8000710:	049b      	lsls	r3, r3, #18
 8000712:	429a      	cmp	r2, r3
 8000714:	d101      	bne.n	800071a <LL_RCC_PLL_IsReady+0x1a>
 8000716:	2301      	movs	r3, #1
 8000718:	e000      	b.n	800071c <LL_RCC_PLL_IsReady+0x1c>
 800071a:	2300      	movs	r3, #0
}
 800071c:	0018      	movs	r0, r3
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	46c0      	nop			@ (mov r8, r8)
 8000724:	40021000 	.word	0x40021000

08000728 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b084      	sub	sp, #16
 800072c:	af00      	add	r7, sp, #0
 800072e:	60f8      	str	r0, [r7, #12]
 8000730:	60b9      	str	r1, [r7, #8]
 8000732:	607a      	str	r2, [r7, #4]
 8000734:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000736:	4b0a      	ldr	r3, [pc, #40]	@ (8000760 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000738:	68db      	ldr	r3, [r3, #12]
 800073a:	4a0a      	ldr	r2, [pc, #40]	@ (8000764 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 800073c:	4013      	ands	r3, r2
 800073e:	0019      	movs	r1, r3
 8000740:	68fa      	ldr	r2, [r7, #12]
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	431a      	orrs	r2, r3
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	021b      	lsls	r3, r3, #8
 800074a:	431a      	orrs	r2, r3
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	431a      	orrs	r2, r3
 8000750:	4b03      	ldr	r3, [pc, #12]	@ (8000760 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000752:	430a      	orrs	r2, r1
 8000754:	60da      	str	r2, [r3, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	b004      	add	sp, #16
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	40021000 	.word	0x40021000
 8000764:	1fff808c 	.word	0x1fff808c

08000768 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 800076c:	4b04      	ldr	r3, [pc, #16]	@ (8000780 <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 800076e:	68da      	ldr	r2, [r3, #12]
 8000770:	4b03      	ldr	r3, [pc, #12]	@ (8000780 <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 8000772:	2180      	movs	r1, #128	@ 0x80
 8000774:	0549      	lsls	r1, r1, #21
 8000776:	430a      	orrs	r2, r1
 8000778:	60da      	str	r2, [r3, #12]
}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40021000 	.word	0x40021000

08000784 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 800078c:	4b07      	ldr	r3, [pc, #28]	@ (80007ac <LL_APB1_GRP1_EnableClock+0x28>)
 800078e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <LL_APB1_GRP1_EnableClock+0x28>)
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	430a      	orrs	r2, r1
 8000796:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8000798:	4b04      	ldr	r3, [pc, #16]	@ (80007ac <LL_APB1_GRP1_EnableClock+0x28>)
 800079a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	4013      	ands	r3, r2
 80007a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007a2:	68fb      	ldr	r3, [r7, #12]
}
 80007a4:	46c0      	nop			@ (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	b004      	add	sp, #16
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	40021000 	.word	0x40021000

080007b0 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
  * @note (*) peripheral not available on all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR2, Periphs);
 80007b8:	4b07      	ldr	r3, [pc, #28]	@ (80007d8 <LL_APB2_GRP1_EnableClock+0x28>)
 80007ba:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80007bc:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <LL_APB2_GRP1_EnableClock+0x28>)
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	430a      	orrs	r2, r1
 80007c2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 80007c4:	4b04      	ldr	r3, [pc, #16]	@ (80007d8 <LL_APB2_GRP1_EnableClock+0x28>)
 80007c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c8:	687a      	ldr	r2, [r7, #4]
 80007ca:	4013      	ands	r3, r2
 80007cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007ce:	68fb      	ldr	r3, [r7, #12]
}
 80007d0:	46c0      	nop			@ (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	b004      	add	sp, #16
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40021000 	.word	0x40021000

080007dc <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b084      	sub	sp, #16
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80007e4:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <LL_IOP_GRP1_EnableClock+0x28>)
 80007e6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80007e8:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <LL_IOP_GRP1_EnableClock+0x28>)
 80007ea:	687a      	ldr	r2, [r7, #4]
 80007ec:	430a      	orrs	r2, r1
 80007ee:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80007f0:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <LL_IOP_GRP1_EnableClock+0x28>)
 80007f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007f4:	687a      	ldr	r2, [r7, #4]
 80007f6:	4013      	ands	r3, r2
 80007f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007fa:	68fb      	ldr	r3, [r7, #12]
}
 80007fc:	46c0      	nop			@ (mov r8, r8)
 80007fe:	46bd      	mov	sp, r7
 8000800:	b004      	add	sp, #16
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40021000 	.word	0x40021000

08000808 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <LL_FLASH_SetLatency+0x24>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2207      	movs	r2, #7
 8000816:	4393      	bics	r3, r2
 8000818:	0019      	movs	r1, r3
 800081a:	4b04      	ldr	r3, [pc, #16]	@ (800082c <LL_FLASH_SetLatency+0x24>)
 800081c:	687a      	ldr	r2, [r7, #4]
 800081e:	430a      	orrs	r2, r1
 8000820:	601a      	str	r2, [r3, #0]
}
 8000822:	46c0      	nop			@ (mov r8, r8)
 8000824:	46bd      	mov	sp, r7
 8000826:	b002      	add	sp, #8
 8000828:	bd80      	pop	{r7, pc}
 800082a:	46c0      	nop			@ (mov r8, r8)
 800082c:	40022000 	.word	0x40022000

08000830 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000834:	4b03      	ldr	r3, [pc, #12]	@ (8000844 <LL_FLASH_GetLatency+0x14>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2207      	movs	r2, #7
 800083a:	4013      	ands	r3, r2
}
 800083c:	0018      	movs	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	46c0      	nop			@ (mov r8, r8)
 8000844:	40022000 	.word	0x40022000

08000848 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	2201      	movs	r2, #1
 8000856:	431a      	orrs	r2, r3
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	601a      	str	r2, [r3, #0]
}
 800085c:	46c0      	nop			@ (mov r8, r8)
 800085e:	46bd      	mov	sp, r7
 8000860:	b002      	add	sp, #8
 8000862:	bd80      	pop	{r7, pc}

08000864 <LL_USART_Disable>:
  * @rmtoll CR1          UE            LL_USART_Disable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	2201      	movs	r2, #1
 8000872:	4393      	bics	r3, r2
 8000874:	001a      	movs	r2, r3
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	601a      	str	r2, [r3, #0]
}
 800087a:	46c0      	nop			@ (mov r8, r8)
 800087c:	46bd      	mov	sp, r7
 800087e:	b002      	add	sp, #8
 8000880:	bd80      	pop	{r7, pc}
	...

08000884 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a03      	ldr	r2, [pc, #12]	@ (80008a0 <LL_USART_DisableFIFO+0x1c>)
 8000892:	401a      	ands	r2, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	601a      	str	r2, [r3, #0]
}
 8000898:	46c0      	nop			@ (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	b002      	add	sp, #8
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	dfffffff 	.word	0xdfffffff

080008a4 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80008ae:	f3ef 8310 	mrs	r3, PRIMASK
 80008b2:	60bb      	str	r3, [r7, #8]
  return(result);
 80008b4:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80008b6:	617b      	str	r3, [r7, #20]
 80008b8:	2301      	movs	r3, #1
 80008ba:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	f383 8810 	msr	PRIMASK, r3
}
 80008c2:	46c0      	nop			@ (mov r8, r8)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	689b      	ldr	r3, [r3, #8]
 80008c8:	00db      	lsls	r3, r3, #3
 80008ca:	08da      	lsrs	r2, r3, #3
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	075b      	lsls	r3, r3, #29
 80008d0:	431a      	orrs	r2, r3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	609a      	str	r2, [r3, #8]
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80008da:	693b      	ldr	r3, [r7, #16]
 80008dc:	f383 8810 	msr	PRIMASK, r3
}
 80008e0:	46c0      	nop			@ (mov r8, r8)
}
 80008e2:	46c0      	nop			@ (mov r8, r8)
 80008e4:	46bd      	mov	sp, r7
 80008e6:	b006      	add	sp, #24
 80008e8:	bd80      	pop	{r7, pc}
	...

080008ec <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80008f6:	f3ef 8310 	mrs	r3, PRIMASK
 80008fa:	60bb      	str	r3, [r7, #8]
  return(result);
 80008fc:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80008fe:	617b      	str	r3, [r7, #20]
 8000900:	2301      	movs	r3, #1
 8000902:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	f383 8810 	msr	PRIMASK, r3
}
 800090a:	46c0      	nop			@ (mov r8, r8)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	689b      	ldr	r3, [r3, #8]
 8000910:	4a08      	ldr	r2, [pc, #32]	@ (8000934 <LL_USART_SetRXFIFOThreshold+0x48>)
 8000912:	401a      	ands	r2, r3
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	065b      	lsls	r3, r3, #25
 8000918:	431a      	orrs	r2, r3
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	609a      	str	r2, [r3, #8]
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000922:	693b      	ldr	r3, [r7, #16]
 8000924:	f383 8810 	msr	PRIMASK, r3
}
 8000928:	46c0      	nop			@ (mov r8, r8)
}
 800092a:	46c0      	nop			@ (mov r8, r8)
 800092c:	46bd      	mov	sp, r7
 800092e:	b006      	add	sp, #24
 8000930:	bd80      	pop	{r7, pc}
 8000932:	46c0      	nop			@ (mov r8, r8)
 8000934:	f1ffffff 	.word	0xf1ffffff

08000938 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	4a07      	ldr	r2, [pc, #28]	@ (8000964 <LL_USART_ConfigAsyncMode+0x2c>)
 8000946:	401a      	ands	r2, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	222a      	movs	r2, #42	@ 0x2a
 8000952:	4393      	bics	r3, r2
 8000954:	001a      	movs	r2, r3
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	609a      	str	r2, [r3, #8]
}
 800095a:	46c0      	nop			@ (mov r8, r8)
 800095c:	46bd      	mov	sp, r7
 800095e:	b002      	add	sp, #8
 8000960:	bd80      	pop	{r7, pc}
 8000962:	46c0      	nop			@ (mov r8, r8)
 8000964:	ffffb7ff 	.word	0xffffb7ff

08000968 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
  * @rmtoll ISR          RXNE_RXFNE    LL_USART_IsActiveFlag_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	69db      	ldr	r3, [r3, #28]
 8000974:	2220      	movs	r2, #32
 8000976:	4013      	ands	r3, r2
 8000978:	2b20      	cmp	r3, #32
 800097a:	d101      	bne.n	8000980 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 800097c:	2301      	movs	r3, #1
 800097e:	e000      	b.n	8000982 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8000980:	2300      	movs	r3, #0
}
 8000982:	0018      	movs	r0, r3
 8000984:	46bd      	mov	sp, r7
 8000986:	b002      	add	sp, #8
 8000988:	bd80      	pop	{r7, pc}

0800098a <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 800098a:	b580      	push	{r7, lr}
 800098c:	b082      	sub	sp, #8
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	69db      	ldr	r3, [r3, #28]
 8000996:	2240      	movs	r2, #64	@ 0x40
 8000998:	4013      	ands	r3, r2
 800099a:	2b40      	cmp	r3, #64	@ 0x40
 800099c:	d101      	bne.n	80009a2 <LL_USART_IsActiveFlag_TC+0x18>
 800099e:	2301      	movs	r3, #1
 80009a0:	e000      	b.n	80009a4 <LL_USART_IsActiveFlag_TC+0x1a>
 80009a2:	2300      	movs	r3, #0
}
 80009a4:	0018      	movs	r0, r3
 80009a6:	46bd      	mov	sp, r7
 80009a8:	b002      	add	sp, #8
 80009aa:	bd80      	pop	{r7, pc}

080009ac <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	69da      	ldr	r2, [r3, #28]
 80009b8:	2380      	movs	r3, #128	@ 0x80
 80009ba:	039b      	lsls	r3, r3, #14
 80009bc:	401a      	ands	r2, r3
 80009be:	2380      	movs	r3, #128	@ 0x80
 80009c0:	039b      	lsls	r3, r3, #14
 80009c2:	429a      	cmp	r2, r3
 80009c4:	d101      	bne.n	80009ca <LL_USART_IsActiveFlag_TEACK+0x1e>
 80009c6:	2301      	movs	r3, #1
 80009c8:	e000      	b.n	80009cc <LL_USART_IsActiveFlag_TEACK+0x20>
 80009ca:	2300      	movs	r3, #0
}
 80009cc:	0018      	movs	r0, r3
 80009ce:	46bd      	mov	sp, r7
 80009d0:	b002      	add	sp, #8
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	69da      	ldr	r2, [r3, #28]
 80009e0:	2380      	movs	r3, #128	@ 0x80
 80009e2:	03db      	lsls	r3, r3, #15
 80009e4:	401a      	ands	r2, r3
 80009e6:	2380      	movs	r3, #128	@ 0x80
 80009e8:	03db      	lsls	r3, r3, #15
 80009ea:	429a      	cmp	r2, r3
 80009ec:	d101      	bne.n	80009f2 <LL_USART_IsActiveFlag_REACK+0x1e>
 80009ee:	2301      	movs	r3, #1
 80009f0:	e000      	b.n	80009f4 <LL_USART_IsActiveFlag_REACK+0x20>
 80009f2:	2300      	movs	r3, #0
}
 80009f4:	0018      	movs	r0, r3
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b002      	add	sp, #8
 80009fa:	bd80      	pop	{r7, pc}

080009fc <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a08:	b2db      	uxtb	r3, r3
}
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	b002      	add	sp, #8
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b082      	sub	sp, #8
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
 8000a1a:	000a      	movs	r2, r1
 8000a1c:	1cfb      	adds	r3, r7, #3
 8000a1e:	701a      	strb	r2, [r3, #0]
  USARTx->TDR = Value;
 8000a20:	1cfb      	adds	r3, r7, #3
 8000a22:	781a      	ldrb	r2, [r3, #0]
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000a28:	46c0      	nop			@ (mov r8, r8)
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	b002      	add	sp, #8
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	683a      	ldr	r2, [r7, #0]
 8000a3e:	619a      	str	r2, [r3, #24]
}
 8000a40:	46c0      	nop			@ (mov r8, r8)
 8000a42:	46bd      	mov	sp, r7
 8000a44:	b002      	add	sp, #8
 8000a46:	bd80      	pop	{r7, pc}

08000a48 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	683a      	ldr	r2, [r7, #0]
 8000a56:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000a58:	46c0      	nop			@ (mov r8, r8)
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	b002      	add	sp, #8
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	695b      	ldr	r3, [r3, #20]
 8000a6e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	683a      	ldr	r2, [r7, #0]
 8000a74:	4013      	ands	r3, r2
 8000a76:	041a      	lsls	r2, r3, #16
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	43db      	mvns	r3, r3
 8000a7c:	6839      	ldr	r1, [r7, #0]
 8000a7e:	400b      	ands	r3, r1
 8000a80:	431a      	orrs	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	619a      	str	r2, [r3, #24]
}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	b004      	add	sp, #16
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000a94:	2001      	movs	r0, #1
 8000a96:	f7ff fe8b 	bl	80007b0 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000a9a:	2380      	movs	r3, #128	@ 0x80
 8000a9c:	055b      	lsls	r3, r3, #21
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f7ff fe70 	bl	8000784 <LL_APB1_GRP1_EnableClock>

	/* SysTick_IRQn interrupt configuration */
	NVIC_SetPriority(SysTick_IRQn, 3);
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	425b      	negs	r3, r3
 8000aa8:	2103      	movs	r1, #3
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f7ff fcb8 	bl	8000420 <__NVIC_SetPriority>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ab0:	f000 f826 	bl	8000b00 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ab4:	f000 fa1e 	bl	8000ef4 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8000ab8:	f000 f8ee 	bl	8000c98 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8000abc:	f000 f98a 	bl	8000dd4 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8000ac0:	f000 f85e 	bl	8000b80 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	/* 1. Initialize OLED Display */
	  SSD1306_Init();
 8000ac4:	f001 fbfe 	bl	80022c4 <SSD1306_Init>
	  SSD1306_DrawProgressBar(0); // Draw empty bar
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f001 fd8f 	bl	80025ec <SSD1306_DrawProgressBar>
	  SSD1306_UpdateScreen();
 8000ace:	f001 fc65 	bl	800239c <SSD1306_UpdateScreen>

	  /* 2. Enable UART for Communication */
	  LL_USART_Enable(USART2);
 8000ad2:	4b09      	ldr	r3, [pc, #36]	@ (8000af8 <main+0x68>)
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f7ff feb7 	bl	8000848 <LL_USART_Enable>

	  /* 3. Enter Listening Mode (Wait for ESP32) */
	  Bootloader_ListeningMode();
 8000ada:	f000 fab1 	bl	8001040 <Bootloader_ListeningMode>

	  /* 4. If no update, jump to Application */
	  Bootloader_JumpToApp();
 8000ade:	f000 fa73 	bl	8000fc8 <Bootloader_JumpToApp>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* Error State: Blink Red LED if Jump fails */
		    LL_GPIO_TogglePin(GPIOD, LL_GPIO_PIN_3);
 8000ae2:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <main+0x6c>)
 8000ae4:	2108      	movs	r1, #8
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f7ff ffba 	bl	8000a60 <LL_GPIO_TogglePin>
		    LL_mDelay(100);
 8000aec:	2064      	movs	r0, #100	@ 0x64
 8000aee:	f001 fad7 	bl	80020a0 <LL_mDelay>
		    LL_GPIO_TogglePin(GPIOD, LL_GPIO_PIN_3);
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	e7f5      	b.n	8000ae2 <main+0x52>
 8000af6:	46c0      	nop			@ (mov r8, r8)
 8000af8:	40004400 	.word	0x40004400
 8000afc:	50000c00 	.word	0x50000c00

08000b00 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000b04:	2002      	movs	r0, #2
 8000b06:	f7ff fe7f 	bl	8000808 <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2) {
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	f7ff fe90 	bl	8000830 <LL_FLASH_GetLatency>
 8000b10:	0003      	movs	r3, r0
 8000b12:	2b02      	cmp	r3, #2
 8000b14:	d1fa      	bne.n	8000b0c <SystemClock_Config+0xc>
	}

	/* HSI configuration and activation */
	LL_RCC_HSI_Enable();
 8000b16:	f7ff fd47 	bl	80005a8 <LL_RCC_HSI_Enable>
	while (LL_RCC_HSI_IsReady() != 1) {
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	f7ff fd52 	bl	80005c4 <LL_RCC_HSI_IsReady>
 8000b20:	0003      	movs	r3, r0
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d1fa      	bne.n	8000b1c <SystemClock_Config+0x1c>
	}

	/* Main PLL configuration and activation */
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_1, 8,
 8000b26:	2380      	movs	r3, #128	@ 0x80
 8000b28:	059b      	lsls	r3, r3, #22
 8000b2a:	2208      	movs	r2, #8
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	2002      	movs	r0, #2
 8000b30:	f7ff fdfa 	bl	8000728 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLLR_DIV_2);
	LL_RCC_PLL_Enable();
 8000b34:	f7ff fdd6 	bl	80006e4 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 8000b38:	f7ff fe16 	bl	8000768 <LL_RCC_PLL_EnableDomain_SYS>
	while (LL_RCC_PLL_IsReady() != 1) {
 8000b3c:	46c0      	nop			@ (mov r8, r8)
 8000b3e:	f7ff fddf 	bl	8000700 <LL_RCC_PLL_IsReady>
 8000b42:	0003      	movs	r3, r0
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d1fa      	bne.n	8000b3e <SystemClock_Config+0x3e>
	}

	/* Set AHB prescaler*/
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000b48:	2000      	movs	r0, #0
 8000b4a:	f7ff fd6f 	bl	800062c <LL_RCC_SetAHBPrescaler>

	/* Sysclk activation on the main PLL */
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000b4e:	2002      	movs	r0, #2
 8000b50:	f7ff fd4c 	bl	80005ec <LL_RCC_SetSysClkSource>
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 8000b54:	46c0      	nop			@ (mov r8, r8)
 8000b56:	f7ff fd5d 	bl	8000614 <LL_RCC_GetSysClkSource>
 8000b5a:	0003      	movs	r3, r0
 8000b5c:	2b10      	cmp	r3, #16
 8000b5e:	d1fa      	bne.n	8000b56 <SystemClock_Config+0x56>
	}

	/* Set APB1 prescaler*/
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000b60:	2000      	movs	r0, #0
 8000b62:	f7ff fd79 	bl	8000658 <LL_RCC_SetAPB1Prescaler>

	LL_Init1msTick(64000000);
 8000b66:	4b05      	ldr	r3, [pc, #20]	@ (8000b7c <SystemClock_Config+0x7c>)
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f001 fa89 	bl	8002080 <LL_Init1msTick>

	/* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
	LL_SetSystemCoreClock(64000000);
 8000b6e:	4b03      	ldr	r3, [pc, #12]	@ (8000b7c <SystemClock_Config+0x7c>)
 8000b70:	0018      	movs	r0, r3
 8000b72:	f001 fab9 	bl	80020e8 <LL_SetSystemCoreClock>
}
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	03d09000 	.word	0x03d09000

08000b80 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000b80:	b590      	push	{r4, r7, lr}
 8000b82:	b08f      	sub	sp, #60	@ 0x3c
 8000b84:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN I2C1_Init 0 */

	/* USER CODE END I2C1_Init 0 */

	LL_I2C_InitTypeDef I2C_InitStruct = { 0 };
 8000b86:	241c      	movs	r4, #28
 8000b88:	193b      	adds	r3, r7, r4
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	231c      	movs	r3, #28
 8000b8e:	001a      	movs	r2, r3
 8000b90:	2100      	movs	r1, #0
 8000b92:	f001 fdb8 	bl	8002706 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	0018      	movs	r0, r3
 8000b9a:	2318      	movs	r3, #24
 8000b9c:	001a      	movs	r2, r3
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	f001 fdb1 	bl	8002706 <memset>

	LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_PCLK1);
 8000ba4:	23c0      	movs	r3, #192	@ 0xc0
 8000ba6:	059b      	lsls	r3, r3, #22
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f7ff fd83 	bl	80006b4 <LL_RCC_SetI2CClockSource>

	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000bae:	2002      	movs	r0, #2
 8000bb0:	f7ff fe14 	bl	80007dc <LL_IOP_GRP1_EnableClock>
	/**I2C1 GPIO Configuration
	 PB6   ------> I2C1_SCL
	 PB7   ------> I2C1_SDA
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	2240      	movs	r2, #64	@ 0x40
 8000bb8:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	2202      	movs	r2, #2
 8000bbe:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	2201      	movs	r2, #1
 8000bca:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000bcc:	1d3b      	adds	r3, r7, #4
 8000bce:	2200      	movs	r2, #0
 8000bd0:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	2206      	movs	r2, #6
 8000bd6:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	4a2c      	ldr	r2, [pc, #176]	@ (8000c8c <MX_I2C1_Init+0x10c>)
 8000bdc:	0019      	movs	r1, r3
 8000bde:	0010      	movs	r0, r2
 8000be0:	f000 fe54 	bl	800188c <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000be4:	1d3b      	adds	r3, r7, #4
 8000be6:	2280      	movs	r2, #128	@ 0x80
 8000be8:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000bea:	1d3b      	adds	r3, r7, #4
 8000bec:	2202      	movs	r2, #2
 8000bee:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000bf0:	1d3b      	adds	r3, r7, #4
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000bf6:	1d3b      	adds	r3, r7, #4
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000bfc:	1d3b      	adds	r3, r7, #4
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	2206      	movs	r2, #6
 8000c06:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	4a20      	ldr	r2, [pc, #128]	@ (8000c8c <MX_I2C1_Init+0x10c>)
 8000c0c:	0019      	movs	r1, r3
 8000c0e:	0010      	movs	r0, r2
 8000c10:	f000 fe3c 	bl	800188c <LL_GPIO_Init>

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8000c14:	2380      	movs	r3, #128	@ 0x80
 8000c16:	039b      	lsls	r3, r3, #14
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f7ff fdb3 	bl	8000784 <LL_APB1_GRP1_EnableClock>

	/* USER CODE END I2C1_Init 1 */

	/** I2C Initialization
	 */
	I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8000c1e:	0021      	movs	r1, r4
 8000c20:	187b      	adds	r3, r7, r1
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
	I2C_InitStruct.Timing = 0x00C12166;
 8000c26:	187b      	adds	r3, r7, r1
 8000c28:	4a19      	ldr	r2, [pc, #100]	@ (8000c90 <MX_I2C1_Init+0x110>)
 8000c2a:	605a      	str	r2, [r3, #4]
	I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8000c2c:	187b      	adds	r3, r7, r1
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
	I2C_InitStruct.DigitalFilter = 0;
 8000c32:	187b      	adds	r3, r7, r1
 8000c34:	2200      	movs	r2, #0
 8000c36:	60da      	str	r2, [r3, #12]
	I2C_InitStruct.OwnAddress1 = 0;
 8000c38:	187b      	adds	r3, r7, r1
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	611a      	str	r2, [r3, #16]
	I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8000c3e:	187b      	adds	r3, r7, r1
 8000c40:	2200      	movs	r2, #0
 8000c42:	615a      	str	r2, [r3, #20]
	I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8000c44:	187b      	adds	r3, r7, r1
 8000c46:	2200      	movs	r2, #0
 8000c48:	619a      	str	r2, [r3, #24]
	LL_I2C_Init(I2C1, &I2C_InitStruct);
 8000c4a:	187b      	adds	r3, r7, r1
 8000c4c:	4a11      	ldr	r2, [pc, #68]	@ (8000c94 <MX_I2C1_Init+0x114>)
 8000c4e:	0019      	movs	r1, r3
 8000c50:	0010      	movs	r0, r2
 8000c52:	f000 ff13 	bl	8001a7c <LL_I2C_Init>
	LL_I2C_EnableAutoEndMode(I2C1);
 8000c56:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <MX_I2C1_Init+0x114>)
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f7ff fc95 	bl	8000588 <LL_I2C_EnableAutoEndMode>
	LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8000c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c94 <MX_I2C1_Init+0x114>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	2100      	movs	r1, #0
 8000c64:	0018      	movs	r0, r3
 8000c66:	f7ff fc69 	bl	800053c <LL_I2C_SetOwnAddress2>
	LL_I2C_DisableOwnAddress2(I2C1);
 8000c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c94 <MX_I2C1_Init+0x114>)
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f7ff fc7b 	bl	8000568 <LL_I2C_DisableOwnAddress2>
	LL_I2C_DisableGeneralCall(I2C1);
 8000c72:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <MX_I2C1_Init+0x114>)
 8000c74:	0018      	movs	r0, r3
 8000c76:	f7ff fc51 	bl	800051c <LL_I2C_DisableGeneralCall>
	LL_I2C_EnableClockStretching(I2C1);
 8000c7a:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <MX_I2C1_Init+0x114>)
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f7ff fc3d 	bl	80004fc <LL_I2C_EnableClockStretching>
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000c82:	46c0      	nop			@ (mov r8, r8)
 8000c84:	46bd      	mov	sp, r7
 8000c86:	b00f      	add	sp, #60	@ 0x3c
 8000c88:	bd90      	pop	{r4, r7, pc}
 8000c8a:	46c0      	nop			@ (mov r8, r8)
 8000c8c:	50000400 	.word	0x50000400
 8000c90:	00c12166 	.word	0x00c12166
 8000c94:	40005400 	.word	0x40005400

08000c98 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000c98:	b590      	push	{r4, r7, lr}
 8000c9a:	b08f      	sub	sp, #60	@ 0x3c
 8000c9c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART1_Init 0 */

	/* USER CODE END USART1_Init 0 */

	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 8000c9e:	2418      	movs	r4, #24
 8000ca0:	193b      	adds	r3, r7, r4
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	2320      	movs	r3, #32
 8000ca6:	001a      	movs	r2, r3
 8000ca8:	2100      	movs	r1, #0
 8000caa:	f001 fd2c 	bl	8002706 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000cae:	003b      	movs	r3, r7
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	2318      	movs	r3, #24
 8000cb4:	001a      	movs	r2, r3
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	f001 fd25 	bl	8002706 <memset>

	LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK1);
 8000cbc:	23c0      	movs	r3, #192	@ 0xc0
 8000cbe:	029b      	lsls	r3, r3, #10
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	f7ff fcdf 	bl	8000684 <LL_RCC_SetUSARTClockSource>

	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8000cc6:	2380      	movs	r3, #128	@ 0x80
 8000cc8:	01db      	lsls	r3, r3, #7
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f7ff fd70 	bl	80007b0 <LL_APB2_GRP1_EnableClock>

	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	f7ff fd83 	bl	80007dc <LL_IOP_GRP1_EnableClock>
	/**USART1 GPIO Configuration
	 PA9   ------> USART1_TX
	 PA10   ------> USART1_RX
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8000cd6:	003b      	movs	r3, r7
 8000cd8:	2280      	movs	r2, #128	@ 0x80
 8000cda:	0092      	lsls	r2, r2, #2
 8000cdc:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000cde:	003b      	movs	r3, r7
 8000ce0:	2202      	movs	r2, #2
 8000ce2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ce4:	003b      	movs	r3, r7
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cea:	003b      	movs	r3, r7
 8000cec:	2200      	movs	r2, #0
 8000cee:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cf0:	003b      	movs	r3, r7
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000cf6:	003b      	movs	r3, r7
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfc:	003a      	movs	r2, r7
 8000cfe:	23a0      	movs	r3, #160	@ 0xa0
 8000d00:	05db      	lsls	r3, r3, #23
 8000d02:	0011      	movs	r1, r2
 8000d04:	0018      	movs	r0, r3
 8000d06:	f000 fdc1 	bl	800188c <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8000d0a:	003b      	movs	r3, r7
 8000d0c:	2280      	movs	r2, #128	@ 0x80
 8000d0e:	00d2      	lsls	r2, r2, #3
 8000d10:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d12:	003b      	movs	r3, r7
 8000d14:	2202      	movs	r2, #2
 8000d16:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d18:	003b      	movs	r3, r7
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d1e:	003b      	movs	r3, r7
 8000d20:	2200      	movs	r2, #0
 8000d22:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d24:	003b      	movs	r3, r7
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000d2a:	003b      	movs	r3, r7
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d30:	003a      	movs	r2, r7
 8000d32:	23a0      	movs	r3, #160	@ 0xa0
 8000d34:	05db      	lsls	r3, r3, #23
 8000d36:	0011      	movs	r1, r2
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f000 fda7 	bl	800188c <LL_GPIO_Init>

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000d3e:	193b      	adds	r3, r7, r4
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
	USART_InitStruct.BaudRate = 115200;
 8000d44:	193b      	adds	r3, r7, r4
 8000d46:	22e1      	movs	r2, #225	@ 0xe1
 8000d48:	0252      	lsls	r2, r2, #9
 8000d4a:	605a      	str	r2, [r3, #4]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000d4c:	0021      	movs	r1, r4
 8000d4e:	187b      	adds	r3, r7, r1
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000d54:	187b      	adds	r3, r7, r1
 8000d56:	2200      	movs	r2, #0
 8000d58:	60da      	str	r2, [r3, #12]
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000d5a:	187b      	adds	r3, r7, r1
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	611a      	str	r2, [r3, #16]
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000d60:	187b      	adds	r3, r7, r1
 8000d62:	220c      	movs	r2, #12
 8000d64:	615a      	str	r2, [r3, #20]
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000d66:	187b      	adds	r3, r7, r1
 8000d68:	2200      	movs	r2, #0
 8000d6a:	619a      	str	r2, [r3, #24]
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000d6c:	187b      	adds	r3, r7, r1
 8000d6e:	2200      	movs	r2, #0
 8000d70:	61da      	str	r2, [r3, #28]
	LL_USART_Init(USART1, &USART_InitStruct);
 8000d72:	187b      	adds	r3, r7, r1
 8000d74:	4a16      	ldr	r2, [pc, #88]	@ (8000dd0 <MX_USART1_UART_Init+0x138>)
 8000d76:	0019      	movs	r1, r3
 8000d78:	0010      	movs	r0, r2
 8000d7a:	f001 f8f5 	bl	8001f68 <LL_USART_Init>
	LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8000d7e:	4b14      	ldr	r3, [pc, #80]	@ (8000dd0 <MX_USART1_UART_Init+0x138>)
 8000d80:	2100      	movs	r1, #0
 8000d82:	0018      	movs	r0, r3
 8000d84:	f7ff fd8e 	bl	80008a4 <LL_USART_SetTXFIFOThreshold>
	LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8000d88:	4b11      	ldr	r3, [pc, #68]	@ (8000dd0 <MX_USART1_UART_Init+0x138>)
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	f7ff fdad 	bl	80008ec <LL_USART_SetRXFIFOThreshold>
	LL_USART_DisableFIFO(USART1);
 8000d92:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd0 <MX_USART1_UART_Init+0x138>)
 8000d94:	0018      	movs	r0, r3
 8000d96:	f7ff fd75 	bl	8000884 <LL_USART_DisableFIFO>
	LL_USART_ConfigAsyncMode(USART1);
 8000d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd0 <MX_USART1_UART_Init+0x138>)
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f7ff fdcb 	bl	8000938 <LL_USART_ConfigAsyncMode>

	/* USER CODE BEGIN WKUPType USART1 */

	/* USER CODE END WKUPType USART1 */

	LL_USART_Enable(USART1);
 8000da2:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd0 <MX_USART1_UART_Init+0x138>)
 8000da4:	0018      	movs	r0, r3
 8000da6:	f7ff fd4f 	bl	8000848 <LL_USART_Enable>

	/* Polling USART1 initialisation */
	while ((!(LL_USART_IsActiveFlag_TEACK(USART1)))
 8000daa:	46c0      	nop			@ (mov r8, r8)
 8000dac:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <MX_USART1_UART_Init+0x138>)
 8000dae:	0018      	movs	r0, r3
 8000db0:	f7ff fdfc 	bl	80009ac <LL_USART_IsActiveFlag_TEACK>
 8000db4:	1e03      	subs	r3, r0, #0
			|| (!(LL_USART_IsActiveFlag_REACK(USART1)))) {
 8000db6:	d0f9      	beq.n	8000dac <MX_USART1_UART_Init+0x114>
 8000db8:	4b05      	ldr	r3, [pc, #20]	@ (8000dd0 <MX_USART1_UART_Init+0x138>)
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f7ff fe0a 	bl	80009d4 <LL_USART_IsActiveFlag_REACK>
 8000dc0:	1e03      	subs	r3, r0, #0
 8000dc2:	d0f3      	beq.n	8000dac <MX_USART1_UART_Init+0x114>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000dc4:	46c0      	nop			@ (mov r8, r8)
 8000dc6:	46c0      	nop			@ (mov r8, r8)
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	b00f      	add	sp, #60	@ 0x3c
 8000dcc:	bd90      	pop	{r4, r7, pc}
 8000dce:	46c0      	nop			@ (mov r8, r8)
 8000dd0:	40013800 	.word	0x40013800

08000dd4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000dd4:	b590      	push	{r4, r7, lr}
 8000dd6:	b08f      	sub	sp, #60	@ 0x3c
 8000dd8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART2_Init 0 */

	/* USER CODE END USART2_Init 0 */

	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 8000dda:	2418      	movs	r4, #24
 8000ddc:	193b      	adds	r3, r7, r4
 8000dde:	0018      	movs	r0, r3
 8000de0:	2320      	movs	r3, #32
 8000de2:	001a      	movs	r2, r3
 8000de4:	2100      	movs	r1, #0
 8000de6:	f001 fc8e 	bl	8002706 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000dea:	003b      	movs	r3, r7
 8000dec:	0018      	movs	r0, r3
 8000dee:	2318      	movs	r3, #24
 8000df0:	001a      	movs	r2, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	f001 fc87 	bl	8002706 <memset>

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000df8:	2380      	movs	r3, #128	@ 0x80
 8000dfa:	029b      	lsls	r3, r3, #10
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f7ff fcc1 	bl	8000784 <LL_APB1_GRP1_EnableClock>

	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000e02:	2001      	movs	r0, #1
 8000e04:	f7ff fcea 	bl	80007dc <LL_IOP_GRP1_EnableClock>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA3   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000e08:	003b      	movs	r3, r7
 8000e0a:	2204      	movs	r2, #4
 8000e0c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000e0e:	003b      	movs	r3, r7
 8000e10:	2202      	movs	r2, #2
 8000e12:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e14:	003b      	movs	r3, r7
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e1a:	003b      	movs	r3, r7
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e20:	003b      	movs	r3, r7
 8000e22:	2200      	movs	r2, #0
 8000e24:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000e26:	003b      	movs	r3, r7
 8000e28:	2201      	movs	r2, #1
 8000e2a:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2c:	003a      	movs	r2, r7
 8000e2e:	23a0      	movs	r3, #160	@ 0xa0
 8000e30:	05db      	lsls	r3, r3, #23
 8000e32:	0011      	movs	r1, r2
 8000e34:	0018      	movs	r0, r3
 8000e36:	f000 fd29 	bl	800188c <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000e3a:	003b      	movs	r3, r7
 8000e3c:	2208      	movs	r2, #8
 8000e3e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000e40:	003b      	movs	r3, r7
 8000e42:	2202      	movs	r2, #2
 8000e44:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e46:	003b      	movs	r3, r7
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e4c:	003b      	movs	r3, r7
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e52:	003b      	movs	r3, r7
 8000e54:	2200      	movs	r2, #0
 8000e56:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000e58:	003b      	movs	r3, r7
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5e:	003a      	movs	r2, r7
 8000e60:	23a0      	movs	r3, #160	@ 0xa0
 8000e62:	05db      	lsls	r3, r3, #23
 8000e64:	0011      	movs	r1, r2
 8000e66:	0018      	movs	r0, r3
 8000e68:	f000 fd10 	bl	800188c <LL_GPIO_Init>

	/* USART2 interrupt Init */
	NVIC_SetPriority(USART2_IRQn, 0);
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	201c      	movs	r0, #28
 8000e70:	f7ff fad6 	bl	8000420 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8000e74:	201c      	movs	r0, #28
 8000e76:	f7ff fab9 	bl	80003ec <__NVIC_EnableIRQ>

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000e7a:	193b      	adds	r3, r7, r4
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
	USART_InitStruct.BaudRate = 115200;
 8000e80:	193b      	adds	r3, r7, r4
 8000e82:	22e1      	movs	r2, #225	@ 0xe1
 8000e84:	0252      	lsls	r2, r2, #9
 8000e86:	605a      	str	r2, [r3, #4]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000e88:	0021      	movs	r1, r4
 8000e8a:	187b      	adds	r3, r7, r1
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	609a      	str	r2, [r3, #8]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	2200      	movs	r2, #0
 8000e94:	60da      	str	r2, [r3, #12]
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000e96:	187b      	adds	r3, r7, r1
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000e9c:	187b      	adds	r3, r7, r1
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	615a      	str	r2, [r3, #20]
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000ea2:	187b      	adds	r3, r7, r1
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	619a      	str	r2, [r3, #24]
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000ea8:	187b      	adds	r3, r7, r1
 8000eaa:	2200      	movs	r2, #0
 8000eac:	61da      	str	r2, [r3, #28]
	LL_USART_Init(USART2, &USART_InitStruct);
 8000eae:	187b      	adds	r3, r7, r1
 8000eb0:	4a0f      	ldr	r2, [pc, #60]	@ (8000ef0 <MX_USART2_UART_Init+0x11c>)
 8000eb2:	0019      	movs	r1, r3
 8000eb4:	0010      	movs	r0, r2
 8000eb6:	f001 f857 	bl	8001f68 <LL_USART_Init>
	LL_USART_ConfigAsyncMode(USART2);
 8000eba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <MX_USART2_UART_Init+0x11c>)
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f7ff fd3b 	bl	8000938 <LL_USART_ConfigAsyncMode>

	/* USER CODE BEGIN WKUPType USART2 */

	/* USER CODE END WKUPType USART2 */

	LL_USART_Enable(USART2);
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <MX_USART2_UART_Init+0x11c>)
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	f7ff fcbf 	bl	8000848 <LL_USART_Enable>

	/* Polling USART2 initialisation */
	while ((!(LL_USART_IsActiveFlag_TEACK(USART2)))
 8000eca:	46c0      	nop			@ (mov r8, r8)
 8000ecc:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <MX_USART2_UART_Init+0x11c>)
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f7ff fd6c 	bl	80009ac <LL_USART_IsActiveFlag_TEACK>
 8000ed4:	1e03      	subs	r3, r0, #0
			|| (!(LL_USART_IsActiveFlag_REACK(USART2)))) {
 8000ed6:	d0f9      	beq.n	8000ecc <MX_USART2_UART_Init+0xf8>
 8000ed8:	4b05      	ldr	r3, [pc, #20]	@ (8000ef0 <MX_USART2_UART_Init+0x11c>)
 8000eda:	0018      	movs	r0, r3
 8000edc:	f7ff fd7a 	bl	80009d4 <LL_USART_IsActiveFlag_REACK>
 8000ee0:	1e03      	subs	r3, r0, #0
 8000ee2:	d0f3      	beq.n	8000ecc <MX_USART2_UART_Init+0xf8>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000ee4:	46c0      	nop			@ (mov r8, r8)
 8000ee6:	46c0      	nop			@ (mov r8, r8)
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	b00f      	add	sp, #60	@ 0x3c
 8000eec:	bd90      	pop	{r4, r7, pc}
 8000eee:	46c0      	nop			@ (mov r8, r8)
 8000ef0:	40004400 	.word	0x40004400

08000ef4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000efa:	003b      	movs	r3, r7
 8000efc:	0018      	movs	r0, r3
 8000efe:	2318      	movs	r3, #24
 8000f00:	001a      	movs	r2, r3
 8000f02:	2100      	movs	r1, #0
 8000f04:	f001 fbff 	bl	8002706 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOF);
 8000f08:	2020      	movs	r0, #32
 8000f0a:	f7ff fc67 	bl	80007dc <LL_IOP_GRP1_EnableClock>
	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000f0e:	2001      	movs	r0, #1
 8000f10:	f7ff fc64 	bl	80007dc <LL_IOP_GRP1_EnableClock>
	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOD);
 8000f14:	2008      	movs	r0, #8
 8000f16:	f7ff fc61 	bl	80007dc <LL_IOP_GRP1_EnableClock>
	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000f1a:	2002      	movs	r0, #2
 8000f1c:	f7ff fc5e 	bl	80007dc <LL_IOP_GRP1_EnableClock>

	/**/
	LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_1);
 8000f20:	4b28      	ldr	r3, [pc, #160]	@ (8000fc4 <MX_GPIO_Init+0xd0>)
 8000f22:	2102      	movs	r1, #2
 8000f24:	0018      	movs	r0, r3
 8000f26:	f7ff fd8f 	bl	8000a48 <LL_GPIO_ResetOutputPin>

	/**/
	LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_2);
 8000f2a:	4b26      	ldr	r3, [pc, #152]	@ (8000fc4 <MX_GPIO_Init+0xd0>)
 8000f2c:	2104      	movs	r1, #4
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f7ff fd8a 	bl	8000a48 <LL_GPIO_ResetOutputPin>

	/**/
	LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_3);
 8000f34:	4b23      	ldr	r3, [pc, #140]	@ (8000fc4 <MX_GPIO_Init+0xd0>)
 8000f36:	2108      	movs	r1, #8
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f7ff fd85 	bl	8000a48 <LL_GPIO_ResetOutputPin>

	/**/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000f3e:	003b      	movs	r3, r7
 8000f40:	2202      	movs	r2, #2
 8000f42:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f44:	003b      	movs	r3, r7
 8000f46:	2201      	movs	r2, #1
 8000f48:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f4a:	003b      	movs	r3, r7
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f50:	003b      	movs	r3, r7
 8000f52:	2200      	movs	r2, #0
 8000f54:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f56:	003b      	movs	r3, r7
 8000f58:	2200      	movs	r2, #0
 8000f5a:	611a      	str	r2, [r3, #16]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f5c:	003b      	movs	r3, r7
 8000f5e:	4a19      	ldr	r2, [pc, #100]	@ (8000fc4 <MX_GPIO_Init+0xd0>)
 8000f60:	0019      	movs	r1, r3
 8000f62:	0010      	movs	r0, r2
 8000f64:	f000 fc92 	bl	800188c <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000f68:	003b      	movs	r3, r7
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f6e:	003b      	movs	r3, r7
 8000f70:	2201      	movs	r2, #1
 8000f72:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f74:	003b      	movs	r3, r7
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f7a:	003b      	movs	r3, r7
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f80:	003b      	movs	r3, r7
 8000f82:	2200      	movs	r2, #0
 8000f84:	611a      	str	r2, [r3, #16]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f86:	003b      	movs	r3, r7
 8000f88:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc4 <MX_GPIO_Init+0xd0>)
 8000f8a:	0019      	movs	r1, r3
 8000f8c:	0010      	movs	r0, r2
 8000f8e:	f000 fc7d 	bl	800188c <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000f92:	003b      	movs	r3, r7
 8000f94:	2208      	movs	r2, #8
 8000f96:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f98:	003b      	movs	r3, r7
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f9e:	003b      	movs	r3, r7
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fa4:	003b      	movs	r3, r7
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000faa:	003b      	movs	r3, r7
 8000fac:	2200      	movs	r2, #0
 8000fae:	611a      	str	r2, [r3, #16]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fb0:	003b      	movs	r3, r7
 8000fb2:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <MX_GPIO_Init+0xd0>)
 8000fb4:	0019      	movs	r1, r3
 8000fb6:	0010      	movs	r0, r2
 8000fb8:	f000 fc68 	bl	800188c <LL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000fbc:	46c0      	nop			@ (mov r8, r8)
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	b006      	add	sp, #24
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	50000c00 	.word	0x50000c00

08000fc8 <Bootloader_JumpToApp>:
  * It resets the stack pointer and vector table offset before jumping.
  */
typedef void (*pFunction)(void);

void Bootloader_JumpToApp(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
    uint32_t app_address = APP_START_ADDRESS;
 8000fce:	4b17      	ldr	r3, [pc, #92]	@ (800102c <Bootloader_JumpToApp+0x64>)
 8000fd0:	60fb      	str	r3, [r7, #12]

    /* Check if valid stack pointer exists at the application address */
    if (((*(__IO uint32_t*)app_address) & 0x2FFE0000) == 0x20000000)
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a16      	ldr	r2, [pc, #88]	@ (8001030 <Bootloader_JumpToApp+0x68>)
 8000fd8:	401a      	ands	r2, r3
 8000fda:	2380      	movs	r3, #128	@ 0x80
 8000fdc:	059b      	lsls	r3, r3, #22
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d11f      	bne.n	8001022 <Bootloader_JumpToApp+0x5a>
    {
        /* 1. De-initialize Peripherals */
        SysTick->CTRL = 0;
 8000fe2:	4b14      	ldr	r3, [pc, #80]	@ (8001034 <Bootloader_JumpToApp+0x6c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
        SysTick->LOAD = 0;
 8000fe8:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <Bootloader_JumpToApp+0x6c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	605a      	str	r2, [r3, #4]
        SysTick->VAL = 0;
 8000fee:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <Bootloader_JumpToApp+0x6c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
        LL_USART_Disable(USART1);
 8000ff4:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <Bootloader_JumpToApp+0x70>)
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	f7ff fc34 	bl	8000864 <LL_USART_Disable>
        LL_USART_Disable(USART2);
 8000ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <Bootloader_JumpToApp+0x74>)
 8000ffe:	0018      	movs	r0, r3
 8001000:	f7ff fc30 	bl	8000864 <LL_USART_Disable>

        /* 2. Prepare Jump Address */
        uint32_t jump_address = *(__IO uint32_t*) (app_address + 4);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	3304      	adds	r3, #4
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	60bb      	str	r3, [r7, #8]
        pFunction Jump_To_Application = (pFunction) jump_address;
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	607b      	str	r3, [r7, #4]

        /* 3. Set Main Stack Pointer (MSP) */
        __set_MSP(*(__IO uint32_t*) app_address);
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	f383 8808 	msr	MSP, r3
}
 800101c:	46c0      	nop			@ (mov r8, r8)

        /* 4. Jump! */
        Jump_To_Application();
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4798      	blx	r3
    }
}
 8001022:	46c0      	nop			@ (mov r8, r8)
 8001024:	46bd      	mov	sp, r7
 8001026:	b004      	add	sp, #16
 8001028:	bd80      	pop	{r7, pc}
 800102a:	46c0      	nop			@ (mov r8, r8)
 800102c:	08003000 	.word	0x08003000
 8001030:	2ffe0000 	.word	0x2ffe0000
 8001034:	e000e010 	.word	0xe000e010
 8001038:	40013800 	.word	0x40013800
 800103c:	40004400 	.word	0x40004400

08001040 <Bootloader_ListeningMode>:
/**
  * @brief  Listens for the magic byte (0xAB) from ESP32 for 3 seconds.
  * If received, enters Command Processing mode.
  */
void Bootloader_ListeningMode(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
    uint32_t timeout_counter = BOOTLOADER_TIMEOUT_MS / 10;
 8001046:	2396      	movs	r3, #150	@ 0x96
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	607b      	str	r3, [r7, #4]

    while (timeout_counter > 0)
 800104c:	e029      	b.n	80010a2 <Bootloader_ListeningMode+0x62>
    {
        /* Visual Feedback: Toggle Red LED */
        if (timeout_counter % 50 == 0) LL_GPIO_TogglePin(GPIOD, LL_GPIO_PIN_3);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2132      	movs	r1, #50	@ 0x32
 8001052:	0018      	movs	r0, r3
 8001054:	f7ff f8da 	bl	800020c <__aeabi_uidivmod>
 8001058:	1e0b      	subs	r3, r1, #0
 800105a:	d104      	bne.n	8001066 <Bootloader_ListeningMode+0x26>
 800105c:	4b16      	ldr	r3, [pc, #88]	@ (80010b8 <Bootloader_ListeningMode+0x78>)
 800105e:	2108      	movs	r1, #8
 8001060:	0018      	movs	r0, r3
 8001062:	f7ff fcfd 	bl	8000a60 <LL_GPIO_TogglePin>

        /* Check UART RX */
        if (LL_USART_IsActiveFlag_RXNE(USART2))
 8001066:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <Bootloader_ListeningMode+0x7c>)
 8001068:	0018      	movs	r0, r3
 800106a:	f7ff fc7d 	bl	8000968 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 800106e:	1e03      	subs	r3, r0, #0
 8001070:	d011      	beq.n	8001096 <Bootloader_ListeningMode+0x56>
        {
            if (LL_USART_ReceiveData8(USART2) == PROTOCOL_CMD_INIT)
 8001072:	4b12      	ldr	r3, [pc, #72]	@ (80010bc <Bootloader_ListeningMode+0x7c>)
 8001074:	0018      	movs	r0, r3
 8001076:	f7ff fcc1 	bl	80009fc <LL_USART_ReceiveData8>
 800107a:	0003      	movs	r3, r0
 800107c:	2bab      	cmp	r3, #171	@ 0xab
 800107e:	d10a      	bne.n	8001096 <Bootloader_ListeningMode+0x56>
            {
                /* Handshake Successful */
                LL_GPIO_SetOutputPin(GPIOD, LL_GPIO_PIN_3); // Solid Red LED
 8001080:	4b0d      	ldr	r3, [pc, #52]	@ (80010b8 <Bootloader_ListeningMode+0x78>)
 8001082:	2108      	movs	r1, #8
 8001084:	0018      	movs	r0, r3
 8001086:	f7ff fcd3 	bl	8000a30 <LL_GPIO_SetOutputPin>
                UART_SendByte(PROTOCOL_ACK);                // Send ACK
 800108a:	20c1      	movs	r0, #193	@ 0xc1
 800108c:	f000 fade 	bl	800164c <UART_SendByte>
                Bootloader_ProcessCommands();               // Enter Command Loop
 8001090:	f000 f816 	bl	80010c0 <Bootloader_ProcessCommands>
                return;
 8001094:	e00d      	b.n	80010b2 <Bootloader_ListeningMode+0x72>
            }
        }
        LL_mDelay(10);
 8001096:	200a      	movs	r0, #10
 8001098:	f001 f802 	bl	80020a0 <LL_mDelay>
        timeout_counter--;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3b01      	subs	r3, #1
 80010a0:	607b      	str	r3, [r7, #4]
    while (timeout_counter > 0)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d1d2      	bne.n	800104e <Bootloader_ListeningMode+0xe>
    }

    /* Timeout: Turn off LED and exit */
    LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_3);
 80010a8:	4b03      	ldr	r3, [pc, #12]	@ (80010b8 <Bootloader_ListeningMode+0x78>)
 80010aa:	2108      	movs	r1, #8
 80010ac:	0018      	movs	r0, r3
 80010ae:	f7ff fccb 	bl	8000a48 <LL_GPIO_ResetOutputPin>
}
 80010b2:	46bd      	mov	sp, r7
 80010b4:	b002      	add	sp, #8
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	50000c00 	.word	0x50000c00
 80010bc:	40004400 	.word	0x40004400

080010c0 <Bootloader_ProcessCommands>:

/**
  * @brief  Main loop to process commands from ESP32 (Erase, Write, Jump).
  */
void Bootloader_ProcessCommands(void)
{
 80010c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010c2:	b0ab      	sub	sp, #172	@ 0xac
 80010c4:	af00      	add	r7, sp, #0
    uint8_t cmd;
    uint8_t len;
    uint8_t rx_buffer[128];
    uint32_t current_write_addr = APP_START_ADDRESS;
 80010c6:	4b92      	ldr	r3, [pc, #584]	@ (8001310 <Bootloader_ProcessCommands+0x250>)
 80010c8:	22a4      	movs	r2, #164	@ 0xa4
 80010ca:	18ba      	adds	r2, r7, r2
 80010cc:	6013      	str	r3, [r2, #0]
    uint32_t written_bytes = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	22a0      	movs	r2, #160	@ 0xa0
 80010d2:	18ba      	adds	r2, r7, r2
 80010d4:	6013      	str	r3, [r2, #0]

    Flash_Unlock();
 80010d6:	f000 f92b 	bl	8001330 <Flash_Unlock>

    while (1)
    {
        cmd = UART_ReceiveByte();
 80010da:	259e      	movs	r5, #158	@ 0x9e
 80010dc:	197c      	adds	r4, r7, r5
 80010de:	f000 fa7b 	bl	80015d8 <UART_ReceiveByte>
 80010e2:	0003      	movs	r3, r0
 80010e4:	7023      	strb	r3, [r4, #0]

        /* --- COMMAND: ERASE --- */
        if (cmd == CMD_ERASE)
 80010e6:	197b      	adds	r3, r7, r5
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b50      	cmp	r3, #80	@ 0x50
 80010ec:	d11a      	bne.n	8001124 <Bootloader_ProcessCommands+0x64>
        {
            SSD1306_Clear();
 80010ee:	f001 f947 	bl	8002380 <SSD1306_Clear>
            SSD1306_WriteString(35, 5, "ERASING...");
 80010f2:	4b88      	ldr	r3, [pc, #544]	@ (8001314 <Bootloader_ProcessCommands+0x254>)
 80010f4:	001a      	movs	r2, r3
 80010f6:	2105      	movs	r1, #5
 80010f8:	2023      	movs	r0, #35	@ 0x23
 80010fa:	f001 fa4d 	bl	8002598 <SSD1306_WriteString>
            SSD1306_DrawProgressBar(0);
 80010fe:	2000      	movs	r0, #0
 8001100:	f001 fa74 	bl	80025ec <SSD1306_DrawProgressBar>
            SSD1306_UpdateScreen();
 8001104:	f001 f94a 	bl	800239c <SSD1306_UpdateScreen>

            Flash_EraseAppArea();
 8001108:	f000 f936 	bl	8001378 <Flash_EraseAppArea>

            current_write_addr = APP_START_ADDRESS;
 800110c:	4b80      	ldr	r3, [pc, #512]	@ (8001310 <Bootloader_ProcessCommands+0x250>)
 800110e:	22a4      	movs	r2, #164	@ 0xa4
 8001110:	18ba      	adds	r2, r7, r2
 8001112:	6013      	str	r3, [r2, #0]
            written_bytes = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	22a0      	movs	r2, #160	@ 0xa0
 8001118:	18ba      	adds	r2, r7, r2
 800111a:	6013      	str	r3, [r2, #0]

            UART_SendByte(PROTOCOL_ACK);
 800111c:	20c1      	movs	r0, #193	@ 0xc1
 800111e:	f000 fa95 	bl	800164c <UART_SendByte>
 8001122:	e7da      	b.n	80010da <Bootloader_ProcessCommands+0x1a>
        }
        /* --- COMMAND: WRITE --- */
        else if (cmd == CMD_WRITE)
 8001124:	239e      	movs	r3, #158	@ 0x9e
 8001126:	18fb      	adds	r3, r7, r3
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	2b51      	cmp	r3, #81	@ 0x51
 800112c:	d169      	bne.n	8001202 <Bootloader_ProcessCommands+0x142>
        {
            len = UART_ReceiveByte();
 800112e:	258f      	movs	r5, #143	@ 0x8f
 8001130:	197c      	adds	r4, r7, r5
 8001132:	f000 fa51 	bl	80015d8 <UART_ReceiveByte>
 8001136:	0003      	movs	r3, r0
 8001138:	7023      	strb	r3, [r4, #0]
            UART_ReceiveArray(rx_buffer, len);
 800113a:	197b      	adds	r3, r7, r5
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	b29a      	uxth	r2, r3
 8001140:	260c      	movs	r6, #12
 8001142:	19bb      	adds	r3, r7, r6
 8001144:	0011      	movs	r1, r2
 8001146:	0018      	movs	r0, r3
 8001148:	f000 fa5a 	bl	8001600 <UART_ReceiveArray>

            uint8_t result = Flash_WriteData(current_write_addr, rx_buffer, len);
 800114c:	197b      	adds	r3, r7, r5
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b29a      	uxth	r2, r3
 8001152:	238e      	movs	r3, #142	@ 0x8e
 8001154:	18fc      	adds	r4, r7, r3
 8001156:	19b9      	adds	r1, r7, r6
 8001158:	26a4      	movs	r6, #164	@ 0xa4
 800115a:	19b8      	adds	r0, r7, r6
 800115c:	6803      	ldr	r3, [r0, #0]
 800115e:	0018      	movs	r0, r3
 8001160:	f000 f95c 	bl	800141c <Flash_WriteData>
 8001164:	0003      	movs	r3, r0
 8001166:	7023      	strb	r3, [r4, #0]

            if (result == 1) // Success
 8001168:	238e      	movs	r3, #142	@ 0x8e
 800116a:	18fb      	adds	r3, r7, r3
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d13d      	bne.n	80011ee <Bootloader_ProcessCommands+0x12e>
            {
                current_write_addr += len;
 8001172:	197b      	adds	r3, r7, r5
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	19ba      	adds	r2, r7, r6
 8001178:	6812      	ldr	r2, [r2, #0]
 800117a:	18d3      	adds	r3, r2, r3
 800117c:	19ba      	adds	r2, r7, r6
 800117e:	6013      	str	r3, [r2, #0]
                written_bytes += len;
 8001180:	197b      	adds	r3, r7, r5
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	21a0      	movs	r1, #160	@ 0xa0
 8001186:	187a      	adds	r2, r7, r1
 8001188:	6812      	ldr	r2, [r2, #0]
 800118a:	18d3      	adds	r3, r2, r3
 800118c:	187a      	adds	r2, r7, r1
 800118e:	6013      	str	r3, [r2, #0]

                /* Update OLED every 1KB to save time */
                if (written_bytes % 1024 < 64)
 8001190:	187b      	adds	r3, r7, r1
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	23f0      	movs	r3, #240	@ 0xf0
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4013      	ands	r3, r2
 800119a:	d124      	bne.n	80011e6 <Bootloader_ProcessCommands+0x126>
                {
                    uint8_t percent = (written_bytes * 100) / 20000; // Est. 20KB
 800119c:	187b      	adds	r3, r7, r1
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2264      	movs	r2, #100	@ 0x64
 80011a2:	4353      	muls	r3, r2
 80011a4:	495c      	ldr	r1, [pc, #368]	@ (8001318 <Bootloader_ProcessCommands+0x258>)
 80011a6:	0018      	movs	r0, r3
 80011a8:	f7fe ffaa 	bl	8000100 <__udivsi3>
 80011ac:	0003      	movs	r3, r0
 80011ae:	001a      	movs	r2, r3
 80011b0:	219f      	movs	r1, #159	@ 0x9f
 80011b2:	187b      	adds	r3, r7, r1
 80011b4:	701a      	strb	r2, [r3, #0]
                    if (percent > 95) percent = 95;
 80011b6:	000a      	movs	r2, r1
 80011b8:	18bb      	adds	r3, r7, r2
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b5f      	cmp	r3, #95	@ 0x5f
 80011be:	d902      	bls.n	80011c6 <Bootloader_ProcessCommands+0x106>
 80011c0:	18bb      	adds	r3, r7, r2
 80011c2:	225f      	movs	r2, #95	@ 0x5f
 80011c4:	701a      	strb	r2, [r3, #0]

                    SSD1306_Clear();
 80011c6:	f001 f8db 	bl	8002380 <SSD1306_Clear>
                    SSD1306_WriteString(25, 5, "LOADING...");
 80011ca:	4b54      	ldr	r3, [pc, #336]	@ (800131c <Bootloader_ProcessCommands+0x25c>)
 80011cc:	001a      	movs	r2, r3
 80011ce:	2105      	movs	r1, #5
 80011d0:	2019      	movs	r0, #25
 80011d2:	f001 f9e1 	bl	8002598 <SSD1306_WriteString>
                    SSD1306_DrawProgressBar(percent);
 80011d6:	239f      	movs	r3, #159	@ 0x9f
 80011d8:	18fb      	adds	r3, r7, r3
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	0018      	movs	r0, r3
 80011de:	f001 fa05 	bl	80025ec <SSD1306_DrawProgressBar>
                    SSD1306_UpdateScreen();
 80011e2:	f001 f8db 	bl	800239c <SSD1306_UpdateScreen>
                }
                UART_SendByte(PROTOCOL_ACK);
 80011e6:	20c1      	movs	r0, #193	@ 0xc1
 80011e8:	f000 fa30 	bl	800164c <UART_SendByte>
 80011ec:	e775      	b.n	80010da <Bootloader_ProcessCommands+0x1a>
            }
            else // Failure
            {
                UART_SendByte(PROTOCOL_NACK);
 80011ee:	207f      	movs	r0, #127	@ 0x7f
 80011f0:	f000 fa2c 	bl	800164c <UART_SendByte>
                UART_SendByte(result); // Send Error Code
 80011f4:	238e      	movs	r3, #142	@ 0x8e
 80011f6:	18fb      	adds	r3, r7, r3
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	0018      	movs	r0, r3
 80011fc:	f000 fa26 	bl	800164c <UART_SendByte>
 8001200:	e76b      	b.n	80010da <Bootloader_ProcessCommands+0x1a>
            }
        }
        /* --- COMMAND: VERIFY (CRC32) --- */
        else if (cmd == CMD_VERIFY)
 8001202:	239e      	movs	r3, #158	@ 0x9e
 8001204:	18fb      	adds	r3, r7, r3
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b53      	cmp	r3, #83	@ 0x53
 800120a:	d165      	bne.n	80012d8 <Bootloader_ProcessCommands+0x218>
        {
            uint8_t verify_buffer[8];
            UART_ReceiveArray(verify_buffer, 8);
 800120c:	1d3b      	adds	r3, r7, #4
 800120e:	2108      	movs	r1, #8
 8001210:	0018      	movs	r0, r3
 8001212:	f000 f9f5 	bl	8001600 <UART_ReceiveArray>

            /* Parse Received Data (Little Endian) */
            uint32_t received_crc = verify_buffer[0] | (verify_buffer[1] << 8) |
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	001a      	movs	r2, r3
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	785b      	ldrb	r3, [r3, #1]
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	431a      	orrs	r2, r3
                                    (verify_buffer[2] << 16) | (verify_buffer[3] << 24);
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	789b      	ldrb	r3, [r3, #2]
 8001228:	041b      	lsls	r3, r3, #16
            uint32_t received_crc = verify_buffer[0] | (verify_buffer[1] << 8) |
 800122a:	431a      	orrs	r2, r3
                                    (verify_buffer[2] << 16) | (verify_buffer[3] << 24);
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	78db      	ldrb	r3, [r3, #3]
 8001230:	061b      	lsls	r3, r3, #24
 8001232:	4313      	orrs	r3, r2
            uint32_t received_crc = verify_buffer[0] | (verify_buffer[1] << 8) |
 8001234:	2498      	movs	r4, #152	@ 0x98
 8001236:	193a      	adds	r2, r7, r4
 8001238:	6013      	str	r3, [r2, #0]

            uint32_t total_len = verify_buffer[4] | (verify_buffer[5] << 8) |
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	791b      	ldrb	r3, [r3, #4]
 800123e:	001a      	movs	r2, r3
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	795b      	ldrb	r3, [r3, #5]
 8001244:	021b      	lsls	r3, r3, #8
 8001246:	431a      	orrs	r2, r3
                                 (verify_buffer[6] << 16) | (verify_buffer[7] << 24);
 8001248:	1d3b      	adds	r3, r7, #4
 800124a:	799b      	ldrb	r3, [r3, #6]
 800124c:	041b      	lsls	r3, r3, #16
            uint32_t total_len = verify_buffer[4] | (verify_buffer[5] << 8) |
 800124e:	431a      	orrs	r2, r3
                                 (verify_buffer[6] << 16) | (verify_buffer[7] << 24);
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	79db      	ldrb	r3, [r3, #7]
 8001254:	061b      	lsls	r3, r3, #24
 8001256:	4313      	orrs	r3, r2
            uint32_t total_len = verify_buffer[4] | (verify_buffer[5] << 8) |
 8001258:	2594      	movs	r5, #148	@ 0x94
 800125a:	197a      	adds	r2, r7, r5
 800125c:	6013      	str	r3, [r2, #0]

            /* Update Screen */
            SSD1306_Clear();
 800125e:	f001 f88f 	bl	8002380 <SSD1306_Clear>
            SSD1306_WriteString(25, 5, "VERIFYING");
 8001262:	4b2f      	ldr	r3, [pc, #188]	@ (8001320 <Bootloader_ProcessCommands+0x260>)
 8001264:	001a      	movs	r2, r3
 8001266:	2105      	movs	r1, #5
 8001268:	2019      	movs	r0, #25
 800126a:	f001 f995 	bl	8002598 <SSD1306_WriteString>
            SSD1306_DrawProgressBar(50);
 800126e:	2032      	movs	r0, #50	@ 0x32
 8001270:	f001 f9bc 	bl	80025ec <SSD1306_DrawProgressBar>
            SSD1306_UpdateScreen();
 8001274:	f001 f892 	bl	800239c <SSD1306_UpdateScreen>

            /* Calculate Local CRC */
            uint32_t calculated_crc = Calculate_CRC32(APP_START_ADDRESS, total_len);
 8001278:	197b      	adds	r3, r7, r5
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a24      	ldr	r2, [pc, #144]	@ (8001310 <Bootloader_ProcessCommands+0x250>)
 800127e:	0019      	movs	r1, r3
 8001280:	0010      	movs	r0, r2
 8001282:	f000 f96f 	bl	8001564 <Calculate_CRC32>
 8001286:	0003      	movs	r3, r0
 8001288:	2290      	movs	r2, #144	@ 0x90
 800128a:	18b9      	adds	r1, r7, r2
 800128c:	600b      	str	r3, [r1, #0]

            if (calculated_crc == received_crc)
 800128e:	18bb      	adds	r3, r7, r2
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	193b      	adds	r3, r7, r4
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	429a      	cmp	r2, r3
 8001298:	d110      	bne.n	80012bc <Bootloader_ProcessCommands+0x1fc>
            {
                /* SUCCESS */
                SSD1306_Clear();
 800129a:	f001 f871 	bl	8002380 <SSD1306_Clear>
                SSD1306_WriteString(35, 5, "SECURE!");
 800129e:	4b21      	ldr	r3, [pc, #132]	@ (8001324 <Bootloader_ProcessCommands+0x264>)
 80012a0:	001a      	movs	r2, r3
 80012a2:	2105      	movs	r1, #5
 80012a4:	2023      	movs	r0, #35	@ 0x23
 80012a6:	f001 f977 	bl	8002598 <SSD1306_WriteString>
                SSD1306_DrawProgressBar(100);
 80012aa:	2064      	movs	r0, #100	@ 0x64
 80012ac:	f001 f99e 	bl	80025ec <SSD1306_DrawProgressBar>
                SSD1306_UpdateScreen();
 80012b0:	f001 f874 	bl	800239c <SSD1306_UpdateScreen>
                UART_SendByte(PROTOCOL_ACK);
 80012b4:	20c1      	movs	r0, #193	@ 0xc1
 80012b6:	f000 f9c9 	bl	800164c <UART_SendByte>
 80012ba:	e70e      	b.n	80010da <Bootloader_ProcessCommands+0x1a>
            }
            else
            {
                /* FAILURE */
                SSD1306_Clear();
 80012bc:	f001 f860 	bl	8002380 <SSD1306_Clear>
                SSD1306_WriteString(35, 5, "CRC ERROR!");
 80012c0:	4b19      	ldr	r3, [pc, #100]	@ (8001328 <Bootloader_ProcessCommands+0x268>)
 80012c2:	001a      	movs	r2, r3
 80012c4:	2105      	movs	r1, #5
 80012c6:	2023      	movs	r0, #35	@ 0x23
 80012c8:	f001 f966 	bl	8002598 <SSD1306_WriteString>
                SSD1306_UpdateScreen();
 80012cc:	f001 f866 	bl	800239c <SSD1306_UpdateScreen>
                UART_SendByte(PROTOCOL_NACK);
 80012d0:	207f      	movs	r0, #127	@ 0x7f
 80012d2:	f000 f9bb 	bl	800164c <UART_SendByte>
 80012d6:	e700      	b.n	80010da <Bootloader_ProcessCommands+0x1a>
            }
        }
        /* --- COMMAND: JUMP --- */
        else if (cmd == CMD_JUMP_APP)
 80012d8:	239e      	movs	r3, #158	@ 0x9e
 80012da:	18fb      	adds	r3, r7, r3
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b52      	cmp	r3, #82	@ 0x52
 80012e0:	d000      	beq.n	80012e4 <Bootloader_ProcessCommands+0x224>
 80012e2:	e6fa      	b.n	80010da <Bootloader_ProcessCommands+0x1a>
        {
            SSD1306_Clear();
 80012e4:	f001 f84c 	bl	8002380 <SSD1306_Clear>
            SSD1306_WriteString(30, 5, "UPDATED");
 80012e8:	4b10      	ldr	r3, [pc, #64]	@ (800132c <Bootloader_ProcessCommands+0x26c>)
 80012ea:	001a      	movs	r2, r3
 80012ec:	2105      	movs	r1, #5
 80012ee:	201e      	movs	r0, #30
 80012f0:	f001 f952 	bl	8002598 <SSD1306_WriteString>
            SSD1306_DrawProgressBar(100);
 80012f4:	2064      	movs	r0, #100	@ 0x64
 80012f6:	f001 f979 	bl	80025ec <SSD1306_DrawProgressBar>
            SSD1306_UpdateScreen();
 80012fa:	f001 f84f 	bl	800239c <SSD1306_UpdateScreen>

            Flash_Lock();
 80012fe:	f000 f82d 	bl	800135c <Flash_Lock>
            UART_SendByte(PROTOCOL_ACK);
 8001302:	20c1      	movs	r0, #193	@ 0xc1
 8001304:	f000 f9a2 	bl	800164c <UART_SendByte>
            return; // Exit loop to jump
 8001308:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800130a:	46bd      	mov	sp, r7
 800130c:	b02b      	add	sp, #172	@ 0xac
 800130e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001310:	08003000 	.word	0x08003000
 8001314:	08002778 	.word	0x08002778
 8001318:	00004e20 	.word	0x00004e20
 800131c:	08002784 	.word	0x08002784
 8001320:	08002790 	.word	0x08002790
 8001324:	0800279c 	.word	0x0800279c
 8001328:	080027a4 	.word	0x080027a4
 800132c:	080027b0 	.word	0x080027b0

08001330 <Flash_Unlock>:

/* ========================================================================== */
/* FLASH DRIVER FUNCTIONS                                                     */
/* ========================================================================== */

void Flash_Unlock(void) {
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
    if (FLASH->CR & FLASH_CR_LOCK) {
 8001334:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <Flash_Unlock+0x20>)
 8001336:	695b      	ldr	r3, [r3, #20]
 8001338:	2b00      	cmp	r3, #0
 800133a:	da05      	bge.n	8001348 <Flash_Unlock+0x18>
        FLASH->KEYR = FLASH_KEY1;
 800133c:	4b04      	ldr	r3, [pc, #16]	@ (8001350 <Flash_Unlock+0x20>)
 800133e:	4a05      	ldr	r2, [pc, #20]	@ (8001354 <Flash_Unlock+0x24>)
 8001340:	609a      	str	r2, [r3, #8]
        FLASH->KEYR = FLASH_KEY2;
 8001342:	4b03      	ldr	r3, [pc, #12]	@ (8001350 <Flash_Unlock+0x20>)
 8001344:	4a04      	ldr	r2, [pc, #16]	@ (8001358 <Flash_Unlock+0x28>)
 8001346:	609a      	str	r2, [r3, #8]
    }
}
 8001348:	46c0      	nop			@ (mov r8, r8)
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	46c0      	nop			@ (mov r8, r8)
 8001350:	40022000 	.word	0x40022000
 8001354:	45670123 	.word	0x45670123
 8001358:	cdef89ab 	.word	0xcdef89ab

0800135c <Flash_Lock>:

void Flash_Lock(void) {
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
    FLASH->CR |= FLASH_CR_LOCK;
 8001360:	4b04      	ldr	r3, [pc, #16]	@ (8001374 <Flash_Lock+0x18>)
 8001362:	695a      	ldr	r2, [r3, #20]
 8001364:	4b03      	ldr	r3, [pc, #12]	@ (8001374 <Flash_Lock+0x18>)
 8001366:	2180      	movs	r1, #128	@ 0x80
 8001368:	0609      	lsls	r1, r1, #24
 800136a:	430a      	orrs	r2, r1
 800136c:	615a      	str	r2, [r3, #20]
}
 800136e:	46c0      	nop			@ (mov r8, r8)
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40022000 	.word	0x40022000

08001378 <Flash_EraseAppArea>:

void Flash_EraseAppArea(void) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800137e:	b672      	cpsid	i
}
 8001380:	46c0      	nop			@ (mov r8, r8)
    uint32_t page_index;
    __disable_irq();

    /* Clear Flash Flags */
    FLASH->SR = FLASH_SR_OPERR | FLASH_SR_PROGERR | FLASH_SR_WRPERR |
 8001382:	4b23      	ldr	r3, [pc, #140]	@ (8001410 <Flash_EraseAppArea+0x98>)
 8001384:	4a23      	ldr	r2, [pc, #140]	@ (8001414 <Flash_EraseAppArea+0x9c>)
 8001386:	611a      	str	r2, [r3, #16]
                FLASH_SR_PGAERR | FLASH_SR_SIZERR | FLASH_SR_PGSERR |
                FLASH_SR_MISERR | FLASH_SR_FASTERR | FLASH_SR_EOP;

    /* Erase Pages 6 to 31 (Application Area) */
    for (page_index = 6; page_index < 32; page_index++) {
 8001388:	2306      	movs	r3, #6
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	e036      	b.n	80013fc <Flash_EraseAppArea+0x84>
        while (FLASH->SR & FLASH_SR_BSY1);
 800138e:	46c0      	nop			@ (mov r8, r8)
 8001390:	4b1f      	ldr	r3, [pc, #124]	@ (8001410 <Flash_EraseAppArea+0x98>)
 8001392:	691a      	ldr	r2, [r3, #16]
 8001394:	2380      	movs	r3, #128	@ 0x80
 8001396:	025b      	lsls	r3, r3, #9
 8001398:	4013      	ands	r3, r2
 800139a:	d1f9      	bne.n	8001390 <Flash_EraseAppArea+0x18>
        FLASH->CR |= FLASH_CR_PER;
 800139c:	4b1c      	ldr	r3, [pc, #112]	@ (8001410 <Flash_EraseAppArea+0x98>)
 800139e:	695a      	ldr	r2, [r3, #20]
 80013a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013a2:	2102      	movs	r1, #2
 80013a4:	430a      	orrs	r2, r1
 80013a6:	615a      	str	r2, [r3, #20]
        FLASH->CR &= ~FLASH_CR_PNB;
 80013a8:	4b19      	ldr	r3, [pc, #100]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013aa:	695a      	ldr	r2, [r3, #20]
 80013ac:	4b18      	ldr	r3, [pc, #96]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013ae:	491a      	ldr	r1, [pc, #104]	@ (8001418 <Flash_EraseAppArea+0xa0>)
 80013b0:	400a      	ands	r2, r1
 80013b2:	615a      	str	r2, [r3, #20]
        FLASH->CR |= (page_index << FLASH_CR_PNB_Pos);
 80013b4:	4b16      	ldr	r3, [pc, #88]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013b6:	6959      	ldr	r1, [r3, #20]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	00da      	lsls	r2, r3, #3
 80013bc:	4b14      	ldr	r3, [pc, #80]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013be:	430a      	orrs	r2, r1
 80013c0:	615a      	str	r2, [r3, #20]
        FLASH->CR |= FLASH_CR_STRT;
 80013c2:	4b13      	ldr	r3, [pc, #76]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013c4:	695a      	ldr	r2, [r3, #20]
 80013c6:	4b12      	ldr	r3, [pc, #72]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013c8:	2180      	movs	r1, #128	@ 0x80
 80013ca:	0249      	lsls	r1, r1, #9
 80013cc:	430a      	orrs	r2, r1
 80013ce:	615a      	str	r2, [r3, #20]
        while (FLASH->SR & FLASH_SR_BSY1);
 80013d0:	46c0      	nop			@ (mov r8, r8)
 80013d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013d4:	691a      	ldr	r2, [r3, #16]
 80013d6:	2380      	movs	r3, #128	@ 0x80
 80013d8:	025b      	lsls	r3, r3, #9
 80013da:	4013      	ands	r3, r2
 80013dc:	d1f9      	bne.n	80013d2 <Flash_EraseAppArea+0x5a>
        FLASH->CR &= ~FLASH_CR_PER;
 80013de:	4b0c      	ldr	r3, [pc, #48]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013e0:	695a      	ldr	r2, [r3, #20]
 80013e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013e4:	2102      	movs	r1, #2
 80013e6:	438a      	bics	r2, r1
 80013e8:	615a      	str	r2, [r3, #20]
        FLASH->CR &= ~FLASH_CR_PNB;
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013ec:	695a      	ldr	r2, [r3, #20]
 80013ee:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <Flash_EraseAppArea+0x98>)
 80013f0:	4909      	ldr	r1, [pc, #36]	@ (8001418 <Flash_EraseAppArea+0xa0>)
 80013f2:	400a      	ands	r2, r1
 80013f4:	615a      	str	r2, [r3, #20]
    for (page_index = 6; page_index < 32; page_index++) {
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3301      	adds	r3, #1
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2b1f      	cmp	r3, #31
 8001400:	d9c5      	bls.n	800138e <Flash_EraseAppArea+0x16>
  __ASM volatile ("cpsie i" : : : "memory");
 8001402:	b662      	cpsie	i
}
 8001404:	46c0      	nop			@ (mov r8, r8)
    }
    __enable_irq();
}
 8001406:	46c0      	nop			@ (mov r8, r8)
 8001408:	46bd      	mov	sp, r7
 800140a:	b002      	add	sp, #8
 800140c:	bd80      	pop	{r7, pc}
 800140e:	46c0      	nop			@ (mov r8, r8)
 8001410:	40022000 	.word	0x40022000
 8001414:	000003fb 	.word	0x000003fb
 8001418:	ffffe007 	.word	0xffffe007

0800141c <Flash_WriteData>:

uint8_t Flash_WriteData(uint32_t start_address, uint8_t *data, uint16_t length) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b088      	sub	sp, #32
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	1dbb      	adds	r3, r7, #6
 8001428:	801a      	strh	r2, [r3, #0]
    uint32_t i;
    uint32_t data_word1, data_word2;

    if (FLASH->CR & FLASH_CR_LOCK) {
 800142a:	4b4a      	ldr	r3, [pc, #296]	@ (8001554 <Flash_WriteData+0x138>)
 800142c:	695b      	ldr	r3, [r3, #20]
 800142e:	2b00      	cmp	r3, #0
 8001430:	da05      	bge.n	800143e <Flash_WriteData+0x22>
        FLASH->KEYR = FLASH_KEY1;
 8001432:	4b48      	ldr	r3, [pc, #288]	@ (8001554 <Flash_WriteData+0x138>)
 8001434:	4a48      	ldr	r2, [pc, #288]	@ (8001558 <Flash_WriteData+0x13c>)
 8001436:	609a      	str	r2, [r3, #8]
        FLASH->KEYR = FLASH_KEY2;
 8001438:	4b46      	ldr	r3, [pc, #280]	@ (8001554 <Flash_WriteData+0x138>)
 800143a:	4a48      	ldr	r2, [pc, #288]	@ (800155c <Flash_WriteData+0x140>)
 800143c:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 800143e:	b672      	cpsid	i
}
 8001440:	46c0      	nop			@ (mov r8, r8)
    }

    __disable_irq();

    /* Clear Flags */
    FLASH->SR = FLASH_SR_OPERR | FLASH_SR_PROGERR | FLASH_SR_WRPERR |
 8001442:	4b44      	ldr	r3, [pc, #272]	@ (8001554 <Flash_WriteData+0x138>)
 8001444:	4a46      	ldr	r2, [pc, #280]	@ (8001560 <Flash_WriteData+0x144>)
 8001446:	611a      	str	r2, [r3, #16]
                FLASH_SR_PGAERR | FLASH_SR_SIZERR | FLASH_SR_PGSERR |
                FLASH_SR_MISERR | FLASH_SR_FASTERR | FLASH_SR_EOP;

    /* Enable Programming Mode */
    FLASH->CR |= FLASH_CR_PG;
 8001448:	4b42      	ldr	r3, [pc, #264]	@ (8001554 <Flash_WriteData+0x138>)
 800144a:	695a      	ldr	r2, [r3, #20]
 800144c:	4b41      	ldr	r3, [pc, #260]	@ (8001554 <Flash_WriteData+0x138>)
 800144e:	2101      	movs	r1, #1
 8001450:	430a      	orrs	r2, r1
 8001452:	615a      	str	r2, [r3, #20]

    for (i = 0; i < length; i += 8) {
 8001454:	2300      	movs	r3, #0
 8001456:	61fb      	str	r3, [r7, #28]
 8001458:	e06a      	b.n	8001530 <Flash_WriteData+0x114>
        /* Align Data (Byte to Word) */
        data_word1 = (uint32_t)data[i] | ((uint32_t)data[i+1] << 8) |
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	18d3      	adds	r3, r2, r3
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	0019      	movs	r1, r3
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	3301      	adds	r3, #1
 8001468:	68ba      	ldr	r2, [r7, #8]
 800146a:	18d3      	adds	r3, r2, r3
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	021b      	lsls	r3, r3, #8
 8001470:	000a      	movs	r2, r1
 8001472:	431a      	orrs	r2, r3
                     ((uint32_t)data[i+2] << 16) | ((uint32_t)data[i+3] << 24);
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	3302      	adds	r3, #2
 8001478:	68b9      	ldr	r1, [r7, #8]
 800147a:	18cb      	adds	r3, r1, r3
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	041b      	lsls	r3, r3, #16
        data_word1 = (uint32_t)data[i] | ((uint32_t)data[i+1] << 8) |
 8001480:	431a      	orrs	r2, r3
                     ((uint32_t)data[i+2] << 16) | ((uint32_t)data[i+3] << 24);
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3303      	adds	r3, #3
 8001486:	68b9      	ldr	r1, [r7, #8]
 8001488:	18cb      	adds	r3, r1, r3
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	061b      	lsls	r3, r3, #24
        data_word1 = (uint32_t)data[i] | ((uint32_t)data[i+1] << 8) |
 800148e:	4313      	orrs	r3, r2
 8001490:	61bb      	str	r3, [r7, #24]
        data_word2 = (uint32_t)data[i+4] | ((uint32_t)data[i+5] << 8) |
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	3304      	adds	r3, #4
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	18d3      	adds	r3, r2, r3
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	0019      	movs	r1, r3
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	3305      	adds	r3, #5
 80014a2:	68ba      	ldr	r2, [r7, #8]
 80014a4:	18d3      	adds	r3, r2, r3
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	021b      	lsls	r3, r3, #8
 80014aa:	000a      	movs	r2, r1
 80014ac:	431a      	orrs	r2, r3
                     ((uint32_t)data[i+6] << 16) | ((uint32_t)data[i+7] << 24);
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3306      	adds	r3, #6
 80014b2:	68b9      	ldr	r1, [r7, #8]
 80014b4:	18cb      	adds	r3, r1, r3
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	041b      	lsls	r3, r3, #16
        data_word2 = (uint32_t)data[i+4] | ((uint32_t)data[i+5] << 8) |
 80014ba:	431a      	orrs	r2, r3
                     ((uint32_t)data[i+6] << 16) | ((uint32_t)data[i+7] << 24);
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	3307      	adds	r3, #7
 80014c0:	68b9      	ldr	r1, [r7, #8]
 80014c2:	18cb      	adds	r3, r1, r3
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	061b      	lsls	r3, r3, #24
        data_word2 = (uint32_t)data[i+4] | ((uint32_t)data[i+5] << 8) |
 80014c8:	4313      	orrs	r3, r2
 80014ca:	617b      	str	r3, [r7, #20]

        /* Write Double Word */
        *(__IO uint32_t*)(start_address + i) = data_word1;
 80014cc:	68fa      	ldr	r2, [r7, #12]
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	18d3      	adds	r3, r2, r3
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	601a      	str	r2, [r3, #0]
        *(__IO uint32_t*)(start_address + i + 4) = data_word2;
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	18d3      	adds	r3, r2, r3
 80014dc:	3304      	adds	r3, #4
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	601a      	str	r2, [r3, #0]

        while (FLASH->SR & FLASH_SR_BSY1);
 80014e2:	46c0      	nop			@ (mov r8, r8)
 80014e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <Flash_WriteData+0x138>)
 80014e6:	691a      	ldr	r2, [r3, #16]
 80014e8:	2380      	movs	r3, #128	@ 0x80
 80014ea:	025b      	lsls	r3, r3, #9
 80014ec:	4013      	ands	r3, r2
 80014ee:	d1f9      	bne.n	80014e4 <Flash_WriteData+0xc8>

        /* Error Check */
        if (FLASH->SR & (FLASH_SR_OPERR | FLASH_SR_PROGERR | FLASH_SR_WRPERR |
 80014f0:	4b18      	ldr	r3, [pc, #96]	@ (8001554 <Flash_WriteData+0x138>)
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	22fa      	movs	r2, #250	@ 0xfa
 80014f6:	4013      	ands	r3, r2
 80014f8:	d00f      	beq.n	800151a <Flash_WriteData+0xfe>
                         FLASH_SR_PGAERR | FLASH_SR_SIZERR | FLASH_SR_PGSERR)) {
            uint8_t error = (uint8_t)(FLASH->SR);
 80014fa:	4b16      	ldr	r3, [pc, #88]	@ (8001554 <Flash_WriteData+0x138>)
 80014fc:	691a      	ldr	r2, [r3, #16]
 80014fe:	2013      	movs	r0, #19
 8001500:	183b      	adds	r3, r7, r0
 8001502:	701a      	strb	r2, [r3, #0]
            FLASH->CR &= ~FLASH_CR_PG;
 8001504:	4b13      	ldr	r3, [pc, #76]	@ (8001554 <Flash_WriteData+0x138>)
 8001506:	695a      	ldr	r2, [r3, #20]
 8001508:	4b12      	ldr	r3, [pc, #72]	@ (8001554 <Flash_WriteData+0x138>)
 800150a:	2101      	movs	r1, #1
 800150c:	438a      	bics	r2, r1
 800150e:	615a      	str	r2, [r3, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 8001510:	b662      	cpsie	i
}
 8001512:	46c0      	nop			@ (mov r8, r8)
            __enable_irq();
            return error;
 8001514:	183b      	adds	r3, r7, r0
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	e018      	b.n	800154c <Flash_WriteData+0x130>
        }

        if (FLASH->SR & FLASH_SR_EOP) {
 800151a:	4b0e      	ldr	r3, [pc, #56]	@ (8001554 <Flash_WriteData+0x138>)
 800151c:	691b      	ldr	r3, [r3, #16]
 800151e:	2201      	movs	r2, #1
 8001520:	4013      	ands	r3, r2
 8001522:	d002      	beq.n	800152a <Flash_WriteData+0x10e>
            FLASH->SR = FLASH_SR_EOP;
 8001524:	4b0b      	ldr	r3, [pc, #44]	@ (8001554 <Flash_WriteData+0x138>)
 8001526:	2201      	movs	r2, #1
 8001528:	611a      	str	r2, [r3, #16]
    for (i = 0; i < length; i += 8) {
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	3308      	adds	r3, #8
 800152e:	61fb      	str	r3, [r7, #28]
 8001530:	1dbb      	adds	r3, r7, #6
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	69fa      	ldr	r2, [r7, #28]
 8001536:	429a      	cmp	r2, r3
 8001538:	d38f      	bcc.n	800145a <Flash_WriteData+0x3e>
        }
    }

    FLASH->CR &= ~FLASH_CR_PG;
 800153a:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <Flash_WriteData+0x138>)
 800153c:	695a      	ldr	r2, [r3, #20]
 800153e:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <Flash_WriteData+0x138>)
 8001540:	2101      	movs	r1, #1
 8001542:	438a      	bics	r2, r1
 8001544:	615a      	str	r2, [r3, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 8001546:	b662      	cpsie	i
}
 8001548:	46c0      	nop			@ (mov r8, r8)
    __enable_irq();
    return 1;
 800154a:	2301      	movs	r3, #1
}
 800154c:	0018      	movs	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	b008      	add	sp, #32
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40022000 	.word	0x40022000
 8001558:	45670123 	.word	0x45670123
 800155c:	cdef89ab 	.word	0xcdef89ab
 8001560:	000003fb 	.word	0x000003fb

08001564 <Calculate_CRC32>:

uint32_t Calculate_CRC32(uint32_t start_address, uint32_t length) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 800156e:	2301      	movs	r3, #1
 8001570:	425b      	negs	r3, r3
 8001572:	617b      	str	r3, [r7, #20]
    uint8_t *pData = (uint8_t*) start_address;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	60bb      	str	r3, [r7, #8]
    uint32_t i, j;

    for (i = 0; i < length; i++) {
 8001578:	2300      	movs	r3, #0
 800157a:	613b      	str	r3, [r7, #16]
 800157c:	e020      	b.n	80015c0 <Calculate_CRC32+0x5c>
        crc ^= pData[i];
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	18d3      	adds	r3, r2, r3
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	001a      	movs	r2, r3
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	4053      	eors	r3, r2
 800158c:	617b      	str	r3, [r7, #20]
        for (j = 0; j < 8; j++) {
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	e00f      	b.n	80015b4 <Calculate_CRC32+0x50>
            if (crc & 1) crc = (crc >> 1) ^ 0xEDB88320;
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	2201      	movs	r2, #1
 8001598:	4013      	ands	r3, r2
 800159a:	d005      	beq.n	80015a8 <Calculate_CRC32+0x44>
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	085b      	lsrs	r3, r3, #1
 80015a0:	4a0c      	ldr	r2, [pc, #48]	@ (80015d4 <Calculate_CRC32+0x70>)
 80015a2:	4053      	eors	r3, r2
 80015a4:	617b      	str	r3, [r7, #20]
 80015a6:	e002      	b.n	80015ae <Calculate_CRC32+0x4a>
            else crc >>= 1;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	085b      	lsrs	r3, r3, #1
 80015ac:	617b      	str	r3, [r7, #20]
        for (j = 0; j < 8; j++) {
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	3301      	adds	r3, #1
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	2b07      	cmp	r3, #7
 80015b8:	d9ec      	bls.n	8001594 <Calculate_CRC32+0x30>
    for (i = 0; i < length; i++) {
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	3301      	adds	r3, #1
 80015be:	613b      	str	r3, [r7, #16]
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d3da      	bcc.n	800157e <Calculate_CRC32+0x1a>
        }
    }
    return ~crc;
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	43db      	mvns	r3, r3
}
 80015cc:	0018      	movs	r0, r3
 80015ce:	46bd      	mov	sp, r7
 80015d0:	b006      	add	sp, #24
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	edb88320 	.word	0xedb88320

080015d8 <UART_ReceiveByte>:

/* ========================================================================== */
/* UART HELPER FUNCTIONS                                                      */
/* ========================================================================== */

uint8_t UART_ReceiveByte(void) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
    while (!LL_USART_IsActiveFlag_RXNE(USART2));
 80015dc:	46c0      	nop			@ (mov r8, r8)
 80015de:	4b07      	ldr	r3, [pc, #28]	@ (80015fc <UART_ReceiveByte+0x24>)
 80015e0:	0018      	movs	r0, r3
 80015e2:	f7ff f9c1 	bl	8000968 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 80015e6:	1e03      	subs	r3, r0, #0
 80015e8:	d0f9      	beq.n	80015de <UART_ReceiveByte+0x6>
    return LL_USART_ReceiveData8(USART2);
 80015ea:	4b04      	ldr	r3, [pc, #16]	@ (80015fc <UART_ReceiveByte+0x24>)
 80015ec:	0018      	movs	r0, r3
 80015ee:	f7ff fa05 	bl	80009fc <LL_USART_ReceiveData8>
 80015f2:	0003      	movs	r3, r0
}
 80015f4:	0018      	movs	r0, r3
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	46c0      	nop			@ (mov r8, r8)
 80015fc:	40004400 	.word	0x40004400

08001600 <UART_ReceiveArray>:

void UART_ReceiveArray(uint8_t *buffer, uint16_t len) {
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	000a      	movs	r2, r1
 800160a:	1cbb      	adds	r3, r7, #2
 800160c:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) buffer[i] = UART_ReceiveByte();
 800160e:	230e      	movs	r3, #14
 8001610:	18fb      	adds	r3, r7, r3
 8001612:	2200      	movs	r2, #0
 8001614:	801a      	strh	r2, [r3, #0]
 8001616:	e00d      	b.n	8001634 <UART_ReceiveArray+0x34>
 8001618:	250e      	movs	r5, #14
 800161a:	197b      	adds	r3, r7, r5
 800161c:	881b      	ldrh	r3, [r3, #0]
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	18d4      	adds	r4, r2, r3
 8001622:	f7ff ffd9 	bl	80015d8 <UART_ReceiveByte>
 8001626:	0003      	movs	r3, r0
 8001628:	7023      	strb	r3, [r4, #0]
 800162a:	197b      	adds	r3, r7, r5
 800162c:	881a      	ldrh	r2, [r3, #0]
 800162e:	197b      	adds	r3, r7, r5
 8001630:	3201      	adds	r2, #1
 8001632:	801a      	strh	r2, [r3, #0]
 8001634:	230e      	movs	r3, #14
 8001636:	18fa      	adds	r2, r7, r3
 8001638:	1cbb      	adds	r3, r7, #2
 800163a:	8812      	ldrh	r2, [r2, #0]
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	429a      	cmp	r2, r3
 8001640:	d3ea      	bcc.n	8001618 <UART_ReceiveArray+0x18>
}
 8001642:	46c0      	nop			@ (mov r8, r8)
 8001644:	46c0      	nop			@ (mov r8, r8)
 8001646:	46bd      	mov	sp, r7
 8001648:	b004      	add	sp, #16
 800164a:	bdb0      	pop	{r4, r5, r7, pc}

0800164c <UART_SendByte>:

void UART_SendByte(uint8_t data) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	0002      	movs	r2, r0
 8001654:	1dfb      	adds	r3, r7, #7
 8001656:	701a      	strb	r2, [r3, #0]
    LL_USART_TransmitData8(USART2, data);
 8001658:	1dfb      	adds	r3, r7, #7
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	4a08      	ldr	r2, [pc, #32]	@ (8001680 <UART_SendByte+0x34>)
 800165e:	0019      	movs	r1, r3
 8001660:	0010      	movs	r0, r2
 8001662:	f7ff f9d6 	bl	8000a12 <LL_USART_TransmitData8>
    while (!LL_USART_IsActiveFlag_TC(USART2));
 8001666:	46c0      	nop			@ (mov r8, r8)
 8001668:	4b05      	ldr	r3, [pc, #20]	@ (8001680 <UART_SendByte+0x34>)
 800166a:	0018      	movs	r0, r3
 800166c:	f7ff f98d 	bl	800098a <LL_USART_IsActiveFlag_TC>
 8001670:	1e03      	subs	r3, r0, #0
 8001672:	d0f9      	beq.n	8001668 <UART_SendByte+0x1c>
}
 8001674:	46c0      	nop			@ (mov r8, r8)
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	46bd      	mov	sp, r7
 800167a:	b002      	add	sp, #8
 800167c:	bd80      	pop	{r7, pc}
 800167e:	46c0      	nop			@ (mov r8, r8)
 8001680:	40004400 	.word	0x40004400

08001684 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001688:	46c0      	nop			@ (mov r8, r8)
 800168a:	e7fd      	b.n	8001688 <NMI_Handler+0x4>

0800168c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001690:	46c0      	nop			@ (mov r8, r8)
 8001692:	e7fd      	b.n	8001690 <HardFault_Handler+0x4>

08001694 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001698:	46c0      	nop			@ (mov r8, r8)
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016a2:	46c0      	nop			@ (mov r8, r8)
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016ac:	46c0      	nop			@ (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	af00      	add	r7, sp, #0

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016b6:	46c0      	nop			@ (mov r8, r8)
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016c0:	46c0      	nop			@ (mov r8, r8)
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
	...

080016c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016c8:	480d      	ldr	r0, [pc, #52]	@ (8001700 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016ca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80016cc:	f7ff fff6 	bl	80016bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016d0:	480c      	ldr	r0, [pc, #48]	@ (8001704 <LoopForever+0x6>)
  ldr r1, =_edata
 80016d2:	490d      	ldr	r1, [pc, #52]	@ (8001708 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016d4:	4a0d      	ldr	r2, [pc, #52]	@ (800170c <LoopForever+0xe>)
  movs r3, #0
 80016d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016d8:	e002      	b.n	80016e0 <LoopCopyDataInit>

080016da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016de:	3304      	adds	r3, #4

080016e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e4:	d3f9      	bcc.n	80016da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001710 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001714 <LoopForever+0x16>)
  movs r3, #0
 80016ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016ec:	e001      	b.n	80016f2 <LoopFillZerobss>

080016ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f0:	3204      	adds	r2, #4

080016f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f4:	d3fb      	bcc.n	80016ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80016f6:	f001 f80f 	bl	8002718 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80016fa:	f7ff f9c9 	bl	8000a90 <main>

080016fe <LoopForever>:

LoopForever:
  b LoopForever
 80016fe:	e7fe      	b.n	80016fe <LoopForever>
  ldr   r0, =_estack
 8001700:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001704:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001708:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800170c:	08002978 	.word	0x08002978
  ldr r2, =_sbss
 8001710:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001714:	20000220 	.word	0x20000220

08001718 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001718:	e7fe      	b.n	8001718 <ADC1_IRQHandler>

0800171a <LL_GPIO_SetPinMode>:
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b084      	sub	sp, #16
 800171e:	af00      	add	r7, sp, #0
 8001720:	60f8      	str	r0, [r7, #12]
 8001722:	60b9      	str	r1, [r7, #8]
 8001724:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	6819      	ldr	r1, [r3, #0]
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	435b      	muls	r3, r3
 800172e:	001a      	movs	r2, r3
 8001730:	0013      	movs	r3, r2
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	189b      	adds	r3, r3, r2
 8001736:	43db      	mvns	r3, r3
 8001738:	400b      	ands	r3, r1
 800173a:	001a      	movs	r2, r3
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	435b      	muls	r3, r3
 8001740:	6879      	ldr	r1, [r7, #4]
 8001742:	434b      	muls	r3, r1
 8001744:	431a      	orrs	r2, r3
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	601a      	str	r2, [r3, #0]
}
 800174a:	46c0      	nop			@ (mov r8, r8)
 800174c:	46bd      	mov	sp, r7
 800174e:	b004      	add	sp, #16
 8001750:	bd80      	pop	{r7, pc}

08001752 <LL_GPIO_SetPinOutputType>:
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b084      	sub	sp, #16
 8001756:	af00      	add	r7, sp, #0
 8001758:	60f8      	str	r0, [r7, #12]
 800175a:	60b9      	str	r1, [r7, #8]
 800175c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	43d2      	mvns	r2, r2
 8001766:	401a      	ands	r2, r3
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	6879      	ldr	r1, [r7, #4]
 800176c:	434b      	muls	r3, r1
 800176e:	431a      	orrs	r2, r3
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	605a      	str	r2, [r3, #4]
}
 8001774:	46c0      	nop			@ (mov r8, r8)
 8001776:	46bd      	mov	sp, r7
 8001778:	b004      	add	sp, #16
 800177a:	bd80      	pop	{r7, pc}

0800177c <LL_GPIO_SetPinSpeed>:
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	6899      	ldr	r1, [r3, #8]
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	435b      	muls	r3, r3
 8001790:	001a      	movs	r2, r3
 8001792:	0013      	movs	r3, r2
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	189b      	adds	r3, r3, r2
 8001798:	43db      	mvns	r3, r3
 800179a:	400b      	ands	r3, r1
 800179c:	001a      	movs	r2, r3
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	435b      	muls	r3, r3
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	434b      	muls	r3, r1
 80017a6:	431a      	orrs	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	609a      	str	r2, [r3, #8]
}
 80017ac:	46c0      	nop			@ (mov r8, r8)
 80017ae:	46bd      	mov	sp, r7
 80017b0:	b004      	add	sp, #16
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <LL_GPIO_SetPinPull>:
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	68d9      	ldr	r1, [r3, #12]
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	435b      	muls	r3, r3
 80017c8:	001a      	movs	r2, r3
 80017ca:	0013      	movs	r3, r2
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	189b      	adds	r3, r3, r2
 80017d0:	43db      	mvns	r3, r3
 80017d2:	400b      	ands	r3, r1
 80017d4:	001a      	movs	r2, r3
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	435b      	muls	r3, r3
 80017da:	6879      	ldr	r1, [r7, #4]
 80017dc:	434b      	muls	r3, r1
 80017de:	431a      	orrs	r2, r3
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	60da      	str	r2, [r3, #12]
}
 80017e4:	46c0      	nop			@ (mov r8, r8)
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b004      	add	sp, #16
 80017ea:	bd80      	pop	{r7, pc}

080017ec <LL_GPIO_SetAFPin_0_7>:
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	6a19      	ldr	r1, [r3, #32]
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	435b      	muls	r3, r3
 8001800:	68ba      	ldr	r2, [r7, #8]
 8001802:	4353      	muls	r3, r2
 8001804:	68ba      	ldr	r2, [r7, #8]
 8001806:	435a      	muls	r2, r3
 8001808:	0013      	movs	r3, r2
 800180a:	011b      	lsls	r3, r3, #4
 800180c:	1a9b      	subs	r3, r3, r2
 800180e:	43db      	mvns	r3, r3
 8001810:	400b      	ands	r3, r1
 8001812:	001a      	movs	r2, r3
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	435b      	muls	r3, r3
 8001818:	68b9      	ldr	r1, [r7, #8]
 800181a:	434b      	muls	r3, r1
 800181c:	68b9      	ldr	r1, [r7, #8]
 800181e:	434b      	muls	r3, r1
 8001820:	6879      	ldr	r1, [r7, #4]
 8001822:	434b      	muls	r3, r1
 8001824:	431a      	orrs	r2, r3
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	621a      	str	r2, [r3, #32]
}
 800182a:	46c0      	nop			@ (mov r8, r8)
 800182c:	46bd      	mov	sp, r7
 800182e:	b004      	add	sp, #16
 8001830:	bd80      	pop	{r7, pc}

08001832 <LL_GPIO_SetAFPin_8_15>:
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b084      	sub	sp, #16
 8001836:	af00      	add	r7, sp, #0
 8001838:	60f8      	str	r0, [r7, #12]
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	0a1b      	lsrs	r3, r3, #8
 8001846:	68ba      	ldr	r2, [r7, #8]
 8001848:	0a12      	lsrs	r2, r2, #8
 800184a:	4353      	muls	r3, r2
 800184c:	68ba      	ldr	r2, [r7, #8]
 800184e:	0a12      	lsrs	r2, r2, #8
 8001850:	4353      	muls	r3, r2
 8001852:	68ba      	ldr	r2, [r7, #8]
 8001854:	0a12      	lsrs	r2, r2, #8
 8001856:	435a      	muls	r2, r3
 8001858:	0013      	movs	r3, r2
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	1a9b      	subs	r3, r3, r2
 800185e:	43db      	mvns	r3, r3
 8001860:	400b      	ands	r3, r1
 8001862:	001a      	movs	r2, r3
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	0a1b      	lsrs	r3, r3, #8
 8001868:	68b9      	ldr	r1, [r7, #8]
 800186a:	0a09      	lsrs	r1, r1, #8
 800186c:	434b      	muls	r3, r1
 800186e:	68b9      	ldr	r1, [r7, #8]
 8001870:	0a09      	lsrs	r1, r1, #8
 8001872:	434b      	muls	r3, r1
 8001874:	68b9      	ldr	r1, [r7, #8]
 8001876:	0a09      	lsrs	r1, r1, #8
 8001878:	434b      	muls	r3, r1
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	434b      	muls	r3, r1
 800187e:	431a      	orrs	r2, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001884:	46c0      	nop			@ (mov r8, r8)
 8001886:	46bd      	mov	sp, r7
 8001888:	b004      	add	sp, #16
 800188a:	bd80      	pop	{r7, pc}

0800188c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800189a:	e047      	b.n	800192c <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2101      	movs	r1, #1
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	4091      	lsls	r1, r2
 80018a6:	000a      	movs	r2, r1
 80018a8:	4013      	ands	r3, r2
 80018aa:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d039      	beq.n	8001926 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d003      	beq.n	80018c2 <LL_GPIO_Init+0x36>
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d10d      	bne.n	80018de <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	689a      	ldr	r2, [r3, #8]
 80018c6:	68b9      	ldr	r1, [r7, #8]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	0018      	movs	r0, r3
 80018cc:	f7ff ff56 	bl	800177c <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	68da      	ldr	r2, [r3, #12]
 80018d4:	68b9      	ldr	r1, [r7, #8]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	0018      	movs	r0, r3
 80018da:	f7ff ff3a 	bl	8001752 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	691a      	ldr	r2, [r3, #16]
 80018e2:	68b9      	ldr	r1, [r7, #8]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	0018      	movs	r0, r3
 80018e8:	f7ff ff64 	bl	80017b4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d111      	bne.n	8001918 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	2bff      	cmp	r3, #255	@ 0xff
 80018f8:	d807      	bhi.n	800190a <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	695a      	ldr	r2, [r3, #20]
 80018fe:	68b9      	ldr	r1, [r7, #8]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	0018      	movs	r0, r3
 8001904:	f7ff ff72 	bl	80017ec <LL_GPIO_SetAFPin_0_7>
 8001908:	e006      	b.n	8001918 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	695a      	ldr	r2, [r3, #20]
 800190e:	68b9      	ldr	r1, [r7, #8]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	0018      	movs	r0, r3
 8001914:	f7ff ff8d 	bl	8001832 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	68b9      	ldr	r1, [r7, #8]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	0018      	movs	r0, r3
 8001922:	f7ff fefa 	bl	800171a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	3301      	adds	r3, #1
 800192a:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	40da      	lsrs	r2, r3
 8001934:	1e13      	subs	r3, r2, #0
 8001936:	d1b1      	bne.n	800189c <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8001938:	2300      	movs	r3, #0
}
 800193a:	0018      	movs	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	b004      	add	sp, #16
 8001940:	bd80      	pop	{r7, pc}

08001942 <LL_I2C_Enable>:
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b082      	sub	sp, #8
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2201      	movs	r2, #1
 8001950:	431a      	orrs	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	601a      	str	r2, [r3, #0]
}
 8001956:	46c0      	nop			@ (mov r8, r8)
 8001958:	46bd      	mov	sp, r7
 800195a:	b002      	add	sp, #8
 800195c:	bd80      	pop	{r7, pc}

0800195e <LL_I2C_Disable>:
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2201      	movs	r2, #1
 800196c:	4393      	bics	r3, r2
 800196e:	001a      	movs	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	601a      	str	r2, [r3, #0]
}
 8001974:	46c0      	nop			@ (mov r8, r8)
 8001976:	46bd      	mov	sp, r7
 8001978:	b002      	add	sp, #8
 800197a:	bd80      	pop	{r7, pc}

0800197c <LL_I2C_ConfigFilters>:
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a06      	ldr	r2, [pc, #24]	@ (80019a8 <LL_I2C_ConfigFilters+0x2c>)
 800198e:	401a      	ands	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	0219      	lsls	r1, r3, #8
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	430b      	orrs	r3, r1
 8001998:	431a      	orrs	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	601a      	str	r2, [r3, #0]
}
 800199e:	46c0      	nop			@ (mov r8, r8)
 80019a0:	46bd      	mov	sp, r7
 80019a2:	b004      	add	sp, #16
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	46c0      	nop			@ (mov r8, r8)
 80019a8:	ffffe0ff 	.word	0xffffe0ff

080019ac <LL_I2C_SetOwnAddress1>:
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	0adb      	lsrs	r3, r3, #11
 80019be:	02da      	lsls	r2, r3, #11
 80019c0:	68b9      	ldr	r1, [r7, #8]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	430b      	orrs	r3, r1
 80019c6:	431a      	orrs	r2, r3
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	609a      	str	r2, [r3, #8]
}
 80019cc:	46c0      	nop			@ (mov r8, r8)
 80019ce:	46bd      	mov	sp, r7
 80019d0:	b004      	add	sp, #16
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <LL_I2C_EnableOwnAddress1>:
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	2280      	movs	r2, #128	@ 0x80
 80019e2:	0212      	lsls	r2, r2, #8
 80019e4:	431a      	orrs	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	609a      	str	r2, [r3, #8]
}
 80019ea:	46c0      	nop			@ (mov r8, r8)
 80019ec:	46bd      	mov	sp, r7
 80019ee:	b002      	add	sp, #8
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <LL_I2C_DisableOwnAddress1>:
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	4a03      	ldr	r2, [pc, #12]	@ (8001a10 <LL_I2C_DisableOwnAddress1+0x1c>)
 8001a02:	401a      	ands	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	609a      	str	r2, [r3, #8]
}
 8001a08:	46c0      	nop			@ (mov r8, r8)
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	b002      	add	sp, #8
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	ffff7fff 	.word	0xffff7fff

08001a14 <LL_I2C_SetTiming>:
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	611a      	str	r2, [r3, #16]
}
 8001a24:	46c0      	nop			@ (mov r8, r8)
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b002      	add	sp, #8
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <LL_I2C_SetMode>:
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a05      	ldr	r2, [pc, #20]	@ (8001a50 <LL_I2C_SetMode+0x24>)
 8001a3c:	401a      	ands	r2, r3
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	431a      	orrs	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	601a      	str	r2, [r3, #0]
}
 8001a46:	46c0      	nop			@ (mov r8, r8)
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	b002      	add	sp, #8
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	46c0      	nop			@ (mov r8, r8)
 8001a50:	ffcfffff 	.word	0xffcfffff

08001a54 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	4a05      	ldr	r2, [pc, #20]	@ (8001a78 <LL_I2C_AcknowledgeNextData+0x24>)
 8001a64:	401a      	ands	r2, r3
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	431a      	orrs	r2, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	605a      	str	r2, [r3, #4]
}
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	46bd      	mov	sp, r7
 8001a72:	b002      	add	sp, #8
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	46c0      	nop			@ (mov r8, r8)
 8001a78:	ffff7fff 	.word	0xffff7fff

08001a7c <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	0018      	movs	r0, r3
 8001a8a:	f7ff ff68 	bl	800195e <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	6899      	ldr	r1, [r3, #8]
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	68da      	ldr	r2, [r3, #12]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	0018      	movs	r0, r3
 8001a9a:	f7ff ff6f 	bl	800197c <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685a      	ldr	r2, [r3, #4]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	0011      	movs	r1, r2
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f7ff ffb4 	bl	8001a14 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	0018      	movs	r0, r3
 8001ab0:	f7ff ff47 	bl	8001942 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	f7ff ff9c 	bl	80019f4 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	6919      	ldr	r1, [r3, #16]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	699a      	ldr	r2, [r3, #24]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	0018      	movs	r0, r3
 8001ac8:	f7ff ff70 	bl	80019ac <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d003      	beq.n	8001adc <LL_I2C_Init+0x60>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	f7ff ff7c 	bl	80019d4 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	0011      	movs	r1, r2
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f7ff ffa1 	bl	8001a2c <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	695a      	ldr	r2, [r3, #20]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	0011      	movs	r1, r2
 8001af2:	0018      	movs	r0, r3
 8001af4:	f7ff ffae 	bl	8001a54 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	0018      	movs	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	b002      	add	sp, #8
 8001b00:	bd80      	pop	{r7, pc}
	...

08001b04 <LL_RCC_HSI_IsReady>:
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001b08:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <LL_RCC_HSI_IsReady+0x24>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	2380      	movs	r3, #128	@ 0x80
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	401a      	ands	r2, r3
 8001b12:	2380      	movs	r3, #128	@ 0x80
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d101      	bne.n	8001b1e <LL_RCC_HSI_IsReady+0x1a>
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e000      	b.n	8001b20 <LL_RCC_HSI_IsReady+0x1c>
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	46c0      	nop			@ (mov r8, r8)
 8001b28:	40021000 	.word	0x40021000

08001b2c <LL_RCC_LSE_IsReady>:
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001b30:	4b05      	ldr	r3, [pc, #20]	@ (8001b48 <LL_RCC_LSE_IsReady+0x1c>)
 8001b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b34:	2202      	movs	r2, #2
 8001b36:	4013      	ands	r3, r2
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d101      	bne.n	8001b40 <LL_RCC_LSE_IsReady+0x14>
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e000      	b.n	8001b42 <LL_RCC_LSE_IsReady+0x16>
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	0018      	movs	r0, r3
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40021000 	.word	0x40021000

08001b4c <LL_RCC_GetSysClkSource>:
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001b50:	4b03      	ldr	r3, [pc, #12]	@ (8001b60 <LL_RCC_GetSysClkSource+0x14>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	2238      	movs	r2, #56	@ 0x38
 8001b56:	4013      	ands	r3, r2
}
 8001b58:	0018      	movs	r0, r3
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	46c0      	nop			@ (mov r8, r8)
 8001b60:	40021000 	.word	0x40021000

08001b64 <LL_RCC_GetAHBPrescaler>:
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001b68:	4b03      	ldr	r3, [pc, #12]	@ (8001b78 <LL_RCC_GetAHBPrescaler+0x14>)
 8001b6a:	689a      	ldr	r2, [r3, #8]
 8001b6c:	23f0      	movs	r3, #240	@ 0xf0
 8001b6e:	011b      	lsls	r3, r3, #4
 8001b70:	4013      	ands	r3, r2
}
 8001b72:	0018      	movs	r0, r3
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	40021000 	.word	0x40021000

08001b7c <LL_RCC_GetAPB1Prescaler>:
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001b80:	4b03      	ldr	r3, [pc, #12]	@ (8001b90 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001b82:	689a      	ldr	r2, [r3, #8]
 8001b84:	23e0      	movs	r3, #224	@ 0xe0
 8001b86:	01db      	lsls	r3, r3, #7
 8001b88:	4013      	ands	r3, r2
}
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40021000 	.word	0x40021000

08001b94 <LL_RCC_GetUSARTClockSource>:
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8001b9c:	4b05      	ldr	r3, [pc, #20]	@ (8001bb4 <LL_RCC_GetUSARTClockSource+0x20>)
 8001b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	401a      	ands	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	041b      	lsls	r3, r3, #16
 8001ba8:	4313      	orrs	r3, r2
}
 8001baa:	0018      	movs	r0, r3
 8001bac:	46bd      	mov	sp, r7
 8001bae:	b002      	add	sp, #8
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	46c0      	nop			@ (mov r8, r8)
 8001bb4:	40021000 	.word	0x40021000

08001bb8 <LL_RCC_PLL_GetN>:
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001bbc:	4b03      	ldr	r3, [pc, #12]	@ (8001bcc <LL_RCC_PLL_GetN+0x14>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	0a1b      	lsrs	r3, r3, #8
 8001bc2:	227f      	movs	r2, #127	@ 0x7f
 8001bc4:	4013      	ands	r3, r2
}
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <LL_RCC_PLL_GetR>:
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001bd4:	4b03      	ldr	r3, [pc, #12]	@ (8001be4 <LL_RCC_PLL_GetR+0x14>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	0f5b      	lsrs	r3, r3, #29
 8001bda:	075b      	lsls	r3, r3, #29
}
 8001bdc:	0018      	movs	r0, r3
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	46c0      	nop			@ (mov r8, r8)
 8001be4:	40021000 	.word	0x40021000

08001be8 <LL_RCC_PLL_GetMainSource>:
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001bec:	4b03      	ldr	r3, [pc, #12]	@ (8001bfc <LL_RCC_PLL_GetMainSource+0x14>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	2203      	movs	r2, #3
 8001bf2:	4013      	ands	r3, r2
}
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	46c0      	nop			@ (mov r8, r8)
 8001bfc:	40021000 	.word	0x40021000

08001c00 <LL_RCC_PLL_GetDivider>:
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001c04:	4b03      	ldr	r3, [pc, #12]	@ (8001c14 <LL_RCC_PLL_GetDivider+0x14>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	2270      	movs	r2, #112	@ 0x70
 8001c0a:	4013      	ands	r3, r2
}
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	46c0      	nop			@ (mov r8, r8)
 8001c14:	40021000 	.word	0x40021000

08001c18 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001c20:	f000 f866 	bl	8001cf0 <RCC_GetSystemClockFreq>
 8001c24:	0002      	movs	r2, r0
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	0018      	movs	r0, r3
 8001c30:	f000 f88c 	bl	8001d4c <RCC_GetHCLKClockFreq>
 8001c34:	0002      	movs	r2, r0
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	0018      	movs	r0, r3
 8001c40:	f000 f89c 	bl	8001d7c <RCC_GetPCLK1ClockFreq>
 8001c44:	0002      	movs	r2, r0
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	609a      	str	r2, [r3, #8]
}
 8001c4a:	46c0      	nop			@ (mov r8, r8)
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	b002      	add	sp, #8
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2b03      	cmp	r3, #3
 8001c64:	d137      	bne.n	8001cd6 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f7ff ff93 	bl	8001b94 <LL_RCC_GetUSARTClockSource>
 8001c6e:	0003      	movs	r3, r0
 8001c70:	4a1b      	ldr	r2, [pc, #108]	@ (8001ce0 <LL_RCC_GetUSARTClockFreq+0x8c>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d016      	beq.n	8001ca4 <LL_RCC_GetUSARTClockFreq+0x50>
 8001c76:	4a1a      	ldr	r2, [pc, #104]	@ (8001ce0 <LL_RCC_GetUSARTClockFreq+0x8c>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d81c      	bhi.n	8001cb6 <LL_RCC_GetUSARTClockFreq+0x62>
 8001c7c:	4a19      	ldr	r2, [pc, #100]	@ (8001ce4 <LL_RCC_GetUSARTClockFreq+0x90>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d003      	beq.n	8001c8a <LL_RCC_GetUSARTClockFreq+0x36>
 8001c82:	4a19      	ldr	r2, [pc, #100]	@ (8001ce8 <LL_RCC_GetUSARTClockFreq+0x94>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d005      	beq.n	8001c94 <LL_RCC_GetUSARTClockFreq+0x40>
 8001c88:	e015      	b.n	8001cb6 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001c8a:	f000 f831 	bl	8001cf0 <RCC_GetSystemClockFreq>
 8001c8e:	0003      	movs	r3, r0
 8001c90:	60fb      	str	r3, [r7, #12]
        break;
 8001c92:	e020      	b.n	8001cd6 <LL_RCC_GetUSARTClockFreq+0x82>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8001c94:	f7ff ff36 	bl	8001b04 <LL_RCC_HSI_IsReady>
 8001c98:	0003      	movs	r3, r0
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d118      	bne.n	8001cd0 <LL_RCC_GetUSARTClockFreq+0x7c>
        {
          usart_frequency = HSI_VALUE;
 8001c9e:	4b13      	ldr	r3, [pc, #76]	@ (8001cec <LL_RCC_GetUSARTClockFreq+0x98>)
 8001ca0:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001ca2:	e015      	b.n	8001cd0 <LL_RCC_GetUSARTClockFreq+0x7c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8001ca4:	f7ff ff42 	bl	8001b2c <LL_RCC_LSE_IsReady>
 8001ca8:	0003      	movs	r3, r0
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d112      	bne.n	8001cd4 <LL_RCC_GetUSARTClockFreq+0x80>
        {
          usart_frequency = LSE_VALUE;
 8001cae:	2380      	movs	r3, #128	@ 0x80
 8001cb0:	021b      	lsls	r3, r3, #8
 8001cb2:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001cb4:	e00e      	b.n	8001cd4 <LL_RCC_GetUSARTClockFreq+0x80>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001cb6:	f000 f81b 	bl	8001cf0 <RCC_GetSystemClockFreq>
 8001cba:	0003      	movs	r3, r0
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f000 f845 	bl	8001d4c <RCC_GetHCLKClockFreq>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	0018      	movs	r0, r3
 8001cc6:	f000 f859 	bl	8001d7c <RCC_GetPCLK1ClockFreq>
 8001cca:	0003      	movs	r3, r0
 8001ccc:	60fb      	str	r3, [r7, #12]
        break;
 8001cce:	e002      	b.n	8001cd6 <LL_RCC_GetUSARTClockFreq+0x82>
        break;
 8001cd0:	46c0      	nop			@ (mov r8, r8)
 8001cd2:	e000      	b.n	8001cd6 <LL_RCC_GetUSARTClockFreq+0x82>
        break;
 8001cd4:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
}
 8001cd8:	0018      	movs	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	b004      	add	sp, #16
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	00030003 	.word	0x00030003
 8001ce4:	00030001 	.word	0x00030001
 8001ce8:	00030002 	.word	0x00030002
 8001cec:	00f42400 	.word	0x00f42400

08001cf0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001cf6:	f7ff ff29 	bl	8001b4c <LL_RCC_GetSysClkSource>
 8001cfa:	0003      	movs	r3, r0
 8001cfc:	2b08      	cmp	r3, #8
 8001cfe:	d002      	beq.n	8001d06 <RCC_GetSystemClockFreq+0x16>
 8001d00:	2b10      	cmp	r3, #16
 8001d02:	d003      	beq.n	8001d0c <RCC_GetSystemClockFreq+0x1c>
 8001d04:	e007      	b.n	8001d16 <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001d06:	4b0e      	ldr	r3, [pc, #56]	@ (8001d40 <RCC_GetSystemClockFreq+0x50>)
 8001d08:	607b      	str	r3, [r7, #4]
      break;
 8001d0a:	e014      	b.n	8001d36 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001d0c:	f000 f84c 	bl	8001da8 <RCC_PLL_GetFreqDomain_SYS>
 8001d10:	0003      	movs	r3, r0
 8001d12:	607b      	str	r3, [r7, #4]
      break;
 8001d14:	e00f      	b.n	8001d36 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d16:	4b0b      	ldr	r3, [pc, #44]	@ (8001d44 <RCC_GetSystemClockFreq+0x54>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	0adb      	lsrs	r3, r3, #11
 8001d1c:	2207      	movs	r2, #7
 8001d1e:	4013      	ands	r3, r2
 8001d20:	2201      	movs	r2, #1
 8001d22:	409a      	lsls	r2, r3
 8001d24:	0013      	movs	r3, r2
 8001d26:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 8001d28:	6839      	ldr	r1, [r7, #0]
 8001d2a:	4807      	ldr	r0, [pc, #28]	@ (8001d48 <RCC_GetSystemClockFreq+0x58>)
 8001d2c:	f7fe f9e8 	bl	8000100 <__udivsi3>
 8001d30:	0003      	movs	r3, r0
 8001d32:	607b      	str	r3, [r7, #4]
      break;
 8001d34:	46c0      	nop			@ (mov r8, r8)
  }

  return frequency;
 8001d36:	687b      	ldr	r3, [r7, #4]
}
 8001d38:	0018      	movs	r0, r3
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	b002      	add	sp, #8
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	007a1200 	.word	0x007a1200
 8001d44:	40021000 	.word	0x40021000
 8001d48:	00f42400 	.word	0x00f42400

08001d4c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001d54:	f7ff ff06 	bl	8001b64 <LL_RCC_GetAHBPrescaler>
 8001d58:	0003      	movs	r3, r0
 8001d5a:	0a1b      	lsrs	r3, r3, #8
 8001d5c:	220f      	movs	r2, #15
 8001d5e:	401a      	ands	r2, r3
 8001d60:	4b05      	ldr	r3, [pc, #20]	@ (8001d78 <RCC_GetHCLKClockFreq+0x2c>)
 8001d62:	0092      	lsls	r2, r2, #2
 8001d64:	58d3      	ldr	r3, [r2, r3]
 8001d66:	221f      	movs	r2, #31
 8001d68:	4013      	ands	r3, r2
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	40da      	lsrs	r2, r3
 8001d6e:	0013      	movs	r3, r2
}
 8001d70:	0018      	movs	r0, r3
 8001d72:	46bd      	mov	sp, r7
 8001d74:	b002      	add	sp, #8
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	080027b8 	.word	0x080027b8

08001d7c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001d84:	f7ff fefa 	bl	8001b7c <LL_RCC_GetAPB1Prescaler>
 8001d88:	0003      	movs	r3, r0
 8001d8a:	0b1a      	lsrs	r2, r3, #12
 8001d8c:	4b05      	ldr	r3, [pc, #20]	@ (8001da4 <RCC_GetPCLK1ClockFreq+0x28>)
 8001d8e:	0092      	lsls	r2, r2, #2
 8001d90:	58d3      	ldr	r3, [r2, r3]
 8001d92:	221f      	movs	r2, #31
 8001d94:	4013      	ands	r3, r2
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	40da      	lsrs	r2, r3
 8001d9a:	0013      	movs	r3, r2
}
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	b002      	add	sp, #8
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	080027f8 	.word	0x080027f8

08001da8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001da8:	b590      	push	{r4, r7, lr}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001dae:	f7ff ff1b 	bl	8001be8 <LL_RCC_PLL_GetMainSource>
 8001db2:	0003      	movs	r3, r0
 8001db4:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d003      	beq.n	8001dc4 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	2b03      	cmp	r3, #3
 8001dc0:	d003      	beq.n	8001dca <RCC_PLL_GetFreqDomain_SYS+0x22>
 8001dc2:	e005      	b.n	8001dd0 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001dc4:	4b13      	ldr	r3, [pc, #76]	@ (8001e14 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 8001dc6:	607b      	str	r3, [r7, #4]
      break;
 8001dc8:	e005      	b.n	8001dd6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001dca:	4b13      	ldr	r3, [pc, #76]	@ (8001e18 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8001dcc:	607b      	str	r3, [r7, #4]
      break;
 8001dce:	e002      	b.n	8001dd6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 8001dd0:	4b10      	ldr	r3, [pc, #64]	@ (8001e14 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 8001dd2:	607b      	str	r3, [r7, #4]
      break;
 8001dd4:	46c0      	nop			@ (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001dd6:	f7ff feef 	bl	8001bb8 <LL_RCC_PLL_GetN>
 8001dda:	0002      	movs	r2, r0
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4353      	muls	r3, r2
 8001de0:	001c      	movs	r4, r3
 8001de2:	f7ff ff0d 	bl	8001c00 <LL_RCC_PLL_GetDivider>
 8001de6:	0003      	movs	r3, r0
 8001de8:	091b      	lsrs	r3, r3, #4
 8001dea:	3301      	adds	r3, #1
 8001dec:	0019      	movs	r1, r3
 8001dee:	0020      	movs	r0, r4
 8001df0:	f7fe f986 	bl	8000100 <__udivsi3>
 8001df4:	0003      	movs	r3, r0
 8001df6:	001c      	movs	r4, r3
 8001df8:	f7ff feea 	bl	8001bd0 <LL_RCC_PLL_GetR>
 8001dfc:	0003      	movs	r3, r0
 8001dfe:	0f5b      	lsrs	r3, r3, #29
 8001e00:	3301      	adds	r3, #1
 8001e02:	0019      	movs	r1, r3
 8001e04:	0020      	movs	r0, r4
 8001e06:	f7fe f97b 	bl	8000100 <__udivsi3>
 8001e0a:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b003      	add	sp, #12
 8001e12:	bd90      	pop	{r4, r7, pc}
 8001e14:	00f42400 	.word	0x00f42400
 8001e18:	007a1200 	.word	0x007a1200

08001e1c <LL_USART_IsEnabled>:
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <LL_USART_IsEnabled+0x18>
 8001e30:	2301      	movs	r3, #1
 8001e32:	e000      	b.n	8001e36 <LL_USART_IsEnabled+0x1a>
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	0018      	movs	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	b002      	add	sp, #8
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <LL_USART_SetPrescaler>:
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e4c:	220f      	movs	r2, #15
 8001e4e:	4393      	bics	r3, r2
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	b292      	uxth	r2, r2
 8001e54:	431a      	orrs	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001e5a:	46c0      	nop			@ (mov r8, r8)
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b002      	add	sp, #8
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <LL_USART_SetStopBitsLength>:
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	4a05      	ldr	r2, [pc, #20]	@ (8001e88 <LL_USART_SetStopBitsLength+0x24>)
 8001e74:	401a      	ands	r2, r3
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	605a      	str	r2, [r3, #4]
}
 8001e7e:	46c0      	nop			@ (mov r8, r8)
 8001e80:	46bd      	mov	sp, r7
 8001e82:	b002      	add	sp, #8
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	46c0      	nop			@ (mov r8, r8)
 8001e88:	ffffcfff 	.word	0xffffcfff

08001e8c <LL_USART_SetHWFlowCtrl>:
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	4a05      	ldr	r2, [pc, #20]	@ (8001eb0 <LL_USART_SetHWFlowCtrl+0x24>)
 8001e9c:	401a      	ands	r2, r3
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	431a      	orrs	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
}
 8001ea6:	46c0      	nop			@ (mov r8, r8)
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	b002      	add	sp, #8
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	46c0      	nop			@ (mov r8, r8)
 8001eb0:	fffffcff 	.word	0xfffffcff

08001eb4 <LL_USART_SetBaudRate>:
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
 8001ec0:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2b0b      	cmp	r3, #11
 8001ec6:	d846      	bhi.n	8001f56 <LL_USART_SetBaudRate+0xa2>
  else if (BaudRate == 0U)
 8001ec8:	6a3b      	ldr	r3, [r7, #32]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d043      	beq.n	8001f56 <LL_USART_SetBaudRate+0xa2>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	2380      	movs	r3, #128	@ 0x80
 8001ed2:	021b      	lsls	r3, r3, #8
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d126      	bne.n	8001f26 <LL_USART_SetBaudRate+0x72>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	001a      	movs	r2, r3
 8001ede:	4b20      	ldr	r3, [pc, #128]	@ (8001f60 <LL_USART_SetBaudRate+0xac>)
 8001ee0:	0092      	lsls	r2, r2, #2
 8001ee2:	58d3      	ldr	r3, [r2, r3]
 8001ee4:	0019      	movs	r1, r3
 8001ee6:	68b8      	ldr	r0, [r7, #8]
 8001ee8:	f7fe f90a 	bl	8000100 <__udivsi3>
 8001eec:	0003      	movs	r3, r0
 8001eee:	005a      	lsls	r2, r3, #1
 8001ef0:	6a3b      	ldr	r3, [r7, #32]
 8001ef2:	085b      	lsrs	r3, r3, #1
 8001ef4:	18d3      	adds	r3, r2, r3
 8001ef6:	6a39      	ldr	r1, [r7, #32]
 8001ef8:	0018      	movs	r0, r3
 8001efa:	f7fe f901 	bl	8000100 <__udivsi3>
 8001efe:	0003      	movs	r3, r0
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	4a17      	ldr	r2, [pc, #92]	@ (8001f64 <LL_USART_SetBaudRate+0xb0>)
 8001f08:	4013      	ands	r3, r2
 8001f0a:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	085b      	lsrs	r3, r3, #1
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	001a      	movs	r2, r3
 8001f14:	2307      	movs	r3, #7
 8001f16:	4013      	ands	r3, r2
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	60da      	str	r2, [r3, #12]
}
 8001f24:	e017      	b.n	8001f56 <LL_USART_SetBaudRate+0xa2>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	001a      	movs	r2, r3
 8001f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f60 <LL_USART_SetBaudRate+0xac>)
 8001f2e:	0092      	lsls	r2, r2, #2
 8001f30:	58d3      	ldr	r3, [r2, r3]
 8001f32:	0019      	movs	r1, r3
 8001f34:	68b8      	ldr	r0, [r7, #8]
 8001f36:	f7fe f8e3 	bl	8000100 <__udivsi3>
 8001f3a:	0003      	movs	r3, r0
 8001f3c:	001a      	movs	r2, r3
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	085b      	lsrs	r3, r3, #1
 8001f42:	18d3      	adds	r3, r2, r3
 8001f44:	6a39      	ldr	r1, [r7, #32]
 8001f46:	0018      	movs	r0, r3
 8001f48:	f7fe f8da 	bl	8000100 <__udivsi3>
 8001f4c:	0003      	movs	r3, r0
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	001a      	movs	r2, r3
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	60da      	str	r2, [r3, #12]
}
 8001f56:	46c0      	nop			@ (mov r8, r8)
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	b006      	add	sp, #24
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	46c0      	nop			@ (mov r8, r8)
 8001f60:	08002818 	.word	0x08002818
 8001f64:	0000fff0 	.word	0x0000fff0

08001f68 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001f68:	b590      	push	{r4, r7, lr}
 8001f6a:	b08b      	sub	sp, #44	@ 0x2c
 8001f6c:	af02      	add	r7, sp, #8
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001f72:	231f      	movs	r3, #31
 8001f74:	18fb      	adds	r3, r7, r3
 8001f76:	2201      	movs	r2, #1
 8001f78:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	0018      	movs	r0, r3
 8001f82:	f7ff ff4b 	bl	8001e1c <LL_USART_IsEnabled>
 8001f86:	1e03      	subs	r3, r0, #0
 8001f88:	d153      	bne.n	8002032 <LL_USART_Init+0xca>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a2c      	ldr	r2, [pc, #176]	@ (8002040 <LL_USART_Init+0xd8>)
 8001f90:	401a      	ands	r2, r3
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	6899      	ldr	r1, [r3, #8]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	4319      	orrs	r1, r3
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	4319      	orrs	r1, r3
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	430b      	orrs	r3, r1
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	68da      	ldr	r2, [r3, #12]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	0011      	movs	r1, r2
 8001fb6:	0018      	movs	r0, r3
 8001fb8:	f7ff ff54 	bl	8001e64 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	699a      	ldr	r2, [r3, #24]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	0011      	movs	r1, r2
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	f7ff ff61 	bl	8001e8c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a1d      	ldr	r2, [pc, #116]	@ (8002044 <LL_USART_Init+0xdc>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d105      	bne.n	8001fde <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8001fd2:	2003      	movs	r0, #3
 8001fd4:	f7ff fe3e 	bl	8001c54 <LL_RCC_GetUSARTClockFreq>
 8001fd8:	0003      	movs	r3, r0
 8001fda:	61bb      	str	r3, [r7, #24]
 8001fdc:	e00b      	b.n	8001ff6 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a19      	ldr	r2, [pc, #100]	@ (8002048 <LL_USART_Init+0xe0>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d107      	bne.n	8001ff6 <LL_USART_Init+0x8e>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001fe6:	240c      	movs	r4, #12
 8001fe8:	193b      	adds	r3, r7, r4
 8001fea:	0018      	movs	r0, r3
 8001fec:	f7ff fe14 	bl	8001c18 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8001ff0:	193b      	adds	r3, r7, r4
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d013      	beq.n	8002024 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d00f      	beq.n	8002024 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8002004:	231f      	movs	r3, #31
 8002006:	18fb      	adds	r3, r7, r3
 8002008:	2200      	movs	r2, #0
 800200a:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	69dc      	ldr	r4, [r3, #28]
                           USART_InitStruct->BaudRate);
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 8002018:	69b9      	ldr	r1, [r7, #24]
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	0023      	movs	r3, r4
 8002020:	f7ff ff48 	bl	8001eb4 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	0011      	movs	r1, r2
 800202c:	0018      	movs	r0, r3
 800202e:	f7ff ff06 	bl	8001e3e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002032:	231f      	movs	r3, #31
 8002034:	18fb      	adds	r3, r7, r3
 8002036:	781b      	ldrb	r3, [r3, #0]
}
 8002038:	0018      	movs	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	b009      	add	sp, #36	@ 0x24
 800203e:	bd90      	pop	{r4, r7, pc}
 8002040:	efff69f3 	.word	0xefff69f3
 8002044:	40013800 	.word	0x40013800
 8002048:	40004400 	.word	0x40004400

0800204c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002056:	6839      	ldr	r1, [r7, #0]
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f7fe f851 	bl	8000100 <__udivsi3>
 800205e:	0003      	movs	r3, r0
 8002060:	001a      	movs	r2, r3
 8002062:	4b06      	ldr	r3, [pc, #24]	@ (800207c <LL_InitTick+0x30>)
 8002064:	3a01      	subs	r2, #1
 8002066:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002068:	4b04      	ldr	r3, [pc, #16]	@ (800207c <LL_InitTick+0x30>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800206e:	4b03      	ldr	r3, [pc, #12]	@ (800207c <LL_InitTick+0x30>)
 8002070:	2205      	movs	r2, #5
 8002072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002074:	46c0      	nop			@ (mov r8, r8)
 8002076:	46bd      	mov	sp, r7
 8002078:	b002      	add	sp, #8
 800207a:	bd80      	pop	{r7, pc}
 800207c:	e000e010 	.word	0xe000e010

08002080 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002088:	23fa      	movs	r3, #250	@ 0xfa
 800208a:	009a      	lsls	r2, r3, #2
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	0011      	movs	r1, r2
 8002090:	0018      	movs	r0, r3
 8002092:	f7ff ffdb 	bl	800204c <LL_InitTick>
}
 8002096:	46c0      	nop			@ (mov r8, r8)
 8002098:	46bd      	mov	sp, r7
 800209a:	b002      	add	sp, #8
 800209c:	bd80      	pop	{r7, pc}
	...

080020a0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80020a8:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <LL_mDelay+0x44>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	60bb      	str	r3, [r7, #8]
   uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80020ae:	68bb      	ldr	r3, [r7, #8]
  tmpDelay  = Delay;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if (tmpDelay  < LL_MAX_DELAY)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	3301      	adds	r3, #1
 80020b8:	d00c      	beq.n	80020d4 <LL_mDelay+0x34>
  {
    tmpDelay ++;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	3301      	adds	r3, #1
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	e008      	b.n	80020d4 <LL_mDelay+0x34>
  }

  while (tmpDelay  != 0U)
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80020c2:	4b08      	ldr	r3, [pc, #32]	@ (80020e4 <LL_mDelay+0x44>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	2380      	movs	r3, #128	@ 0x80
 80020c8:	025b      	lsls	r3, r3, #9
 80020ca:	4013      	ands	r3, r2
 80020cc:	d002      	beq.n	80020d4 <LL_mDelay+0x34>
    {
      tmpDelay --;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	3b01      	subs	r3, #1
 80020d2:	60fb      	str	r3, [r7, #12]
  while (tmpDelay  != 0U)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f3      	bne.n	80020c2 <LL_mDelay+0x22>
    }
  }
}
 80020da:	46c0      	nop			@ (mov r8, r8)
 80020dc:	46c0      	nop			@ (mov r8, r8)
 80020de:	46bd      	mov	sp, r7
 80020e0:	b004      	add	sp, #16
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	e000e010 	.word	0xe000e010

080020e8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80020f0:	4b03      	ldr	r3, [pc, #12]	@ (8002100 <LL_SetSystemCoreClock+0x18>)
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	601a      	str	r2, [r3, #0]
}
 80020f6:	46c0      	nop			@ (mov r8, r8)
 80020f8:	46bd      	mov	sp, r7
 80020fa:	b002      	add	sp, #8
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	46c0      	nop			@ (mov r8, r8)
 8002100:	20000000 	.word	0x20000000

08002104 <LL_I2C_IsActiveFlag_TXIS>:
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	2202      	movs	r2, #2
 8002112:	4013      	ands	r3, r2
 8002114:	2b02      	cmp	r3, #2
 8002116:	d101      	bne.n	800211c <LL_I2C_IsActiveFlag_TXIS+0x18>
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <LL_I2C_IsActiveFlag_TXIS+0x1a>
 800211c:	2300      	movs	r3, #0
}
 800211e:	0018      	movs	r0, r3
 8002120:	46bd      	mov	sp, r7
 8002122:	b002      	add	sp, #8
 8002124:	bd80      	pop	{r7, pc}

08002126 <LL_I2C_IsActiveFlag_STOP>:
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	2220      	movs	r2, #32
 8002134:	4013      	ands	r3, r2
 8002136:	2b20      	cmp	r3, #32
 8002138:	d101      	bne.n	800213e <LL_I2C_IsActiveFlag_STOP+0x18>
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <LL_I2C_IsActiveFlag_STOP+0x1a>
 800213e:	2300      	movs	r3, #0
}
 8002140:	0018      	movs	r0, r3
 8002142:	46bd      	mov	sp, r7
 8002144:	b002      	add	sp, #8
 8002146:	bd80      	pop	{r7, pc}

08002148 <LL_I2C_ClearFlag_STOP>:
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	69db      	ldr	r3, [r3, #28]
 8002154:	2220      	movs	r2, #32
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	61da      	str	r2, [r3, #28]
}
 800215c:	46c0      	nop			@ (mov r8, r8)
 800215e:	46bd      	mov	sp, r7
 8002160:	b002      	add	sp, #8
 8002162:	bd80      	pop	{r7, pc}

08002164 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
 8002170:	603b      	str	r3, [r7, #0]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	059b      	lsls	r3, r3, #22
 8002176:	0d9a      	lsrs	r2, r3, #22
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 8002178:	6879      	ldr	r1, [r7, #4]
 800217a:	2380      	movs	r3, #128	@ 0x80
 800217c:	011b      	lsls	r3, r3, #4
 800217e:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8002180:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	0419      	lsls	r1, r3, #16
 8002186:	23ff      	movs	r3, #255	@ 0xff
 8002188:	041b      	lsls	r3, r3, #16
 800218a:	400b      	ands	r3, r1
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 800218c:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800218e:	6a3b      	ldr	r3, [r7, #32]
 8002190:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8002192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002194:	4313      	orrs	r3, r2
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	085b      	lsrs	r3, r3, #1
 800219a:	617b      	str	r3, [r7, #20]
                             (uint32_t)EndMode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021a2:	0d51      	lsrs	r1, r2, #21
 80021a4:	2280      	movs	r2, #128	@ 0x80
 80021a6:	00d2      	lsls	r2, r2, #3
 80021a8:	400a      	ands	r2, r1
 80021aa:	4906      	ldr	r1, [pc, #24]	@ (80021c4 <LL_I2C_HandleTransfer+0x60>)
 80021ac:	430a      	orrs	r2, r1
 80021ae:	43d2      	mvns	r2, r2
 80021b0:	401a      	ands	r2, r3
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	431a      	orrs	r2, r3
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             tmp);
}
 80021ba:	46c0      	nop			@ (mov r8, r8)
 80021bc:	46bd      	mov	sp, r7
 80021be:	b006      	add	sp, #24
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	46c0      	nop			@ (mov r8, r8)
 80021c4:	03ff7bff 	.word	0x03ff7bff

080021c8 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	000a      	movs	r2, r1
 80021d2:	1cfb      	adds	r3, r7, #3
 80021d4:	701a      	strb	r2, [r3, #0]
  WRITE_REG(I2Cx->TXDR, Data);
 80021d6:	1cfb      	adds	r3, r7, #3
 80021d8:	781a      	ldrb	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021de:	46c0      	nop			@ (mov r8, r8)
 80021e0:	46bd      	mov	sp, r7
 80021e2:	b002      	add	sp, #8
 80021e4:	bd80      	pop	{r7, pc}
	...

080021e8 <I2C_Write>:
 * @param  reg   Register to write to (0x00 for Command, 0x40 for Data).
 * @param  data  Pointer to data buffer.
 * @param  count Number of bytes to send.
 */
static void I2C_Write(uint8_t reg, uint8_t *data, uint16_t count)
{
 80021e8:	b590      	push	{r4, r7, lr}
 80021ea:	b087      	sub	sp, #28
 80021ec:	af02      	add	r7, sp, #8
 80021ee:	6039      	str	r1, [r7, #0]
 80021f0:	0011      	movs	r1, r2
 80021f2:	1dfb      	adds	r3, r7, #7
 80021f4:	1c02      	adds	r2, r0, #0
 80021f6:	701a      	strb	r2, [r3, #0]
 80021f8:	1d3b      	adds	r3, r7, #4
 80021fa:	1c0a      	adds	r2, r1, #0
 80021fc:	801a      	strh	r2, [r3, #0]
    /* 1. Initiate I2C Transfer */
    LL_I2C_HandleTransfer(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, count + 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 80021fe:	1d3b      	adds	r3, r7, #4
 8002200:	881b      	ldrh	r3, [r3, #0]
 8002202:	3301      	adds	r3, #1
 8002204:	001a      	movs	r2, r3
 8002206:	4825      	ldr	r0, [pc, #148]	@ (800229c <I2C_Write+0xb4>)
 8002208:	4b25      	ldr	r3, [pc, #148]	@ (80022a0 <I2C_Write+0xb8>)
 800220a:	9301      	str	r3, [sp, #4]
 800220c:	2380      	movs	r3, #128	@ 0x80
 800220e:	049b      	lsls	r3, r3, #18
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	0013      	movs	r3, r2
 8002214:	2200      	movs	r2, #0
 8002216:	2178      	movs	r1, #120	@ 0x78
 8002218:	f7ff ffa4 	bl	8002164 <LL_I2C_HandleTransfer>

    /* 2. Send Register/Control Byte */
    while(!LL_I2C_IsActiveFlag_TXIS(SSD1306_I2C_PORT));
 800221c:	46c0      	nop			@ (mov r8, r8)
 800221e:	4b1f      	ldr	r3, [pc, #124]	@ (800229c <I2C_Write+0xb4>)
 8002220:	0018      	movs	r0, r3
 8002222:	f7ff ff6f 	bl	8002104 <LL_I2C_IsActiveFlag_TXIS>
 8002226:	1e03      	subs	r3, r0, #0
 8002228:	d0f9      	beq.n	800221e <I2C_Write+0x36>
    LL_I2C_TransmitData8(SSD1306_I2C_PORT, reg);
 800222a:	1dfb      	adds	r3, r7, #7
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <I2C_Write+0xb4>)
 8002230:	0019      	movs	r1, r3
 8002232:	0010      	movs	r0, r2
 8002234:	f7ff ffc8 	bl	80021c8 <LL_I2C_TransmitData8>

    /* 3. Send Data Payload */
    for(uint16_t i=0; i<count; i++) {
 8002238:	230e      	movs	r3, #14
 800223a:	18fb      	adds	r3, r7, r3
 800223c:	2200      	movs	r2, #0
 800223e:	801a      	strh	r2, [r3, #0]
 8002240:	e016      	b.n	8002270 <I2C_Write+0x88>
        while(!LL_I2C_IsActiveFlag_TXIS(SSD1306_I2C_PORT));
 8002242:	46c0      	nop			@ (mov r8, r8)
 8002244:	4b15      	ldr	r3, [pc, #84]	@ (800229c <I2C_Write+0xb4>)
 8002246:	0018      	movs	r0, r3
 8002248:	f7ff ff5c 	bl	8002104 <LL_I2C_IsActiveFlag_TXIS>
 800224c:	1e03      	subs	r3, r0, #0
 800224e:	d0f9      	beq.n	8002244 <I2C_Write+0x5c>
        LL_I2C_TransmitData8(SSD1306_I2C_PORT, data[i]);
 8002250:	240e      	movs	r4, #14
 8002252:	193b      	adds	r3, r7, r4
 8002254:	881b      	ldrh	r3, [r3, #0]
 8002256:	683a      	ldr	r2, [r7, #0]
 8002258:	18d3      	adds	r3, r2, r3
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	4a0f      	ldr	r2, [pc, #60]	@ (800229c <I2C_Write+0xb4>)
 800225e:	0019      	movs	r1, r3
 8002260:	0010      	movs	r0, r2
 8002262:	f7ff ffb1 	bl	80021c8 <LL_I2C_TransmitData8>
    for(uint16_t i=0; i<count; i++) {
 8002266:	193b      	adds	r3, r7, r4
 8002268:	881a      	ldrh	r2, [r3, #0]
 800226a:	193b      	adds	r3, r7, r4
 800226c:	3201      	adds	r2, #1
 800226e:	801a      	strh	r2, [r3, #0]
 8002270:	230e      	movs	r3, #14
 8002272:	18fa      	adds	r2, r7, r3
 8002274:	1d3b      	adds	r3, r7, #4
 8002276:	8812      	ldrh	r2, [r2, #0]
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	429a      	cmp	r2, r3
 800227c:	d3e1      	bcc.n	8002242 <I2C_Write+0x5a>
    }

    /* 4. Wait for Stop Condition */
    while(!LL_I2C_IsActiveFlag_STOP(SSD1306_I2C_PORT));
 800227e:	46c0      	nop			@ (mov r8, r8)
 8002280:	4b06      	ldr	r3, [pc, #24]	@ (800229c <I2C_Write+0xb4>)
 8002282:	0018      	movs	r0, r3
 8002284:	f7ff ff4f 	bl	8002126 <LL_I2C_IsActiveFlag_STOP>
 8002288:	1e03      	subs	r3, r0, #0
 800228a:	d0f9      	beq.n	8002280 <I2C_Write+0x98>
    LL_I2C_ClearFlag_STOP(SSD1306_I2C_PORT);
 800228c:	4b03      	ldr	r3, [pc, #12]	@ (800229c <I2C_Write+0xb4>)
 800228e:	0018      	movs	r0, r3
 8002290:	f7ff ff5a 	bl	8002148 <LL_I2C_ClearFlag_STOP>
}
 8002294:	46c0      	nop			@ (mov r8, r8)
 8002296:	46bd      	mov	sp, r7
 8002298:	b005      	add	sp, #20
 800229a:	bd90      	pop	{r4, r7, pc}
 800229c:	40005400 	.word	0x40005400
 80022a0:	80002000 	.word	0x80002000

080022a4 <WriteCmd>:

/**
 * @brief  Sends a single command byte to the display.
 * @param  cmd Command byte to send.
 */
static void WriteCmd(uint8_t cmd) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	0002      	movs	r2, r0
 80022ac:	1dfb      	adds	r3, r7, #7
 80022ae:	701a      	strb	r2, [r3, #0]
    I2C_Write(0x00, &cmd, 1);
 80022b0:	1dfb      	adds	r3, r7, #7
 80022b2:	2201      	movs	r2, #1
 80022b4:	0019      	movs	r1, r3
 80022b6:	2000      	movs	r0, #0
 80022b8:	f7ff ff96 	bl	80021e8 <I2C_Write>
}
 80022bc:	46c0      	nop			@ (mov r8, r8)
 80022be:	46bd      	mov	sp, r7
 80022c0:	b002      	add	sp, #8
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <SSD1306_Init>:
/* ========================================================================== */
/* PUBLIC FUNCTIONS                                                           */
/* ========================================================================== */

void SSD1306_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
    LL_mDelay(100);
 80022c8:	2064      	movs	r0, #100	@ 0x64
 80022ca:	f7ff fee9 	bl	80020a0 <LL_mDelay>

    // SSD1306 Initialization Sequence
    WriteCmd(0xAE); // Display Off
 80022ce:	20ae      	movs	r0, #174	@ 0xae
 80022d0:	f7ff ffe8 	bl	80022a4 <WriteCmd>
    WriteCmd(0x20); WriteCmd(0x00); // Memory Addressing Mode: Horizontal
 80022d4:	2020      	movs	r0, #32
 80022d6:	f7ff ffe5 	bl	80022a4 <WriteCmd>
 80022da:	2000      	movs	r0, #0
 80022dc:	f7ff ffe2 	bl	80022a4 <WriteCmd>
    WriteCmd(0xB0); // Page Start Address
 80022e0:	20b0      	movs	r0, #176	@ 0xb0
 80022e2:	f7ff ffdf 	bl	80022a4 <WriteCmd>
    WriteCmd(0xC8); // COM Output Scan Direction
 80022e6:	20c8      	movs	r0, #200	@ 0xc8
 80022e8:	f7ff ffdc 	bl	80022a4 <WriteCmd>
    WriteCmd(0x00); // Set Low Column Address
 80022ec:	2000      	movs	r0, #0
 80022ee:	f7ff ffd9 	bl	80022a4 <WriteCmd>
    WriteCmd(0x10); // Set High Column Address
 80022f2:	2010      	movs	r0, #16
 80022f4:	f7ff ffd6 	bl	80022a4 <WriteCmd>
    WriteCmd(0x40); // Set Start Line
 80022f8:	2040      	movs	r0, #64	@ 0x40
 80022fa:	f7ff ffd3 	bl	80022a4 <WriteCmd>
    WriteCmd(0x81); WriteCmd(0xFF); // Contrast Control
 80022fe:	2081      	movs	r0, #129	@ 0x81
 8002300:	f7ff ffd0 	bl	80022a4 <WriteCmd>
 8002304:	20ff      	movs	r0, #255	@ 0xff
 8002306:	f7ff ffcd 	bl	80022a4 <WriteCmd>
    WriteCmd(0xA1); // Segment Re-map
 800230a:	20a1      	movs	r0, #161	@ 0xa1
 800230c:	f7ff ffca 	bl	80022a4 <WriteCmd>
    WriteCmd(0xA6); // Normal Display
 8002310:	20a6      	movs	r0, #166	@ 0xa6
 8002312:	f7ff ffc7 	bl	80022a4 <WriteCmd>
    WriteCmd(0xA8); WriteCmd(SSD1306_HEIGHT - 1); // Multiplex Ratio
 8002316:	20a8      	movs	r0, #168	@ 0xa8
 8002318:	f7ff ffc4 	bl	80022a4 <WriteCmd>
 800231c:	201f      	movs	r0, #31
 800231e:	f7ff ffc1 	bl	80022a4 <WriteCmd>
    WriteCmd(0xD3); WriteCmd(0x00); // Display Offset
 8002322:	20d3      	movs	r0, #211	@ 0xd3
 8002324:	f7ff ffbe 	bl	80022a4 <WriteCmd>
 8002328:	2000      	movs	r0, #0
 800232a:	f7ff ffbb 	bl	80022a4 <WriteCmd>
    WriteCmd(0xD5); WriteCmd(0xF0); // Display Clock Divide Ratio
 800232e:	20d5      	movs	r0, #213	@ 0xd5
 8002330:	f7ff ffb8 	bl	80022a4 <WriteCmd>
 8002334:	20f0      	movs	r0, #240	@ 0xf0
 8002336:	f7ff ffb5 	bl	80022a4 <WriteCmd>
    WriteCmd(0xD9); WriteCmd(0x22); // Pre-charge Period
 800233a:	20d9      	movs	r0, #217	@ 0xd9
 800233c:	f7ff ffb2 	bl	80022a4 <WriteCmd>
 8002340:	2022      	movs	r0, #34	@ 0x22
 8002342:	f7ff ffaf 	bl	80022a4 <WriteCmd>
    WriteCmd(0xDA); WriteCmd(0x02); // COM Pins Hardware Configuration
 8002346:	20da      	movs	r0, #218	@ 0xda
 8002348:	f7ff ffac 	bl	80022a4 <WriteCmd>
 800234c:	2002      	movs	r0, #2
 800234e:	f7ff ffa9 	bl	80022a4 <WriteCmd>
    WriteCmd(0xDB); WriteCmd(0x20); // VCOMH Deselect Level
 8002352:	20db      	movs	r0, #219	@ 0xdb
 8002354:	f7ff ffa6 	bl	80022a4 <WriteCmd>
 8002358:	2020      	movs	r0, #32
 800235a:	f7ff ffa3 	bl	80022a4 <WriteCmd>
    WriteCmd(0x8D); WriteCmd(0x14); // Charge Pump Setting
 800235e:	208d      	movs	r0, #141	@ 0x8d
 8002360:	f7ff ffa0 	bl	80022a4 <WriteCmd>
 8002364:	2014      	movs	r0, #20
 8002366:	f7ff ff9d 	bl	80022a4 <WriteCmd>
    WriteCmd(0xAF); // Display On
 800236a:	20af      	movs	r0, #175	@ 0xaf
 800236c:	f7ff ff9a 	bl	80022a4 <WriteCmd>

    SSD1306_Clear();
 8002370:	f000 f806 	bl	8002380 <SSD1306_Clear>
    SSD1306_UpdateScreen();
 8002374:	f000 f812 	bl	800239c <SSD1306_UpdateScreen>
}
 8002378:	46c0      	nop			@ (mov r8, r8)
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
	...

08002380 <SSD1306_Clear>:

void SSD1306_Clear(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
    memset(SSD1306_Buffer, 0, sizeof(SSD1306_Buffer));
 8002384:	2380      	movs	r3, #128	@ 0x80
 8002386:	009a      	lsls	r2, r3, #2
 8002388:	4b03      	ldr	r3, [pc, #12]	@ (8002398 <SSD1306_Clear+0x18>)
 800238a:	2100      	movs	r1, #0
 800238c:	0018      	movs	r0, r3
 800238e:	f000 f9ba 	bl	8002706 <memset>
}
 8002392:	46c0      	nop			@ (mov r8, r8)
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20000020 	.word	0x20000020

0800239c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
    // Write buffer to display RAM page by page
    for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 80023a2:	1dfb      	adds	r3, r7, #7
 80023a4:	2200      	movs	r2, #0
 80023a6:	701a      	strb	r2, [r3, #0]
 80023a8:	e01b      	b.n	80023e2 <SSD1306_UpdateScreen+0x46>
        WriteCmd(0xB0 + i); // Set Page Start Address
 80023aa:	1dfb      	adds	r3, r7, #7
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	3b50      	subs	r3, #80	@ 0x50
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	0018      	movs	r0, r3
 80023b4:	f7ff ff76 	bl	80022a4 <WriteCmd>
        WriteCmd(0x00);     // Set Low Column
 80023b8:	2000      	movs	r0, #0
 80023ba:	f7ff ff73 	bl	80022a4 <WriteCmd>
        WriteCmd(0x10);     // Set High Column
 80023be:	2010      	movs	r0, #16
 80023c0:	f7ff ff70 	bl	80022a4 <WriteCmd>

        // 0x40 indicates Data Stream
        I2C_Write(0x40, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH);
 80023c4:	1dfb      	adds	r3, r7, #7
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	01da      	lsls	r2, r3, #7
 80023ca:	4b0a      	ldr	r3, [pc, #40]	@ (80023f4 <SSD1306_UpdateScreen+0x58>)
 80023cc:	18d3      	adds	r3, r2, r3
 80023ce:	2280      	movs	r2, #128	@ 0x80
 80023d0:	0019      	movs	r1, r3
 80023d2:	2040      	movs	r0, #64	@ 0x40
 80023d4:	f7ff ff08 	bl	80021e8 <I2C_Write>
    for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 80023d8:	1dfb      	adds	r3, r7, #7
 80023da:	781a      	ldrb	r2, [r3, #0]
 80023dc:	1dfb      	adds	r3, r7, #7
 80023de:	3201      	adds	r2, #1
 80023e0:	701a      	strb	r2, [r3, #0]
 80023e2:	1dfb      	adds	r3, r7, #7
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d9df      	bls.n	80023aa <SSD1306_UpdateScreen+0xe>
    }
}
 80023ea:	46c0      	nop			@ (mov r8, r8)
 80023ec:	46c0      	nop			@ (mov r8, r8)
 80023ee:	46bd      	mov	sp, r7
 80023f0:	b002      	add	sp, #8
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20000020 	.word	0x20000020

080023f8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 80023f8:	b590      	push	{r4, r7, lr}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	0004      	movs	r4, r0
 8002400:	0008      	movs	r0, r1
 8002402:	0011      	movs	r1, r2
 8002404:	1dfb      	adds	r3, r7, #7
 8002406:	1c22      	adds	r2, r4, #0
 8002408:	701a      	strb	r2, [r3, #0]
 800240a:	1dbb      	adds	r3, r7, #6
 800240c:	1c02      	adds	r2, r0, #0
 800240e:	701a      	strb	r2, [r3, #0]
 8002410:	1d7b      	adds	r3, r7, #5
 8002412:	1c0a      	adds	r2, r1, #0
 8002414:	701a      	strb	r2, [r3, #0]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) return;
 8002416:	1dfb      	adds	r3, r7, #7
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	b25b      	sxtb	r3, r3
 800241c:	2b00      	cmp	r3, #0
 800241e:	db47      	blt.n	80024b0 <SSD1306_DrawPixel+0xb8>
 8002420:	1dbb      	adds	r3, r7, #6
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b1f      	cmp	r3, #31
 8002426:	d843      	bhi.n	80024b0 <SSD1306_DrawPixel+0xb8>

    if (color)
 8002428:	1d7b      	adds	r3, r7, #5
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d01e      	beq.n	800246e <SSD1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8002430:	1dfb      	adds	r3, r7, #7
 8002432:	781a      	ldrb	r2, [r3, #0]
 8002434:	1dbb      	adds	r3, r7, #6
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	08db      	lsrs	r3, r3, #3
 800243a:	b2d8      	uxtb	r0, r3
 800243c:	0003      	movs	r3, r0
 800243e:	01db      	lsls	r3, r3, #7
 8002440:	18d3      	adds	r3, r2, r3
 8002442:	4a1d      	ldr	r2, [pc, #116]	@ (80024b8 <SSD1306_DrawPixel+0xc0>)
 8002444:	5cd3      	ldrb	r3, [r2, r3]
 8002446:	b25a      	sxtb	r2, r3
 8002448:	1dbb      	adds	r3, r7, #6
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2107      	movs	r1, #7
 800244e:	400b      	ands	r3, r1
 8002450:	2101      	movs	r1, #1
 8002452:	4099      	lsls	r1, r3
 8002454:	000b      	movs	r3, r1
 8002456:	b25b      	sxtb	r3, r3
 8002458:	4313      	orrs	r3, r2
 800245a:	b259      	sxtb	r1, r3
 800245c:	1dfb      	adds	r3, r7, #7
 800245e:	781a      	ldrb	r2, [r3, #0]
 8002460:	0003      	movs	r3, r0
 8002462:	01db      	lsls	r3, r3, #7
 8002464:	18d3      	adds	r3, r2, r3
 8002466:	b2c9      	uxtb	r1, r1
 8002468:	4a13      	ldr	r2, [pc, #76]	@ (80024b8 <SSD1306_DrawPixel+0xc0>)
 800246a:	54d1      	strb	r1, [r2, r3]
 800246c:	e021      	b.n	80024b2 <SSD1306_DrawPixel+0xba>
    else
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800246e:	1dfb      	adds	r3, r7, #7
 8002470:	781a      	ldrb	r2, [r3, #0]
 8002472:	1dbb      	adds	r3, r7, #6
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	08db      	lsrs	r3, r3, #3
 8002478:	b2d8      	uxtb	r0, r3
 800247a:	0003      	movs	r3, r0
 800247c:	01db      	lsls	r3, r3, #7
 800247e:	18d3      	adds	r3, r2, r3
 8002480:	4a0d      	ldr	r2, [pc, #52]	@ (80024b8 <SSD1306_DrawPixel+0xc0>)
 8002482:	5cd3      	ldrb	r3, [r2, r3]
 8002484:	b25b      	sxtb	r3, r3
 8002486:	1dba      	adds	r2, r7, #6
 8002488:	7812      	ldrb	r2, [r2, #0]
 800248a:	2107      	movs	r1, #7
 800248c:	400a      	ands	r2, r1
 800248e:	2101      	movs	r1, #1
 8002490:	4091      	lsls	r1, r2
 8002492:	000a      	movs	r2, r1
 8002494:	b252      	sxtb	r2, r2
 8002496:	43d2      	mvns	r2, r2
 8002498:	b252      	sxtb	r2, r2
 800249a:	4013      	ands	r3, r2
 800249c:	b259      	sxtb	r1, r3
 800249e:	1dfb      	adds	r3, r7, #7
 80024a0:	781a      	ldrb	r2, [r3, #0]
 80024a2:	0003      	movs	r3, r0
 80024a4:	01db      	lsls	r3, r3, #7
 80024a6:	18d3      	adds	r3, r2, r3
 80024a8:	b2c9      	uxtb	r1, r1
 80024aa:	4a03      	ldr	r2, [pc, #12]	@ (80024b8 <SSD1306_DrawPixel+0xc0>)
 80024ac:	54d1      	strb	r1, [r2, r3]
 80024ae:	e000      	b.n	80024b2 <SSD1306_DrawPixel+0xba>
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) return;
 80024b0:	46c0      	nop			@ (mov r8, r8)
}
 80024b2:	46bd      	mov	sp, r7
 80024b4:	b003      	add	sp, #12
 80024b6:	bd90      	pop	{r4, r7, pc}
 80024b8:	20000020 	.word	0x20000020

080024bc <SSD1306_DrawChar>:

void SSD1306_DrawChar(uint8_t x, uint8_t y, char c)
{
 80024bc:	b590      	push	{r4, r7, lr}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	0004      	movs	r4, r0
 80024c4:	0008      	movs	r0, r1
 80024c6:	0011      	movs	r1, r2
 80024c8:	1dfb      	adds	r3, r7, #7
 80024ca:	1c22      	adds	r2, r4, #0
 80024cc:	701a      	strb	r2, [r3, #0]
 80024ce:	1dbb      	adds	r3, r7, #6
 80024d0:	1c02      	adds	r2, r0, #0
 80024d2:	701a      	strb	r2, [r3, #0]
 80024d4:	1d7b      	adds	r3, r7, #5
 80024d6:	1c0a      	adds	r2, r1, #0
 80024d8:	701a      	strb	r2, [r3, #0]
    // Check if character is within valid font range (ASCII 32-126 is typical)
    // Our lite font covers limited range, so we fallback to Space for unknown chars.
    if (c < 32 || c > 90) c = 32;
 80024da:	1d7b      	adds	r3, r7, #5
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	2b1f      	cmp	r3, #31
 80024e0:	d903      	bls.n	80024ea <SSD1306_DrawChar+0x2e>
 80024e2:	1d7b      	adds	r3, r7, #5
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	2b5a      	cmp	r3, #90	@ 0x5a
 80024e8:	d902      	bls.n	80024f0 <SSD1306_DrawChar+0x34>
 80024ea:	1d7b      	adds	r3, r7, #5
 80024ec:	2220      	movs	r2, #32
 80024ee:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < 5; i++) { // Font width is 5
 80024f0:	230f      	movs	r3, #15
 80024f2:	18fb      	adds	r3, r7, r3
 80024f4:	2200      	movs	r2, #0
 80024f6:	701a      	strb	r2, [r3, #0]
 80024f8:	e041      	b.n	800257e <SSD1306_DrawChar+0xc2>
        uint8_t line = Font5x7[c - 32][i];
 80024fa:	1d7b      	adds	r3, r7, #5
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	3b20      	subs	r3, #32
 8002500:	001a      	movs	r2, r3
 8002502:	230f      	movs	r3, #15
 8002504:	18fb      	adds	r3, r7, r3
 8002506:	7818      	ldrb	r0, [r3, #0]
 8002508:	230d      	movs	r3, #13
 800250a:	18f9      	adds	r1, r7, r3
 800250c:	4c21      	ldr	r4, [pc, #132]	@ (8002594 <SSD1306_DrawChar+0xd8>)
 800250e:	0013      	movs	r3, r2
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	189b      	adds	r3, r3, r2
 8002514:	18e3      	adds	r3, r4, r3
 8002516:	5c1b      	ldrb	r3, [r3, r0]
 8002518:	700b      	strb	r3, [r1, #0]
        for (uint8_t j = 0; j < 8; j++) {
 800251a:	230e      	movs	r3, #14
 800251c:	18fb      	adds	r3, r7, r3
 800251e:	2200      	movs	r2, #0
 8002520:	701a      	strb	r2, [r3, #0]
 8002522:	e021      	b.n	8002568 <SSD1306_DrawChar+0xac>
            if (line & (1 << j)) SSD1306_DrawPixel(x + i, y + j, 1);
 8002524:	230d      	movs	r3, #13
 8002526:	18fb      	adds	r3, r7, r3
 8002528:	781a      	ldrb	r2, [r3, #0]
 800252a:	210e      	movs	r1, #14
 800252c:	187b      	adds	r3, r7, r1
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	411a      	asrs	r2, r3
 8002532:	0013      	movs	r3, r2
 8002534:	2201      	movs	r2, #1
 8002536:	4013      	ands	r3, r2
 8002538:	d010      	beq.n	800255c <SSD1306_DrawChar+0xa0>
 800253a:	1dfa      	adds	r2, r7, #7
 800253c:	230f      	movs	r3, #15
 800253e:	18fb      	adds	r3, r7, r3
 8002540:	7812      	ldrb	r2, [r2, #0]
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	18d3      	adds	r3, r2, r3
 8002546:	b2d8      	uxtb	r0, r3
 8002548:	1dba      	adds	r2, r7, #6
 800254a:	187b      	adds	r3, r7, r1
 800254c:	7812      	ldrb	r2, [r2, #0]
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	18d3      	adds	r3, r2, r3
 8002552:	b2db      	uxtb	r3, r3
 8002554:	2201      	movs	r2, #1
 8002556:	0019      	movs	r1, r3
 8002558:	f7ff ff4e 	bl	80023f8 <SSD1306_DrawPixel>
        for (uint8_t j = 0; j < 8; j++) {
 800255c:	210e      	movs	r1, #14
 800255e:	187b      	adds	r3, r7, r1
 8002560:	781a      	ldrb	r2, [r3, #0]
 8002562:	187b      	adds	r3, r7, r1
 8002564:	3201      	adds	r2, #1
 8002566:	701a      	strb	r2, [r3, #0]
 8002568:	230e      	movs	r3, #14
 800256a:	18fb      	adds	r3, r7, r3
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	2b07      	cmp	r3, #7
 8002570:	d9d8      	bls.n	8002524 <SSD1306_DrawChar+0x68>
    for (uint8_t i = 0; i < 5; i++) { // Font width is 5
 8002572:	210f      	movs	r1, #15
 8002574:	187b      	adds	r3, r7, r1
 8002576:	781a      	ldrb	r2, [r3, #0]
 8002578:	187b      	adds	r3, r7, r1
 800257a:	3201      	adds	r2, #1
 800257c:	701a      	strb	r2, [r3, #0]
 800257e:	230f      	movs	r3, #15
 8002580:	18fb      	adds	r3, r7, r3
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	2b04      	cmp	r3, #4
 8002586:	d9b8      	bls.n	80024fa <SSD1306_DrawChar+0x3e>
        }
    }
}
 8002588:	46c0      	nop			@ (mov r8, r8)
 800258a:	46c0      	nop			@ (mov r8, r8)
 800258c:	46bd      	mov	sp, r7
 800258e:	b005      	add	sp, #20
 8002590:	bd90      	pop	{r4, r7, pc}
 8002592:	46c0      	nop			@ (mov r8, r8)
 8002594:	08002848 	.word	0x08002848

08002598 <SSD1306_WriteString>:

void SSD1306_WriteString(uint8_t x, uint8_t y, char *str)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	603a      	str	r2, [r7, #0]
 80025a0:	1dfb      	adds	r3, r7, #7
 80025a2:	1c02      	adds	r2, r0, #0
 80025a4:	701a      	strb	r2, [r3, #0]
 80025a6:	1dbb      	adds	r3, r7, #6
 80025a8:	1c0a      	adds	r2, r1, #0
 80025aa:	701a      	strb	r2, [r3, #0]
    while (*str) {
 80025ac:	e014      	b.n	80025d8 <SSD1306_WriteString+0x40>
        SSD1306_DrawChar(x, y, *str);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	781a      	ldrb	r2, [r3, #0]
 80025b2:	1dbb      	adds	r3, r7, #6
 80025b4:	7819      	ldrb	r1, [r3, #0]
 80025b6:	1dfb      	adds	r3, r7, #7
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	0018      	movs	r0, r3
 80025bc:	f7ff ff7e 	bl	80024bc <SSD1306_DrawChar>
        x += 6; // Move cursor: Font width (5) + Spacing (1)
 80025c0:	1dfb      	adds	r3, r7, #7
 80025c2:	1dfa      	adds	r2, r7, #7
 80025c4:	7812      	ldrb	r2, [r2, #0]
 80025c6:	3206      	adds	r2, #6
 80025c8:	701a      	strb	r2, [r3, #0]
        if(x > SSD1306_WIDTH) break; // Clip if out of bounds
 80025ca:	1dfb      	adds	r3, r7, #7
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	2b80      	cmp	r3, #128	@ 0x80
 80025d0:	d807      	bhi.n	80025e2 <SSD1306_WriteString+0x4a>
        str++;
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	3301      	adds	r3, #1
 80025d6:	603b      	str	r3, [r7, #0]
    while (*str) {
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1e6      	bne.n	80025ae <SSD1306_WriteString+0x16>
    }
}
 80025e0:	e000      	b.n	80025e4 <SSD1306_WriteString+0x4c>
        if(x > SSD1306_WIDTH) break; // Clip if out of bounds
 80025e2:	46c0      	nop			@ (mov r8, r8)
}
 80025e4:	46c0      	nop			@ (mov r8, r8)
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b002      	add	sp, #8
 80025ea:	bd80      	pop	{r7, pc}

080025ec <SSD1306_DrawProgressBar>:

void SSD1306_DrawProgressBar(uint8_t percent)
{
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	0002      	movs	r2, r0
 80025f4:	1dfb      	adds	r3, r7, #7
 80025f6:	701a      	strb	r2, [r3, #0]
    if (percent > 100) percent = 100;
 80025f8:	1dfb      	adds	r3, r7, #7
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	2b64      	cmp	r3, #100	@ 0x64
 80025fe:	d902      	bls.n	8002606 <SSD1306_DrawProgressBar+0x1a>
 8002600:	1dfb      	adds	r3, r7, #7
 8002602:	2264      	movs	r2, #100	@ 0x64
 8002604:	701a      	strb	r2, [r3, #0]

    // Calculate filled width based on screen width minus margins
    uint8_t width = (percent * (SSD1306_WIDTH - 4)) / 100;
 8002606:	1dfb      	adds	r3, r7, #7
 8002608:	781a      	ldrb	r2, [r3, #0]
 800260a:	0013      	movs	r3, r2
 800260c:	015b      	lsls	r3, r3, #5
 800260e:	1a9b      	subs	r3, r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	2164      	movs	r1, #100	@ 0x64
 8002614:	0018      	movs	r0, r3
 8002616:	f7fd fdfd 	bl	8000214 <__divsi3>
 800261a:	0003      	movs	r3, r0
 800261c:	001a      	movs	r2, r3
 800261e:	230b      	movs	r3, #11
 8002620:	18fb      	adds	r3, r7, r3
 8002622:	701a      	strb	r2, [r3, #0]

    // Draw Frame (Top and Bottom Lines)
    // Location: y=20 to y=31 (Bottom part of 32px screen)
    for(uint8_t i = 0; i < SSD1306_WIDTH; i++) {
 8002624:	230f      	movs	r3, #15
 8002626:	18fb      	adds	r3, r7, r3
 8002628:	2200      	movs	r2, #0
 800262a:	701a      	strb	r2, [r3, #0]
 800262c:	e014      	b.n	8002658 <SSD1306_DrawProgressBar+0x6c>
        SSD1306_DrawPixel(i, 20, 1); // Top Border
 800262e:	240f      	movs	r4, #15
 8002630:	193b      	adds	r3, r7, r4
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	2201      	movs	r2, #1
 8002636:	2114      	movs	r1, #20
 8002638:	0018      	movs	r0, r3
 800263a:	f7ff fedd 	bl	80023f8 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(i, 31, 1); // Bottom Border
 800263e:	193b      	adds	r3, r7, r4
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2201      	movs	r2, #1
 8002644:	211f      	movs	r1, #31
 8002646:	0018      	movs	r0, r3
 8002648:	f7ff fed6 	bl	80023f8 <SSD1306_DrawPixel>
    for(uint8_t i = 0; i < SSD1306_WIDTH; i++) {
 800264c:	0021      	movs	r1, r4
 800264e:	187b      	adds	r3, r7, r1
 8002650:	781a      	ldrb	r2, [r3, #0]
 8002652:	187b      	adds	r3, r7, r1
 8002654:	3201      	adds	r2, #1
 8002656:	701a      	strb	r2, [r3, #0]
 8002658:	230f      	movs	r3, #15
 800265a:	18fb      	adds	r3, r7, r3
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	b25b      	sxtb	r3, r3
 8002660:	2b00      	cmp	r3, #0
 8002662:	dae4      	bge.n	800262e <SSD1306_DrawProgressBar+0x42>
    }
    // Draw Frame (Left and Right Lines)
    for(uint8_t i = 20; i <= 31; i++) {
 8002664:	230e      	movs	r3, #14
 8002666:	18fb      	adds	r3, r7, r3
 8002668:	2214      	movs	r2, #20
 800266a:	701a      	strb	r2, [r3, #0]
 800266c:	e014      	b.n	8002698 <SSD1306_DrawProgressBar+0xac>
        SSD1306_DrawPixel(0, i, 1);   // Left Border
 800266e:	240e      	movs	r4, #14
 8002670:	193b      	adds	r3, r7, r4
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2201      	movs	r2, #1
 8002676:	0019      	movs	r1, r3
 8002678:	2000      	movs	r0, #0
 800267a:	f7ff febd 	bl	80023f8 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(127, i, 1); // Right Border
 800267e:	193b      	adds	r3, r7, r4
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	2201      	movs	r2, #1
 8002684:	0019      	movs	r1, r3
 8002686:	207f      	movs	r0, #127	@ 0x7f
 8002688:	f7ff feb6 	bl	80023f8 <SSD1306_DrawPixel>
    for(uint8_t i = 20; i <= 31; i++) {
 800268c:	0021      	movs	r1, r4
 800268e:	187b      	adds	r3, r7, r1
 8002690:	781a      	ldrb	r2, [r3, #0]
 8002692:	187b      	adds	r3, r7, r1
 8002694:	3201      	adds	r2, #1
 8002696:	701a      	strb	r2, [r3, #0]
 8002698:	230e      	movs	r3, #14
 800269a:	18fb      	adds	r3, r7, r3
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b1f      	cmp	r3, #31
 80026a0:	d9e5      	bls.n	800266e <SSD1306_DrawProgressBar+0x82>
    }

    // Fill the Bar
    for(uint8_t x = 2; x < 2 + width; x++) {
 80026a2:	230d      	movs	r3, #13
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	2202      	movs	r2, #2
 80026a8:	701a      	strb	r2, [r3, #0]
 80026aa:	e01e      	b.n	80026ea <SSD1306_DrawProgressBar+0xfe>
        for(uint8_t y = 22; y < 30; y++) {
 80026ac:	230c      	movs	r3, #12
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	2216      	movs	r2, #22
 80026b2:	701a      	strb	r2, [r3, #0]
 80026b4:	e00e      	b.n	80026d4 <SSD1306_DrawProgressBar+0xe8>
            SSD1306_DrawPixel(x, y, 1);
 80026b6:	240c      	movs	r4, #12
 80026b8:	193b      	adds	r3, r7, r4
 80026ba:	7819      	ldrb	r1, [r3, #0]
 80026bc:	230d      	movs	r3, #13
 80026be:	18fb      	adds	r3, r7, r3
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	2201      	movs	r2, #1
 80026c4:	0018      	movs	r0, r3
 80026c6:	f7ff fe97 	bl	80023f8 <SSD1306_DrawPixel>
        for(uint8_t y = 22; y < 30; y++) {
 80026ca:	193b      	adds	r3, r7, r4
 80026cc:	781a      	ldrb	r2, [r3, #0]
 80026ce:	193b      	adds	r3, r7, r4
 80026d0:	3201      	adds	r2, #1
 80026d2:	701a      	strb	r2, [r3, #0]
 80026d4:	230c      	movs	r3, #12
 80026d6:	18fb      	adds	r3, r7, r3
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b1d      	cmp	r3, #29
 80026dc:	d9eb      	bls.n	80026b6 <SSD1306_DrawProgressBar+0xca>
    for(uint8_t x = 2; x < 2 + width; x++) {
 80026de:	210d      	movs	r1, #13
 80026e0:	187b      	adds	r3, r7, r1
 80026e2:	781a      	ldrb	r2, [r3, #0]
 80026e4:	187b      	adds	r3, r7, r1
 80026e6:	3201      	adds	r2, #1
 80026e8:	701a      	strb	r2, [r3, #0]
 80026ea:	230b      	movs	r3, #11
 80026ec:	18fb      	adds	r3, r7, r3
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	1c5a      	adds	r2, r3, #1
 80026f2:	230d      	movs	r3, #13
 80026f4:	18fb      	adds	r3, r7, r3
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	dad7      	bge.n	80026ac <SSD1306_DrawProgressBar+0xc0>
        }
    }
}
 80026fc:	46c0      	nop			@ (mov r8, r8)
 80026fe:	46c0      	nop			@ (mov r8, r8)
 8002700:	46bd      	mov	sp, r7
 8002702:	b005      	add	sp, #20
 8002704:	bd90      	pop	{r4, r7, pc}

08002706 <memset>:
 8002706:	0003      	movs	r3, r0
 8002708:	1882      	adds	r2, r0, r2
 800270a:	4293      	cmp	r3, r2
 800270c:	d100      	bne.n	8002710 <memset+0xa>
 800270e:	4770      	bx	lr
 8002710:	7019      	strb	r1, [r3, #0]
 8002712:	3301      	adds	r3, #1
 8002714:	e7f9      	b.n	800270a <memset+0x4>
	...

08002718 <__libc_init_array>:
 8002718:	b570      	push	{r4, r5, r6, lr}
 800271a:	2600      	movs	r6, #0
 800271c:	4c0c      	ldr	r4, [pc, #48]	@ (8002750 <__libc_init_array+0x38>)
 800271e:	4d0d      	ldr	r5, [pc, #52]	@ (8002754 <__libc_init_array+0x3c>)
 8002720:	1b64      	subs	r4, r4, r5
 8002722:	10a4      	asrs	r4, r4, #2
 8002724:	42a6      	cmp	r6, r4
 8002726:	d109      	bne.n	800273c <__libc_init_array+0x24>
 8002728:	2600      	movs	r6, #0
 800272a:	f000 f819 	bl	8002760 <_init>
 800272e:	4c0a      	ldr	r4, [pc, #40]	@ (8002758 <__libc_init_array+0x40>)
 8002730:	4d0a      	ldr	r5, [pc, #40]	@ (800275c <__libc_init_array+0x44>)
 8002732:	1b64      	subs	r4, r4, r5
 8002734:	10a4      	asrs	r4, r4, #2
 8002736:	42a6      	cmp	r6, r4
 8002738:	d105      	bne.n	8002746 <__libc_init_array+0x2e>
 800273a:	bd70      	pop	{r4, r5, r6, pc}
 800273c:	00b3      	lsls	r3, r6, #2
 800273e:	58eb      	ldr	r3, [r5, r3]
 8002740:	4798      	blx	r3
 8002742:	3601      	adds	r6, #1
 8002744:	e7ee      	b.n	8002724 <__libc_init_array+0xc>
 8002746:	00b3      	lsls	r3, r6, #2
 8002748:	58eb      	ldr	r3, [r5, r3]
 800274a:	4798      	blx	r3
 800274c:	3601      	adds	r6, #1
 800274e:	e7f2      	b.n	8002736 <__libc_init_array+0x1e>
 8002750:	08002970 	.word	0x08002970
 8002754:	08002970 	.word	0x08002970
 8002758:	08002974 	.word	0x08002974
 800275c:	08002970 	.word	0x08002970

08002760 <_init>:
 8002760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002762:	46c0      	nop			@ (mov r8, r8)
 8002764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002766:	bc08      	pop	{r3}
 8002768:	469e      	mov	lr, r3
 800276a:	4770      	bx	lr

0800276c <_fini>:
 800276c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800276e:	46c0      	nop			@ (mov r8, r8)
 8002770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002772:	bc08      	pop	{r3}
 8002774:	469e      	mov	lr, r3
 8002776:	4770      	bx	lr
