Warning (10268): Verilog HDL information at UART_Byte_Tx.v(69): always construct contains both blocking and non-blocking assignments File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_tx/UART_Byte_Tx.v Line: 69
Warning (10268): Verilog HDL information at Uart_Byte_Rx.v(130): always construct contains both blocking and non-blocking assignments File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_rx/Uart_Byte_Rx.v Line: 130
Info (10281): Verilog HDL Declaration information at top_file.v(53): object "Tx_Done" differs only in case from object "tx_done" in the same scope File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 53
Info (10281): Verilog HDL Declaration information at top_file.v(116): object "clk125m_o" differs only in case from object "clk125M_o" in the same scope File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 116
Info (10281): Verilog HDL Declaration information at eth_udp_tx_gmii.v(84): object "TX_DATA" differs only in case from object "tx_data" in the same scope File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_tx_gmii.v Line: 84
Warning (10268): Verilog HDL information at ad9226_12bit_to_16bit.v(41): always construct contains both blocking and non-blocking assignments File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/ad9226_12bit_to_16bit.v Line: 41
