INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:42:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.247ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_addr_5_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.420ns period=4.840ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.420ns period=4.840ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.840ns  (clk rise@4.840ns - clk rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.084ns (22.316%)  route 3.773ns (77.684%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.323 - 4.840 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1981, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X48Y106        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_5_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_5_q_reg[0]/Q
                         net (fo=9, routed)           0.484     1.208    lsq3/handshake_lsq_lsq3_core/ldq_addr_5_q[0]
    SLICE_X46Y108        LUT4 (Prop_lut4_I0_O)        0.043     1.251 f  lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_178/O
                         net (fo=1, routed)           0.447     1.699    lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_178_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.043     1.742 r  lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_126/O
                         net (fo=4, routed)           0.410     2.151    lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_126_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.043     2.194 r  lsq3/handshake_lsq_lsq3_core/A_loadEn_INST_0_i_72/O
                         net (fo=6, routed)           0.395     2.589    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_5_3
    SLICE_X43Y98         LUT4 (Prop_lut4_I0_O)        0.043     2.632 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[30]_i_13__0/O
                         net (fo=1, routed)           0.000     2.632    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[30]_i_13__0_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.883 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.883    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[30]_i_6_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.932 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.933    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]_i_10_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     3.037 f  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[30]_i_7__0/O[0]
                         net (fo=1, routed)           0.299     3.335    lsq3/handshake_lsq_lsq3_core/TEMP_49_double_out1[12]
    SLICE_X42Y101        LUT3 (Prop_lut3_I1_O)        0.120     3.455 f  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[29]_i_4__0/O
                         net (fo=33, routed)          0.433     3.888    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[29]_i_4__0_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I5_O)        0.043     3.931 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_7__0/O
                         net (fo=1, routed)           0.172     4.104    lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_7__0_n_0
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.043     4.147 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_3__0/O
                         net (fo=1, routed)           0.224     4.371    lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_3__0_n_0
    SLICE_X37Y107        LUT6 (Prop_lut6_I3_O)        0.043     4.414 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_2__0/O
                         net (fo=2, routed)           0.092     4.507    lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_2__0_n_0
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.043     4.550 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_1__0/O
                         net (fo=33, routed)          0.816     5.365    lsq3/handshake_lsq_lsq3_core/p_25_in
    SLICE_X22Y126        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.840     4.840 r  
                                                      0.000     4.840 r  clk (IN)
                         net (fo=1981, unset)         0.483     5.323    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X22Y126        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[24]/C
                         clock pessimism              0.000     5.323    
                         clock uncertainty           -0.035     5.287    
    SLICE_X22Y126        FDRE (Setup_fdre_C_CE)      -0.169     5.118    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[24]
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                 -0.247    




