int F_1 ( void )\r\n{\r\nF_2 ( & V_1 , L_1 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int\r\nF_3 ( T_1 * V_2 ,\r\nT_2 *\r\nV_3 )\r\n{\r\nT_3 V_4 ;\r\nif ( ( V_2 ) && ( V_2 -> V_5 . V_6 ) ) {\r\nV_3 -> type = V_2 -> V_5 . type ;\r\nV_3 -> V_3 = V_2 -> V_5 . V_3 ;\r\nV_3 -> V_7 = V_2 -> V_5 . V_7 ;\r\nmemset ( V_3 -> V_8 , 0 , sizeof( V_3 -> V_8 ) ) ;\r\nV_4 . V_9 . V_10 = 0 ;\r\nV_4 . V_9 . V_11 = V_12 ;\r\n( * ( V_2 -> V_5 . V_6 ) ) ( ( V_13 * ) & V_4 ) ;\r\nF_4 ( V_3 -> V_8 , V_4 . V_9 . V_8 ,\r\nsizeof( V_3 -> V_8 ) ) ;\r\nV_4 . V_14 . V_10 = 0 ;\r\nV_4 . V_14 . V_11 = V_15 ;\r\nV_4 . V_14 . V_16 = 0 ;\r\n( * ( V_2 -> V_5 . V_6 ) ) ( ( V_13 * ) & V_4 ) ;\r\nV_3 -> V_17 = V_4 . V_14 . V_16 ;\r\n}\r\nreturn ( ( V_2 ) ? 0 : - 1 ) ;\r\n}\r\nvoid F_5 ( int V_18 )\r\n{\r\nstruct V_19 * V_20 ;\r\nT_1 * V_2 ;\r\nF_6 (tmp, &adapter_q) {\r\nV_2 = F_7 ( V_20 , T_1 , V_21 ) ;\r\nif ( V_2 -> V_18 == V_18 ) {\r\nF_8 ( V_20 ) ;\r\nF_9 ( V_2 ) ;\r\nF_10 ( ( L_2 , V_2 -> V_18 ) ) ;\r\nF_11 ( 0 , V_2 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nvoid F_12 ( void )\r\n{\r\nstruct V_19 * V_20 , * V_22 ;\r\nT_1 * V_2 ;\r\nF_13 (tmp, safe, &adapter_q) {\r\nV_2 = F_7 ( V_20 , T_1 , V_21 ) ;\r\nF_8 ( V_20 ) ;\r\nF_9 ( V_2 ) ;\r\nF_10 ( ( L_2 , V_2 -> V_18 ) ) ;\r\nF_11 ( 0 , V_2 ) ;\r\n}\r\nF_14 ( & V_1 , L_1 ) ;\r\n}\r\nint F_15 ( const T_4 * V_5 , int V_18 )\r\n{\r\nT_5 V_23 ;\r\nT_1 * V_2 =\r\n( T_1 * ) F_16 ( 0 ,\r\nsizeof\r\n( T_1 ) ) ;\r\nif ( ! V_2 ) {\r\nreturn ( - 1 ) ;\r\n}\r\nmemset ( V_2 , 0x00 , sizeof( * V_2 ) ) ;\r\nF_17 ( & V_2 -> V_24 ) ;\r\nV_2 -> V_5 = * V_5 ;\r\nV_2 -> V_18 = V_18 ;\r\nF_10 ( ( L_3 ,\r\nV_18 , V_2 -> V_5 . type , V_2 -> V_5 . V_3 , V_2 -> V_5 . V_7 ) ) ;\r\nF_18 ( & V_1 , & V_23 , L_4 ) ;\r\nF_19 ( & V_2 -> V_21 , & V_25 ) ;\r\nF_20 ( & V_1 , & V_23 , L_4 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic T_1 * F_21 ( T_6 V_26 )\r\n{\r\nT_1 * V_2 = NULL ;\r\nstruct V_19 * V_20 ;\r\nF_6 (tmp, &adapter_q) {\r\nV_2 = F_7 ( V_20 , T_1 , V_21 ) ;\r\nF_22 ( ( L_5 , V_26 , V_2 -> V_18 ) ) ;\r\nif ( V_2 -> V_18 == ( int ) V_26 )\r\nbreak;\r\nV_2 = NULL ;\r\n}\r\nreturn ( V_2 ) ;\r\n}\r\nstatic void F_9 ( T_1 * V_2 )\r\n{\r\nstruct V_19 * V_20 , * V_22 ;\r\nT_7 * V_27 ;\r\nF_13 (tmp, safe, &a->entity_q) {\r\nV_27 = F_7 ( V_20 , T_7 , V_21 ) ;\r\nF_8 ( V_20 ) ;\r\nF_23 ( V_27 ) ;\r\nif ( V_27 -> V_28 ) {\r\nF_24 ( V_27 -> V_28 ) ;\r\nF_25 ( V_27 -> V_28 ) ;\r\n}\r\n}\r\nmemset ( & V_2 -> V_5 , 0x00 , sizeof( T_4 ) ) ;\r\n}\r\nstatic void F_23 ( T_7 * V_27 )\r\n{\r\nV_27 -> V_29 = NULL ;\r\nV_27 -> V_30 = 0 ;\r\nV_27 -> V_31 = NULL ;\r\nV_27 -> V_27 . V_32 = 0 ;\r\nV_27 -> V_33 = 0 ;\r\nV_27 -> V_30 |= V_34 ;\r\nV_27 -> V_30 |= V_35 ;\r\nF_26 ( & V_27 -> V_36 ) ;\r\nF_26 ( & V_27 -> V_37 ) ;\r\n}\r\nvoid * F_27 ( T_6 V_18 , void * V_38 )\r\n{\r\nT_7 * V_27 ;\r\nT_1 * V_2 ;\r\nT_5 V_23 ;\r\nif ( ( V_27 = ( T_7 * ) F_16 ( 0 , sizeof( * V_27 ) ) ) ) {\r\nmemset ( V_27 , 0x00 , sizeof( * V_27 ) ) ;\r\nif ( !\r\n( V_27 -> V_28 =\r\nF_16 ( 0 , F_28 () ) ) ) {\r\nF_10 ( ( L_6 , V_27 ) ) ;\r\nF_11 ( 0 , V_27 ) ;\r\nreturn NULL ;\r\n}\r\nmemset ( V_27 -> V_28 , 0x00 , F_28 () ) ;\r\nif ( ( F_29 ( & V_27 -> V_36 , 2048 + 512 , 16 ) ) ) {\r\nF_11 ( 0 , V_27 -> V_28 ) ;\r\nF_11 ( 0 , V_27 ) ;\r\nreturn NULL ;\r\n}\r\nif ( ( F_29 ( & V_27 -> V_37 , sizeof( V_39 ) , 2 ) ) ) {\r\nF_26 ( & V_27 -> V_36 ) ;\r\nF_11 ( 0 , V_27 -> V_28 ) ;\r\nF_11 ( 0 , V_27 ) ;\r\nreturn NULL ;\r\n}\r\nF_18 ( & V_1 , & V_23 , L_7 ) ;\r\nif ( ! ( V_2 = F_21 ( V_18 ) ) ) {\r\nF_20 ( & V_1 , & V_23 , L_7 ) ;\r\nF_10 ( ( L_8 , V_18 ) ) ;\r\nF_23 ( V_27 ) ;\r\nF_11 ( 0 , V_27 -> V_28 ) ;\r\nF_11 ( 0 , V_27 ) ;\r\nreturn NULL ;\r\n}\r\nV_27 -> V_29 = V_38 ;\r\nV_27 -> V_31 = V_2 ;\r\nF_19 ( & V_27 -> V_21 , & V_2 -> V_24 ) ;\r\nF_20 ( & V_1 , & V_23 , L_7 ) ;\r\nF_10 ( ( L_9 , V_18 , V_27 ) ) ;\r\n}\r\nreturn ( V_27 ) ;\r\n}\r\nint F_30 ( int V_18 , void * V_40 )\r\n{\r\nT_7 * V_27 ;\r\nT_1 * V_2 ;\r\nT_5 V_23 ;\r\nif ( ! ( V_27 = ( T_7 * ) V_40 ) )\r\nreturn ( - 1 ) ;\r\nF_18 ( & V_1 , & V_23 , L_10 ) ;\r\nif ( ( V_2 = V_27 -> V_31 ) ) {\r\nF_8 ( & V_27 -> V_21 ) ;\r\n}\r\nF_20 ( & V_1 , & V_23 , L_10 ) ;\r\nF_31 ( V_40 ) ;\r\nF_23 ( V_27 ) ;\r\nF_11 ( 0 , V_27 -> V_28 ) ;\r\nmemset ( V_27 , 0x00 , sizeof( * V_27 ) ) ;\r\nF_10 ( ( L_11 , V_18 , V_27 ) ) ;\r\nF_11 ( 0 , V_27 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nint F_32 ( void * V_40 ,\r\nvoid * V_41 ,\r\nvoid * V_42 ,\r\nint V_43 , T_8 V_44 )\r\n{\r\nT_7 * V_27 ;\r\nT_1 * V_2 ;\r\nconst void * V_36 ;\r\nint V_45 , V_46 = 0 ;\r\nT_9 * V_47 ;\r\nT_5 V_23 ;\r\nF_18 ( & V_1 , & V_23 , L_12 ) ;\r\nV_27 = ( T_7 * ) V_40 ;\r\nif ( ! V_27 || ( ! ( V_2 = V_27 -> V_31 ) ) ||\r\n( V_27 -> V_30 & V_35 ) ||\r\n( V_27 -> V_30 & V_34 ) ||\r\n( V_2 -> V_30 & V_48 ) ) {\r\nF_20 ( & V_1 , & V_23 , L_12 ) ;\r\nF_33 ((L_13, e))\r\nreturn ( - 1 ) ;\r\n}\r\nF_22 ( ( L_14 , V_2 -> V_18 , V_27 , V_43 ) ) ;\r\nV_36 = F_34 ( & V_27 -> V_37 ) ;\r\nV_47 = & V_27 -> V_37 ;\r\nif ( ! V_36 ) {\r\nif ( ! ( V_27 -> V_30 & V_49 ) ) {\r\nF_22 ( ( L_15 , V_2 -> V_18 , V_27 ) ) ;\r\nV_36 = F_34 ( & V_27 -> V_36 ) ;\r\nV_47 = & V_27 -> V_36 ;\r\n}\r\n} else {\r\nV_27 -> V_30 &= ~ V_49 ;\r\nF_22 ( ( L_16 , V_2 -> V_18 , V_27 ) ) ;\r\n}\r\nif ( V_36 ) {\r\nif ( ( V_45 = F_35 ( V_47 ) ) >\r\nV_43 ) {\r\nF_33 ( ( L_17 ,\r\nV_2 -> V_18 , V_27 , V_46 ) ) ;\r\nF_20 ( & V_1 , & V_23 ,\r\nL_12 ) ;\r\nreturn ( - 2 ) ;\r\n}\r\nif ( ( V_46 = (* V_44) ( V_41 , V_42 , V_36 , V_45 ) ) >= 0 ) {\r\nF_36 ( V_47 ) ;\r\n}\r\n}\r\nF_22 ( ( L_18 , V_2 -> V_18 , V_27 , V_46 ) ) ;\r\nF_20 ( & V_1 , & V_23 , L_12 ) ;\r\nreturn ( V_46 ) ;\r\n}\r\nint F_37 ( void * V_40 ,\r\nvoid * V_41 ,\r\nconst void * V_50 ,\r\nint V_45 , T_10 V_44 )\r\n{\r\nT_7 * V_27 ;\r\nT_1 * V_2 ;\r\nT_11 * V_51 ;\r\nvoid * V_36 ;\r\nint V_46 = 0 ;\r\nT_5 V_23 ;\r\nF_18 ( & V_1 , & V_23 , L_19 ) ;\r\nV_27 = ( T_7 * ) V_40 ;\r\nif ( ! V_27 || ( ! ( V_2 = V_27 -> V_31 ) ) ||\r\n( V_27 -> V_30 & V_35 ) ||\r\n( V_27 -> V_30 & V_34 ) ||\r\n( V_2 -> V_30 & V_48 ) ) {\r\nF_20 ( & V_1 , & V_23 , L_19 ) ;\r\nF_33 ((L_20, e))\r\nreturn ( - 1 ) ;\r\n}\r\nF_22 ( ( L_21 , V_2 -> V_18 , V_27 , V_45 ) ) ;\r\nif ( ( V_45 < sizeof( * V_51 ) ) || ( V_45 > sizeof( V_27 -> V_52 ) ) ) {\r\nF_20 ( & V_1 , & V_23 , L_19 ) ;\r\nreturn ( - 2 ) ;\r\n}\r\nif ( V_27 -> V_30 & V_49 ) {\r\nF_33 ( ( L_22 , V_2 -> V_18 , V_27 ) ) ;\r\nF_20 ( & V_1 , & V_23 , L_19 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nif ( ( V_46 = (* V_44) ( V_41 , V_27 -> V_52 , V_50 , V_45 ) ) < 0 ) {\r\nF_22 ( ( L_23 , V_2 -> V_18 ,\r\nV_27 , V_46 ) ) ;\r\nF_20 ( & V_1 , & V_23 , L_19 ) ;\r\nreturn ( V_46 ) ;\r\n}\r\nV_51 = ( T_11 * ) & V_27 -> V_52 [ 0 ] ;\r\nswitch ( V_51 -> type ) {\r\ncase V_53 : {\r\nF_10 ( ( L_24 , V_2 -> V_18 ) ) ;\r\nif ( ! ( V_36 =\r\nF_38 ( & V_27 -> V_36 ) ) ) {\r\nF_33 ( ( L_25 ,\r\nV_2 -> V_18 ) ) ;\r\nF_20 ( & V_1 ,\r\n& V_23 ,\r\nL_19 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nF_3 ( V_2 , & ( ( ( V_39\r\n* ) V_36 ) -> V_54 . V_3 ) ) ;\r\n( ( V_39 * ) V_36 ) -> type =\r\nV_55 ;\r\n( ( V_39 * ) V_36 ) -> V_56 = 0 ;\r\nF_39 ( & V_27 -> V_36 ,\r\nsizeof( V_39 ) ) ;\r\nF_20 ( & V_1 , & V_23 , L_19 ) ;\r\nF_24 ( V_27 -> V_28 ) ;\r\n}\r\nbreak;\r\ncase V_57 :\r\ncase V_58 :\r\ncase V_59 :\r\ncase V_60 :\r\nF_22 ( ( L_26 , V_2 -> V_18 ,\r\nV_51 -> V_10 , V_51 -> V_61 ,\r\nV_51 -> type & V_62 ) ) ;\r\nswitch ( F_40 ( V_27 , V_51 ) ) {\r\ncase - 1 :\r\nF_20 ( & V_1 , & V_23 , L_19 ) ;\r\nreturn ( - 1 ) ;\r\ncase - 2 :\r\nF_20 ( & V_1 , & V_23 , L_19 ) ;\r\nF_24 ( V_27 -> V_28 ) ;\r\nbreak;\r\ndefault:\r\nF_20 ( & V_1 , & V_23 , L_19 ) ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nF_20 ( & V_1 , & V_23 , L_19 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nF_22 ( ( L_27 , V_2 -> V_18 , V_27 , V_46 ) ) ;\r\nreturn ( V_46 ) ;\r\n}\r\nstatic void F_41 ( V_13 * V_40 )\r\n{\r\nT_7 * V_27 = F_42 ( V_40 ,\r\nT_7 ,\r\nV_27 ) ;\r\nT_5 V_23 ;\r\nint V_63 = 0 ;\r\nF_18 ( & V_1 , & V_23 , L_28 ) ;\r\nif ( V_27 -> V_27 . V_64 == 255 ) {\r\nif ( ! ( V_27 -> V_30 & V_35 ) ) {\r\nF_31 ( V_27 ) ;\r\n}\r\nif ( ( V_63 = F_43 ( V_27 , V_27 -> V_27 . V_11 ) ) ) {\r\nif ( V_27 -> V_33 ) {\r\nV_27 -> V_33 -- ;\r\n}\r\n}\r\nV_27 -> V_27 . V_11 = 0 ;\r\nF_20 ( & V_1 , & V_23 , L_28 ) ;\r\nif ( V_63 ) {\r\nF_24 ( V_27 -> V_28 ) ;\r\nF_25 ( V_27 -> V_28 ) ;\r\n}\r\n} else {\r\nif ( V_27 -> V_30 & V_35 ) {\r\nV_27 -> V_27 . V_65 = 0 ;\r\nV_27 -> V_27 . V_66 = 2 ;\r\n} else {\r\nV_63 = F_44 ( V_27 , V_27 -> V_27 . V_67 ) ;\r\n}\r\nV_27 -> V_27 . V_67 = 0 ;\r\nF_20 ( & V_1 , & V_23 , L_28 ) ;\r\nif ( V_63 ) {\r\nF_24 ( V_27 -> V_28 ) ;\r\n}\r\n}\r\n}\r\nstatic int F_40 ( T_7 * V_27 ,\r\nconst T_11 * V_51 )\r\n{\r\nint V_68 = 0 ;\r\nT_12 V_10 = ( T_12 ) V_51 -> V_10 ;\r\nT_6 type = V_51 -> type & V_62 ;\r\nif ( ! V_27 -> V_27 . V_32 || ! V_27 -> V_27 . V_69 ) {\r\nif ( V_10 != V_70 ) {\r\nF_33 ( ( L_29 ,\r\nV_27 -> V_31 -> V_18 , V_27 ) ) ;\r\nreturn ( - 1 ) ;\r\n} else {\r\nswitch ( type ) {\r\ncase V_71 :\r\nV_27 -> V_27 . V_32 = V_72 ;\r\nF_22 ( ( L_30 ,\r\nV_27 -> V_31 -> V_18 , V_27 ) ) ;\r\nbreak;\r\ncase V_73 :\r\nV_27 -> V_27 . V_32 = V_74 ;\r\nF_22 ( ( L_31 ,\r\nV_27 -> V_31 -> V_18 , V_27 ) ) ;\r\nbreak;\r\ncase V_75 :\r\nV_27 -> V_27 . V_32 = V_76 ;\r\nF_22 ( ( L_32 ,\r\nV_27 -> V_31 -> V_18 , V_27 ) ) ;\r\nbreak;\r\ndefault:\r\nF_33 ( ( L_33 ,\r\nV_27 -> V_31 -> V_18 , V_27 ,\r\ntype ) ) ;\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nV_27 -> V_27 . V_77 = 1 ;\r\nV_27 -> V_27 . V_65 = 1 ;\r\nV_27 -> V_27 . V_69 = F_41 ;\r\nV_27 -> V_27 . V_78 = & V_27 -> V_79 ;\r\nV_27 -> V_27 . V_80 = & V_27 -> V_81 ;\r\nV_68 = 1 ;\r\n}\r\nV_27 -> V_30 |= V_49 ;\r\nV_27 -> V_27 . V_10 = V_10 ;\r\nV_27 -> V_27 . V_61 = ( T_12 ) V_51 -> V_61 ;\r\nV_27 -> V_27 . V_78 -> V_82 = ( V_83 ) V_51 -> V_56 ;\r\nV_27 -> V_27 . V_78 -> V_84 = ( T_12 * ) & V_51 [ 1 ] ;\r\nF_22 ( ( L_34 ,\r\nV_27 -> V_31 -> V_18 , V_27 , V_27 -> V_27 . V_32 , V_27 -> V_27 . V_10 ,\r\nV_27 -> V_27 . V_61 , V_27 -> V_27 . V_78 -> V_82 ) ) ;\r\nV_27 -> V_33 ++ ;\r\nif ( V_27 -> V_31 && V_27 -> V_31 -> V_5 . V_6 ) {\r\nF_45 ( V_27 ) ;\r\n( * ( V_27 -> V_31 -> V_5 . V_6 ) ) ( & V_27 -> V_27 ) ;\r\n}\r\nif ( V_68 ) {\r\nif ( V_27 -> V_27 . V_11 == V_85 ) {\r\nF_33 ( ( L_35 ,\r\nV_27 -> V_31 -> V_18 , V_27 ) ) ;\r\nV_27 -> V_27 . V_32 = 0 ;\r\nV_27 -> V_27 . V_61 = 0 ;\r\nV_27 -> V_27 . V_86 = 0 ;\r\nV_27 -> V_27 . V_67 = 0 ;\r\nV_27 -> V_27 . V_87 = 0 ;\r\nV_27 -> V_27 . V_77 = 0 ;\r\nV_27 -> V_27 . V_65 = 0 ;\r\nV_27 -> V_27 . V_69 = NULL ;\r\nV_27 -> V_27 . V_78 = NULL ;\r\nV_27 -> V_27 . V_80 = NULL ;\r\nF_46 ( V_27 , V_88 | V_85 ) ;\r\nreturn ( - 2 ) ;\r\n} else {\r\nV_27 -> V_30 |= V_89 ;\r\n}\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic int F_43 ( T_7 * V_27 , T_12 V_37 )\r\n{\r\nF_22 ( ( L_36 ,\r\nV_27 -> V_31 -> V_18 , V_27 , V_27 -> V_27 . V_32 , V_37 , V_27 -> V_27 . V_86 ) ) ;\r\nif ( V_27 -> V_30 & V_89 ) {\r\nV_27 -> V_30 &= ~ V_89 ;\r\nif ( V_37 != V_90 ) {\r\nF_33 ( ( L_37 ,\r\nV_27 -> V_31 -> V_18 , V_27 ) ) ;\r\nV_27 -> V_27 . V_69 = NULL ;\r\nV_27 -> V_27 . V_32 = 0 ;\r\nV_27 -> V_27 . V_10 = 0 ;\r\nV_27 -> V_27 . V_61 = 0 ;\r\nV_27 -> V_27 . V_11 = 0 ;\r\nV_27 -> V_27 . V_86 = 0 ;\r\nV_27 -> V_27 . V_67 = 0 ;\r\nV_27 -> V_27 . V_87 = 0 ;\r\nV_27 -> V_27 . V_78 = NULL ;\r\nV_27 -> V_27 . V_80 = NULL ;\r\nV_27 -> V_27 . V_77 = 0 ;\r\nV_27 -> V_27 . V_65 = 0 ;\r\n}\r\n}\r\nif ( ( V_27 -> V_27 . V_10 == REMOVE ) && V_27 -> V_27 . V_32 && ( V_37 == 0xff ) ) {\r\nF_33 ( ( L_38 ,\r\nV_27 -> V_31 -> V_18 , V_27 ) ) ;\r\nreturn ( 0 ) ;\r\n}\r\nif ( ( V_27 -> V_27 . V_10 == REMOVE ) && ( ! V_27 -> V_27 . V_32 ) ) {\r\nV_27 -> V_27 . V_69 = NULL ;\r\nV_27 -> V_27 . V_32 = 0 ;\r\nV_27 -> V_27 . V_10 = 0 ;\r\nV_27 -> V_27 . V_61 = 0 ;\r\nV_27 -> V_27 . V_11 = 0 ;\r\nV_27 -> V_27 . V_86 = 0 ;\r\nV_27 -> V_27 . V_67 = 0 ;\r\nV_27 -> V_27 . V_87 = 0 ;\r\nV_27 -> V_27 . V_78 = NULL ;\r\nV_27 -> V_27 . V_80 = NULL ;\r\nV_27 -> V_27 . V_77 = 0 ;\r\nV_27 -> V_27 . V_65 = 0 ;\r\nV_27 -> V_33 = 0 ;\r\n}\r\nif ( ( V_27 -> V_27 . V_10 == REMOVE ) && ( V_37 != 0xff ) ) {\r\nF_33 ( ( L_39 ,\r\nV_27 -> V_31 -> V_18 , V_27 ) ) ;\r\n}\r\nF_46 ( V_27 , V_37 ) ;\r\nreturn ( 1 ) ;\r\n}\r\nstatic int F_44 ( T_7 * V_27 , T_12 V_91 )\r\n{\r\nint V_92 = 0 ;\r\nif ( V_27 -> V_27 . V_64 != 0x02 ) {\r\nV_39 * V_93 =\r\n( V_39 * )\r\nF_38 ( & V_27 -> V_36 ) ;\r\nif ( V_93 ) {\r\nV_27 -> V_27 . V_65 = 1 ;\r\nV_27 -> V_27 . V_80 -> V_84 = ( T_12 * ) & V_93 [ 1 ] ;\r\nV_27 -> V_27 . V_80 -> V_82 =\r\n( V_83 ) ( F_47 ( & V_27 -> V_36 ) -\r\nsizeof( * V_93 ) ) ;\r\nF_22 ( ( L_40 ,\r\nV_27 -> V_31 -> V_18 , V_27 , V_27 -> V_27 . V_32 , V_91 ,\r\nV_27 -> V_27 . V_87 , V_27 -> V_27 . V_94 ,\r\nV_27 -> V_27 . V_80 -> V_82 ) ) ;\r\n} else {\r\nF_22 ( ( L_41 ,\r\nV_27 -> V_31 -> V_18 , V_27 , V_27 -> V_27 . V_32 , V_91 ,\r\nV_27 -> V_27 . V_87 ) ) ;\r\nV_27 -> V_27 . V_65 = 0 ;\r\nV_27 -> V_27 . V_66 = 1 ;\r\nV_92 = 1 ;\r\n}\r\n} else {\r\nV_39 * V_93 =\r\n( V_39 * ) ( V_27 -> V_27 . V_80 -> V_84 ) ;\r\nF_22 ( ( L_42 ,\r\nV_27 -> V_31 -> V_18 , V_27 , V_27 -> V_27 . V_32 , V_91 ,\r\nV_27 -> V_27 . V_87 , V_27 -> V_27 . V_80 -> V_82 ) ) ;\r\nV_93 -- ;\r\nV_93 -> type = V_95 ;\r\nV_93 -> V_54 . V_91 . V_67 = V_91 ;\r\nV_93 -> V_54 . V_91 . V_87 = V_27 -> V_27 . V_87 ;\r\nV_93 -> V_56 = V_27 -> V_27 . V_80 -> V_82 ;\r\nF_39 ( & V_27 -> V_36 ,\r\n( int ) ( sizeof( * V_93 ) +\r\nV_27 -> V_27 . V_80 -> V_82 ) ) ;\r\nV_92 = 1 ;\r\n}\r\nif ( ( V_27 -> V_30 & V_49 ) && ! V_27 -> V_37 . V_96 ) {\r\nV_92 = 0 ;\r\n}\r\nreturn ( V_92 ) ;\r\n}\r\nstatic int F_46 ( T_7 * V_27 , T_12 V_37 )\r\n{\r\nV_39 * V_97 ;\r\nif ( ! ( V_97 =\r\n( V_39 * ) F_38 ( & V_27 -> V_37 ) ) )\r\n{\r\nF_33 ( ( L_43 ,\r\nV_27 -> V_31 -> V_18 , V_27 , V_37 ) ) ;\r\nV_27 -> V_30 &= ~ V_49 ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_97 -> type = V_98 ;\r\nV_97 -> V_54 . V_37 . V_11 = V_37 ;\r\nV_97 -> V_54 . V_37 . V_86 = V_27 -> V_27 . V_86 ;\r\nV_97 -> V_56 = 0 ;\r\nF_39 ( & V_27 -> V_37 , sizeof( * V_97 ) ) ;\r\nreturn ( 0 ) ;\r\n}\r\nint F_48 ( void * V_40 , void * V_41 )\r\n{\r\nT_7 * V_27 ;\r\nT_1 * V_2 ;\r\nT_5 V_23 ;\r\nint V_46 ;\r\nif ( ! V_40 )\r\nreturn ( - 1 ) ;\r\nF_18 ( & V_1 , & V_23 , L_44 ) ;\r\nV_27 = ( T_7 * ) V_40 ;\r\nV_2 = V_27 -> V_31 ;\r\nif ( ( ! V_2 ) || ( V_2 -> V_30 & V_48 ) ) {\r\nF_20 ( & V_1 , & V_23 , L_44 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nif ( V_27 -> V_30 & V_34 ) {\r\nF_20 ( & V_1 , & V_23 , L_44 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_46 = V_27 -> V_37 . V_96 + V_27 -> V_36 . V_96 ;\r\nif ( ( V_27 -> V_30 & V_49 ) && ! V_27 -> V_37 . V_96 ) {\r\nV_46 = 0 ;\r\n}\r\nF_20 ( & V_1 , & V_23 , L_44 ) ;\r\nreturn ( V_46 ) ;\r\n}\r\nvoid * F_49 ( void * V_40 )\r\n{\r\nreturn ( ( ( T_7 * ) V_40 ) -> V_28 ) ;\r\n}\r\nint F_50 ( void * V_40 )\r\n{\r\nT_7 * V_27 ;\r\nT_1 * V_2 ;\r\nint V_46 ;\r\nT_5 V_23 ;\r\nF_18 ( & V_1 , & V_23 , L_45 ) ;\r\nV_27 = ( T_7 * ) V_40 ;\r\nif ( ! V_27 || ( ! ( V_2 = V_27 -> V_31 ) ) ||\r\n( V_27 -> V_30 & V_34 ) ||\r\n( V_2 -> V_30 & V_48 ) ) {\r\nF_20 ( & V_1 , & V_23 , L_45 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nV_27 -> V_30 |= V_35 ;\r\nV_46 = ( V_27 -> V_27 . V_32 || V_27 -> V_33\r\n|| ( V_27 -> V_30 & V_89 ) ) ;\r\nF_22 ((L_46, e->e.Id, e->rc_count,\r\ne->status))\r\nF_20 ( & V_1 , & V_23 , L_45 ) ;\r\nreturn ( V_46 ) ;\r\n}\r\nint F_51 ( void * V_40 )\r\n{\r\nT_7 * V_27 ;\r\nT_1 * V_2 ;\r\nT_5 V_23 ;\r\nF_18 ( & V_1 , & V_23 , L_47 ) ;\r\nV_27 = ( T_7 * ) V_40 ;\r\nif ( ! V_27 || ( ! ( V_2 = V_27 -> V_31 ) ) ||\r\n( V_27 -> V_30 & V_34 ) ||\r\n( V_2 -> V_30 & V_48 ) ) {\r\nF_20 ( & V_1 , & V_23 , L_47 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nif ( V_27 -> V_33 ) {\r\nF_20 ( & V_1 , & V_23 , L_47 ) ;\r\nreturn ( 1 ) ;\r\n}\r\nif ( ! V_27 -> V_27 . V_32 ) {\r\nF_20 ( & V_1 , & V_23 , L_47 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nV_27 -> V_27 . V_10 = REMOVE ;\r\nV_27 -> V_27 . V_61 = 0 ;\r\nV_27 -> V_33 ++ ;\r\nF_22 ( ( L_34 ,\r\nV_27 -> V_31 -> V_18 , V_27 , V_27 -> V_27 . V_32 , V_27 -> V_27 . V_10 ,\r\nV_27 -> V_27 . V_61 , V_27 -> V_27 . V_78 -> V_82 ) ) ;\r\nif ( V_2 -> V_5 . V_6 )\r\n( * ( V_2 -> V_5 . V_6 ) ) ( & V_27 -> V_27 ) ;\r\nF_20 ( & V_1 , & V_23 , L_47 ) ;\r\nreturn ( 0 ) ;\r\n}
