{"vcs1":{"timestamp_begin":1728236319.413810975, "rt":26.47, "ut":24.35, "st":1.38}}
{"vcselab":{"timestamp_begin":1728236345.975819764, "rt":5.28, "ut":4.16, "st":0.19}}
{"link":{"timestamp_begin":1728236351.344160174, "rt":0.75, "ut":0.70, "st":0.63}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728236318.569129936}
{"VCS_COMP_START_TIME": 1728236318.569129936}
{"VCS_COMP_END_TIME": 1728237203.667280536}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 698160}}
{"stitch_vcselab": {"peak_mem": 434184}}
