// Seed: 1714928670
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign id_4[-1'b0!=1'b0] = 1 ? id_6 : -1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd31
) (
    input supply1 id_0,
    output wor id_1,
    output uwire _id_2,
    input wor id_3,
    input supply1 id_4
);
  logic [7:0] id_6;
  wire id_7;
  ;
  logic [-1 : id_2] id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_6,
      id_7
  );
  always @(posedge id_6) id_6[-1] <= id_4;
endmodule
