[{"DBLP title": "Separation Logic-Assisted Code Transformations for Efficient High-Level Synthesis.", "DBLP authors": ["Felix Winterstein", "Samuel Bayliss", "George A. Constantinides"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "A Fully Pipelined and Dynamically Composable Architecture of CGRA.", "DBLP authors": ["Jason Cong", "Hui Huang", "Chiyuan Ma", "Bingjun Xiao", "Peipei Zhou"], "year": 2014, "MAG papers": [{"PaperId": 2113263062, "PaperTitle": "a fully pipelined and dynamically composable architecture of cgra", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 59, "Affiliations": {"university of california los angeles": 5.0}}], "source": "ES"}, {"DBLP title": "Reducing Processing Latency with a Heterogeneous FPGA-Processor Framework.", "DBLP authors": ["Jonathon Pendlum", "Miriam Leeser", "Kaushik R. Chowdhury"], "year": 2014, "MAG papers": [{"PaperId": 2163834222, "PaperTitle": "reducing processing latency with a heterogeneous fpga processor framework", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Integrated CUDA-to-FPGA Synthesis with Network-on-Chip.", "DBLP authors": ["Swathi T. Gurumani", "Jacob Tolar", "Yao Chen", "Yun Liang", "Kyle Rupnow", "Deming Chen"], "year": 2014, "MAG papers": [{"PaperId": 2084658232, "PaperTitle": "integrated cuda to fpga synthesis with network on chip", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"peking university": 1.0, "university of illinois at urbana champaign": 2.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "GraphGen: An FPGA Framework for Vertex-Centric Graph Computation.", "DBLP authors": ["Eriko Nurvitadhi", "Gabriel Weisz", "Yu Wang", "Skand Hurkat", "Marie Nguyen", "James C. Hoe", "Jos\u00e9 F. Mart\u00ednez", "Carlos Guestrin"], "year": 2014, "MAG papers": [{"PaperId": 2157534438, "PaperTitle": "graphgen an fpga framework for vertex centric graph computation", "Year": 2014, "CitationCount": 56, "EstimatedCitation": 109, "Affiliations": {"university of washington": 1.0, "cornell university": 2.0, "carnegie mellon university": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A High Memory Bandwidth FPGA Accelerator for Sparse Matrix-Vector Multiplication.", "DBLP authors": ["Jeremy Fowers", "Kalin Ovtcharov", "Karin Strauss", "Eric S. Chung", "Greg Stitt"], "year": 2014, "MAG papers": [{"PaperId": 1969102784, "PaperTitle": "a high memory bandwidth fpga accelerator for sparse matrix vector multiplication", "Year": 2014, "CitationCount": 70, "EstimatedCitation": 100, "Affiliations": {"microsoft": 3.0, "university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "A New Algorithm for Carry-Free Addition of Binary Signed-Digit Numbers.", "DBLP authors": ["Klaus Schneider", "Adrian Willenb\u00fccher"], "year": 2014, "MAG papers": [{"PaperId": 2032402159, "PaperTitle": "a new algorithm for carry free addition of binary signed digit numbers", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kaiserslautern university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "On Hard Adders and Carry Chains in FPGAs.", "DBLP authors": ["Jason Luu", "Conor McCullough", "Sen Wang", "Safeen Huda", "Bo Yan", "Charles Chiasson", "Kenneth B. Kent", "Jason Helge Anderson", "Jonathan Rose", "Vaughn Betz"], "year": 2014, "MAG papers": [{"PaperId": 1990067642, "PaperTitle": "on hard adders and carry chains in fpgas", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of new brunswick": 4.0, "university of toronto": 6.0}}], "source": "ES"}, {"DBLP title": "Breaking Sequential Dependencies in FPGA-Based Sparse LU Factorization.", "DBLP authors": ["Siddhartha", "Nachiket Kapre"], "year": 2014, "MAG papers": [{"PaperId": 2022304554, "PaperTitle": "breaking sequential dependencies in fpga based sparse lu factorization", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "An Efficient Architecture for Floating-Point Eigenvalue Decomposition.", "DBLP authors": ["Xinying Wang", "Joseph Zambreno"], "year": 2014, "MAG papers": [{"PaperId": 1970609343, "PaperTitle": "an efficient architecture for floating point eigenvalue decomposition", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "3D FFTs on a Single FPGA.", "DBLP authors": ["Benjamin Humphries", "Hansen Zhang", "Jiayi Sheng", "Raphael Landaverde", "Martin C. Herbordt"], "year": 2014, "MAG papers": [{"PaperId": 2182577486, "PaperTitle": "3d ffts on a single fpga", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"boston university": 5.0}}], "source": "ES"}, {"DBLP title": "Rapid Post-Map Insertion of Embedded Logic Analyzers for Xilinx FPGAs.", "DBLP authors": ["Brad L. Hutchings", "Jared Keeley"], "year": 2014, "MAG papers": [{"PaperId": 2062513952, "PaperTitle": "rapid post map insertion of embedded logic analyzers for xilinx fpgas", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"brigham young university": 2.0}}], "source": "ES"}, {"DBLP title": "System-Level Retiming and Pipelining.", "DBLP authors": ["Girish Venkataramani", "Yongfeng Gu"], "year": 2014, "MAG papers": [{"PaperId": 2056616949, "PaperTitle": "system level retiming and pipelining", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"mathworks": 2.0}}], "source": "ES"}, {"DBLP title": "GROK-INT: Generating Real On-Chip Knowledge for Interconnect Delays Using Timing Extraction.", "DBLP authors": ["Benjamin Gojman", "Andr\u00e9 DeHon"], "year": 2014, "MAG papers": [{"PaperId": 2036004762, "PaperTitle": "grok int generating real on chip knowledge for interconnect delays using timing extraction", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "Timing Fault Detection in FPGA-Based Circuits.", "DBLP authors": ["Edward A. Stott", "Joshua M. Levine", "Peter Y. K. Cheung", "Nachiket Kapre"], "year": 2014, "MAG papers": [{"PaperId": 2167040116, "PaperTitle": "timing fault detection in fpga based circuits", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"imperial college london": 3.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "FPGAs in the Cloud: Booting Virtualized Hardware Accelerators with OpenStack.", "DBLP authors": ["Stuart Byma", "J. Gregory Steffan", "Hadi Bannazadeh", "Alberto Leon-Garcia", "Paul Chow"], "year": 2014, "MAG papers": [{"PaperId": 2043542037, "PaperTitle": "fpgas in the cloud booting virtualized hardware accelerators with openstack", "Year": 2014, "CitationCount": 136, "EstimatedCitation": 239, "Affiliations": {"university of toronto": 5.0}}], "source": "ES"}, {"DBLP title": "LEAP Shared Memories: Automating the Construction of FPGA Coherent Memories.", "DBLP authors": ["Hsin-Jung Yang", "Kermin Fleming", "Michael Adler", "Joel S. Emer"], "year": 2014, "MAG papers": [{"PaperId": 1999489580, "PaperTitle": "leap shared memories automating the construction of fpga coherent memories", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"massachusetts institute of technology": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Performance Comparison between Multi-FPGA Prototyping Platforms: Hardwired Off-the-Shelf, Cabling, and Custom.", "DBLP authors": ["Qingshan Tang", "Matthieu Tuna", "Habib Mehrez"], "year": 2014, "MAG papers": [{"PaperId": 1979246114, "PaperTitle": "performance comparison between multi fpga prototyping platforms hardwired off the shelf cabling and custom", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fast, Power-Efficient Biophotonic Simulations for Cancer Treatment Using FPGAs.", "DBLP authors": ["Jeffrey Cassidy", "Lothar Lilge", "Vaughn Betz"], "year": 2014, "MAG papers": [{"PaperId": 2015897126, "PaperTitle": "fast power efficient biophotonic simulations for cancer treatment using fpgas", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of toronto": 2.0, "princess margaret cancer centre": 1.0}}], "source": "ES"}, {"DBLP title": "SMCGen: Generating Reconfigurable Design for Sequential Monte Carlo Applications.", "DBLP authors": ["Thomas C. P. Chau", "Maciej Kurek", "James Stanley Targett", "Jake Humphrey", "Georgios Skouroupathis", "Alison Eele", "Jan M. Maciejowski", "Benjamin Cope", "Kathryn Cobden", "Philip Heng Wai Leong", "Peter Y. K. Cheung", "Wayne Luk"], "year": 2014, "MAG papers": [{"PaperId": 2095175936, "PaperTitle": "smcgen generating reconfigurable design for sequential monte carlo applications", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"imperial college london": 9.0, "university of sydney": 1.0, "university of cambridge": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA Gaussian Random Number Generators with Guaranteed Statistical Accuracy.", "DBLP authors": ["David B. Thomas"], "year": 2014, "MAG papers": [{"PaperId": 2039858776, "PaperTitle": "fpga gaussian random number generators with guaranteed statistical accuracy", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA Implementation of EM Algorithm for 3D CT Reconstruction.", "DBLP authors": ["Young Kyu Choi", "Jason Cong", "Di Wu"], "year": 2014, "MAG papers": [{"PaperId": 2056045266, "PaperTitle": "fpga implementation of em algorithm for 3d ct reconstruction", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "A Scalable Multi-engine Xpress9 Compressor with Asynchronous Data Transfer.", "DBLP authors": ["Joo-Young Kim", "Scott Hauck", "Doug Burger"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "FPGA Accelerated Online Boosting for Multi-target Tracking.", "DBLP authors": ["Matthew Jacobsen", "Pingfan Meng", "Siddarth Sampangi", "Ryan Kastner"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Speeding Up FPGA Placement: Parallel Algorithms and Methods.", "DBLP authors": ["Matthew An", "J. Gregory Steffan", "Vaughn Betz"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Floorplanning for Partially-Reconfigurable FPGA Systems via Mixed-Integer Linear Programming.", "DBLP authors": ["Marco Rabozzi", "John Lillis", "Marco D. Santambrogio"], "year": 2014, "MAG papers": [{"PaperId": 2005730042, "PaperTitle": "floorplanning for partially reconfigurable fpga systems via mixed integer linear programming", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of illinois at chicago": 1.0}}], "source": "ES"}, {"DBLP title": "A Grammar Induction Method for Clustering of Operations in Complex FPGA Designs.", "DBLP authors": ["Muhsen Owaida", "Christos D. Antonopoulos", "Nikolaos Bellas"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Automated Partial Reconfiguration Design for Adaptive Systems with CoPR for Zynq.", "DBLP authors": ["Kizheppatt Vipin", "Suhaib A. Fahmy"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "MixFX-SCORE: Heterogeneous Fixed-Point Compilation of Dataflow Computations.", "DBLP authors": ["Deheng Ye", "Nachiket Kapre"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Automating Optimization of Reconfigurable Designs.", "DBLP authors": ["Maciej Kurek", "Tobias Becker", "Thomas C. P. Chau", "Wayne Luk"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Kung Fu Data Energy - Minimizing Communication Energy in FPGA Computations.", "DBLP authors": ["Edin Kadric", "Kunal Mahajan", "Andr\u00e9 DeHon"], "year": 2014, "MAG papers": [{"PaperId": 1993410355, "PaperTitle": "kung fu data energy minimizing communication energy in fpga computations", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "Reconstructing AES Key Schedules from Decayed Memory with FPGAs.", "DBLP authors": ["Heinrich Riebler", "Tobias Kenter", "Christian Plessl", "Christoph Sorge"], "year": 2014, "MAG papers": [{"PaperId": 2024255970, "PaperTitle": "reconstructing aes key schedules from decayed memory with fpgas", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of paderborn": 3.0, "saarland university": 1.0}}], "source": "ES"}, {"DBLP title": "Low Power Reconfigurable Controllers for Wireless Sensor Network Nodes.", "DBLP authors": ["Vivek D. Tovinakere", "Olivier Sentieys", "Steven Derrien", "Christophe Huriaux"], "year": 2014, "MAG papers": [{"PaperId": 2124510114, "PaperTitle": "low power reconfigurable controllers for wireless sensor network nodes", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"french institute for research in computer science and automation": 3.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Energy Reduction through Differential Reliability and Lightweight Checking.", "DBLP authors": ["Edin Kadric", "Kunal Mahajan", "Andr\u00e9 DeHon"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "A Self-Adaptive SEU Mitigation System for FPGAs with an Internal Block RAM Radiation Particle Sensor.", "DBLP authors": ["Rob\u00e9rt Glein", "Bernhard Schmidt", "Florian Rittner", "J\u00fcrgen Teich", "Daniel Ziener"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Look-up Table Design for Deep Sub-threshold through Full-Supply Operation.", "DBLP authors": ["Monther Abusultan", "Sunil P. Khatri"], "year": 2014, "MAG papers": [], "source": null}]