Test case 202

Optimisations:
  Iverilog: 
  Verilator: -fno-dfg -O3
  CXXRTL: -O0
  Xcelium: 
  Verilator_Yosys: -fno-merge-cond -O3
  Verilator_SV2V: -fno-const -O3

Inputs:
  clk = 0
  inj_data0_1755304956858_225 = 0
  inj_data1_1755304956858_180 = 0
  inj_data_in_1755304956867_809 = 0
  inj_in_val_1755304956862_68 = 0
  inj_sel_1755304956858_762 = 0
  rst = 0
  in_d = d6

Mismatched outputs:
  cnt:
    Verilator=0101
    Verilator_Yosys=0101
    Verilator_SV2V=0101
    Iverilog=0101
    CXXRTL=1000
    Xcelium=0101
