Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu/cpu.srcs/sources_1/new/cpu.v:306]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu/cpu.srcs/sources_1/new/cpu.v:307]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [D:/thisyear/cpu_task/cpu/cpu.srcs/sources_1/new/cpu.v:309]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'mem_write_d' [D:/thisyear/cpu_task/cpu/cpu.srcs/sources_1/new/cpu.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu/cpu.srcs/sources_1/new/cpu.v:376]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'mem_write_e' [D:/thisyear/cpu_task/cpu/cpu.srcs/sources_1/new/cpu.v:387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu/cpu.srcs/sources_1/new/cpu.v:390]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'mem_write_e' [D:/thisyear/cpu_task/cpu/cpu.srcs/sources_1/new/cpu.v:409]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'mem_write_m' [D:/thisyear/cpu_task/cpu/cpu.srcs/sources_1/new/cpu.v:420]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
