assign out_assign = (sel_b1 & sel_b2) ? b : a;
always @(posedge clk)
begin
    if (reset)
        out_always <= 1'b0;
    else
        out_always <= (sel_b1 & sel_b2) ? b : a;
end