

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:42:25 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.574 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i192 %x_V_read to i12" [firmware/myproject.cpp:50]   --->   Operation 5 'trunc' 'trunc_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 6 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %tmp_1 to i20" [firmware/myproject.cpp:51]   --->   Operation 7 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %tmp_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 9 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %trunc_ln1117 to i20" [firmware/myproject.cpp:50]   --->   Operation 10 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i20 %sext_ln1192, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 11 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i24 %sext_ln1117, %sext_ln1117" [firmware/myproject.cpp:50]   --->   Operation 13 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %p_Val2_5 to i24" [firmware/myproject.cpp:51]   --->   Operation 14 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i12 %p_Val2_5 to i25" [firmware/myproject.cpp:51]   --->   Operation 15 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:51]   --->   Operation 16 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_14 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_Val2_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 17 'bitconcatenate' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i13 %r_V_14 to i25" [firmware/myproject.cpp:51]   --->   Operation 18 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul i25 %sext_ln1118_4, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 19 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i25 %r_V_15 to i24" [firmware/myproject.cpp:51]   --->   Operation 20 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i24 %sext_ln1118_3, %sext_ln1118_3" [firmware/myproject.cpp:51]   --->   Operation 21 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i25 %r_V_15 to i20" [firmware/myproject.cpp:51]   --->   Operation 22 'trunc' 'trunc_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:52]   --->   Operation 23 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i12 %tmp_5 to i24" [firmware/myproject.cpp:52]   --->   Operation 24 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i24 %sext_ln1118_8, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 25 'mul' 'r_V_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %tmp_2 to i20" [firmware/myproject.cpp:50]   --->   Operation 27 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%rhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %p_Val2_5, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 28 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i20 %rhs_V to i24" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.83ns)   --->   "%sub_ln1192 = sub i24 %sext_ln1192_2, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 30 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i12 %tmp_1 to i15" [firmware/myproject.cpp:50]   --->   Operation 31 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %tmp_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 32 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192_1 = mul i24 %sext_ln1192_3, %r_V_13" [firmware/myproject.cpp:50]   --->   Operation 33 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i24 %mul_ln1192_1, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 34 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1192 = shl i24 %r_V_13, 4" [firmware/myproject.cpp:50]   --->   Operation 35 'shl' 'shl_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i24 %add_ln1192, %shl_ln1192" [firmware/myproject.cpp:50]   --->   Operation 36 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_18 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_1, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 37 'bitconcatenate' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i14 %r_V_18 to i15" [firmware/myproject.cpp:50]   --->   Operation 38 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%r_V = add i15 %sext_ln700, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 39 'add' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%sext_ln1192_4 = sext i15 %r_V to i20" [firmware/myproject.cpp:50]   --->   Operation 40 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i20 %sext_ln1192_1, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 41 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_2, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 42 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1192_1 = sub i24 %add_ln1192_1, %shl_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 43 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_2 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 44 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i13 %r_V_2 to i20" [firmware/myproject.cpp:50]   --->   Operation 45 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i20 %sext_ln1192_1, %sext_ln1192_6" [firmware/myproject.cpp:50]   --->   Operation 46 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %p_Val2_5 to i15" [firmware/myproject.cpp:51]   --->   Operation 47 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i24 %sext_ln1117, %trunc_ln1192" [firmware/myproject.cpp:51]   --->   Operation 48 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i28 @_ssdm_op_BitConcatenate.i28.i24.i4(i24 %mul_ln1192_4, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 49 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i12 %tmp_4 to i24" [firmware/myproject.cpp:51]   --->   Operation 50 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i24 %sext_ln1192_8, %r_V_4" [firmware/myproject.cpp:51]   --->   Operation 51 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i28 @_ssdm_op_BitConcatenate.i28.i24.i4(i24 %mul_ln1192_5, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 52 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i28 %shl_ln1192_5, %shl_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 53 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %trunc_ln1192_1, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 54 'bitconcatenate' 'shl_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_5 = add i28 %sub_ln1192_3, %shl_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 55 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_5 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_5, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 56 'bitconcatenate' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i14 %r_V_5 to i15" [firmware/myproject.cpp:51]   --->   Operation 57 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i14 %r_V_5 to i20" [firmware/myproject.cpp:51]   --->   Operation 58 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i20 %sext_ln1192, %sext_ln1192_9" [firmware/myproject.cpp:51]   --->   Operation 59 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.76ns)   --->   "%r_V_16 = sub i15 %sext_ln1118_6, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 60 'sub' 'r_V_16' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i15 %r_V_16 to i20" [firmware/myproject.cpp:51]   --->   Operation 61 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i12 %tmp_4 to i20" [firmware/myproject.cpp:51]   --->   Operation 62 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_7 = mul i20 %sext_ln1192_11, %sext_ln1192_10" [firmware/myproject.cpp:51]   --->   Operation 63 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i12 %tmp_5 to i20" [firmware/myproject.cpp:54]   --->   Operation 64 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_6)   --->   "%mul_ln1192_8 = mul i24 %sext_ln1192_8, %r_V_8" [firmware/myproject.cpp:52]   --->   Operation 65 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %p_Val2_5, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 66 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_6 = sub i24 %mul_ln1192_8, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 67 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i20 %sext_ln1192, %sext_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 68 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln1192_9 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_9, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 69 'bitconcatenate' 'shl_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.83ns)   --->   "%sub_ln1192_7 = sub i24 %sub_ln1192_6, %shl_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 70 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_10 = mul i20 %sext_ln1192_1, %sext_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 71 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i12 %tmp_5 to i15" [firmware/myproject.cpp:52]   --->   Operation 72 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_19 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_5, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 73 'bitconcatenate' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %r_V_19 to i15" [firmware/myproject.cpp:52]   --->   Operation 74 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_11)   --->   "%r_V_9 = add i15 %sext_ln1118_9, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 75 'add' 'r_V_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_11)   --->   "%sext_ln1192_14 = sext i15 %r_V_9 to i20" [firmware/myproject.cpp:52]   --->   Operation 76 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_11 = mul i20 %sext_ln1192_12, %sext_ln1192_14" [firmware/myproject.cpp:52]   --->   Operation 77 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i12 %p_Val2_5 to i20" [firmware/myproject.cpp:53]   --->   Operation 78 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_13 = mul i20 %sext_ln1192_15, %sext_ln1192_9" [firmware/myproject.cpp:53]   --->   Operation 79 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_14 = mul i20 %sext_ln1192_1, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 80 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_15 = mul i20 %sext_ln1192_11, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 81 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%lhs_V = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %r_V_16, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 82 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.76ns)   --->   "%r_V_20 = sub i15 %sext_ln1118_1, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 83 'sub' 'r_V_20' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i27 %lhs_V to i28" [firmware/myproject.cpp:54]   --->   Operation 84 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %r_V_20, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 85 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i27 %rhs_V_8 to i28" [firmware/myproject.cpp:54]   --->   Operation 86 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.85ns)   --->   "%ret_V_4 = sub i28 %sext_ln703, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 87 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_16)   --->   "%r_V_12 = sub i15 %sext_ln1118_10, %sext_ln1118_9" [firmware/myproject.cpp:54]   --->   Operation 88 'sub' 'r_V_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_16)   --->   "%sext_ln1192_19 = sext i15 %r_V_12 to i20" [firmware/myproject.cpp:54]   --->   Operation 89 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_16 = mul i20 %sext_ln1192_12, %sext_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 90 'mul' 'mul_ln1192_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln1192_14 = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %mul_ln1192_16, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 91 'bitconcatenate' 'shl_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_13 = sub i28 %ret_V_4, %shl_ln1192_14" [firmware/myproject.cpp:54]   --->   Operation 92 'sub' 'sub_ln1192_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i28 -458752, %sub_ln1192_13" [firmware/myproject.cpp:54]   --->   Operation 93 'add' 'ret_V_5' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i28.i32.i32(i28 %ret_V_5, i32 16, i32 27)" [firmware/myproject.cpp:54]   --->   Operation 94 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !133"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !139"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !145"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !151"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !157"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !163"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 101 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 104 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %tmp_1, i11 0)" [firmware/myproject.cpp:50]   --->   Operation 105 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i23 %rhs_V_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 106 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i24 %sub_ln1192_1, %sext_ln1192_5" [firmware/myproject.cpp:50]   --->   Operation 107 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_3, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 108 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_3 = add i24 %add_ln1192_2, %shl_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 109 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %tmp_2, i11 0)" [firmware/myproject.cpp:50]   --->   Operation 110 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i23 %rhs_V_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 111 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i24 %add_ln1192_3, %sext_ln1192_7" [firmware/myproject.cpp:50]   --->   Operation 112 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V = add i24 -45056, %sub_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 113 'add' 'ret_V' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V, i32 12, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 114 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 115 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i13 %r_V_14 to i16" [firmware/myproject.cpp:51]   --->   Operation 116 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %mul_ln1192_6, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 117 'bitconcatenate' 'shl_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_6 = add i28 %add_ln1192_5, %shl_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 118 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1192_8 = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %mul_ln1192_7, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 119 'bitconcatenate' 'shl_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln1192_4 = sub i28 %add_ln1192_6, %shl_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 120 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_5, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 121 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i15 %shl_ln1118_6 to i16" [firmware/myproject.cpp:51]   --->   Operation 122 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.77ns)   --->   "%r_V_17 = sub i16 %sext_ln1118_7, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 123 'sub' 'r_V_17' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %r_V_17, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 124 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_5 = sub i28 %sub_ln1192_4, %rhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 125 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i28 -851968, %sub_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 126 'add' 'ret_V_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i28.i32.i32(i28 %ret_V_1, i32 16, i32 27)" [firmware/myproject.cpp:51]   --->   Operation 127 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 128 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1192_s = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_10, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 129 'bitconcatenate' 'shl_ln1192_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_8 = add i24 %sub_ln1192_7, %shl_ln1192_s" [firmware/myproject.cpp:52]   --->   Operation 130 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i12 %tmp_5 to i16" [firmware/myproject.cpp:52]   --->   Operation 131 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_11, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 132 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1192_8 = sub i24 %add_ln1192_8, %shl_ln1192_1" [firmware/myproject.cpp:52]   --->   Operation 133 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_12 = mul i16 29, %sext_ln1192_13" [firmware/myproject.cpp:52]   --->   Operation 134 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln1192_10 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %mul_ln1192_12, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 135 'bitconcatenate' 'shl_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_9 = add i24 %sub_ln1192_8, %shl_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 136 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i24 -20480, %add_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 137 'add' 'ret_V_2' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_2, i32 12, i32 23)" [firmware/myproject.cpp:52]   --->   Operation 138 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 139 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1192_11 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_13, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 140 'bitconcatenate' 'shl_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.83ns)   --->   "%sub_ln1192_9 = sub i24 0, %shl_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 141 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1192_12 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_14, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 142 'bitconcatenate' 'shl_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_10 = sub i24 %sub_ln1192_9, %shl_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 143 'sub' 'sub_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln1192_13 = call i24 @_ssdm_op_BitConcatenate.i24.i20.i4(i20 %mul_ln1192_15, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 144 'bitconcatenate' 'shl_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_11 = add i24 %sub_ln1192_10, %shl_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 145 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i21 @_ssdm_op_BitConcatenate.i21.i12.i9(i12 %p_Val2_5, i9 0)" [firmware/myproject.cpp:53]   --->   Operation 146 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i21 %rhs_V_5 to i24" [firmware/myproject.cpp:53]   --->   Operation 147 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_12 = add i24 %add_ln1192_11, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 148 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %tmp_1, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 149 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i22 %rhs_V_6 to i24" [firmware/myproject.cpp:53]   --->   Operation 150 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1192_11 = sub i24 %add_ln1192_12, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 151 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %tmp_5, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 152 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i22 %rhs_V_7 to i24" [firmware/myproject.cpp:53]   --->   Operation 153 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_12 = sub i24 %sub_ln1192_11, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 154 'sub' 'sub_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 155 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i24 -32768, %sub_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 155 'add' 'ret_V_3' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_3, i32 12, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 156 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 157 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 158 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 159 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.53ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'mul' operation of DSP[24] ('mul_ln1192', firmware/myproject.cpp:50) [24]  (2.53 ns)

 <State 2>: 3.57ns
The critical path consists of the following:
	'sub' operation ('sub_ln1192', firmware/myproject.cpp:50) [30]  (0.833 ns)
	'add' operation of DSP[35] ('add_ln1192', firmware/myproject.cpp:50) [35]  (2.04 ns)
	'add' operation ('add_ln1192_1', firmware/myproject.cpp:50) [37]  (0 ns)
	'sub' operation ('sub_ln1192_1', firmware/myproject.cpp:50) [44]  (0.703 ns)

 <State 3>: 3.24ns
The critical path consists of the following:
	'mul' operation of DSP[120] ('mul_ln1192_12', firmware/myproject.cpp:52) [120]  (2.53 ns)
	'add' operation ('add_ln1192_9', firmware/myproject.cpp:52) [122]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:52) [123]  (0.703 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
