

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 759f5834b2c37b8947936229d3cb934e  /root/gpgpu-sim_distribution/conv1/vectorAdd
Extracting PTX file and ptxas options    1: vectorAdd.1.sm_30.ptx -arch=sm_30

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/gpgpu-sim_distribution/conv1/vectorAdd
self exe links to: /root/gpgpu-sim_distribution/conv1/vectorAdd
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_distribution/conv1/vectorAdd
Running md5sum using "md5sum /root/gpgpu-sim_distribution/conv1/vectorAdd "
self exe links to: /root/gpgpu-sim_distribution/conv1/vectorAdd
Extracting specific PTX file named vectorAdd.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z13conv2d_kernelPfS_S_ii : hostFun 0x0x55ecd7602a60, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing vectorAdd.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z13conv2d_kernelPfS_S_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file vectorAdd.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from vectorAdd.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z13conv2d_kernelPfS_S_ii' : regs=30, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdee632e78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdee632e70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdee632e68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdee632e64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdee632e60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ecd7602a60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13conv2d_kernelPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13conv2d_kernelPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13conv2d_kernelPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13conv2d_kernelPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13conv2d_kernelPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13conv2d_kernelPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13conv2d_kernelPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (vectorAdd.1.sm_30.ptx:44) @%p1 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378 (vectorAdd.1.sm_30.ptx:167) mad.lo.s32 %r40, %r1, %r15, %r2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f0 (vectorAdd.1.sm_30.ptx:62) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (vectorAdd.1.sm_30.ptx:129) setp.lt.u32%p5, %r16, 4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x100 (vectorAdd.1.sm_30.ptx:65) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (vectorAdd.1.sm_30.ptx:114) add.s32 %r36, %r5, %r43;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x108 (vectorAdd.1.sm_30.ptx:66) bra.uni BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (vectorAdd.1.sm_30.ptx:79) setp.eq.s32%p4, %r31, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x118 (vectorAdd.1.sm_30.ptx:70) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (vectorAdd.1.sm_30.ptx:114) add.s32 %r36, %r5, %r43;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x138 (vectorAdd.1.sm_30.ptx:76) bra.uni BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (vectorAdd.1.sm_30.ptx:129) setp.lt.u32%p5, %r16, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x148 (vectorAdd.1.sm_30.ptx:80) @%p4 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (vectorAdd.1.sm_30.ptx:100) add.s32 %r34, %r5, %r42;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x150 (vectorAdd.1.sm_30.ptx:81) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (vectorAdd.1.sm_30.ptx:88) cvta.to.global.u64 %rd10, %rd7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x160 (vectorAdd.1.sm_30.ptx:85) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (vectorAdd.1.sm_30.ptx:100) add.s32 %r34, %r5, %r42;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x288 (vectorAdd.1.sm_30.ptx:130) @%p5 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360 (vectorAdd.1.sm_30.ptx:162) add.s32 %r41, %r41, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x358 (vectorAdd.1.sm_30.ptx:159) @%p6 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360 (vectorAdd.1.sm_30.ptx:162) add.s32 %r41, %r41, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x370 (vectorAdd.1.sm_30.ptx:164) @%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378 (vectorAdd.1.sm_30.ptx:167) mad.lo.s32 %r40, %r1, %r15, %r2;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13conv2d_kernelPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13conv2d_kernelPfS_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z13conv2d_kernelPfS_S_ii' to stream 0, gridDim= (64,64,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13conv2d_kernelPfS_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z13conv2d_kernelPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9657
gpu_sim_insn = 720896
gpu_ipc =      74.6501
gpu_tot_sim_cycle = 9657
gpu_tot_sim_insn = 720896
gpu_tot_ipc =      74.6501
gpu_tot_issued_cta = 4096
gpu_occupancy = 40.0062% 
gpu_tot_occupancy = 40.0062% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4816
partiton_level_parallism_total  =       1.4816
partiton_level_parallism_util =       4.3214
partiton_level_parallism_util_total  =       4.3214
L2_BW  =      53.6702 GB/Sec
L2_BW_total  =      53.6702 GB/Sec
gpu_total_sim_rate=40049

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1026, Miss = 258, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 988, Miss = 248, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 988, Miss = 257, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1007, Miss = 251, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1026, Miss = 256, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 988, Miss = 250, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 988, Miss = 247, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1026, Miss = 252, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1026, Miss = 258, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 988, Miss = 248, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 988, Miss = 249, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1007, Miss = 256, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 988, Miss = 255, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 969, Miss = 258, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 988, Miss = 251, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1026, Miss = 261, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1007, Miss = 262, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 988, Miss = 255, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1007, Miss = 240, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1007, Miss = 255, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 988, Miss = 261, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 988, Miss = 251, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1007, Miss = 253, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1007, Miss = 258, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1026, Miss = 260, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 988, Miss = 263, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1007, Miss = 263, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 969, Miss = 249, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1007, Miss = 259, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 988, Miss = 247, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 988, Miss = 255, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 988, Miss = 251, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1026, Miss = 266, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 988, Miss = 242, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 988, Miss = 254, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1007, Miss = 263, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1007, Miss = 267, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 988, Miss = 249, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 950, Miss = 244, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 988, Miss = 251, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 950, Miss = 248, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 988, Miss = 251, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 988, Miss = 248, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1007, Miss = 256, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 988, Miss = 263, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 931, Miss = 244, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 950, Miss = 255, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 988, Miss = 263, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 988, Miss = 259, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 988, Miss = 264, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 950, Miss = 259, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 988, Miss = 258, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 931, Miss = 241, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 988, Miss = 260, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 969, Miss = 253, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 969, Miss = 251, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 969, Miss = 253, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 969, Miss = 258, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1007, Miss = 263, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 969, Miss = 244, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 950, Miss = 247, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 931, Miss = 243, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 950, Miss = 257, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 950, Miss = 252, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 912, Miss = 248, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 931, Miss = 245, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 969, Miss = 248, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 969, Miss = 250, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 931, Miss = 246, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 912, Miss = 234, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 969, Miss = 250, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 912, Miss = 241, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 893, Miss = 237, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 969, Miss = 257, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 817, Miss = 221, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 912, Miss = 239, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 874, Miss = 239, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 969, Miss = 259, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 836, Miss = 230, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 874, Miss = 230, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 77824
	L1D_total_cache_misses = 20137
	L1D_total_cache_miss_rate = 0.2588
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.159
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11049
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 374, 187, 187, 187, 187, 187, 187, 187, 187, 187, 187, 
gpgpu_n_tot_thrd_icount = 24510464
gpgpu_n_tot_w_icount = 765952
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10212
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 73728
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:179568	W0_Idle:81385	W0_Scoreboard:427719	W1:765952	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:193358	WS1:190927	WS2:189992	WS3:191675	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81696 {8:10212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 408480 {40:10212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 269 
max_icnt2mem_latency = 104 
maxmrqlatency = 0 
max_icnt2sh_latency = 8 
averagemflatency = 188 
avg_icnt2mem_latency = 24 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14262 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	13815 	277 	216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13968 	332 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        266       264         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        266       265         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        263       263         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        263       263         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        262       260         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        262       261         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        260       261         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        259       259         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        269       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        256       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        253       254         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        255       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        251       252         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        253       254         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        252       252         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        253       252         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        252       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        250       249         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        250       249         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        253       247         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        248       245         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        248       246         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        246       242         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        249       244         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        257       241         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        246       261         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        243       239         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        245       241         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        241       237         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        243       239         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        239       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        241       237         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7251 n_nop=7251 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7251i bk1: 0a 7251i bk2: 0a 7251i bk3: 0a 7251i bk4: 0a 7251i bk5: 0a 7251i bk6: 0a 7251i bk7: 0a 7251i bk8: 0a 7251i bk9: 0a 7251i bk10: 0a 7251i bk11: 0a 7251i bk12: 0a 7251i bk13: 0a 7251i bk14: 0a 7251i bk15: 0a 7251i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7251 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7251 
n_nop = 7251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 223, Miss = 64, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 217, Miss = 64, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 220, Miss = 64, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 221, Miss = 64, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 208, Miss = 64, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 217, Miss = 64, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 64, Miss_rate = 0.296, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 204, Miss = 64, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 64, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 220, Miss = 64, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 217, Miss = 64, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 217, Miss = 64, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 207, Miss = 64, Miss_rate = 0.309, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 212, Miss = 64, Miss_rate = 0.302, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 222, Miss = 64, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 212, Miss = 64, Miss_rate = 0.302, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 384, Miss = 64, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 220, Miss = 64, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 281, Miss = 128, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 219, Miss = 64, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 208, Miss = 64, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 208, Miss = 64, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 219, Miss = 64, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 146, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 279, Miss = 128, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 208, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 279, Miss = 128, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 180, Miss = 128, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 294, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 233, Miss = 128, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 303, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 221, Miss = 64, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 220, Miss = 64, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 219, Miss = 64, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 222, Miss = 64, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 216, Miss = 64, Miss_rate = 0.296, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 218, Miss = 64, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 219, Miss = 64, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 216, Miss = 64, Miss_rate = 0.296, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 219, Miss = 64, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 214, Miss = 64, Miss_rate = 0.299, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 221, Miss = 64, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 216, Miss = 64, Miss_rate = 0.296, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 211, Miss = 64, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 217, Miss = 64, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 219, Miss = 64, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 212, Miss = 64, Miss_rate = 0.302, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 218, Miss = 64, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 217, Miss = 64, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 218, Miss = 64, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 218, Miss = 64, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 211, Miss = 64, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 213, Miss = 64, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 213, Miss = 64, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 215, Miss = 64, Miss_rate = 0.298, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 222, Miss = 64, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 214, Miss = 64, Miss_rate = 0.299, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 215, Miss = 64, Miss_rate = 0.298, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 219, Miss = 64, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 216, Miss = 64, Miss_rate = 0.296, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 221, Miss = 64, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 221, Miss = 64, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 210, Miss = 64, Miss_rate = 0.305, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14308
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.2863
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3968
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14308
icnt_total_pkts_simt_to_mem=14308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14308
Req_Network_cycles = 9657
Req_Network_injected_packets_per_cycle =       1.4816 
Req_Network_conflicts_per_cycle =       0.4378
Req_Network_conflicts_per_cycle_util =       1.2770
Req_Bank_Level_Parallism =       4.3214
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0260
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0232

Reply_Network_injected_packets_num = 14308
Reply_Network_cycles = 9657
Reply_Network_injected_packets_per_cycle =        1.4816
Reply_Network_conflicts_per_cycle =        0.0828
Reply_Network_conflicts_per_cycle_util =       0.2413
Reply_Bank_Level_Parallism =       4.3161
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0019
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0185
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 40049 (inst/sec)
gpgpu_simulation_rate = 536 (cycle/sec)
gpgpu_silicon_slowdown = 2111940x
20.9638
39.1028
-10.8128
63.0085
-54.6797
-0.789244
-81.6988
-20.0141
39.4286
-44.9835
-6.94968
53.1311
35.0258
20.1268
62.097
45.551
-30.1696
-23.3268
-2.04861
12.3366
58.497
-46.78
-24.8601
-66.5703
62.1203
51.8957
59.5081
-26.2388
-90.2438
-2.99091
25.333
98.4839
93.7767
-62.2312
35.6385
11.7347
-26.2591
-20.6391
-35.6048
68.7267
-47.7577
39.2535
5.9859
-44.7614
21.472
-1.53367
-21.1102
-71.5977
-9.75442
85.1369
3.72448
6.92584
41.2237
-16.3947
3.36182
93.6442
65.8761
20.2383
2.52166
-10.6923
6.93287
-42.7382
32.8584
-3.01683
32.4043
-11.451
55.8743
-94.531
30.065
10.1565
-19.3939
48.2259
1.44803
61.2639
33.5748
-78.008
-57.9
53.6609
-16.7443
8.60644
1.12084
40.7534
-61.9809
14.6207
-157.732
-40.0452
83.9843
108.124
8.00301
-50.3614
-38.5811
5.1836
17.8355
56.476
-11.2703
48.9089
-35.3287
109.392
107.21
-23.9233
80.5124
-42.4041
66.7878
-45.0499
-11.8976
67.8904
-98.1501
85.7761
-26.3278
-6.06374
-11.6373
52.5862
21.4288
-26.4964
-0.494161
66.4014
-22.2622
61.9671
90.7588
-25.8033
-44.8525
4.64102
3.26172
-11.8651
46.5201
5.84233
-23.2677
-45.7638
39.4349
-10.5309
-76.5168
56.1398
47.7089
-88.0013
47.1859
30.1308
27.98
48.7899
-5.9797
34.3321
-12.9584
-38.2243
58.2696
17.1658
-54.8983
9.5146
-10.7795
-77.6238
-55.3646
151.645
-6.36449
-73.5736
17.7828
5.01463
33.356
-12.0602
37.3232
10.2188
45.1401
-18.3126
7.88311
15.0408
68.4781
40.591
-16.7306
-26.7429
-24.0449
-24.3413
73.3104
-40.6522
-33.2628
0.268093
62.3223
-75.8615
9.28262
6.82416
73.7632
1.99524
-65.8336
-42.9684
70.7849
29.4475
-32.0627
78.5389
19.7918
13.6189
-1.54317
109.682
-8.57123
-72.8643
-64.3371
36.7955
-42.0477
5.81813
28.1442
35.9708
49.5796
121.244
-11.2672
49.6772
3.24113
-18.6412
-81.071
-46.9785
-40.7498
41.07
68.0414
-28.5193
27.7927
-15.5427
-46.8999
27.9558
100.036
-151.614
-66.1685
118.565
-53.1486
40.6914
78.155
82.3784
-58.1504
-78.7376
-13.3151
45.7315
20.0389
41.8318
-92.827
-65.2152
14.569
98.7794
-8.20695
13.9724
-52.6265
-135.765
108.773
58.5725
-74.8166
-40.9333
22.5848
-2.62297
-50.273
-86.6438
63.4846
-78.7685
8.14611
-16.4813
85.7178
-74.6351
-11.9423
-46.8139
29.0506
1.78844
-19.5044
-82.6358
-13.0471
53.9496
-10.7576
-32.2776
76.4286
74.0486
-92.9849
-61.882
24.6621
-37.6092
40.7225
35.053
35.5594
59.2169
58.8685
-2.956
-44.8597
14.834
85.943
46.0137
-10.2744
-6.17992
-96.9271
38.0508
62.3713
-45.7752
12.2148
76.4898
-55.6521
-82.3365
31.5891
79.871
-13.5869
-150.67
20.1751
45.1727
72.8983
117.988
-23.3207
-128.969
-138.142
72.618
-19.1819
-36.8474
-41.6166
-128.832
80.5752
60.8957
8.93069
27.5688
-99.3609
-12.3045
-87.1792
25.1899
68.166
-38.1674
-101.889
-12.6557
49.568
52.3629
84.3182
39.4775
-59.4715
-24.0295
-17.3278
-56.8167
-42.0177
132.207
-26.1742
-150.769
31.7782
33.8606
-130.543
23.3996
-2.8263
-87.5796
44.1529
-47.7196
-100.879
19.0508
123.963
80.2931
7.62643
-97.9798
20.6731
-10.8042
22.751
-0.360746
-25.0245
-30.4982
2.30343
-25.7472
63.1157
114.931
-20.4351
-177.177
-10.9144
95.8963
32.8347
-84.6197
18.0857
-39.8452
11.7059
2.33498
-10.2167
-84.3237
-115.918
77.3705
82.423
8.09894
14.6329
-44.9359
-45.7222
-42.372
13.8773
3.09556
48.507
50.1554
-64.9859
35.6646
68.0747
39.0097
-71.1237
-59.8387
-2.5973
-63.5897
-42.71
39.4376
0.50956
8.70522
-5.43354
-28.5946
-41.4689
35.6916
-0.0620193
-5.41734
59.0133
31.1795
-38.5651
-15.8127
17.5795
-27.9805
28.2233
2.36466
-47.6511
-58.4405
-85.6997
-22.925
119.872
24.1808
41.3094
-126.64
-34.3772
33.2781
33.4409
34.4022
-64.1026
-14.2335
25.5335
58.7231
52.1878
32.8392
15.2507
60.2017
62.3861
-34.0352
-124.169
-93.2207
65.5808
-17.3855
25.1606
-45.6133
-46.5802
102.531
68.3787
36.515
-72.8915
18.9558
24.303
31.5832
-30.3226
-52.3685
36.3967
68.2691
9.14483
-22.6384
-6.55299
107.148
4.50559
-68.9165
64.4182
-25.7362
-41.6132
-53.5986
39.6317
1.79519
-18.3392
-100.545
18.8993
-84.4101
-48.5717
-8.46387
-12.7247
39.2855
-7.07691
-89.2578
41.1196
-25.8714
3.87679
-80.6067
4.97222
-23.9481
-100.735
-7.49178
-92.3448
-11.7656
-11.4592
-63.879
81.379
-3.62057
-27.3507
107.136
-17.8732
9.12405
-10.6124
-20.8781
-56.1328
44.2024
0.855902
-69.694
88.4639
71.838
-88.3581
1.2984
80.851
52.9566
8.76221
-45.6644
-47.9073
28.8191
50.2393
84.3288
32.1415
-58.2166
4.00783
49.6379
-12.7114
5.44246
-12.9933
5.50605
15.8959
14.0144
-57.1915
79.7618
-26.3189
-64.8231
22.2822
-35.6387
-38.8328
-63.2551
-63.1122
81.2201
-56.7732
-78.3784
67.3857
14.2007
32.0415
-4.99407
-76.9926
74.5153
10.8939
-40.4656
-3.47046
-37.3465
-31.6551
-72.6769
2.14491
16.811
-38.6499
-18.2762
-34.4096
60.3488
-69.8955
-58.8185
113.751
38.8652
-45.7568
-35.2353
-64.6853
73.3947
47.3231
-15.4429
-79.3676
44.9056
-79.0818
-71.7417
32.2759
85.854
-76.5007
-89.3754
-9.0145
156.234
41.4727
64.3626
-152.188
-58.4974
45.1629
12.495
28.6584
11.5397
83.9321
18.8169
-2.7083
-54.5449
21.3454
43.5891
10.8284
1.06631
39.4038
22.9537
-31.9779
-39.4104
11.1433
-59.7237
31.0497
-78.3633
-49.1851
112.409
37.0529
4.12356
-71.9069
-54.1259
20.7016
57.0344
-44.1119
6.2009
-6.71616
-57.9788
29.8449
59.7808
42.281
-89.2057
-51.1479
115.87
-23.6738
-46.0931
-84.5146
108.532
29.2309
-172.687
39.999
20.0991
59.3438
20.7945
-90.5338
-8.97679
16.3844
-86.4893
-19.6099
64.4252
-20.1394
-91.8805
-21.1783
16.2007
39.4904
-36.8068
-36.0745
-85.9733
31.6131
71.3597
51.7781
29.6952
20.1584
35.2049
-77.2168
-93.5596
28.7783
48.6965
27.0216
-65.3514
3.99544
102.721
-31.2422
-9.4202
20.3552
50.8681
-98.7524
25.2071
59.9504
-1.08911
68.4097
-117.66
6.32388
19.2254
41.9965
69.2179
17.3093
54.3086
72.3399
75.1276
-72.2469
53.4569
-17.1652
38.2901
-81.4596
60.1427
133.846
-87.513
1.11169
6.56665
38.6276
-27.7816
-105.941
129.21
45.7164
-38.2627
-79.5896
-64.2254
67.124
21.254
-86.618
118.969
5.52886
-92.3214
75.158
-26.8779
11.5899
-87.3774
26.3929
34.9853
43.5903
-25.4647
40.318
-98.6982
-80.816
-69.277
23.0264
57.8642
68.2412
43.7649
-48.1532
-19.5866
71.1606
34.0258
12.2773
-93.7275
3.31882
18.045
-10.3996
69.2512
-5.43801
11.7547
-71.2584
-19.8509
-8.24449
107.4
-2.65734
-8.72693
26.4029
-27.3386
-21.9221
-16.3795
37.9213
-26.0152
26.0804
23.1086
56.2742
-66.2692
-76.8866
56.3276
-23.559
114.179
-63.8617
-23.0497
78.654
59.788
55.9162
-134.422
-78.8149
63.1296
48.1719
35.1026
14.6549
-49.5721
7.48026
-80.5736
5.04109
65.818
-52.6893
25.2747
42.7717
-17.9404
-22.078
33.4089
18.8321
14.9769
-57.3749
23.8843
38.4079
47.4445
-65.3963
15.8125
-29.1625
-3.2302
137.828
62.3086
-122.704
29.8468
51.4548
-58.6244
-18.8939
-14.0387
30.4534
6.61775
55.9558
77.7053
-11.0598
-3.52543
-19.4441
40.7806
12.854
74.4146
-17.5458
-80.6279
6.7308
59.5071
-72.6512
-40.4749
-85.0117
-84.5399
9.05839
82.228
50.1972
-7.75465
52.4318
-144.025
46.1052
64.6844
-58.9272
8.37306
-55.6877
59.8241
54.9997
-101.267
-64.2905
27.3573
92.4865
-68.9441
-48.8219
28.0261
16.6252
9.19784
42.118
-85.9142
-10.3912
31.1722
42.0375
74.3727
4.18927
-114.383
-40.775
68.8931
-24.5491
-4.52724
114.374
84.7566
-87.2711
52.9619
-56.0981
-56.4501
80.3204
9.7865
-112.828
0.382498
20.1159
5.48662
-20.1696
-26.2601
35.1206
-59.1145
32.8265
171.963
51.0739
-15.2632
-50.0025
-11.8116
-138.731
-22.521
-6.52356
6.57682
96.7764
-6.33469
-22.9425
121.698
53.8303
-121.496
-44.6979
63.6588
-108.046
38.7383
-30.3136
-40.214
98.3512
51.4024
-83.7606
-31.4784
-90.9344
36.8717
22.8182
3.48956
-166.166
-3.21781
50.2306
19.9302
-32.1741
-2.39895
-58.4719
150.576
-8.1952
-12.0039
128.592
-3.62755
-53.8291
-62.4021
55.6033
-53.3925
31.7852
32.5477
-7.58258
-82.1777
87.7746
39.9538
-31.0038
38.0169
-44.3117
-94.957
-8.61427
6.64206
-29.0023
93.655
-45.3833
-93.5841
23.4206
41.5336
113.643
-92.4352
-113.852
67.0485
74.9929
-119.971
69.6108
42.438
-31.4725
70.6196
-43.2648
-10.2654
14.7549
-12.2268
-14.893
102.141
108.391
-71.7793
-62.9752
-81.1061
59.1749
69.0116
-28.6421
-67.9963
-3.62543
-34.3513
-37.4411
76.1784
-5.6467
-30.6827
26.9839
17.3626
-102
-10.5728
25.3733
28.5023
93.8941
1.39253
-46.3149
74.5652
-52.2046
-43.4572
-46.7568
9.70726
41.5138
135.704
32.7416
37.1255
-40.8968
-8.81041
-40.7312
-116.822
-33.3099
-66.1545
-16.9507
33.2197
45.551
-3.73254
23.4725
-127.636
-47.4985
-0.298429
-34.6484
70.8386
-11.5853
47.1515
52.484
-13.7144
-96.5619
5.83489
61.1295
2.28445
101.02
-56.3707
77.0054
13.9836
-14.8204
105.568
7.14667
-25.9566
-15.6937
-20.2108
48.6915
19.5616
-86.1327
-50.2669
123.25
34.8827
-34.0308
-50.8065
77.1327
-50.4395
-86.7273
92.8152
-37.9326
8.08037
73.7883
-25.3673
-57.2091
-17.2222
15.6182
-21.244
33.7429
57.6106
49.7849
33.5631
1.60093
18.0985
1.41787
-48.8178
-59.9264
-1.02239
-35.3486
15.3377
-56.578
-37.8898
13.2556
-12.1978
16.4987
26.4789
-54.6341
20.8932
-61.8679
66.677
52.3815
-86.0441
81.1423
1.55363
-50.4424
-115.748
25.599
-22.3962
35.4317
54.7394
-18.8861
30.9267
16.7638
18.2659
-13.428
-84.5302
25.5143
57.816
71.808
64.3924
49.0822
-64.2176
-109.267
-35.3863
34.0688
22.4742
-75.1376
-13.4622
60.0297
12.628
-10.4072
-86.5516
86.1608
-103.199
35.1619
33.0176
-39.9126
-60.3843
7.02373
85.0687
-74.7061
-42.8869
74.151
8.3712
-23.1362
37.865
26.1631
-23.3626
34.124
-26.2318
7.35521
-68.4632
20.4289
-66.2145
-49.7664
8.33816
-68.0853
55.5141
45.339
-102.323
-27.0665
19.3739
4.75401
32.0471
-33.9444
15.2038
-16.6669
14.8441
-2.07262
21.3544
-20.8369
-3.90474
52.8969
-64.1533
113.891
20.1022
-98.2093
-101.286
18.4753
133.652
68.7864
7.42662
-63.0236
-5.03599
-71.8168
-20.1721
25.0644
75.6184
23.5948
23.3048
15.3253
-21.5496
-42.4231
-26.1113
-53.379
5.32579
-11.1071
60.9686
35.1129
-117.23
0.71549
-102.217
-33.9543
-59.9516
32.6796
75.0874
-40.044
36.8378
136.788
45.551
-46.9688
31.5223
12.8999
-26.5451
-51.4176
10.8287
48.6969
-35.1363
26.0631
-20.1789
9.24597
27.6345
-157.999
31.3836
69.9362
-0.105612
2.55342
-19.3752
-3.25108
-12.7553
-20.1753
-39.5484
6.01979
44.2442
-15.6509
-16.1705
-33.6783
31.194
15.3923
-19.9101
-41.451
45.7036
67.1865
1.64276
3.59267
-35.2136
49.714
5.79683
25.4267
54.8766
68.1845
65.1634
-42.9399
-120.857
-33.7633
7.21265
-2.00326
-84.5535
50.5275
-4.95943
78.4939
35.1022
-89.6552
5.87728
43.8235
-81.4214
-13.7936
20.252
-26.072
-120.775
125.1
-32.57
-60.7275
4.68671
64.0793
-43.7084
-59.3868
7.03379
74.7603
43.9375
-40.9623
41.6884
-22.5395
41.1414
49.5819
-92.5234
54.0578
12.9132
-19.2626
11.7961
43.4393
-53.0341
1.28527
-2.309
64.6014
21.0077
-7.18626
-56.0442
-113.092
-21.8802
59.2004
81.8099
39.2377
-84.8477
-51.8544
41.4273
5.74034
7.34803
-3.41008
29.8258
58.0889
-14.2126
36.0451
62.1477
48.0389
-30.4845
-78.284
4.03542
-43.0184
-58.3259
94.1607
1.84069
-3.62838
26.8727
-28.1464
-61.8183
21.3278
70.2673
-131.668
9.92079
124.089
-31.2721
-37.0456
-30.9233
-6.7437
-47.8517
70.9158
-16.4172
-45.6614
28.2947
-19.7653
58.7198
38.9322
16.6535
74.3345
32.0984
33.6103
-26.5547
-85.5369
5.21572
21.9087
-15.7181
48.3771
-0.0903773
-92.4024
-15.1285
12.0103
5.31842
-45.4546
-15.1798
-46.6625
-25.0881
-14.2515
37.5545
-22.0199
66.5663
-101.162
-32.6948
-21.7311
1.49562
67.419
-94.5722
5.85796
32.1092
-35.0052
116.402
92.7293
-85.2507
12.3012
-58.0609
-8.96146
-24.4839
10.7436
82.5975
-82.4583
-39.9253
79.9694
65.7493
-53.8084
13.4792
-70.7547
-50.9137
27.6503
114.128
-145.276
14.8649
-8.92316
20.3135
-13.1211
23.1572
-0.736544
24.4993
16.9606
-55.5272
-15.2396
69.4874
11.3346
-31.3388
23.9747
-12.0001
-7.12106
-22.0256
66.919
97.8409
-34.0151
-13.0524
-4.96464
-55.0669
-76.5784
24.4612
-8.16017
23.5017
22.2978
-29.1808
-38.1969
31.266
-93.0133
9.26638
86.3162
-49.7086
0.373278
7.23022
62.8475
34.6167
-124.616
-33.205
164.306
-24.7887
-11.2768
26.961
-166.086
50.2266
-12.3557
-31.0689
-44.2416
8.13303
41.8361
26.2997
28.9669
3.13206
-18.0228
-123.248
-41.7618
32.969
53.6511
1.279
17.6657
-95.9579
88.2044
48.9769
7.75037
13.7509
29.215
13.2792
-57.7231
-6.10766
-49.826
34.0265
94.0451
49.0726
-57.0478
63.7041
-16.3786
-16.0887
50.7994
-28.6969
29.6404
-79.8519
7.79766
-1.73079
-2.07845
97.5378
22.4926
-34.2188
43.6449
-36.7406
-40.9086
-14.4804
35.6501
-12.5541
51.0665
-28.368
-20.4327
11.9006
-9.80305
-45.5597
-5.31363
-108.06
98.3997
74.5439
-61.6565
-72.3844
54.3668
-69.2041
70.955
23.9238
-45.3324
56.2104
-16.5166
14.1154
14.6812
-66.0035
-64.5105
103.065
2.88838
-10.3867
26.5127
-58.0597
-83.4262
-5.29028
108.689
80.4221
63.8374
2.40415
-25.1531
32.1375
-110.933
23.3322
53.9251
-43.0442
19.7212
47.4485
-41.9886
-42.2572
-28.5294
34.3983
-51.0341
51.5111
-108.021
-9.6032
13.0611
94.0587
18.793
58.4851
-1.19602
-111.637
-72.2553
48.5028
2.3446
-27.5712
-3.04542
45.157
77.2181
22.6387
-55.2955
27.0789
89.371
-30.9243
40.9785
16.2981
-111.427
51.9934
31.7165
43.9985
-59.5953
63.8264
-44.5708
37.5502
25.2552
-47.7784
28.5987
39.0421
-109.348
63.7583
70.4623
-0.922473
32.7872
-44.7342
-106.907
11.2833
24.7395
9.76706
-81.955
30.8058
-14.8566
-0.438455
27.3382
74.0131
24.4252
-53.0165
-40.1009
-30.3475
-113.135
65.9081
67.6911
-51.8977
31.3882
-121.044
45.751
126.561
29.6428
-55.0889
-31.8628
42.8555
4.86034
20.7863
-13.7136
-26.7829
-43.3218
11.5817
69.5318
-49.144
-36.4386
4.86356
47.725
-21.2598
-19.4533
-107.761
95.3063
46.7906
-13.899
77.1484
39.7708
-9.06747
36.1537
32.221
21.4422
-78.3234
11.6023
80.4778
-16.8914
-57.3739
-50.7037
49.7397
107.927
-103
25.5473
69.115
-106.685
-61.3321
-29.8802
1.17154
84.9817
18.5019
-70.1275
-75.3002
24.5405
23.4304
88.2045
-10.7721
0.800372
-30.1684
-58.646
4.44554
-31.6922
14.8614
83.6667
-19.4135
-9.04249
-14.0211
37.0394
-13.047
93.1231
-92.0688
-41.3829
57.1095
35.9774
13.3188
37.3943
-56.6255
-55.2167
-108.703
-5.54103
8.98442
57.2647
-6.85476
93.5555
16.8118
3.69346
-2.4431
-38.426
130.379
-24.9368
-32.3843
70.1453
-78.4145
-22.6344
-2.42422
28.2167
50.6822
86.6892
46.613
46.415
-121.928
-63.8569
59.3085
126.85
63.2625
12.7252
-43.3864
42.4202
-129.062
19.2945
-74.1036
-7.98579
57.7766
-7.24172
-80.8747
32.6866
15.94
-29.0008
4.38104
20.3697
7.72301
20.8808
-29.1282
13.5556
-49.5172
-2.97662
3.2071
-75.3663
3.21093
93.6425
85.365
-17.177
-24.0724
-11.1206
57.2908
100.991
17.5957
8.46656
7.62354
46.1004
-33.3809
-46.5352
39.9939
-5.10942
-37.5807
-10.158
26.9114
5.67967
51.1285
-28.0786
-66.7116
104.122
20.005
-13.5849
33.6109
-90.7204
-4.67505
21.3033
92.185
23.2536
-14.2862
-46.0952
23.2684
-57.5573
-93.6719
61.4119
53.9484
-17.2266
18.1361
-72.0727
11.2708
27.207
76.7138
35.0594
-47.5537
114.002
22.4489
-41.8482
-49.3352
-91.1185
29.6743
50.763
48.3625
8.95859
-13.101
-118.53
27.1352
-16.6468
-43.4264
29.1402
-40.1011
48.9681
53.6813
-4.95782
-54.2709
-0.217569
74.1017
19.3978
3.84652
53.2527
-12.8379
-40.4968
-74.9283
-62.3325
-71.6943
94.1731
-48.0381
42.9743
147.511
-9.44634
15.6121
32.5015
4.45904
4.46485
-47.2964
-30.0243
-53.5389
73.8424
-22.6796
113.211
-16.2999
34.7653
-4.09714
-87.7342
65.3643
16.6711
-10.6872
-139.341
119.142
49.7991
-11.0943
-78.0312
-18.2366
14.1486
21.721
10.7575
57.4786
-4.16802
57.2717
-51.9
-45.4853
-1.4208
-0.193678
30.1131
16.6736
-53.6509
2.20542
36.7248
-54.4777
-16.2208
32.5796
-72.9657
41.8944
41.307
-23.3297
-31.3416
48.2625
31.0295
20.1073
-41.7516
-8.82333
-23.5527
70.0164
0.691647
-57.9849
-74.9558
-85.0168
23.4925
94.3978
-42.8561
30.6307
37.8168
-36.7724
-40.3706
61.2418
-0.66857
-17.7354
-106.824
68.7467
99.7055
40.6607
-18.9863
-20.8566
-115.227
46.0942
-3.42911
-40.7099
32.4727
-89.0559
-35.6599
-20.1289
86.0202
7.15284
-31.4643
-34.3796
-54.5426
92.9138
-37.87
-69.1777
22.4117
6.0225
2.77206
71.9632
12.0164
-18.5636
-97.1293
-41.3812
68.748
-19.7223
93.5327
63.9097
-22.8729
-97.0127
62.9731
53.941
-16.8487
-62.0113
-44.311
-34.8743
38.9796
12.7046
-17.9973
-11.2943
56.9914
-103.553
-14.647
39.192
-9.13784
31.8173
-22.4081
39.4929
71.9359
-33.5948
15.8609
-14.889
-6.06176
-10.3947
42.851
36.7319
-33.8261
-63.0819
-5.86977
-10.0103
-8.0254
61.9789
-31.7412
-18.4725
-41.2811
-16.3458
-43.8348
-5.94058
0.528416
-57.6572
7.03573
46.5867
49.6156
-4.69338
-121.235
-74.9527
58.5654
-80.0593
-61.5623
-37.9913
35.8807
-68.3167
49.9317
-35.6896
-31.7118
0.365585
-43.357
99.685
-85.4958
-27.3416
1.38949
-31.3715
13.0512
27.6124
73.9259
-80.0334
4.87488
97.1351
30.1591
26.5908
4.54867
-22.6406
-45.8408
-20.8925
27.047
-7.06411
24.2086
-51.444
-52.5881
-20.4292
-10.4932
9.64426
15.1095
63.1002
17.3965
55.0261
17.3893
21.1449
-27.8359
-32.7328
26.074
-31.8303
-5.13107
48.7997
68.6606
2.34608
-27.467
-18.3414
-12.0105
4.95017
-38.5902
-27.4358
-48.6349
-34.1125
-54.2385
-13.3401
-6.12136
-29.1628
30.0316
113.057
-68.8781
-58.3334
-11.4818
-49.1096
-22.5641
79.0889
32.2508
57.9676
32.6297
-131.945
-17.9523
-60.5154
-17.2405
78.7967
39.624
40.8605
-60.0905
55.7102
-43.8865
73.6103
49.8353
-68.6094
69.8329
15.3037
-14.4349
-76.3767
25.0718
79.0561
-44.0197
-59.8204
20.4399
22.4828
6.23886
2.05119
-104.564
-11.4511
60.2529
-24.4511
-15.7859
-2.73173
3.69847
-24.4815
-22.0764
9.87909
-19.2143
32.84
-20.7535
-24.2029
6.65249
-60.4556
28.2377
-2.34459
-7.30988
-42.685
54.6017
-24.666
-37.8217
-35.9673
-12.0812
34.4238
-88.6701
-3.96768
-1.58216
-57.733
37.7531
34.0115
-35.4182
68.8628
31.9382
-51.3372
7.59582
77.8146
-83.2408
31.2462
50.6644
61.9477
-21.1304
-63.5202
40.094
58.8432
43.8613
-18.0833
7.40898
34.7978
-30.9103
65.9643
-50.4095
-22.6234
-50.5771
47.878
88.183
-32.6355
-55.4576
-12.9252
-15.5236
-12.5642
49.0578
-73.5937
35.9161
58.8957
-71.2361
9.83895
9.9282
25.7403
-13.1014
26.5579
140.912
-6.26708
-21.2412
-38.9543
-7.58329
-70.0532
-107.885
63.8265
-45.4388
0.62702
17.0166
58.7418
-79.9506
-63.6397
-6.44896
-36.5705
13.2773
6.29642
67.6022
9.85851
-13.9656
-15.4919
-29.7797
14.0571
119.735
21.3069
-34.3864
58.3296
-19.0872
-26.0202
13.0154
64.0845
-42.4266
-18.1043
0.246659
87.0993
47.9651
-53.9467
23.0982
18.381
61.8164
-19.8255
6.04234
-64.5428
73.2969
43.5341
27.6789
-13.5688
-41.1883
69.401
10.8642
44.6423
-36.0673
-17.2373
-58.7365
-3.17687
122.764
-106.867
18.3706
-89.0781
-92.2451
79.5646
88.2409
61.7377
-100.085
34.2337
-30.6143
41.0693
-113.068
37.4251
79.8699
14.2859
-8.96194
-46.4272
-25.7335
-39.0867
-84.3232
-10.2427
-50.4832
39.393
41.7241
2.6681
79.8738
-68.6899
9.19348
-29.2641
112.409
34.8805
-30.1434
75.6192
32.0674
-94.0564
-20.7938
30.3372
23.8503
1.30406
2.08187
-20.2737
28.569
71.1434
5.00681
-25.6544
-75.2219
-74.9889
14.1044
-17.7716
13.2687
1.51743
-29.6331
-25.5662
-2.73932
-10.9172
79.2071
-66.9617
-54.1037
66.8593
-22.0786
-48.4063
-44.4665
75.1842
-72.4641
-12.352
4.66864
13.5718
105.555
-89.2085
49.3355
39.2895
93.2959
-82.1757
-23.9301
49.7417
67.8002
-15.2585
-157.264
-40.4689
56.1789
14.1476
1.18906
-105.764
8.27526
-39.6835
91.0804
15.8124
-70.3246
46.6382
23.5694
-37.8217
-63.0657
10.6718
88.6669
-0.248933
89.8594
-24.1589
-148.707
-40.0007
-68.9326
55.6741
93.4254
7.14218
-13.213
-83.3462
125.59
-4.68487
-73.5873
-81.7233
-33.3978
18.4248
44.367
-49.4512
-99.2021
11.1316
58.0382
-49.1033
21.7471
66.5435
-39.5492
14.4503
23.5457
-48.9632
-149.905
6.0711
11.6721
-65.8117
20.4077
35.1741
-69.9458
-31.2821
-15.161
137.217
74.7994
-49.4395
14.6796
65.0115
1.20015
-65.8714
-9.75276
-16.4556
140.395
19.6026
-8.55136
-135.951
-101.734
14.8941
40.6181
32.6557
-15.5527
-43.5765
68.001
56.2963
-77.7286
-24.312
47.274
111.607
-64.5974
-8.09253
51.4099
-92.539
28.9241
34.3303
-13.618
-29.0159
-52.412
-17.5829
-22.6432
87.7981
1.09741
-45.5132
31.7927
-38.9725
-37.926
19.5077
-85.7724
-94.4784
36.5038
31.0744
-43.1534
0.429598
-10.3566
-88.7659
19.364
78.3518
2.12176
-127.784
35.5685
-74.2059
-66.832
24.1594
15.6207
32.9408
57.9744
14.5598
73.3759
-60.717
-117.915
143.406
1.6194
-68.4913
45.7461
23.8415
20.4388
-41.7202
-109.049
33.0775
-73.349
48.2164
69.7865
31.9992
-111.622
-72.139
-10.4296
-20.5481
23.4007
0.0551529
57.6468
101.934
9.64419
-61.2824
26.0091
115.821
-12.6163
-96.6318
1.27326
-68.2993
2.38886
16.9254
28.7894
-11.5874
31.8898
-19.8427
13.9257
52.5824
-67.0251
-60.3864
-24.2198
-37.8459
25.4039
79.2273
-20.4651
81.553
8.62245
-2.12286
0.591303
37.5564
-86.7706
-111.266
-20.037
93.7058
-32.4962
-56.3079
138.73
54.8345
52.5022
-10.3797
-64.0979
15.9334
1.2432
-48.8566
88.6203
-58.9628
-42.8494
80.592
-61.1975
-48.5446
-30.594
-19.356
9.74095
-9.00183
4.26254
7.20878
-81.5558
1.70724
31.35
178.973
53.0311
-68.5136
-39.4715
10.7249
15.8193
24.7429
-9.08431
-38.4251
16.0912
13.4723
-87.2793
54.0838
67.7687
62.8468
-136.742
-108.045
26.2778
97.565
32.4191
-10.9372
4.6251
-126.086
-65.8678
-58.3878
-18.3518
72.1984
93.6971
-29.9406
15.0963
-5.33422
-44.0137
0.781319
-42.6133
6.95786
86.8153
-67.9357
6.11822
0.353912
-13.3622
130.543
-43.3557
-58.0741
-47.3423
48.7825
-0.734188
40.6658
-32.5863
-36.707
-14.3711
1.68672
60.3537
-53.0649
33.866
20.6722
-23.8701
15.665
40.5202
-41.27
12.1347
-28.2845
-13.0251
-35.1398
81.0457
-33.0373
-106.596
70.5691
48.3654
-31.6692
0.27648
1.52866
-81.4525
40.8807
64.8329
49.6519
-100.829
2.71957
-23.5802
-63.679
7.12062
170.526
4.22798
-50.903
-122.04
-11.0915
-15.2791
43.2971
73.6804
-14.1657
56.7323
-39.8907
-139.101
-70.5325
69.4607
62.2885
-7.51864
79.5636
11.7115
-44.8058
-116.648
66.4662
78.021
-69.9343
-71.4393
-51.8883
-46.5708
8.7809
130.958
-1.02552
-12.7233
42.4583
-132.859
16.606
-10.1737
20.4504
20.0706
39.9963
-90.3356
-20.7941
30.163
-44.2863
-111.6
7.92406
55.455
-36.129
64.1969
104.282
-50.2686
-12.0171
91.0493
-109.893
-134.566
108.133
156.523
-87.6301
48.9268
-2.75264
-37.7476
-53.653
36.4973
81.7994
-59.2104
13.1502
78.3387
-107.636
-56.0014
21.1344
51.9012
-31.3044
-39.2476
43.5217
0.770054
3.96532
-100.394
0.993841
82.2934
121.185
28.4838
-19.2389
10.2423
-115.555
-75.6983
123.57
-36.793
46.9408
-36.1797
30.2049
28.4886
-25.5662
12.4852
10.2573
-116.491
-62.487
51.685
-59.6243
27.2345
-10.0364
-34.9768
-4.19609
-111.31
60.3373
11.2991
11.3055
-38.4244
-57.3206
-7.18373
23.7588
-4.12373
41.3699
-32.0663
4.33461
3.30953
76.7665
-50.6654
-23.1512
90.8716
-14.6321
-96.6627
21.6895
48.8982
1.99452
97.2744
42.2728
17.369
-122.811
-45.4549
70.8679
40.9649
-24.705
59.4355
-17.665
-89.2693
-33.2767
47.8466
165.357
-42.9215
-37.4904
65.3746
15.4648
-30.0609
21.6616
39.9445
-1.87257
-0.0677595
85.4183
63.8086
-82.9854
17.2018
17.077
-75.9248
-31.8444
-47.6019
-4.21965
63.1076
-34.7685
-17.522
23.3969
60.5424
31.9095
-54.0423
-46.5915
-57.7757
24.1599
131.358
-12.4715
-51.0183
24.1141
-28.3366
-56.6656
-43.2859
90.7282
-21.6091
-65.2365
111.787
44.4179
-7.57065
-32.3431
-64.6631
-4.34488
-3.75589
-97.7483
3.80682
76.436
-30.5016
85.5764
-3.40063
-33.8533
27.7441
-55.2903
95.6027
-41.1331
-84.9581
-25.4983
91.8458
-60.2442
0.182592
51.5979
64.8857
-67.3181
-16.3056
152.115
-72.1616
10.0434
47.7917
43.1303
-74.0919
-76.9256
44.8714
-59.5669
-64.734
12.7807
-8.02969
36.4587
78.3079
-39.2025
20.9455
-60.9057
-100.726
-67.426
26.3189
38.5082
-26.3316
-114.374
59.5598
26.0785
4.3585
34.7396
-58.0071
-17.8376
92.5274
26.3886
-33.8459
15.8722
29.9573
-60.6079
-48.7466
122.006
-32.8119
-55.7085
7.63942
3.2892
-20.9461
10.8408
-167.79
38.9525
10.6905
-10.3693
84.2471
23.8547
7.31848
29.259
-100.089
-40.4964
-51.8753
-57.4721
50.1494
33.586
-66.8181
-23.6893
-18.1401
-47.7749
28.9758
87.6854
67.5266
-129.603
-45.1274
96.1418
140.042
17.835
-17.6288
72.1063
-1.93864
-98.0257
44.4659
-4.56543
19.6445
-58.7141
-89.5398
-61.0624
-44.71
-23.4669
70.1612
0.024807
2.78344
-27.0912
44.1972
48.4257
-63.1343
-29.2744
61.4047
94.8247
62.8365
44.7963
1.78428
-43.9314
-98.4127
12.1942
29.089
69.3137
82.8124
0.906006
-90.2053
67.7335
8.3735
-47.9688
-20.1641
-88.8776
39.4915
-3.60202
-67.4916
14.5067
-55.1552
13.1299
-34.7034
-46.1303
86.528
39.0052
6.90318
23.5719
-27.3886
13.7046
-56.6633
20.3068
-15.959
-0.979908
29.5004
-97.9725
-56.7979
70.942
126.394
52.004
-25.6052
-34.6499
-21.5193
-51.3465
-82.8402
-9.32202
4.13612
-34.5968
-24.6209
-72.0407
34.0974
8.33368
-19.9824
-3.72161
16.8021
-18.5482
-98.4551
19.5261
19.2467
-11.9078
42.9391
-18.9745
55.3326
7.85829
-53.597
-37.2439
-15.093
86.3612
12.4634
42.5036
-45.2807
-62.2834
91.5134
-48.3242
-4.25489
14.7519
-65.9332
24.2154
-26.0169
16.644
84.0118
-35.3727
41.1513
2.08099
44.2585
-59.9231
-12.3905
60.4051
-109.247
47.546
-69.5888
-71.676
52.7245
-14.568
72.5853
3.73269
-132.186
20.9814
-30.2813
-14.9427
-29.3256
25.3783
44.7705
28.3039
50.3877
12.1104
-59.1073
24.2384
75.1999
16.1168
-55.1732
20.3081
-32.1814
25.8472
16.2706
-73.1251
13.4925
-3.59301
-104.098
33.0813
72.643
35.5647
-51.2402
-1.37445
-41.95
-9.71702
-8.35812
-42.9119
104.453
12.3646
-13.6615
30.944
3.03676
-15.0243
-4.27634
36.8446
4.07063
-25.3171
66.2656
47.9954
14.1506
-72.1585
-93.1872
-34.5702
14.0459
24.1518
-11.4362
-123.683
-35.8271
65.4269
95.2637
-24.9338
110.857
-82.9687
-51.9389
83.9589
32.0801
-0.507448
-44.7006
-47.7537
106.659
49.5572
-32.203
-10.2535
49.2424
-6.17778
5.75808
-15.0217
-4.14998
-45.8622
22.2049
61.902
-66.0113
-61.0314
49.4654
-23.5903
-43.7893
4.09918
-2.072
86.5671
-55.6293
-27.48
44.7532
-43.3273
-107.654
54.7485
123.876
-25.5007
0.678426
-67.8319
43.2917
7.35878
-118.538
-70.1405
163.223
-17.2178
-28.5642
-54.0262
-43.6891
55.3767
-20.59
71.1001
-3.98494
-89.7872
-38.4379
-32.9676
-48.6563
-23.323
-28.5328
-18.2521
-48.0331
47.5244
22.106
-1.82893
-11.3042
24.1365
61.3901
66.002
73.4901
-98.4695
-114.85
-56.271
-12.9756
40.3015
-17.7728
32.6452
21.3435
86.4372
-29.696
-12.5998
-38.525
-36.3804
-13.1508
48.5019
52.0825
12.0993
50.932
18.771
-90.0626
64.3097
53.758
-11.5264
75.3972
-13.0548
-113.604
84.6277
-31.0141
15.1525
95.1939
25.7293
-46.7057
-28.5343
-49.28
-12.6345
-103.044
27.8352
97.1168
68.9867
-74.3419
-63.1755
-7.09571
-1.16414
-53.422
101.947
-5.21681
5.15484
-81.771
91.3732
-54.1086
-73.5863
-25.893
21.1663
51.8529
-61.4953
-105.874
-115.204
-51.7969
57.5953
66.2983
51.7083
7.93669
17.8756
-29.8906
-97.8235
-39.8852
127.099
25.7654
9.93012
-40.1849
-26.8104
67.884
30.7573
-34.9329
-12.8395
30.9729
46.5789
5.2425
-48.108
-7.43741
58.4425
-76.9503
-37.0474
-18.2483
59.2412
-112.928
66.5342
90.3478
-67.7939
54.3089
-8.82395
-104.59
51.3514
45.3242
-13.8437
-0.969723
21.2789
-47.1245
-24.8211
18.0505
52.3523
-37.7352
70.7804
-14.3191
30.1202
42.951
-37.2961
92.4635
-61.5901
-11.4474
-32.831
134.154
-100.42
-43.0274
14.2977
-30.0345
-4.3486
-5.8985
37.3795
7.99436
11.7245
85.5238
45.1198
-15.7704
15.755
25.4577
41.4433
-149.356
-70.2321
26.0247
-108.671
-70.3008
-13.8139
-23.3324
2.23749
5.64504
-15.5904
36.8055
69.7112
83.8676
-72.3194
-33.1628
79.9722
46.96
-113.034
25.4299
-31.0494
-5.56792
39.6843
82.794
74.2526
-105.223
44.3673
54.0564
-90.3329
77.0933
65.123
-42.9169
-4.91861
70.9544
-63.2662
-35.9389
54.2566
75.4232
-52.2737
-2.49257
38.9263
-20.3559
9.76512
32.8699
-45.3585
-23.1063
-9.79017
61.3737
-87.388
18.4177
-21.021
84.8423
-54.0768
-17.6057
30.1821
-4.94759
-51.1348
18.7737
66.7132
-34.5478
-39.4752
-24.4746
98.0577
18.2365
-97.1858
-4.71847
72.259
-56.2033
23.6591
91.8445
-94.1714
-70.1809
-69.3778
44.2444
59.1761
-24.261
-23.4426
-39.2644
1.88089
87.8711
-14.7112
-14.5449
182.251
-15.189
-75.5303
6.37912
-95.5371
9.47341
-28.1939
109.386
72.3757
-106.871
74.3141
63.5529
-59.051
-78.2328
45.3229
-19.7975
-12.5373
172.479
36.0393
-60.0485
-18.2665
132.929
23.0899
-69.7415
-38.486
-72.2006
-27.8616
32.8211
44.8178
-90.8431
90.8852
6.35122
33.5397
-1.93836
-2.5408
93.1365
1.0104
-23.9393
120.709
-3.71708
-52.7648
48.5585
9.52534
30.7933
-73.2233
-12.845
1.96391
27.9852
-144.762
-32.3904
57.511
-97.711
-23.5814
76.5009
39.7018
58.8475
-5.66813
-44.5015
-40.5398
41.7626
56.7935
-33.5021
43.3578
44.709
-162.291
-84.8979
75.043
-48.0929
-19.9195
-6.31066
-2.98075
-23.1789
-35.4488
62.4583
25.6973
3.18071
-57.5836
34.9027
51.6275
-107.113
92.1654
-32.8923
-40.0301
23.6914
58.213
21.6174
-35.3851
-11.3923
-6.07995
49.3191
32.1601
-9.43406
-140.202
34.5009
19.8677
25.0977
61.0308
-12.7779
47.9158
-70.7142
-101.374
35.7745
-9.80319
-31.7336
114.544
70.1693
-12.2058
-1.3844
-37.795
32.9023
-49.307
49.2847
63.7662
17.6842
-60.1961
49.2226
-25.6875
-113.576
-66.1349
22.5039
-1.55904
-1.00271
40.8078
45.6021
-25.7928
35.5379
17.1505
-79.339
106.114
112.86
-70.3182
-71.3552
43.155
21.1686
-78.3215
24.8897
14.4997
1.34566
-91.1655
13.3338
21.284
51.777
-95.866
98.8169
23.3604
-12.2924
2.80427
-58.4365
62.3151
-18.7279
0.653507
52.8391
-13.7167
-51.4235
3.81242
-69.1002
63.1618
76.866
77.8448
-2.42678
-60.719
71.9184
-12.8804
-88.3933
52.6009
14.943
-5.97674
40.4295
-50.8696
-80.9022
-6.69353
15.3191
-12.2483
-23.0249
-17.0687
28.5571
-11.8694
14.0686
79.2874
-70.2366
43.0926
63.0734
11.5969
-62.1659
-28.0812
-19.2796
-134.249
-23.6601
22.5541
-33.8578
25.592
20.2886
64.9457
-36.0096
-32.1825
36.3655
-81.9948
-37.3367
89.1192
56.1966
-81.8554
26.5886
31.8365
65.6484
-17.8306
-48.1852
-32.8927
46.5803
-5.29591
24.2561
-23.8731
12.0422
37.6558
77.058
24.6871
8.37805
-14.408
17.0773
16.1986
29.6736
-72.2715
14.4879
40.0688
-114.057
78.7022
-47.0756
-137.238
31.3227
-35.5707
2.71796
18.6183
-101.664
0.89992
114.783
31.9197
15.7832
-13.7139
-12.3713
66.8752
10.4071
6.26037
108.789
15.338
-30.6016
-49.1795
-37.9293
11.4203
-64.0774
6.55541
-68.0365
26.9372
85.4052
-12.5507
57.7016
-31.6045
63.2639
0.614469
-35.6759
-15.9173
-41.3486
-62.3455
-9.6719
-46.7601
-35.1532
61.1912
49.5768
28.3925
11.2693
14.1213
-48.9314
62.6571
-24.6894
-27.5127
26.1102
24.3462
38.5021
34.9939
-68.2539
-66.2721
39.8695
33.8927
74.3847
-42.0358
-109.9
114.674
72.2532
-171.372
49.7902
-27.4194
-87.5317
89.4661
-39.4891
-42.814
123.997
-76.6341
-22.8756
-12.5637
-49.7143
56.2226
37.4334
-4.56828
16.9235
85.6671
-10.6084
23.9931
12.0592
10.5668
64.9871
48.6637
-1.62103
-101.333
-61.683
84.4909
28.9091
-0.815639
-83.5394
42.8171
-48.2585
35.0857
-43.074
-60.2275
40.4232
-38.4568
-8.29743
-45.0196
22.2304
94.3974
-8.02411
8.88551
59.2162
-19.7296
-74.6097
53.8493
7.38391
-68.8863
17.9132
90.9563
-91.9762
13.4054
13.6075
21.4627
18.9782
-8.89304
44.1362
-39.6491
-129.013
-43.573
95.9229
-16.8498
3.65194
121.501
26.6783
-59.3723
-25.1017
-95.6269
7.20084
99.4937
-63.2836
-39.3699
9.2422
102.091
53.9961
7.42291
51.6908
-44.6514
36.9668
-7.04421
-16.0893
74.2285
36.146
-4.55219
15.3755
-2.56015
65.1437
-58.7648
150.297
-42.5378
-107.185
-46.2164
69.9238
12.7069
67.9478
37.3411
-85.7308
65.5472
-68.667
-8.84207
-75.1447
-52.879
-1.11875
-54.9556
67.2553
36.7201
-66.3142
11.0232
15.2163
-14.649
-84.9941
35.7231
43.8312
-33.5
37.4529
76.4289
-25.1291
-56.2323
-4.80049
92.8025
-71.3763
-2.21659
48.1532
50.1228
12.2667
53.5919
-52.5742
-96.9452
-54.4774
-25.5715
20.4366
82.666
-38.2207
-47.7971
-5.21615
49.2897
22.4464
36.2907
-21.3785
-10.6067
-18.4665
-2.42387
29.7869
-34.5065
-0.344955
-11.0654
43.1388
8.24795
3.73651
52.0327
-41.109
91.4491
-57.0124
-26.3084
39.8884
12.4793
-15.8773
19.6639
44.1012
-154.739
22.9745
-22.8604
-32.239
19.6711
-24.2295
-0.731396
-10.7482
-23.4461
-77.5083
-69.7779
42.7708
26.4218
-114.958
94.3259
5.14655
-71.6451
-43.4089
15.4707
90.4719
-48.4041
-2.35043
57.3456
122.929
-101.465
36.4266
72.5042
-17.6114
-42.5681
47.2159
-44.083
78.1067
49.5764
-78.8278
-12.9175
-63.1111
-55.8517
21.3495
118.791
-10.9432
-48.4243
32.1237
-48.4921
-103.454
25.3871
58.5409
12.0789
18.705
4.64178
-132.209
73.3106
-48.663
19.5193
137.434
-51.5627
-37.0612
-80.0046
10.2031
31.9203
-18.5922
-76.1935
7.32165
49.7267
-129.425
21.2717
87.9366
-32.5082
88.2012
-50.3443
-76.6236
-1.03036
17.5138
17.7863
33.9
8.99563
-118.843
-50.3598
78.4515
3.4481
5.5964
-21.8358
-27.1761
61.53
-70.3803
9.60505
103.633
7.10931
-48.259
49.9036
79.4218
-76.4367
10.8949
43.1827
1.42331
76.5457
-98.1088
-83.6799
92.1464
9.94116
20.574
-40.555
34.4411
-64.0183
-18.498
47.6847
46.7075
-61.5081
-0.164091
48.8432
10.6974
-40.9845
-138.082
-92.4023
129.178
29.431
-64.3782
84.1268
-108.024
-44.7381
-15.835
35.0529
-40.0427
-21.4735
-78.8558
66.7541
59.6176
-122.108
11.9633
70.3291
-61.4314
-13.5325
-60.173
-51.3187
78.6537
33.0223
24.2848
57.5283
37.0802
-22.5076
30.7944
-2.39257
-42.4894
26.0201
-14.3484
18.8586
42.8054
-53.7477
58.4598
28.6269
-22.986
36.1561
3.80305
-45.613
-120.625
43.2581
37.0636
61.9528
73.4172
-84.3026
-73.342
94.5829
7.18377
18.376
-1.57624
31.5975
32.5242
-51.868
18.484
-21.5078
-76.6121
-30.3304
45.7195
22.4793
-23.7238
12.5526
-5.74136
90.1512
-72.59
-135.019
88.9759
-5.73265
11.8449
-39.3553
-65.2943
-23.1042
-39.8047
-35.5349
7.55548
33.3837
-2.27901
24.96
-7.77868
-18.9597
50.5711
-63.9138
-0.595779
77.7218
58.0477
-20.119
24.5057
24.1593
17.0903
5.3011
-53.2683
17.5264
168.931
32.3227
-18.7378
-44.0336
-132.435
82.1905
-62.4216
-67.4222
49.8808
4.19122
-35.2881
-34.7242
71.5898
-18.024
50.8591
7.81332
-184.161
-9.14522
51.971
-21.3062
76.7082
33.2356
67.9376
66.5203
-82.5918
29.1417
26.544
-48.0448
-24.1905
52.7127
-73.4315
-22.1763
4.22842
-107.415
-8.2973
53.4274
-2.46152
18.9071
-46.6778
18.0316
-61.2666
-34.5887
-20.0618
-31.5837
44.7159
-7.25559
-8.76622
45.6307
-47.9995
-76.1002
2.38191
99.6001
-52.2152
-9.05742
-23.2086
14.2165
-116.893
46.5403
120.204
56.2888
-49.5607
27.7853
-25.7879
56.3666
-11.4814
-40.0436
82.3435
20.6142
0.392365
-91.1863
-7.75327
50.6708
-49.8687
21.0659
-154.256
-12.7206
5.02273
-67.5495
4.75362
-64.0425
22.1426
51.3314
-39.513
14.0667
8.79997
21.7314
27.0631
-52.3419
8.04105
-4.13707
2.54367
-7.06833
-10.2243
-79.6876
-57.4909
-8.5903
-111.069
-26.5613
-26.9217
19.7808
-44.6406
-6.62638
-30.5957
19.8028
-79.5656
71.8767
20.4771
69.4559
30.59
-87.5291
60.3429
-71.7866
20.1721
75.012
31.2604
-41.1922
-36.0718
-21.8343
27.0063
-23.5938
-35.8806
-1.2645
-38.4376
-85.7188
75.8213
-81.8508
-14.2088
19.1258
42.3986
27.6505
-1.9134
-70.2842
23.943
26.5257
-3.80448
-99.9347
-22.3469
-67.6478
25.444
49.6063
-17.0825
-47.6672
-26.3921
30.0028
65.0508
-40.6249
-32.7359
-17.651
-7.12169
50.6211
29.3975
24.3654
6.63025
-0.572086
-108.238
-98.8374
10.8923
18.9803
13.2854
-101.871
-33.8584
12.2094
80.0773
31.6634
-83.7268
-150.492
-3.63768
55.4027
53.0313
-16.9437
-81.898
10.6336
-48.502
12.226
-8.7219
81.1469
67.2683
-150.85
-25.6135
83.0621
25.3564
-54.5118
20.9147
52.6862
-36.2143
18.1251
-40.5965
-21.0978
-24.0427
-62.0897
53.0166
28.7218
47.5302
-67.4467
59.2644
7.01173
-11.5276
-155.845
-57.601
-14.9763
67.408
44.7016
19.3796
-67.5939
-14.0568
12.9358
42.6555
-1.21459
0.864201
-29.191
29.2291
54.2522
-31.979
-20.8491
-36.6084
10.3329
-54.9623
-47.4539
16.4457
69.7484
-0.287037
-126.38
-55.4361
64.0639
0.665377
-61.1991
46.0754
-47.4954
-20.668
32.4213
11.1161
-71.7761
23.8179
-22.1136
54.6447
-40.5879
-33.6929
16.5872
-21.1854
13.7688
-31.6834
136.886
81.3189
-110.149
-32.0801
84.2674
6.23043
-82.3038
6.42611
-54.3111
1.93019
66.2947
-71.2666
10.1771
-37.1287
-11.3215
-0.671731
71.25
-69.3734
-76.4602
-43.0006
49.7244
127.004
15.4325
-75.5703
-42.034
58.4848
44.359
-20.5433
34.5526
GPGPU-Sim: *** exit detected ***
