// Seed: 2890142023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8, id_9;
  logic [7:0][-1  +:  1] id_10, id_11;
  assign module_1.id_0 = 0;
  assign id_4 = id_7;
endmodule
program module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input wire id_5
);
  wire id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
endmodule
