

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Tue Dec 22 21:18:07 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTBbits	set	3969
    48  0000                     _LATDbits	set	3980
    49  0000                     _LATD	set	3980
    50  0000                     _TRISB	set	3987
    51  0000                     _TRISD	set	3989
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  007FCC                     __pcinit:
    57                           	callstack 0
    58  007FCC                     start_initialization:
    59                           	callstack 0
    60  007FCC                     __initialization:
    61                           	callstack 0
    62  007FCC                     end_of_initialization:
    63                           	callstack 0
    64  007FCC                     __end_of__initialization:
    65                           	callstack 0
    66  007FCC  0100               	movlb	0
    67  007FCE  EFE9  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000000                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000000                     
    73                           ; 1 bytes @ 0x0
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 11 in file "Programa_principal.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg, status,2
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    93 ;;      Params:         0       0       0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0
    95 ;;      Temps:          0       0       0       0       0       0       0       0       0
    96 ;;      Totals:         0       0       0       0       0       0       0       0       0
    97 ;;Total ram usage:        0 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  007FD2                     __ptext0:
   107                           	callstack 0
   108  007FD2                     _main:
   109                           	callstack 31
   110  007FD2                     
   111                           ;Programa_principal.c: 12:     TRISD = 0x00;
   112  007FD2  0E00               	movlw	0
   113  007FD4  6E95               	movwf	149,c	;volatile
   114  007FD6                     
   115                           ;Programa_principal.c: 13:     TRISB = 0xFF;
   116  007FD6  6893               	setf	147,c	;volatile
   117                           
   118                           ;Programa_principal.c: 14:     LATD = 0x00;
   119  007FD8  0E00               	movlw	0
   120  007FDA  6E8C               	movwf	140,c	;volatile
   121  007FDC                     
   122                           ;Programa_principal.c: 15:     LATDbits.LATD0 = 1;
   123  007FDC  808C               	bsf	140,0,c	;volatile
   124  007FDE                     l702:
   125                           
   126                           ;Programa_principal.c: 17:         if(PORTBbits.RB0 == 0){
   127  007FDE  B081               	btfsc	129,0,c	;volatile
   128  007FE0  EFF4  F03F         	goto	u11
   129  007FE4  EFF6  F03F         	goto	u10
   130  007FE8                     u11:
   131  007FE8  EFFA  F03F         	goto	l16
   132  007FEC                     u10:
   133  007FEC                     
   134                           ;Programa_principal.c: 18:             LATDbits.LATD1 = 1;
   135  007FEC  828C               	bsf	140,1,c	;volatile
   136                           
   137                           ;Programa_principal.c: 19:             LATDbits.LATD2 = 0;
   138  007FEE  948C               	bcf	140,2,c	;volatile
   139                           
   140                           ;Programa_principal.c: 20:         }
   141  007FF0  EFEF  F03F         	goto	l702
   142  007FF4                     l16:
   143                           
   144                           ;Programa_principal.c: 22:             LATDbits.LATD1 = 0;
   145  007FF4  928C               	bcf	140,1,c	;volatile
   146                           
   147                           ;Programa_principal.c: 23:             LATDbits.LATD2 = 1;
   148  007FF6  848C               	bsf	140,2,c	;volatile
   149  007FF8  EFEF  F03F         	goto	l702
   150  007FFC  EF00  F000         	goto	start
   151  008000                     __end_of_main:
   152                           	callstack 0
   153  0000                     
   154                           	psect	rparam
   155  0000                     
   156                           	psect	idloc
   157                           
   158                           ;Config register IDLOC0 @ 0x200000
   159                           ;	unspecified, using default values
   160  200000                     	org	2097152
   161  200000  FF                 	db	255
   162                           
   163                           ;Config register IDLOC1 @ 0x200001
   164                           ;	unspecified, using default values
   165  200001                     	org	2097153
   166  200001  FF                 	db	255
   167                           
   168                           ;Config register IDLOC2 @ 0x200002
   169                           ;	unspecified, using default values
   170  200002                     	org	2097154
   171  200002  FF                 	db	255
   172                           
   173                           ;Config register IDLOC3 @ 0x200003
   174                           ;	unspecified, using default values
   175  200003                     	org	2097155
   176  200003  FF                 	db	255
   177                           
   178                           ;Config register IDLOC4 @ 0x200004
   179                           ;	unspecified, using default values
   180  200004                     	org	2097156
   181  200004  FF                 	db	255
   182                           
   183                           ;Config register IDLOC5 @ 0x200005
   184                           ;	unspecified, using default values
   185  200005                     	org	2097157
   186  200005  FF                 	db	255
   187                           
   188                           ;Config register IDLOC6 @ 0x200006
   189                           ;	unspecified, using default values
   190  200006                     	org	2097158
   191  200006  FF                 	db	255
   192                           
   193                           ;Config register IDLOC7 @ 0x200007
   194                           ;	unspecified, using default values
   195  200007                     	org	2097159
   196  200007  FF                 	db	255
   197                           
   198                           	psect	config
   199                           
   200                           ;Config register CONFIG1L @ 0x300000
   201                           ;	PLL Prescaler Selection bits
   202                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   203                           ;	System Clock Postscaler Selection bits
   204                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   205                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   206                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   207  300000                     	org	3145728
   208  300000  00                 	db	0
   209                           
   210                           ;Config register CONFIG1H @ 0x300001
   211                           ;	Oscillator Selection bits
   212                           ;	FOSC = HS, HS oscillator (HS)
   213                           ;	Fail-Safe Clock Monitor Enable bit
   214                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   215                           ;	Internal/External Oscillator Switchover bit
   216                           ;	IESO = OFF, Oscillator Switchover mode disabled
   217  300001                     	org	3145729
   218  300001  0C                 	db	12
   219                           
   220                           ;Config register CONFIG2L @ 0x300002
   221                           ;	Power-up Timer Enable bit
   222                           ;	PWRT = ON, PWRT enabled
   223                           ;	Brown-out Reset Enable bits
   224                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   225                           ;	Brown-out Reset Voltage bits
   226                           ;	BORV = 3, Minimum setting 2.05V
   227                           ;	USB Voltage Regulator Enable bit
   228                           ;	VREGEN = OFF, USB voltage regulator disabled
   229  300002                     	org	3145730
   230  300002  18                 	db	24
   231                           
   232                           ;Config register CONFIG2H @ 0x300003
   233                           ;	Watchdog Timer Enable bit
   234                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   235                           ;	Watchdog Timer Postscale Select bits
   236                           ;	WDTPS = 32768, 1:32768
   237  300003                     	org	3145731
   238  300003  1E                 	db	30
   239                           
   240                           ; Padding undefined space
   241  300004                     	org	3145732
   242  300004  FF                 	db	255
   243                           
   244                           ;Config register CONFIG3H @ 0x300005
   245                           ;	CCP2 MUX bit
   246                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   247                           ;	PORTB A/D Enable bit
   248                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   249                           ;	Low-Power Timer 1 Oscillator Enable bit
   250                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   251                           ;	MCLR Pin Enable bit
   252                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   253  300005                     	org	3145733
   254  300005  81                 	db	129
   255                           
   256                           ;Config register CONFIG4L @ 0x300006
   257                           ;	Stack Full/Underflow Reset Enable bit
   258                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   259                           ;	Single-Supply ICSP Enable bit
   260                           ;	LVP = OFF, Single-Supply ICSP disabled
   261                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   262                           ;	ICPRT = OFF, ICPORT disabled
   263                           ;	Extended Instruction Set Enable bit
   264                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   265                           ;	Background Debugger Enable bit
   266                           ;	DEBUG = 0x1, unprogrammed default
   267  300006                     	org	3145734
   268  300006  80                 	db	128
   269                           
   270                           ; Padding undefined space
   271  300007                     	org	3145735
   272  300007  FF                 	db	255
   273                           
   274                           ;Config register CONFIG5L @ 0x300008
   275                           ;	Code Protection bit
   276                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   277                           ;	Code Protection bit
   278                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   279                           ;	Code Protection bit
   280                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   281                           ;	Code Protection bit
   282                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   283  300008                     	org	3145736
   284  300008  0F                 	db	15
   285                           
   286                           ;Config register CONFIG5H @ 0x300009
   287                           ;	Boot Block Code Protection bit
   288                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   289                           ;	Data EEPROM Code Protection bit
   290                           ;	CPD = OFF, Data EEPROM is not code-protected
   291  300009                     	org	3145737
   292  300009  C0                 	db	192
   293                           
   294                           ;Config register CONFIG6L @ 0x30000A
   295                           ;	Write Protection bit
   296                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   297                           ;	Write Protection bit
   298                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   299                           ;	Write Protection bit
   300                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   301                           ;	Write Protection bit
   302                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   303  30000A                     	org	3145738
   304  30000A  0F                 	db	15
   305                           
   306                           ;Config register CONFIG6H @ 0x30000B
   307                           ;	Configuration Register Write Protection bit
   308                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   309                           ;	Boot Block Write Protection bit
   310                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   311                           ;	Data EEPROM Write Protection bit
   312                           ;	WRTD = OFF, Data EEPROM is not write-protected
   313  30000B                     	org	3145739
   314  30000B  E0                 	db	224
   315                           
   316                           ;Config register CONFIG7L @ 0x30000C
   317                           ;	Table Read Protection bit
   318                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   319                           ;	Table Read Protection bit
   320                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   321                           ;	Table Read Protection bit
   322                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   323                           ;	Table Read Protection bit
   324                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   325  30000C                     	org	3145740
   326  30000C  0F                 	db	15
   327                           
   328                           ;Config register CONFIG7H @ 0x30000D
   329                           ;	Boot Block Table Read Protection bit
   330                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   331  30000D                     	org	3145741
   332  30000D  40                 	db	64
   333                           tosu	equ	0xFFF
   334                           tosh	equ	0xFFE
   335                           tosl	equ	0xFFD
   336                           stkptr	equ	0xFFC
   337                           pclatu	equ	0xFFB
   338                           pclath	equ	0xFFA
   339                           pcl	equ	0xFF9
   340                           tblptru	equ	0xFF8
   341                           tblptrh	equ	0xFF7
   342                           tblptrl	equ	0xFF6
   343                           tablat	equ	0xFF5
   344                           prodh	equ	0xFF4
   345                           prodl	equ	0xFF3
   346                           indf0	equ	0xFEF
   347                           postinc0	equ	0xFEE
   348                           postdec0	equ	0xFED
   349                           preinc0	equ	0xFEC
   350                           plusw0	equ	0xFEB
   351                           fsr0h	equ	0xFEA
   352                           fsr0l	equ	0xFE9
   353                           wreg	equ	0xFE8
   354                           indf1	equ	0xFE7
   355                           postinc1	equ	0xFE6
   356                           postdec1	equ	0xFE5
   357                           preinc1	equ	0xFE4
   358                           plusw1	equ	0xFE3
   359                           fsr1h	equ	0xFE2
   360                           fsr1l	equ	0xFE1
   361                           bsr	equ	0xFE0
   362                           indf2	equ	0xFDF
   363                           postinc2	equ	0xFDE
   364                           postdec2	equ	0xFDD
   365                           preinc2	equ	0xFDC
   366                           plusw2	equ	0xFDB
   367                           fsr2h	equ	0xFDA
   368                           fsr2l	equ	0xFD9
   369                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Tue Dec 22 21:18:07 2020

                     l16 7FF4                       u10 7FEC                       u11 7FE8  
                    l700 7FDC                      l702 7FDE                      l704 7FEC  
                    l696 7FD2                      l698 7FD6                     _LATD 000F8C  
                   _main 7FD2                     start 0000             ___param_bank 000000  
                  ?_main 0000                    _TRISB 000F93                    _TRISD 000F95  
        __initialization 7FCC             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000               __accesstop 0060  __end_of__initialization 7FCC  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FCC                  __ramtop 0800  
                __ptext0 7FD2     end_of_initialization 7FCC                _PORTBbits 000F81  
    start_initialization 7FCC                 _LATDbits 000F8C                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 002E  
