# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../D_flip_flop/Design.v" \
"../../../../serail_in_design.v" \
"../../../../../../Seriial in serial out 4 bit  shift register/serial_shift_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
