{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688713809273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688713809273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 04:10:09 2023 " "Processing started: Fri Jul 07 04:10:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688713809273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688713809273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi -c multi " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688713809274 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688713809738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "ALU.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810083 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-arch " "Found design unit 1: MUX2-arch" {  } { { "MUX2.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MUX2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810085 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MUX2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4-arch " "Found design unit 1: MUX4-arch" {  } { { "MUX4.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MUX4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810092 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MUX4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER32-description " "Found design unit 1: REGISTER32-description" {  } { { "REGISTER32.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/REGISTER32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810094 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32 " "Found entity 1: REGISTER32" {  } { { "REGISTER32.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/REGISTER32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGNEXT-rtl " "Found design unit 1: SIGNEXT-rtl" {  } { { "SIGNEXT.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/SIGNEXT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810096 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT " "Found entity 1: SIGNEXT" {  } { { "SIGNEXT.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/SIGNEXT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGFILE-arch " "Found design unit 1: REGFILE-arch" {  } { { "REGFILE.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/REGFILE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810097 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "REGFILE.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/REGFILE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dm-SYN " "Found design unit 1: dm-SYN" {  } { { "DM.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/DM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810100 ""} { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/DM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMDATAPATH-arch " "Found design unit 1: MEMDATAPATH-arch" {  } { { "MEMDATAPATH.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MEMDATAPATH.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810102 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMDATAPATH " "Found entity 1: MEMDATAPATH" {  } { { "MEMDATAPATH.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MEMDATAPATH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-arch " "Found design unit 1: CONTROLLER-arch" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810104 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-struct " "Found design unit 1: multi-struct" {  } { { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810106 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTBENCH-arch " "Found design unit 1: TESTBENCH-arch" {  } { { "TESTBENCH.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/TESTBENCH.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810109 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTBENCH " "Found entity 1: TESTBENCH" {  } { { "TESTBENCH.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/TESTBENCH.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memi-comportamental " "Found design unit 1: memi-comportamental" {  } { { "memi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/memi.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810111 ""} { "Info" "ISGN_ENTITY_NAME" "1 memi " "Found entity 1: memi" {  } { { "memi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/memi.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multi " "Elaborating entity \"multi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688713810198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extended_signal_x4 multi.vhd(137) " "Verilog HDL or VHDL warning at multi.vhd(137): object \"extended_signal_x4\" assigned a value but never read" {  } { { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688713810205 "|multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMDATAPATH MEMDATAPATH:MemoryDatapath_dp " "Elaborating entity \"MEMDATAPATH\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\"" {  } { { "multi.vhd" "MemoryDatapath_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memi MEMDATAPATH:MemoryDatapath_dp\|memi:InstructionMemory " "Elaborating entity \"memi\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\|memi:InstructionMemory\"" {  } { { "MEMDATAPATH.vhd" "InstructionMemory" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MEMDATAPATH.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory " "Elaborating entity \"DM\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\"" {  } { { "MEMDATAPATH.vhd" "DataMemory" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MEMDATAPATH.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DM.vhd" "altsyncram_component" { Text "C:/altera/MultiCycle_4/MultiCycle_3/DM.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DM.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/DM.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688713810279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DM.mif " "Parameter \"init_file\" = \"DM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810280 ""}  } { { "DM.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/DM.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688713810280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hc1 " "Found entity 1: altsyncram_9hc1" {  } { { "db/altsyncram_9hc1.tdf" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/db/altsyncram_9hc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hc1 MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component\|altsyncram_9hc1:auto_generated " "Elaborating entity \"altsyncram_9hc1\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component\|altsyncram_9hc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MEMDATAPATH:MemoryDatapath_dp\|MUX2:Mux " "Elaborating entity \"MUX2\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\|MUX2:Mux\"" {  } { { "MEMDATAPATH.vhd" "Mux" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MEMDATAPATH.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:Controller_dp " "Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:Controller_dp\"" {  } { { "multi.vhd" "Controller_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810343 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IORD CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"IORD\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSRCA CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"ALUSRCA\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSRCB CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"ALUSRCB\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOP CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"ALUOP\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCSRC CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"PCSRC\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REGDST CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"REGDST\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MEMTOREG CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"MEMTOREG\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST CONTROLLER.vhd(251) " "VHDL Process Statement warning at CONTROLLER.vhd(251): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FUNCT CONTROLLER.vhd(272) " "VHDL Process Statement warning at CONTROLLER.vhd(272): signal \"FUNCT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMTOREG CONTROLLER.vhd(31) " "Inferred latch for \"MEMTOREG\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGDST CONTROLLER.vhd(31) " "Inferred latch for \"REGDST\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSRC\[0\] CONTROLLER.vhd(31) " "Inferred latch for \"PCSRC\[0\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688713810350 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSRC\[1\] CONTROLLER.vhd(31) " "Inferred latch for \"PCSRC\[1\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688713810351 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[0\] CONTROLLER.vhd(31) " "Inferred latch for \"ALUOP\[0\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688713810351 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[1\] CONTROLLER.vhd(31) " "Inferred latch for \"ALUOP\[1\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688713810351 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCB\[0\] CONTROLLER.vhd(31) " "Inferred latch for \"ALUSRCB\[0\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688713810351 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCB\[1\] CONTROLLER.vhd(31) " "Inferred latch for \"ALUSRCB\[1\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688713810351 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCA CONTROLLER.vhd(31) " "Inferred latch for \"ALUSRCA\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688713810351 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IORD CONTROLLER.vhd(31) " "Inferred latch for \"IORD\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688713810351 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE REGFILE:RegFile_dp " "Elaborating entity \"REGFILE\" for hierarchy \"REGFILE:RegFile_dp\"" {  } { { "multi.vhd" "RegFile_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32 REGISTER32:reg_PC_dp " "Elaborating entity \"REGISTER32\" for hierarchy \"REGISTER32:reg_PC_dp\"" {  } { { "multi.vhd" "reg_PC_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:mux2_RegDst_dp " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:mux2_RegDst_dp\"" {  } { { "multi.vhd" "mux2_RegDst_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT SIGNEXT:signExt_dp " "Elaborating entity \"SIGNEXT\" for hierarchy \"SIGNEXT:signExt_dp\"" {  } { { "multi.vhd" "signExt_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 MUX4:mux4_SrcB_dp " "Elaborating entity \"MUX4\" for hierarchy \"MUX4:mux4_SrcB_dp\"" {  } { { "multi.vhd" "mux4_SrcB_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_dp " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_dp\"" {  } { { "multi.vhd" "alu_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810414 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "REGFILE:RegFile_dp\|banco_registradores_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"REGFILE:RegFile_dp\|banco_registradores_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "REGFILE:RegFile_dp\|banco_registradores_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"REGFILE:RegFile_dp\|banco_registradores_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688713810874 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1688713810874 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1688713810874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGFILE:RegFile_dp\|altsyncram:banco_registradores_rtl_0 " "Elaborated megafunction instantiation \"REGFILE:RegFile_dp\|altsyncram:banco_registradores_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGFILE:RegFile_dp\|altsyncram:banco_registradores_rtl_0 " "Instantiated megafunction \"REGFILE:RegFile_dp\|altsyncram:banco_registradores_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688713810896 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688713810896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sng1 " "Found entity 1: altsyncram_sng1" {  } { { "db/altsyncram_sng1.tdf" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/db/altsyncram_sng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688713810940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688713810940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:Controller_dp\|MEMTOREG " "Latch CONTROLLER:Controller_dp\|MEMTOREG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLLER:Controller_dp\|State_Atual.S7 " "Ports D and ENA on the latch are fed by the same signal CONTROLLER:Controller_dp\|State_Atual.S7" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688713811207 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688713811207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:Controller_dp\|REGDST " "Latch CONTROLLER:Controller_dp\|REGDST has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLLER:Controller_dp\|State_Atual.S7 " "Ports D and ENA on the latch are fed by the same signal CONTROLLER:Controller_dp\|State_Atual.S7" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688713811207 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688713811207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:Controller_dp\|IORD " "Latch CONTROLLER:Controller_dp\|IORD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLLER:Controller_dp\|State_Atual.S3 " "Ports D and ENA on the latch are fed by the same signal CONTROLLER:Controller_dp\|State_Atual.S3" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688713811207 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688713811207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:Controller_dp\|PCSRC\[1\] " "Latch CONTROLLER:Controller_dp\|PCSRC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLLER:Controller_dp\|State_Atual.S11 " "Ports D and ENA on the latch are fed by the same signal CONTROLLER:Controller_dp\|State_Atual.S11" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688713811207 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688713811207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:Controller_dp\|PCSRC\[0\] " "Latch CONTROLLER:Controller_dp\|PCSRC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLLER:Controller_dp\|State_Atual.S8 " "Ports D and ENA on the latch are fed by the same signal CONTROLLER:Controller_dp\|State_Atual.S8" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688713811208 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688713811208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688713811670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688713811670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "745 " "Implemented 745 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688713811734 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688713811734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "610 " "Implemented 610 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688713811734 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1688713811734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688713811734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688713811761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 04:10:11 2023 " "Processing ended: Fri Jul 07 04:10:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688713811761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688713811761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688713811761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688713811761 ""}
