GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\sdram\ip_sdram.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v'
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_package.vhd'
Analyzing package 'vdp_package'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_package.vhd":82)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd'
Analyzing entity 'vdp'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd":254)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd":304)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_colordec.vhd'
Analyzing entity 'vdp_colordec'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_colordec.vhd":68)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_colordec.vhd":115)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_command.vhd'
Analyzing entity 'vdp_command'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_command.vhd":67)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_command.vhd":106)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_doublebuf.vhd'
Analyzing entity 'vdp_doublebuf'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_doublebuf.vhd":80)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_doublebuf.vhd":97)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic123m.vhd'
Analyzing entity 'vdp_graphic123m'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic123m.vhd":86)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic123m.vhd":118)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic4567.vhd'
Analyzing entity 'vdp_graphic4567'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic4567.vhd":97)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic4567.vhd":138)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_hvcounter.vhd'
Analyzing entity 'vdp_hvcounter'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_hvcounter.vhd":67)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_hvcounter.vhd":87)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_interrupt.vhd'
Analyzing entity 'vdp_interrupt'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_interrupt.vhd":65)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_interrupt.vhd":83)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_linebuf.vhd'
Analyzing entity 'vdp_linebuf'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_linebuf.vhd":89)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_linebuf.vhd":100)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_ntsc_pal.vhd'
Analyzing entity 'vdp_ntsc_pal'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_ntsc_pal.vhd":96)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_ntsc_pal.vhd":120)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_register.vhd'
Analyzing entity 'vdp_register'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_register.vhd":89)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_register.vhd":206)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_spinforam.vhd'
Analyzing entity 'vdp_spinforam'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_spinforam.vhd":88)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_spinforam.vhd":99)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_sprite.vhd'
Analyzing entity 'vdp_sprite'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_sprite.vhd":183)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_sprite.vhd":233)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_ssg.vhd'
Analyzing entity 'vdp_ssg'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_ssg.vhd":69)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_ssg.vhd":109)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_text12.vhd'
Analyzing entity 'vdp_text12'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_text12.vhd":104)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_text12.vhd":138)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_vga.vhd'
Analyzing entity 'vdp_vga'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_vga.vhd":103)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_vga.vhd":133)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_wait_control.vhd'
Analyzing entity 'vdp_wait_control'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_wait_control.vhd":59)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_wait_control.vhd":79)
Analyzing VHDL file 'D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\ram.vhd'
Analyzing entity 'ram'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\ram.vhd":37)
Analyzing architecture 'rtl'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\ram.vhd":47)
Compiling module 'Gowin_PLL'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\gowin_pll\gowin_pll.v":9)
Compiling module 'ip_sdram'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\sdram\ip_sdram.v":27)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\sdram\ip_sdram.v":74)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\sdram\ip_sdram.v":234)
Compiling module 'tang20cart_msx'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":26)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":174)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":183)
Switching to VHDL mode to elaborate design unit 'VDP'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":258)
Processing 'VDP(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd":254)
Processing 'VDP_NTSC_PAL(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_ntsc_pal.vhd":96)
Processing 'VDP_VGA(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_vga.vhd":103)
Processing 'VDP_DOUBLEBUF(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_doublebuf.vhd":80)
Processing 'VDP_LINEBUF(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_linebuf.vhd":89)
Extracting RAM for identifier 'IMEM'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_linebuf.vhd":102)
Processing 'VDP_INTERRUPT(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_interrupt.vhd":65)
Processing 'VDP_SSG(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_ssg.vhd":69)
Processing 'VDP_HVCOUNTER(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_hvcounter.vhd":67)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_ssg.vhd":237)
Processing 'VDP_COLORDEC(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_colordec.vhd":68)
Processing 'VDP_TEXT12(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_text12.vhd":104)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_text12.vhd":354)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_text12.vhd":416)
Processing 'VDP_GRAPHIC123M(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic123m.vhd":86)
Processing 'VDP_GRAPHIC4567(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic4567.vhd":97)
Processing 'ram(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\ram.vhd":37)
Extracting RAM for identifier 'blkram'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\ram.vhd":49)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic4567.vhd":313)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic4567.vhd":350)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic4567.vhd":396)
Processing 'VDP_SPRITE(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_sprite.vhd":183)
Processing 'VDP_SPINFORAM(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_spinforam.vhd":88)
Extracting RAM for identifier 'IMEM'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_spinforam.vhd":101)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_sprite.vhd":474)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_sprite.vhd":554)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_sprite.vhd":1021)
Processing 'VDP_REGISTER(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_register.vhd":89)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_register.vhd":622)
'others' clause is never selected("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_register.vhd":652)
Processing 'VDP_COMMAND(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_command.vhd":67)
Processing 'VDP_WAIT_CONTROL(RTL)'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_wait_control.vhd":59)
WARN  (EX3670) : Actual bit length 23 differs from formal bit length 17 for port 'PRAMADR'("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":237)
Returning to Verilog mode to proceed with elaboration("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":258)
WARN  (EX1998) : Net 'w_is_output' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":101)
NOTE  (EX0101) : Current top module is "tang20cart_msx"
WARN  (EX0211) : The output port "uart_tx" of module "tang20cart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":51)
WARN  (EX0211) : The output port "lcd_clk" of module "tang20cart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":58)
WARN  (EX0211) : The output port "lcd_de" of module "tang20cart_msx" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":59)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input n_treset is unused("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":29)
WARN  (CV0016) : Input n_ce is unused("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":31)
WARN  (CV0016) : Input n_twr is unused("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":32)
WARN  (CV0016) : Input n_trd is unused("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":33)
WARN  (CV0016) : Input keys is unused("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v":46)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "VDP_INTERRUPT" instantiated to "U_INTERRUPT" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd":1145)
WARN  (NL0002) : The module "VDP_SPINFORAM" instantiated to "ISPINFORAM" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_sprite.vhd":382)
WARN  (NL0002) : The module "ram" instantiated to "U_EVEN_LINE_BUF" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_sprite.vhd":414)
WARN  (NL0002) : The module "ram" instantiated to "U_ODD_LINE_BUF" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_sprite.vhd":430)
WARN  (NL0002) : The module "VDP_COLORDEC" instantiated to "U_VDP_COLORDEC" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd":1562)
WARN  (NL0002) : The module "VDP_COMMAND" instantiated to "U_VDP_COMMAND" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd":1852)
WARN  (NL0002) : The module "VDP_GRAPHIC4567" instantiated to "U_VDP_GRAPHIC4567" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd":1660)
WARN  (NL0002) : The module "ram" instantiated to "U_FIFOMEM" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_graphic4567.vhd":208)
WARN  (NL0002) : The module "VDP_NTSC_PAL" instantiated to "U_VDP_NTSC_PAL" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd":1068)
WARN  (NL0002) : The module "VDP_REGISTER" instantiated to "U_VDP_REGISTER" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd":1734)
WARN  (NL0002) : The module "ram" instantiated to "U_PALETTEMEMG" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_register.vhd":391)
WARN  (NL0002) : The module "ram" instantiated to "U_PALETTEMEMRB" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_register.vhd":382)
WARN  (NL0002) : The module "VDP_TEXT12" instantiated to "U_VDP_TEXT12" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp.vhd":1611)
WARN  (NL0002) : The module "VDP_LINEBUF" instantiated to "U_BUF_GE" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_doublebuf.vhd":131)
WARN  (NL0002) : The module "VDP_LINEBUF" instantiated to "U_BUF_GO" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\v9958clone\vdp_doublebuf.vhd":161)
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\impl\gwsynthesis\Tang20kcartMSX.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\impl\gwsynthesis\Tang20kcartMSX_syn.rpt.html" completed
GowinSynthesis finish
