

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_28_3'
================================================================
* Date:           Fri Sep 13 08:58:31 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_3  |       47|       47|        30|          2|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 2, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 33 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sum_1_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sum_1_cast"   --->   Operation 34 'read' 'sum_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sum_1_cast_cast = sext i16 %sum_1_cast_read"   --->   Operation 35 'sext' 'sum_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_2, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body24.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [nn.cpp:28->nn.cpp:62]   --->   Operation 40 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.77ns)   --->   "%icmp_ln28 = icmp_eq  i4 %i_3, i4 10" [nn.cpp:28->nn.cpp:62]   --->   Operation 42 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.77ns)   --->   "%add_ln28 = add i4 %i_3, i4 1" [nn.cpp:28->nn.cpp:62]   --->   Operation 43 'add' 'add_ln28' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body24.i.split, void %_Z7softmaxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_i.exit.exitStub" [nn.cpp:28->nn.cpp:62]   --->   Operation 44 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i_4_cast = zext i4 %i_3" [nn.cpp:28->nn.cpp:62]   --->   Operation 45 'zext' 'i_4_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %i_4_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 46 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.15ns)   --->   "%output_r_load = load i4 %output_r_addr" [nn.cpp:29->nn.cpp:62]   --->   Operation 47 'load' 'output_r_load' <Predicate = (!icmp_ln28)> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 48 [1/1] (1.61ns)   --->   "%store_ln28 = store i4 %add_ln28, i4 %i" [nn.cpp:28->nn.cpp:62]   --->   Operation 48 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.05>
ST_2 : Operation 49 [1/2] (2.15ns)   --->   "%output_r_load = load i4 %output_r_addr" [nn.cpp:29->nn.cpp:62]   --->   Operation 49 'load' 'output_r_load' <Predicate = (!icmp_ln28)> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %output_r_load, i8 0" [nn.cpp:29->nn.cpp:62]   --->   Operation 50 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 51 [28/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 51 'sdiv' 'sdiv_ln29' <Predicate = (!icmp_ln28)> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 52 [27/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 52 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 53 [26/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 53 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 54 [25/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 54 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 55 [24/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 55 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.90>
ST_7 : Operation 56 [23/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 56 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 57 [22/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 57 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.90>
ST_9 : Operation 58 [21/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 58 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.90>
ST_10 : Operation 59 [20/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 59 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.90>
ST_11 : Operation 60 [19/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 60 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.90>
ST_12 : Operation 61 [18/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 61 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.90>
ST_13 : Operation 62 [17/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 62 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.90>
ST_14 : Operation 63 [16/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 63 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.90>
ST_15 : Operation 64 [15/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 64 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.90>
ST_16 : Operation 65 [14/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 65 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 66 [13/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 66 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.90>
ST_18 : Operation 67 [12/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 67 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.90>
ST_19 : Operation 68 [11/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 68 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.90>
ST_20 : Operation 69 [10/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 69 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.90>
ST_21 : Operation 70 [9/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 70 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.90>
ST_22 : Operation 71 [8/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 71 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.90>
ST_23 : Operation 72 [7/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 72 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.90>
ST_24 : Operation 73 [6/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 73 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.90>
ST_25 : Operation 74 [5/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 74 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.90>
ST_26 : Operation 75 [4/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 75 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.90>
ST_27 : Operation 76 [3/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 76 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.90>
ST_28 : Operation 77 [2/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 77 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.90>
ST_29 : Operation 78 [1/28] (3.90ns)   --->   "%sdiv_ln29 = sdiv i24 %shl_ln2, i24 %sum_1_cast_cast" [nn.cpp:29->nn.cpp:62]   --->   Operation 78 'sdiv' 'sdiv_ln29' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.15>
ST_30 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [nn.cpp:28->nn.cpp:62]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [nn.cpp:28->nn.cpp:62]   --->   Operation 80 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i16 %sdiv_ln29" [nn.cpp:29->nn.cpp:62]   --->   Operation 81 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 82 [1/1] (2.15ns)   --->   "%store_ln29 = store i16 %trunc_ln29, i4 %output_r_addr" [nn.cpp:29->nn.cpp:62]   --->   Operation 82 'store' 'store_ln29' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body24.i" [nn.cpp:28->nn.cpp:62]   --->   Operation 83 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sum_1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100000000000000000000000000000]
sum_1_cast_read        (read             ) [ 0000000000000000000000000000000]
sum_1_cast_cast        (sext             ) [ 0111111111111111111111111111110]
specmemcore_ln0        (specmemcore      ) [ 0000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000]
i_3                    (load             ) [ 0000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000]
icmp_ln28              (icmp             ) [ 0111111111111111111111111111100]
add_ln28               (add              ) [ 0000000000000000000000000000000]
br_ln28                (br               ) [ 0000000000000000000000000000000]
i_4_cast               (zext             ) [ 0000000000000000000000000000000]
output_r_addr          (getelementptr    ) [ 0111111111111111111111111111111]
store_ln28             (store            ) [ 0000000000000000000000000000000]
output_r_load          (load             ) [ 0000000000000000000000000000000]
shl_ln2                (bitconcatenate   ) [ 0111111111111111111111111111110]
sdiv_ln29              (sdiv             ) [ 0010000000000000000000000000001]
speclooptripcount_ln28 (speclooptripcount) [ 0000000000000000000000000000000]
specloopname_ln28      (specloopname     ) [ 0000000000000000000000000000000]
trunc_ln29             (trunc            ) [ 0000000000000000000000000000000]
store_ln29             (store            ) [ 0000000000000000000000000000000]
br_ln28                (br               ) [ 0000000000000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_1_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sum_1_cast_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_1_cast_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_r_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_r_load/1 store_ln29/30 "/>
</bind>
</comp>

<comp id="73" class="1004" name="sum_1_cast_cast_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_1_cast_cast/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_3_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln28_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="4" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln28_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_4_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln28_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="shl_ln2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="24" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="24" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="1"/>
<pin id="118" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln29/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln29_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="1"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/30 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="131" class="1005" name="sum_1_cast_cast_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="1"/>
<pin id="133" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_cast_cast "/>
</bind>
</comp>

<comp id="136" class="1005" name="icmp_ln28_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="140" class="1005" name="output_r_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="1"/>
<pin id="142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="145" class="1005" name="shl_ln2_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="24" slack="1"/>
<pin id="147" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="sdiv_ln29_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="1"/>
<pin id="152" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="54" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="106"><net_src comp="91" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="67" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="120" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="127"><net_src comp="50" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="134"><net_src comp="73" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="139"><net_src comp="85" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="60" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="148"><net_src comp="107" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="153"><net_src comp="115" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="120" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {30 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_28_3 : output_r | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_3 : sum_1_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln28 : 2
		add_ln28 : 2
		br_ln28 : 3
		i_4_cast : 2
		output_r_addr : 3
		output_r_load : 4
		store_ln28 : 3
	State 2
		shl_ln2 : 1
		sdiv_ln29 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   sdiv   |         grp_fu_115         |   1411  |   1067  |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln28_fu_85      |    0    |    13   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln28_fu_91       |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   | sum_1_cast_read_read_fu_54 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sum_1_cast_cast_fu_73   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       i_4_cast_fu_97       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       shl_ln2_fu_107       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln29_fu_120     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   1411  |   1093  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_reg_124       |    4   |
|   icmp_ln28_reg_136   |    1   |
| output_r_addr_reg_140 |    4   |
|   sdiv_ln29_reg_150   |   16   |
|    shl_ln2_reg_145    |   24   |
|sum_1_cast_cast_reg_131|   24   |
+-----------------------+--------+
|         Total         |   73   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_115    |  p0  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||   3.22  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1411  |  1093  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1484  |  1111  |
+-----------+--------+--------+--------+
