
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giorgio/workspace/jpeg-rs-clean/syn/chenIDCT'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tools/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1582.016 ; gain = 331.000 ; free physical = 15560 ; free virtual = 27167
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1223] The version limit for your license is '2018.05' and will expire in 22 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6367 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1609.531 ; gain = 0.000 ; free physical = 15449 ; free virtual = 27059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ChenIDct_0_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_ChenIDct_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ChenIDct_0_0' (1#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_ChenIDct_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ChenIDct_0' of module 'design_1_ChenIDct_0_0' requires 55 connections, but only 53 given [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:231]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:2094]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1S8P97A' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1S8P97A' (2#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_2GFYGN' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:3050]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_2GFYGN' (3#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:3050]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_8ISPLG' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:3534]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (4#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (5#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_8ISPLG' (6#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:3534]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (7#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 40 connections, but only 38 given [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:2605]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_1' (8#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:2094]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:696]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_IXUPW4' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_IXUPW4' (9#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1GKRXSM' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:3182]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (10#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 72 connections, but only 70 given [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:3461]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1GKRXSM' (11#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:3182]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_mmu_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_s00_mmu_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_mmu_0' (12#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_s00_mmu_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_MSXCFR' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:3944]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (13#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 72 connections, but only 70 given [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:4223]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_MSXCFR' (14#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:3944]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_mmu_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_s01_mmu_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_mmu_0' (15#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_s01_mmu_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1F8JMFP' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:4296]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_2' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_auto_us_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_2' (16#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_auto_us_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_2' requires 72 connections, but only 70 given [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:4575]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1F8JMFP' (17#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:4296]
INFO: [Synth 8-638] synthesizing module 'design_1_s02_mmu_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_s02_mmu_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s02_mmu_0' (18#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_s02_mmu_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (19#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 78 connections, but only 74 given [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:2017]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (20#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:696]
INFO: [Synth 8-638] synthesizing module 'design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0' (21#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'decode_start_f2r_vectorPh_s2e_forBody96Preheader_0' of module 'design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0' requires 90 connections, but only 86 given [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:512]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (22#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:599]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (23#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (24#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 84 connections, but only 82 given [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:611]
INFO: [Synth 8-256] done synthesizing module 'design_1' (25#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (26#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_1F8JMFP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1F8JMFP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_MSXCFR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_MSXCFR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1GKRXSM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1GKRXSM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_IXUPW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_IXUPW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_IXUPW4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_IXUPW4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_AXI_arlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_AXI_awlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S01_AXI_arlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S01_AXI_awlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S02_AXI_arlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S02_AXI_awlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_8ISPLG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_8ISPLG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_2GFYGN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_2GFYGN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_2GFYGN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_2GFYGN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1S8P97A has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1S8P97A has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1S8P97A has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1S8P97A has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1609.531 ; gain = 0.000 ; free physical = 15456 ; free virtual = 27068
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1609.531 ; gain = 0.000 ; free physical = 15458 ; free virtual = 27070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp15/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp15/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp16/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp16/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp17/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp17/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp18/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/xbar'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp18/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/xbar'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp19/design_1_ChenIDct_0_1_in_context.xdc] for cell 'design_1_i/ChenIDct_0'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp19/design_1_ChenIDct_0_1_in_context.xdc] for cell 'design_1_i/ChenIDct_0'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp20/design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0_in_context.xdc] for cell 'design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp20/design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0_in_context.xdc] for cell 'design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp21/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_master/xbar'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp21/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_master/xbar'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp22/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp22/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_ds'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp23/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp23/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_master/s00_couplers/auto_pc'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp24/design_1_s02_mmu_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s00_mmu'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp24/design_1_s02_mmu_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s00_mmu'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp25/design_1_s02_mmu_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s01_mmu'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp25/design_1_s02_mmu_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s01_mmu'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp26/design_1_s02_mmu_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s02_mmu'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp26/design_1_s02_mmu_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s02_mmu'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp27/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s02_couplers/auto_us'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp27/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s02_couplers/auto_us'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp28/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s01_couplers/auto_us'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp28/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s01_couplers/auto_us'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp29/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s00_couplers/auto_us'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/.Xil/Vivado-6318-legolas/dcp29/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_slave/s00_couplers/auto_us'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2246.914 ; gain = 0.996 ; free physical = 13790 ; free virtual = 26329
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2246.914 ; gain = 637.383 ; free physical = 13876 ; free virtual = 26416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2246.914 ; gain = 637.383 ; free physical = 13877 ; free virtual = 26416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ChenIDct_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_master. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_master/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_master/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_master/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_slave. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_slave/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_slave/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_slave/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_slave/s01_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_slave/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_slave/s02_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_slave/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2246.914 ; gain = 637.383 ; free physical = 13878 ; free virtual = 26417
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 2246.914 ; gain = 637.383 ; free physical = 13880 ; free virtual = 26419
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_bid[4]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_bid[3]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_bid[2]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_rid[4]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_rid[3]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_rid[2]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_AXI_arlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_AXI_awlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S01_AXI_arlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S01_AXI_awlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S02_AXI_arlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S02_AXI_awlock[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 2246.914 ; gain = 637.383 ; free physical = 13868 ; free virtual = 26409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2871.855 ; gain = 1262.324 ; free physical = 13059 ; free virtual = 25633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2872.852 ; gain = 1263.320 ; free physical = 13059 ; free virtual = 25633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2887.273 ; gain = 1277.742 ; free physical = 13056 ; free virtual = 25630
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2887.277 ; gain = 1277.746 ; free physical = 13057 ; free virtual = 25630
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2887.277 ; gain = 1277.746 ; free physical = 13057 ; free virtual = 25630
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2887.277 ; gain = 1277.746 ; free physical = 13057 ; free virtual = 25630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2887.277 ; gain = 1277.746 ; free physical = 13057 ; free virtual = 25630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2887.277 ; gain = 1277.746 ; free physical = 13057 ; free virtual = 25630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2887.277 ; gain = 1277.746 ; free physical = 13056 ; free virtual = 25630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------------------------+----------+
|      |BlackBox name                                                 |Instances |
+------+--------------------------------------------------------------+----------+
|1     |design_1_xbar_1                                               |         1|
|2     |design_1_auto_ds_0                                            |         1|
|3     |design_1_auto_pc_0                                            |         1|
|4     |design_1_s00_mmu_0                                            |         1|
|5     |design_1_s01_mmu_0                                            |         1|
|6     |design_1_s02_mmu_0                                            |         1|
|7     |design_1_xbar_0                                               |         1|
|8     |design_1_auto_us_0                                            |         1|
|9     |design_1_auto_us_1                                            |         1|
|10    |design_1_auto_us_2                                            |         1|
|11    |design_1_ChenIDct_0_0                                         |         1|
|12    |design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0 |         1|
|13    |design_1_proc_sys_reset_0_0                                   |         1|
|14    |design_1_xlconcat_0_0                                         |         1|
|15    |design_1_zynq_ultra_ps_e_0_0                                  |         1|
+------+--------------------------------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------------------------+------+
|      |Cell                                                          |Count |
+------+--------------------------------------------------------------+------+
|1     |design_1_ChenIDct_0_0                                         |     1|
|2     |design_1_auto_ds_0                                            |     1|
|3     |design_1_auto_pc_0                                            |     1|
|4     |design_1_auto_us_0                                            |     1|
|5     |design_1_auto_us_1                                            |     1|
|6     |design_1_auto_us_2                                            |     1|
|7     |design_1_decode_start_f2r_vectorPh_s2e_forBody96Preheader_0_0 |     1|
|8     |design_1_proc_sys_reset_0_0                                   |     1|
|9     |design_1_s00_mmu_0                                            |     1|
|10    |design_1_s01_mmu_0                                            |     1|
|11    |design_1_s02_mmu_0                                            |     1|
|12    |design_1_xbar_0                                               |     1|
|13    |design_1_xbar_1                                               |     1|
|14    |design_1_xlconcat_0_0                                         |     1|
|15    |design_1_zynq_ultra_ps_e_0_0                                  |     1|
+------+--------------------------------------------------------------+------+

Report Instance Areas: 
+------+----------------------------+------------------------------+------+
|      |Instance                    |Module                        |Cells |
+------+----------------------------+------------------------------+------+
|1     |top                         |                              |  4775|
|2     |  design_1_i                |design_1                      |  4775|
|3     |    axi_interconnect_master |design_1_axi_interconnect_0_1 |   814|
|4     |      s00_couplers          |s00_couplers_imp_8ISPLG       |   519|
|5     |    axi_interconnect_slave  |design_1_axi_interconnect_0_0 |  2686|
|6     |      s00_couplers          |s00_couplers_imp_1GKRXSM      |   378|
|7     |      s01_couplers          |s01_couplers_imp_MSXCFR       |   378|
|8     |      s02_couplers          |s02_couplers_imp_1F8JMFP      |   378|
+------+----------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 2887.277 ; gain = 1277.746 ; free physical = 13056 ; free virtual = 25630
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2887.277 ; gain = 640.363 ; free physical = 13093 ; free virtual = 25667
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 2887.281 ; gain = 1277.746 ; free physical = 13097 ; free virtual = 25670
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:46 . Memory (MB): peak = 2922.910 ; gain = 1340.895 ; free physical = 13068 ; free virtual = 25641
INFO: [Common 17-1381] The checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2922.914 ; gain = 0.000 ; free physical = 13066 ; free virtual = 25640
INFO: [Common 17-206] Exiting Vivado at Wed May  9 11:34:33 2018...
