# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Preparing    library                                        ieee_proposed
# Compiling    package                                        grpIeeeProposed, pkgfixed_float_types
# Compiling    package                                        grpIeeeProposed, pkgfixed_pkg
# ** Warning: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd(1470): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd(1471): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd(1472): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd(6888): (vcom-1246) Range 2 to 1 is null.
# Compiling    package                                        grpPackages, pkgGlobal
# ** Warning: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpPackages/pkgGlobal/src/Global-p.vhd(127): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# Compiling    package                                        grpWm8731, pkgDefinitionsCodec
# Compiling    package                                        grpParameterize, pkgParamCodec
# Compiling    package                                        grpWavFile, pkgRiffFileTreatment
# Compiling    entity                                         grpStrobesClocks, unitClkMaster
# Compiling    entity                                         grpDsp, unitDspDds
# Compiling    entity                                         grpDsp, unitDspDds
# Compiling    architecture                                   grpStrobesClocks, unitClkMaster, Rtl
# Compiling    architecture                                   grpDsp, unitDspDds, RtlSimple
# Compiling    architecture                                   grpDsp, unitDspDds, Rtl
# Compiling    bhv entity                                     grpStrobesClocks, unitPwrOnReset, PwrOnReset
# Compiling    bhv entity                                     grpStrobesClocks, unitOscillator, Oscillator
# Compiling    bhv entity                                     grpWavFile, unitWavToPar, WavToPar
# Compiling    bhv entity                                     grpWavFile, unitParToWav, ParToWav
# Compiling    bhv architecture                               grpStrobesClocks, unitPwrOnReset, Bhv
# Compiling    bhv architecture                               grpStrobesClocks, unitOscillator, Bhv
# Compiling    bhv architecture                               grpWavFile, unitWavToPar, Bhv
# Compiling    bhv architecture                               grpWavFile, unitParToWav, Bhv
# Compiling    testbench entity-architecture                  grpDsp, unitDspDds, Bhv
# ** Error: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpDsp/unitDspDds/src/tbDspDds-Bhv-ea.vhd(81): Nonresolved signal 'PhaseStrobeL' has multiple sources.
#   Drivers:
#     C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpDsp/unitDspDds/src/tbDspDds-Bhv-ea.vhd(98):Conditional signal assignment line__98
#     C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpDsp/unitDspDds/src/tbDspDds-Bhv-ea.vhd(97):Conditional signal assignment line__97
# ** Error: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpDsp/unitDspDds/src/tbDspDds-Bhv-ea.vhd(179): VHDL Compiler exiting
# 
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Compilation failed due to errors!
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Preparing    library                                        ieee_proposed
# Preparing    library                                        ieee_proposed
# Compiling    package                                        grpIeeeProposed, pkgfixed_float_types
# Compiling    package                                        grpIeeeProposed, pkgfixed_pkg
# ** Warning: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd(1470): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd(1471): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd(1472): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd(6888): (vcom-1246) Range 2 to 1 is null.
# Compiling    package                                        grpPackages, pkgGlobal
# ** Warning: C:/Users/hanne/OneDrive/WS2122/SCD/workingcopy/trunk/prjDsp/grpPackages/pkgGlobal/src/Global-p.vhd(127): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# Compiling    package                                        grpWm8731, pkgDefinitionsCodec
# Compiling    package                                        grpParameterize, pkgParamCodec
# Compiling    package                                        grpWavFile, pkgRiffFileTreatment
# Compiling    entity                                         grpStrobesClocks, unitClkMaster
# Compiling    entity                                         grpDsp, unitDspDds
# Compiling    entity                                         grpDsp, unitDspDds
# Compiling    architecture                                   grpStrobesClocks, unitClkMaster, Rtl
# Compiling    architecture                                   grpDsp, unitDspDds, RtlSimple
# Compiling    architecture                                   grpDsp, unitDspDds, Rtl
# Compiling    bhv entity                                     grpStrobesClocks, unitPwrOnReset, PwrOnReset
# Compiling    bhv entity                                     grpStrobesClocks, unitOscillator, Oscillator
# Compiling    bhv entity                                     grpWavFile, unitWavToPar, WavToPar
# Compiling    bhv entity                                     grpWavFile, unitParToWav, ParToWav
# Compiling    bhv architecture                               grpStrobesClocks, unitPwrOnReset, Bhv
# Compiling    bhv architecture                               grpStrobesClocks, unitOscillator, Bhv
# Compiling    bhv architecture                               grpWavFile, unitWavToPar, Bhv
# Compiling    bhv architecture                               grpWavFile, unitParToWav, Bhv
# Compiling    testbench entity-architecture                  grpDsp, unitDspDds, Bhv
# ----------------------------- end of compilation -------------------------------
# 
# 
# 
# ---------------------------- start of simulation -------------------------------
# 
# vsim -quiet -novopt work.tbDspDds 
# Start time: 18:49:10 on Dec 05,2021
# ** Warning: Design size of 13937 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: Mp: Using the non standard sample rate of 44117 Hz.
#    Time: 0 ps  Iteration: 0  Instance: /tbdspdds/TheParToWav
# ** Warning: :ieee_proposed:fixed_pkg:TO_INTEGER (sfixed): metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /tbdspdds/DUT_L/PhaseCounterDithering
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 11491973 ps  Iteration: 1  Instance: /tbdspdds/TheParToWav
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 11491973 ps  Iteration: 1  Instance: /tbdspdds/TheParToWav
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 11491973 ps  Iteration: 1  Instance: /tbdspdds/TheParToWav
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 11491973 ps  Iteration: 1  Instance: /tbdspdds/TheParToWav
# 
# ----------------------------- end of simulation --------------------------------
# 
# 
# Duration of Simulation: 919 sec
# 
# 
# --------------------------------------------------------------------------------
#     End of script for Questasim.
# --------------------------------------------------------------------------------
# 
# 
