{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588403613549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588403613559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 15:13:33 2020 " "Processing started: Sat May 02 15:13:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588403613559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403613559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403613560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588403614203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588403614203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/tone.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/tone.v" { { "Info" "ISGN_ENTITY_NAME" "1 tone " "Found entity 1: tone" {  } { { "../../src/tone.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/tone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/timing_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/timing_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_alarm " "Found entity 1: timing_alarm" {  } { { "../../src/timing_alarm.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/timing_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/set_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/set_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_alarm " "Found entity 1: set_alarm" {  } { { "../../src/set_alarm.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/set_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/mult_freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/mult_freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_freq_div " "Found entity 1: mult_freq_div" {  } { { "../../src/mult_freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/mult_freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628225 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disp_decoder.v(19) " "Verilog HDL warning at disp_decoder.v(19): extended using \"x\" or \"z\"" {  } { { "../../src/disp_decoder.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/disp_decoder.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588403628231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/disp_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/disp_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_decoder " "Found entity 1: disp_decoder" {  } { { "../../src/disp_decoder.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/disp_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "../../src/digital_clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/counter_60.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/counter_60.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_60 " "Found entity 1: counter_60" {  } { { "../../src/counter_60.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/counter_60.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/counter_24.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/counter_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_24 " "Found entity 1: counter_24" {  } { { "../../src/counter_24.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/counter_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../../src/clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/alarm_clock_eq.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/alarm_clock_eq.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_EQ " "Found entity 1: alarm_clock_EQ" {  } { { "../../src/alarm_clock_EQ.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/alarm_clock_EQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 2/src/alarm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 2/src/alarm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "../../src/alarm_clock.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/alarm_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588403628274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588403628325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_freq_div mult_freq_div:Freq_Div " "Elaborating entity \"mult_freq_div\" for hierarchy \"mult_freq_div:Freq_Div\"" {  } { { "../../src/digital_clock.v" "Freq_Div" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588403628360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 mult_freq_div.v(35) " "Verilog HDL assignment warning at mult_freq_div.v(35): truncated value with size 32 to match size of target (26)" {  } { { "../../src/mult_freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/mult_freq_div.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588403628370 "|digital_clock|mult_freq_div:Freq_Div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 mult_freq_div.v(47) " "Verilog HDL assignment warning at mult_freq_div.v(47): truncated value with size 32 to match size of target (26)" {  } { { "../../src/mult_freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/mult_freq_div.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588403628370 "|digital_clock|mult_freq_div:Freq_Div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 mult_freq_div.v(58) " "Verilog HDL assignment warning at mult_freq_div.v(58): truncated value with size 32 to match size of target (26)" {  } { { "../../src/mult_freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/mult_freq_div.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588403628371 "|digital_clock|mult_freq_div:Freq_Div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_60 counter_60:sec_counter " "Elaborating entity \"counter_60\" for hierarchy \"counter_60:sec_counter\"" {  } { { "../../src/digital_clock.v" "sec_counter" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588403628408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_60.v(12) " "Verilog HDL assignment warning at counter_60.v(12): truncated value with size 32 to match size of target (1)" {  } { { "../../src/counter_60.v" "" { Text "D:/WNZ/Digital Lab/Lab 2/src/counter_60.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588403628409 "|digital_clock|counter_60:sec_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24 counter_24:hour_counter " "Elaborating entity \"counter_24\" for hierarchy \"counter_24:hour_counter\"" {  } { { "../../src/digital_clock.v" "hour_counter" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588403628438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarm set_alarm:alarm_seting " "Elaborating entity \"set_alarm\" for hierarchy \"set_alarm:alarm_seting\"" {  } { { "../../src/digital_clock.v" "alarm_seting" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588403628466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock_EQ alarm_clock_EQ:ALARM " "Elaborating entity \"alarm_clock_EQ\" for hierarchy \"alarm_clock_EQ:ALARM\"" {  } { { "../../src/digital_clock.v" "ALARM" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588403628579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_alarm timing_alarm:T_alarm " "Elaborating entity \"timing_alarm\" for hierarchy \"timing_alarm:T_alarm\"" {  } { { "../../src/digital_clock.v" "T_alarm" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588403628600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone tone:T " "Elaborating entity \"tone\" for hierarchy \"tone:T\"" {  } { { "../../src/digital_clock.v" "T" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588403628625 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sec_01_decoder dis_decoder " "Node instance \"sec_01_decoder\" instantiates undefined entity \"dis_decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../src/digital_clock.v" "sec_01_decoder" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 120 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1588403628644 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sec_10_decoder dis_decoder " "Node instance \"sec_10_decoder\" instantiates undefined entity \"dis_decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../src/digital_clock.v" "sec_10_decoder" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 126 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1588403628644 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "min_01_decoder dis_decoder " "Node instance \"min_01_decoder\" instantiates undefined entity \"dis_decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../src/digital_clock.v" "min_01_decoder" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1588403628644 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "min_10_decoder dis_decoder " "Node instance \"min_10_decoder\" instantiates undefined entity \"dis_decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../src/digital_clock.v" "min_10_decoder" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 138 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1588403628644 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hour_01_decoder dis_decoder " "Node instance \"hour_01_decoder\" instantiates undefined entity \"dis_decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../src/digital_clock.v" "hour_01_decoder" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 144 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1588403628645 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hour_10_decoder dis_decoder " "Node instance \"hour_10_decoder\" instantiates undefined entity \"dis_decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../src/digital_clock.v" "hour_10_decoder" { Text "D:/WNZ/Digital Lab/Lab 2/src/digital_clock.v" 150 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1588403628645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WNZ/Digital Lab/Lab 2/prj/digital_clock/output_files/digital_clock.map.smsg " "Generated suppressed messages file D:/WNZ/Digital Lab/Lab 2/prj/digital_clock/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628698 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588403628793 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 02 15:13:48 2020 " "Processing ended: Sat May 02 15:13:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588403628793 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588403628793 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588403628793 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403628793 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588403629437 ""}
