# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name buffer_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_15 \
    op interface \
    ports { buffer_15_address0 { O 5 vector } buffer_15_ce0 { O 1 bit } buffer_15_we0 { O 1 bit } buffer_15_d0 { O 1 vector } buffer_15_address1 { O 5 vector } buffer_15_ce1 { O 1 bit } buffer_15_we1 { O 1 bit } buffer_15_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name buffer_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_14 \
    op interface \
    ports { buffer_14_address0 { O 5 vector } buffer_14_ce0 { O 1 bit } buffer_14_we0 { O 1 bit } buffer_14_d0 { O 1 vector } buffer_14_address1 { O 5 vector } buffer_14_ce1 { O 1 bit } buffer_14_we1 { O 1 bit } buffer_14_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name buffer_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_13 \
    op interface \
    ports { buffer_13_address0 { O 5 vector } buffer_13_ce0 { O 1 bit } buffer_13_we0 { O 1 bit } buffer_13_d0 { O 1 vector } buffer_13_address1 { O 5 vector } buffer_13_ce1 { O 1 bit } buffer_13_we1 { O 1 bit } buffer_13_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name buffer_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_12 \
    op interface \
    ports { buffer_12_address0 { O 5 vector } buffer_12_ce0 { O 1 bit } buffer_12_we0 { O 1 bit } buffer_12_d0 { O 1 vector } buffer_12_address1 { O 5 vector } buffer_12_ce1 { O 1 bit } buffer_12_we1 { O 1 bit } buffer_12_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name buffer_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_11 \
    op interface \
    ports { buffer_11_address0 { O 5 vector } buffer_11_ce0 { O 1 bit } buffer_11_we0 { O 1 bit } buffer_11_d0 { O 1 vector } buffer_11_address1 { O 5 vector } buffer_11_ce1 { O 1 bit } buffer_11_we1 { O 1 bit } buffer_11_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name buffer_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_10 \
    op interface \
    ports { buffer_10_address0 { O 5 vector } buffer_10_ce0 { O 1 bit } buffer_10_we0 { O 1 bit } buffer_10_d0 { O 1 vector } buffer_10_address1 { O 5 vector } buffer_10_ce1 { O 1 bit } buffer_10_we1 { O 1 bit } buffer_10_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name buffer_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_9 \
    op interface \
    ports { buffer_9_address0 { O 5 vector } buffer_9_ce0 { O 1 bit } buffer_9_we0 { O 1 bit } buffer_9_d0 { O 1 vector } buffer_9_address1 { O 5 vector } buffer_9_ce1 { O 1 bit } buffer_9_we1 { O 1 bit } buffer_9_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name buffer_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_8 \
    op interface \
    ports { buffer_8_address0 { O 5 vector } buffer_8_ce0 { O 1 bit } buffer_8_we0 { O 1 bit } buffer_8_d0 { O 1 vector } buffer_8_address1 { O 5 vector } buffer_8_ce1 { O 1 bit } buffer_8_we1 { O 1 bit } buffer_8_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name buffer_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_7 \
    op interface \
    ports { buffer_7_address0 { O 5 vector } buffer_7_ce0 { O 1 bit } buffer_7_we0 { O 1 bit } buffer_7_d0 { O 1 vector } buffer_7_address1 { O 5 vector } buffer_7_ce1 { O 1 bit } buffer_7_we1 { O 1 bit } buffer_7_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name buffer_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_6 \
    op interface \
    ports { buffer_6_address0 { O 5 vector } buffer_6_ce0 { O 1 bit } buffer_6_we0 { O 1 bit } buffer_6_d0 { O 1 vector } buffer_6_address1 { O 5 vector } buffer_6_ce1 { O 1 bit } buffer_6_we1 { O 1 bit } buffer_6_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name buffer_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_5 \
    op interface \
    ports { buffer_5_address0 { O 5 vector } buffer_5_ce0 { O 1 bit } buffer_5_we0 { O 1 bit } buffer_5_d0 { O 1 vector } buffer_5_address1 { O 5 vector } buffer_5_ce1 { O 1 bit } buffer_5_we1 { O 1 bit } buffer_5_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name buffer_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_4 \
    op interface \
    ports { buffer_4_address0 { O 5 vector } buffer_4_ce0 { O 1 bit } buffer_4_we0 { O 1 bit } buffer_4_d0 { O 1 vector } buffer_4_address1 { O 5 vector } buffer_4_ce1 { O 1 bit } buffer_4_we1 { O 1 bit } buffer_4_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name buffer_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_3 \
    op interface \
    ports { buffer_3_address0 { O 5 vector } buffer_3_ce0 { O 1 bit } buffer_3_we0 { O 1 bit } buffer_3_d0 { O 1 vector } buffer_3_address1 { O 5 vector } buffer_3_ce1 { O 1 bit } buffer_3_we1 { O 1 bit } buffer_3_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name buffer_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_2 \
    op interface \
    ports { buffer_2_address0 { O 5 vector } buffer_2_ce0 { O 1 bit } buffer_2_we0 { O 1 bit } buffer_2_d0 { O 1 vector } buffer_2_address1 { O 5 vector } buffer_2_ce1 { O 1 bit } buffer_2_we1 { O 1 bit } buffer_2_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name buffer_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_1 \
    op interface \
    ports { buffer_1_address0 { O 5 vector } buffer_1_ce0 { O 1 bit } buffer_1_we0 { O 1 bit } buffer_1_d0 { O 1 vector } buffer_1_address1 { O 5 vector } buffer_1_ce1 { O 1 bit } buffer_1_we1 { O 1 bit } buffer_1_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name buffer_r \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buffer_r \
    op interface \
    ports { buffer_r_address0 { O 5 vector } buffer_r_ce0 { O 1 bit } buffer_r_we0 { O 1 bit } buffer_r_d0 { O 1 vector } buffer_r_address1 { O 5 vector } buffer_r_ce1 { O 1 bit } buffer_r_we1 { O 1 bit } buffer_r_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_r'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name addSize \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_addSize \
    op interface \
    ports { addSize { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name counter \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_counter \
    op interface \
    ports { counter { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name bitstream \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitstream \
    op interface \
    ports { bitstream_dout { I 1 vector } bitstream_empty_n { I 1 bit } bitstream_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name size \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_size \
    op interface \
    ports { size { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name addSize_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_addSize_1_out \
    op interface \
    ports { addSize_1_out { O 1 vector } addSize_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sha256Accel_flow_control_loop_pipe_sequential_init_U
set CompName sha256Accel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sha256Accel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


