$date
	Thu Apr 24 04:05:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! bench_S_AXI_RREADY $end
$var wire 32 " bench_stego_img_addr [31:0] $end
$var wire 32 # bench_msg_addr [31:0] $end
$var wire 1 $ bench_done_decoding $end
$var wire 1 % bench_begin_decoding $end
$var wire 1 & bench_S_AXI_WVALID $end
$var wire 4 ' bench_S_AXI_WSTRB [3:0] $end
$var wire 1 ( bench_S_AXI_WREADY $end
$var wire 32 ) bench_S_AXI_WDATA [31:0] $end
$var wire 1 * bench_S_AXI_RVALID $end
$var wire 2 + bench_S_AXI_RRESP [1:0] $end
$var wire 32 , bench_S_AXI_RDATA [31:0] $end
$var wire 1 - bench_S_AXI_BVALID $end
$var wire 2 . bench_S_AXI_BRESP [1:0] $end
$var wire 1 / bench_S_AXI_BREADY $end
$var wire 1 0 bench_S_AXI_AWVALID $end
$var wire 1 1 bench_S_AXI_AWREADY $end
$var wire 3 2 bench_S_AXI_AWPROT [2:0] $end
$var wire 5 3 bench_S_AXI_AWADDR [4:0] $end
$var wire 1 4 bench_S_AXI_ARVALID $end
$var wire 1 5 bench_S_AXI_ARREADY $end
$var wire 3 6 bench_S_AXI_ARPROT [2:0] $end
$var wire 1 7 bench_S_AXI_ARESETN $end
$var wire 5 8 bench_S_AXI_ARADDR [4:0] $end
$var wire 1 9 bench_S_AXI_ACLK $end
$var reg 1 : bench_reset $end
$var reg 59 ; indata_array [0:58] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ;
x:
x9
bx 8
x7
bx 6
x5
x4
bx 3
bx 2
x1
x0
x/
bx .
x-
bx ,
bx +
x*
bx )
x(
bx '
x&
x%
x$
bx #
bx "
x!
$end
#5
0$
09
07
b0 3
b0 2
00
b10010000101010 )
b110 '
1&
0/
b10010 8
b10 6
04
b10010000101010011010100100100 ;
#10
0%
01
0(
05
1$
19
17
b11111 3
b111 2
10
b11111111111111111000000100010010 )
b1011 '
1/
b1000 8
b0 6
14
b11111111111111111111111111111000000100010010101111010000001 ;
0:
#15
b11111111111111110000100100001001 )
b1010 '
b0 8
b100 6
b11111111111111111111111111110000100100001001101011000001001 ;
#20
b11111111111111110110001111100000 )
b110 8
b1 6
b11111111111111111111111111110110001111100000101011001100011 ;
#25
0$
09
07
b0 3
b0 2
00
b110101110010 )
b1111 '
0&
b10000 8
b110 6
b110101110010111101100001101 ;
#30
b1000110110111111 )
b11 '
0/
b11000 8
b1000110110111111001100110001101 ;
#35
15
1(
11
1$
19
17
b11111 3
b111 2
10
b11111111111111110110010110000101 )
b0 '
1&
b110 8
b10 6
b11111111111111111111111111110110010110000101000010001100101 ;
#40
b11111111111111110001001001101110 )
b1010 '
0&
1/
b1 8
b1 6
04
b11111111111111111111111111110001001001101110101001000010010 ;
#45
0$
09
07
b0 3
b0 2
00
b111100111 )
b1100 '
b10000 8
b0 6
14
b111100111110001100000001 ;
#50
b110110101111 )
b1001 '
1&
0/
b110 6
b110110101111100110100001101 ;
#55
b111011001000111 )
b1110 '
0&
b10111 8
b11 6
04
b111011001000111111000101110110 ;
#60
b11110100011011 )
b1001 '
1&
b10011 8
b110 6
14
b11110100011011100110100111101 ;
#65
b1110110110101000 )
b1010 '
1/
b11110 8
b1110110110101000101011111101101 ;
#70
b1000110001011011 )
b1110 '
b11000 8
04
b1000110001011011111011110001100 ;
#75
b1111100111111011 )
b1101 '
0&
0/
b11111 8
b100 6
14
b1111100111111011110100111111001 ;
#80
01
0(
05
1$
19
17
b11111 3
b111 2
10
b11111111111111111100011001101110 )
b100 '
1&
b1100 8
b11 6
04
b11111111111111111111111111111100011001101110010010011000110 ;
#85
b11111111111111111100010111101111 )
b0 '
b10 6
14
b11111111111111111111111111111100010111101111000010011000101 ;
#90
b11111111111111111010101000100111 )
b1010 '
0&
1/
b1010 8
b101 6
04
b11111111111111111111111111111010101000100111101001010101010 ;
#95
0$
09
07
b0 3
b0 2
00
b1110010101011111 )
b1110 '
1&
b11110 8
b10 6
14
b1110010101011111111011111100101 ;
#100
15
1$
19
17
b11111 3
b111 2
10
b11111111111111110111011110100100 )
0&
b111 8
b11 6
b11111111111111111111111111110111011110100100111001001110111 ;
#105
b11111111111111110001001001100101 )
b1010 '
1&
b1 8
b1 6
04
b11111111111111111111111111110001001001100101101011000010010 ;
#110
0$
09
07
b0 3
b0 2
00
b1000111111011001 )
b1011 '
0&
b11000 8
b111 6
14
b1000111111011001101101110001111 ;
#115
b1111001001100000 )
b1101 '
0/
b11111 8
b1 6
04
b1111001001100000110100111110010 ;
#120
11
1(
05
1$
19
17
b11111 3
b111 2
10
b11111111111111111100111011101101 )
b10 '
1&
1/
b1100 8
b111 6
b11111111111111111111111111111100111011101101001011011001110 ;
#125
b11111111111111111110100000000000 )
b1111 '
0&
b1110 8
b100 6
b11111111111111111111111111111110100000000000111101011101000 ;
#130
b11111111111111111100010110010100 )
b1001 '
1&
b1100 8
b10 6
14
b11111111111111111111111111111100010110010100100111011000101 ;
#135
0$
09
07
b0 3
b0 2
00
b101110010110000 )
0&
0/
b10101 8
b110 6
04
b101110010110000100100101011100 ;
#140
15
0(
01
1$
19
17
b11111 3
b111 2
10
b11111111111111111011110100011100 )
b101 '
b1011 8
14
b11111111111111111111111111111011110100011100010100010111101 ;
#145
b11111111111111110010110101010110 )
b1011 '
b10 8
b11111111111111111111111111110010110101010110101100000101101 ;
#150
b11111111111111110110010101001110 )
b100 '
1&
1/
b110 8
b10 6
b11111111111111111111111111110110010101001110010011001100101 ;
#155
b11111111111111110110001111011110 )
b1100 '
0&
b1 6
b11111111111111111111111111110110001111011110110001001100011 ;
#160
0$
09
07
b0 3
b0 2
00
b101011100111 )
b0 '
1&
b10000 8
b101 6
04
b101011100111000011100001010 ;
#165
05
1$
19
17
b11111 3
b111 2
10
b11111111111111111000000001110110 )
b100 '
0&
b1000 8
b0 6
b11111111111111111111111111111000000001110110010001010000000 ;
#170
0$
09
07
b0 3
b0 2
00
b10000011001000 )
0/
b10010 8
b10000011001000010000100100000 ;
#175
b1010101011110000 )
b1000 '
1&
b11010 8
b101 6
b1010101011110000100010110101010 ;
#180
15
1(
11
1$
19
17
b11111 3
b111 2
10
b11111111111111111001110110011001 )
b1001 '
b1001 8
b110 6
14
b11111111111111111111111111111001110110011001100110010011101 ;
#185
b11111111111111111001011001000000 )
b111 '
1/
b11 6
04
b11111111111111111111111111111001011001000000011111010010110 ;
#190
b11111111111111110001001100000111 )
0&
0/
b1 8
b1 6
14
b11111111111111111111111111110001001100000111011100000010011 ;
#195
b11111111111111110000110101111000 )
b0 8
b110 6
b11111111111111111111111111110000110101111000011100000001101 ;
#199
