`timescale 1ns / 1ps

module AndGatePCSrc
(
    input A, B,
    output out
);
    and(out, A, B);
endmodule
