#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct  8 09:47:57 2023
# Process ID: 9032
# Current directory: C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14788 C:\Users\R9000X\Desktop\jiekou_lab\lab1\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/vivado.log
# Journal file: C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
copy_bd_objs /  [get_bd_ports {dmi_reg_rdata_0}]
undo
create_bd_port -dir O ram
undo
validate_bd_design
create_bd_port -dir O ram
undo
create_bd_port -dir O -type data ram
delete_bd_objs [get_bd_ports ram]
create_bd_port -dir O -from 31 -to 0 -type data ram
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi2wb_intcon_wrapper_0/o_ram_axi4]
endgroup
set_property location {1029 -950} [get_bd_intf_ports o_ram_axi4_0]
undo
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi2wb_intcon_wrapper_0/o_ram_axi4]
endgroup
set_property name ram [get_bd_intf_ports o_ram_axi4_0]
set_property location {1022 -984} [get_bd_intf_ports ram]
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/AN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/Digits_Bits]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/i_ram_init_done]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins syscon_wrapper_0/i_ram_init_error]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wb_gpio_wrapper_0/bidir]
endgroup
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_ram_axi4 [get_bd_addr_segs ram/Reg] -force
set_property range 128M [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_ram_axi4/SEG_ram_Reg}]
set_property offset 0x00000000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_ram_axi4/SEG_ram_Reg}]
assign_bd_address -target_address_space /swerv_wrapper_verilog_0/ifu_axi [get_bd_addr_segs axi2wb_intcon_wrapper_0/i_ifu_axi4/reg0] -force
assign_bd_address -target_address_space /swerv_wrapper_verilog_0/lsu_axi [get_bd_addr_segs axi2wb_intcon_wrapper_0/i_lsu_axi4/reg0] -force
assign_bd_address -target_address_space /swerv_wrapper_verilog_0/sb_axi [get_bd_addr_segs axi2wb_intcon_wrapper_0/i_sb_axi4/reg0] -force
save_bd_design
make_wrapper -files [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -top
add_files -norecurse c:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.gen/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
update_compile_order -fileset sources_1
add_files -fileset utils_1 -norecurse C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/lab_src/script.tcl
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/lab_src/script.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
set_property location {4 1139 -589} [get_bd_cells axi_gpio_0]
set_property location {4 1156 -772} [get_bd_cells axi_interconnect_0]
set_property location {1341 -953} [get_bd_intf_ports ram]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_gpio_0/s_axi_aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi2wb_intcon_wrapper_0/o_user_axi4]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {16} CONFIG.C_GPIO2_WIDTH {16} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio_io_o]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio2_io_i]
endgroup
set_property name o_led [get_bd_ports gpio_io_o_0]
set_property name i_sw [get_bd_ports gpio2_io_i_0]
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
set_property offset 0x80100000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_axi_gpio_0_Reg}]
validate_bd_design
validate_bd_design -force
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_gpio_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_axi_gpio_0_0_synth_1 -jobs 8
wait_on_run swerv_soc_syscon_wrapper_0_0_synth_1
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
wait_on_run swerv_soc_axi_gpio_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 -jobs 8
wait_on_run swerv_soc_syscon_wrapper_0_0_synth_1
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run swerv_soc_syscon_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run swerv_soc_syscon_wrapper_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
generate_target all [get_files  C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_ip_user_files -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_syscon_wrapper_0_0_synth_1 -jobs 8
wait_on_run swerv_soc_syscon_wrapper_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/Users/R9000X/Desktop/jiekou_lab/lab1/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
