# Specify Global Variables
clockPeriod: &CLK_PERIOD "20.0ns"
clockPeriodby5: &CLK_PERIOD_BY_5 "4.0" # used for pin delays, update accordingly
verilogSrc: &VERILOG_SRC
  - "src/ALUdec.v"
  - "src/ALU.v"
  - "src/Cache.v"
  - "src/Memory151.v"
  - "src/Riscv151.v"
  - "src/riscv_arbiter.v"
  - "src/riscv_top.v"
  #- "src/riscv_test_harness.v"
  - "src/EECS151.v"
  - "src/modules/d_stage/DLogic.v"
  - "src/modules/d_stage/immGen.v"
  - "src/modules/d_stage/regFile.v"
  - "src/modules/mem_wb_stage/MemWBLogic.v"
  - "src/modules/x_stage/BranchComp.v"
  - "src/modules/x_stage/XLogic.v"
  - "src/modules/mux_2_to_1.v"
  - "src/modules/mux_3_to_1.v"
  - "src/modules/mux_4_to_1.v"
  - "src/modules/mux_5_to_1.v"
  - "src/modules/PC_Adder.v"
  - "src/modules/mem_wb_stage/CSRLogic.v"
  - "src/modules/d_stage/FlushLogic.v"
  - "src/modules/x_stage/StoreLogic.v"
  # - "src/pcreg.v"
  # Add more source files here if you need


# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: *CLK_PERIOD, uncertainty: "0.1ns"}
]

# Input delays match INPUT_DELAY parameter in riscv_test_harness.v
vlsi.inputs.delays: [
  {name: "mem*", clock: "clk", direction: "input", delay: *CLK_PERIOD_BY_5}
]

# Synthesis Constraints
synthesis.inputs:
  top_module: "riscv_top"
  input_files: *VERILOG_SRC
