#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ab30f5cb10 .scope module, "riscvtop" "riscvtop" 2 25;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "write_data"
    .port_info 3 /OUTPUT 32 "address"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x55ab30f9b890_0 .net "address", 31 0, v0x55ab30f95ee0_0;  1 drivers
o0x7f8ac6522078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ab30f9ba00_0 .net "clk", 0 0, o0x7f8ac6522078;  0 drivers
v0x55ab30f9bb50_0 .net "instruction", 31 0, L_0x55ab30f9db30;  1 drivers
v0x55ab30f9bc80_0 .net "memwrite", 0 0, L_0x55ab30f9c570;  1 drivers
v0x55ab30f9bdb0_0 .net "pc", 31 0, v0x55ab30f99e50_0;  1 drivers
v0x55ab30f9be50_0 .net "read_data", 31 0, L_0x55ab30fb0270;  1 drivers
o0x7f8ac65236c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ab30f9bf10_0 .net "reset", 0 0, o0x7f8ac65236c8;  0 drivers
v0x55ab30f9bfb0_0 .net "write_data", 31 0, L_0x55ab30faf970;  1 drivers
S_0x55ab30f6b540 .scope module, "dmem" "dmem" 2 38, 3 23 0, S_0x55ab30f5cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memwrite"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /OUTPUT 32 "read_data"
L_0x55ab30fb0270 .functor BUFZ 32, L_0x55ab30fb01d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ab30f71620 .array "RAM", 0 63, 31 0;
v0x55ab30f72550_0 .net *"_s0", 31 0, L_0x55ab30fb01d0;  1 drivers
v0x55ab30f92700_0 .net "address", 31 0, v0x55ab30f95ee0_0;  alias, 1 drivers
v0x55ab30f927c0_0 .net "clk", 0 0, o0x7f8ac6522078;  alias, 0 drivers
v0x55ab30f92880_0 .net "memwrite", 0 0, L_0x55ab30f9c570;  alias, 1 drivers
v0x55ab30f92940_0 .net "read_data", 31 0, L_0x55ab30fb0270;  alias, 1 drivers
v0x55ab30f92a20_0 .net "write_data", 31 0, L_0x55ab30faf970;  alias, 1 drivers
E_0x55ab30f3f7e0 .event posedge, v0x55ab30f927c0_0;
L_0x55ab30fb01d0 .array/port v0x55ab30f71620, v0x55ab30f95ee0_0;
S_0x55ab30f92ba0 .scope module, "imem" "imem" 2 37, 4 23 0, S_0x55ab30f5cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "read_data"
L_0x55ab30f9db30 .functor BUFZ 32, L_0x55ab30fb0130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ab30f92d40 .array "RAM", 0 63, 31 0;
v0x55ab30f92e20_0 .net *"_s0", 31 0, L_0x55ab30fb0130;  1 drivers
v0x55ab30f92f00_0 .net "address", 31 0, v0x55ab30f99e50_0;  alias, 1 drivers
v0x55ab30f92fc0_0 .net "read_data", 31 0, L_0x55ab30f9db30;  alias, 1 drivers
L_0x55ab30fb0130 .array/port v0x55ab30f92d40, v0x55ab30f99e50_0;
S_0x55ab30f93100 .scope module, "riscv" "riscv" 2 34, 5 24 0, S_0x55ab30f5cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instruction"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "alu_result"
    .port_info 6 /OUTPUT 32 "write_data"
    .port_info 7 /INPUT 32 "read_data"
v0x55ab30f9ab80_0 .net "alu_operation", 3 0, v0x55ab30f938e0_0;  1 drivers
v0x55ab30f9ac60_0 .net "alu_result", 31 0, v0x55ab30f95ee0_0;  alias, 1 drivers
o0x7f8ac65224f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ab30f9ad20_0 .net "alusrc", 0 0, o0x7f8ac65224f8;  0 drivers
v0x55ab30f9adc0_0 .net "clk", 0 0, o0x7f8ac6522078;  alias, 0 drivers
v0x55ab30f9ae60_0 .net "instruction", 31 0, L_0x55ab30f9db30;  alias, 1 drivers
v0x55ab30f9af00_0 .net "memread", 0 0, L_0x55ab30f9c410;  1 drivers
v0x55ab30f9aff0_0 .net "memtoreg", 0 0, L_0x55ab30f9c240;  1 drivers
v0x55ab30f9b090_0 .net "memwrite", 0 0, L_0x55ab30f9c570;  alias, 1 drivers
v0x55ab30f9b130_0 .net "pc", 31 0, v0x55ab30f99e50_0;  alias, 1 drivers
v0x55ab30f9b280_0 .net "pcsrc", 0 0, L_0x55ab30f9c940;  1 drivers
v0x55ab30f9b370_0 .net "read_data", 31 0, L_0x55ab30fb0270;  alias, 1 drivers
v0x55ab30f9b480_0 .net "regwrite", 0 0, L_0x55ab30f9c370;  1 drivers
v0x55ab30f9b5b0_0 .net "reset", 0 0, o0x7f8ac65236c8;  alias, 0 drivers
v0x55ab30f9b650_0 .net "write_data", 31 0, L_0x55ab30faf970;  alias, 1 drivers
v0x55ab30f9b6f0_0 .net "zero", 0 0, L_0x55ab30faff00;  1 drivers
L_0x55ab30f9c9f0 .part L_0x55ab30f9db30, 0, 7;
L_0x55ab30f9cab0 .part L_0x55ab30f9db30, 12, 3;
L_0x55ab30f9cb50 .part L_0x55ab30f9db30, 25, 7;
S_0x55ab30f933f0 .scope module, "c" "controller" 5 36, 6 25 0, S_0x55ab30f93100;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 7 "funct7"
    .port_info 3 /INPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "memtoreg"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memread"
    .port_info 7 /OUTPUT 1 "pcsrc"
    .port_info 8 /OUTPUT 1 "alusrc"
    .port_info 9 /OUTPUT 1 "regwrite"
    .port_info 10 /OUTPUT 4 "alucontrol"
L_0x55ab30f9c940 .functor AND 1, L_0x55ab30f9c610, L_0x55ab30faff00, C4<1>, C4<1>;
v0x55ab30f94b30_0 .net "alucontrol", 3 0, v0x55ab30f938e0_0;  alias, 1 drivers
v0x55ab30f94c40_0 .net "aluop", 1 0, L_0x55ab30f9c6f0;  1 drivers
v0x55ab30f94ce0_0 .net "alusrc", 0 0, o0x7f8ac65224f8;  alias, 0 drivers
v0x55ab30f94db0_0 .net "branch", 0 0, L_0x55ab30f9c610;  1 drivers
v0x55ab30f94e80_0 .net "funct3", 2 0, L_0x55ab30f9cab0;  1 drivers
v0x55ab30f94f70_0 .net "funct7", 6 0, L_0x55ab30f9cb50;  1 drivers
v0x55ab30f95040_0 .net "memread", 0 0, L_0x55ab30f9c410;  alias, 1 drivers
v0x55ab30f95110_0 .net "memtoreg", 0 0, L_0x55ab30f9c240;  alias, 1 drivers
v0x55ab30f951e0_0 .net "memwrite", 0 0, L_0x55ab30f9c570;  alias, 1 drivers
v0x55ab30f95310_0 .net "opcode", 6 0, L_0x55ab30f9c9f0;  1 drivers
v0x55ab30f953b0_0 .net "pcsrc", 0 0, L_0x55ab30f9c940;  alias, 1 drivers
v0x55ab30f95450_0 .net "regwrite", 0 0, L_0x55ab30f9c370;  alias, 1 drivers
v0x55ab30f95520_0 .net "zero", 0 0, L_0x55ab30faff00;  alias, 1 drivers
S_0x55ab30f936d0 .scope module, "aluctrl" "alucontrolunit" 6 40, 7 23 0, S_0x55ab30f933f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 7 "funct7"
    .port_info 3 /OUTPUT 4 "alucontrol"
v0x55ab30f938e0_0 .var "alucontrol", 3 0;
v0x55ab30f939e0_0 .net "aluop", 1 0, L_0x55ab30f9c6f0;  alias, 1 drivers
v0x55ab30f93ac0_0 .net "funct", 9 0, L_0x55ab30f9c8a0;  1 drivers
v0x55ab30f93bb0_0 .net "funct3", 2 0, L_0x55ab30f9cab0;  alias, 1 drivers
v0x55ab30f93c90_0 .net "funct7", 6 0, L_0x55ab30f9cb50;  alias, 1 drivers
E_0x55ab30f3f3c0 .event edge, v0x55ab30f939e0_0, v0x55ab30f93ac0_0;
L_0x55ab30f9c8a0 .concat [ 3 7 0 0], L_0x55ab30f9cab0, L_0x55ab30f9cb50;
S_0x55ab30f93e40 .scope module, "ctrl" "controlunit" 6 39, 8 23 0, S_0x55ab30f933f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 1 "alcsrc"
    .port_info 2 /OUTPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 2 "aluop"
v0x55ab30f94170_0 .net *"_s9", 7 0, v0x55ab30f945b0_0;  1 drivers
v0x55ab30f94270_0 .net "alcsrc", 0 0, o0x7f8ac65224f8;  alias, 0 drivers
v0x55ab30f94330_0 .net "aluop", 1 0, L_0x55ab30f9c6f0;  alias, 1 drivers
v0x55ab30f94400_0 .net "alusrc", 0 0, L_0x55ab30f9c1a0;  1 drivers
v0x55ab30f944a0_0 .net "branch", 0 0, L_0x55ab30f9c610;  alias, 1 drivers
v0x55ab30f945b0_0 .var "controls", 7 0;
v0x55ab30f94690_0 .net "memread", 0 0, L_0x55ab30f9c410;  alias, 1 drivers
v0x55ab30f94750_0 .net "memtoreg", 0 0, L_0x55ab30f9c240;  alias, 1 drivers
v0x55ab30f94810_0 .net "memwrite", 0 0, L_0x55ab30f9c570;  alias, 1 drivers
v0x55ab30f948b0_0 .net "opcode", 6 0, L_0x55ab30f9c9f0;  alias, 1 drivers
v0x55ab30f94970_0 .net "regwrite", 0 0, L_0x55ab30f9c370;  alias, 1 drivers
E_0x55ab30f3f9e0 .event edge, v0x55ab30f948b0_0;
L_0x55ab30f9c1a0 .part v0x55ab30f945b0_0, 7, 1;
L_0x55ab30f9c240 .part v0x55ab30f945b0_0, 6, 1;
L_0x55ab30f9c370 .part v0x55ab30f945b0_0, 5, 1;
L_0x55ab30f9c410 .part v0x55ab30f945b0_0, 4, 1;
L_0x55ab30f9c570 .part v0x55ab30f945b0_0, 3, 1;
L_0x55ab30f9c610 .part v0x55ab30f945b0_0, 2, 1;
L_0x55ab30f9c6f0 .part v0x55ab30f945b0_0, 0, 2;
S_0x55ab30f956a0 .scope module, "dp" "datapath" 5 45, 9 25 0, S_0x55ab30f93100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regwrite"
    .port_info 6 /INPUT 4 "alu_operation"
    .port_info 7 /OUTPUT 1 "zero"
    .port_info 8 /OUTPUT 32 "pc"
    .port_info 9 /INPUT 32 "instruction"
    .port_info 10 /OUTPUT 32 "alu_result"
    .port_info 11 /OUTPUT 32 "read_data2"
    .port_info 12 /INPUT 32 "read_data"
v0x55ab30f994d0_0 .net *"_s1", 30 0, L_0x55ab30f9e8e0;  1 drivers
L_0x7f8ac64c9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ab30f995d0_0 .net/2u *"_s2", 0 0, L_0x7f8ac64c9060;  1 drivers
L_0x7f8ac64c90a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ab30f996b0_0 .net/2u *"_s8", 31 0, L_0x7f8ac64c90a8;  1 drivers
v0x55ab30f99770_0 .net "alu_operation", 3 0, v0x55ab30f938e0_0;  alias, 1 drivers
v0x55ab30f99830_0 .net "alu_result", 31 0, v0x55ab30f95ee0_0;  alias, 1 drivers
v0x55ab30f99940_0 .net "alusrc", 0 0, o0x7f8ac65224f8;  alias, 0 drivers
v0x55ab30f99a30_0 .net "clk", 0 0, o0x7f8ac6522078;  alias, 0 drivers
v0x55ab30f99b20_0 .net "imm32", 31 0, v0x55ab30f97680_0;  1 drivers
v0x55ab30f99be0_0 .net "imm32_shiftleft1", 31 0, L_0x55ab30f9e9d0;  1 drivers
v0x55ab30f99ca0_0 .net "instruction", 31 0, L_0x55ab30f9db30;  alias, 1 drivers
v0x55ab30f99d60_0 .net "memtoreg", 0 0, L_0x55ab30f9c240;  alias, 1 drivers
v0x55ab30f99e50_0 .var "pc", 31 0;
v0x55ab30f99f10_0 .net "pcbranch", 31 0, L_0x55ab30f9eb10;  1 drivers
v0x55ab30f99fd0_0 .net "pcnext", 31 0, L_0x55ab30faece0;  1 drivers
v0x55ab30f9a0b0_0 .net "pcplus4", 31 0, L_0x55ab30faebc0;  1 drivers
v0x55ab30f9a190_0 .net "pcsrc", 0 0, L_0x55ab30f9c940;  alias, 1 drivers
v0x55ab30f9a230_0 .net "read_data", 31 0, L_0x55ab30fb0270;  alias, 1 drivers
v0x55ab30f9a3e0_0 .net "read_data1", 31 0, L_0x55ab30faf2b0;  1 drivers
v0x55ab30f9a4d0_0 .net "read_data2", 31 0, L_0x55ab30faf970;  alias, 1 drivers
v0x55ab30f9a5e0_0 .net "regwrite", 0 0, L_0x55ab30f9c370;  alias, 1 drivers
v0x55ab30f9a680_0 .net "reset", 0 0, o0x7f8ac65236c8;  alias, 0 drivers
v0x55ab30f9a740_0 .net "result", 31 0, L_0x55ab30faffa0;  1 drivers
v0x55ab30f9a800_0 .net "select_data", 31 0, L_0x55ab30fafd80;  1 drivers
v0x55ab30f9a8a0_0 .net "zero", 0 0, L_0x55ab30faff00;  alias, 1 drivers
E_0x55ab30f76180 .event posedge, v0x55ab30f9a680_0, v0x55ab30f927c0_0;
L_0x55ab30f9e8e0 .part v0x55ab30f97680_0, 0, 31;
L_0x55ab30f9e9d0 .concat [ 1 31 0 0], L_0x7f8ac64c9060, L_0x55ab30f9e8e0;
L_0x55ab30f9eb10 .arith/sum 32, v0x55ab30f99e50_0, L_0x55ab30f9e9d0;
L_0x55ab30faebc0 .arith/sum 32, v0x55ab30f99e50_0, L_0x7f8ac64c90a8;
L_0x55ab30faece0 .functor MUXZ 32, L_0x55ab30faebc0, L_0x55ab30f9eb10, L_0x55ab30f9c940, C4<>;
L_0x55ab30fafb10 .part L_0x55ab30f9db30, 15, 5;
L_0x55ab30fafbf0 .part L_0x55ab30f9db30, 20, 5;
L_0x55ab30fafc90 .part L_0x55ab30f9db30, 7, 5;
L_0x55ab30fafd80 .functor MUXZ 32, L_0x55ab30faf970, v0x55ab30f97680_0, o0x7f8ac65224f8, C4<>;
L_0x55ab30faffa0 .functor MUXZ 32, v0x55ab30f95ee0_0, L_0x55ab30fb0270, L_0x55ab30f9c240, C4<>;
S_0x55ab30f959f0 .scope module, "alu" "alu" 9 65, 10 23 0, S_0x55ab30f956a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_operation"
    .port_info 1 /INPUT 32 "input_data1"
    .port_info 2 /INPUT 32 "input_data2"
    .port_info 3 /OUTPUT 32 "alu_result"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7f8ac64c9330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ab30f95cd0_0 .net/2u *"_s0", 31 0, L_0x7f8ac64c9330;  1 drivers
v0x55ab30f95dd0_0 .net "alu_operation", 3 0, v0x55ab30f938e0_0;  alias, 1 drivers
v0x55ab30f95ee0_0 .var "alu_result", 31 0;
v0x55ab30f95fb0_0 .net "input_data1", 31 0, L_0x55ab30faf2b0;  alias, 1 drivers
v0x55ab30f96070_0 .net "input_data2", 31 0, L_0x55ab30fafd80;  alias, 1 drivers
v0x55ab30f961a0_0 .net "zero", 0 0, L_0x55ab30faff00;  alias, 1 drivers
E_0x55ab30f761c0 .event edge, v0x55ab30f938e0_0, v0x55ab30f95fb0_0, v0x55ab30f96070_0;
L_0x55ab30faff00 .cmp/eq 32, v0x55ab30f95ee0_0, L_0x7f8ac64c9330;
S_0x55ab30f962f0 .scope module, "igen" "immgen" 9 43, 11 23 0, S_0x55ab30f956a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /OUTPUT 32 "imm"
v0x55ab30f965b0_0 .net *"_s1", 0 0, L_0x55ab30f9cbf0;  1 drivers
v0x55ab30f966b0_0 .net *"_s11", 0 0, L_0x55ab30f9d230;  1 drivers
v0x55ab30f96790_0 .net *"_s12", 19 0, L_0x55ab30f9d310;  1 drivers
v0x55ab30f96850_0 .net *"_s15", 6 0, L_0x55ab30f9d6c0;  1 drivers
v0x55ab30f96930_0 .net *"_s17", 4 0, L_0x55ab30f9d7b0;  1 drivers
v0x55ab30f96a60_0 .net *"_s18", 31 0, L_0x55ab30f9d850;  1 drivers
v0x55ab30f96b40_0 .net *"_s2", 19 0, L_0x55ab30f9cda0;  1 drivers
v0x55ab30f96c20_0 .net *"_s23", 0 0, L_0x55ab30f9da90;  1 drivers
v0x55ab30f96d00_0 .net *"_s24", 18 0, L_0x55ab30f9dba0;  1 drivers
v0x55ab30f96e70_0 .net *"_s27", 0 0, L_0x55ab30f9df50;  1 drivers
v0x55ab30f96f50_0 .net *"_s29", 0 0, L_0x55ab30f9e070;  1 drivers
v0x55ab30f97030_0 .net *"_s31", 5 0, L_0x55ab30f9e110;  1 drivers
v0x55ab30f97110_0 .net *"_s33", 3 0, L_0x55ab30f9e450;  1 drivers
L_0x7f8ac64c9018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ab30f971f0_0 .net/2u *"_s34", 0 0, L_0x7f8ac64c9018;  1 drivers
v0x55ab30f972d0_0 .net *"_s36", 31 0, L_0x55ab30f9e4f0;  1 drivers
v0x55ab30f973b0_0 .net *"_s5", 11 0, L_0x55ab30f9d000;  1 drivers
v0x55ab30f97490_0 .net *"_s6", 31 0, L_0x55ab30f9d0a0;  1 drivers
v0x55ab30f97680_0 .var "imm", 31 0;
v0x55ab30f97760_0 .net "imm_b", 0 0, L_0x55ab30f9e7f0;  1 drivers
v0x55ab30f97820_0 .net "imm_i", 0 0, L_0x55ab30f9d140;  1 drivers
v0x55ab30f978e0_0 .net "imm_s", 0 0, L_0x55ab30f9d9f0;  1 drivers
v0x55ab30f979a0_0 .net "inst", 31 0, L_0x55ab30f9db30;  alias, 1 drivers
E_0x55ab30f96520 .event edge, v0x55ab30f92fc0_0, v0x55ab30f97820_0, v0x55ab30f978e0_0, v0x55ab30f97760_0;
L_0x55ab30f9cbf0 .part L_0x55ab30f9db30, 31, 1;
LS_0x55ab30f9cda0_0_0 .concat [ 1 1 1 1], L_0x55ab30f9cbf0, L_0x55ab30f9cbf0, L_0x55ab30f9cbf0, L_0x55ab30f9cbf0;
LS_0x55ab30f9cda0_0_4 .concat [ 1 1 1 1], L_0x55ab30f9cbf0, L_0x55ab30f9cbf0, L_0x55ab30f9cbf0, L_0x55ab30f9cbf0;
LS_0x55ab30f9cda0_0_8 .concat [ 1 1 1 1], L_0x55ab30f9cbf0, L_0x55ab30f9cbf0, L_0x55ab30f9cbf0, L_0x55ab30f9cbf0;
LS_0x55ab30f9cda0_0_12 .concat [ 1 1 1 1], L_0x55ab30f9cbf0, L_0x55ab30f9cbf0, L_0x55ab30f9cbf0, L_0x55ab30f9cbf0;
LS_0x55ab30f9cda0_0_16 .concat [ 1 1 1 1], L_0x55ab30f9cbf0, L_0x55ab30f9cbf0, L_0x55ab30f9cbf0, L_0x55ab30f9cbf0;
LS_0x55ab30f9cda0_1_0 .concat [ 4 4 4 4], LS_0x55ab30f9cda0_0_0, LS_0x55ab30f9cda0_0_4, LS_0x55ab30f9cda0_0_8, LS_0x55ab30f9cda0_0_12;
LS_0x55ab30f9cda0_1_4 .concat [ 4 0 0 0], LS_0x55ab30f9cda0_0_16;
L_0x55ab30f9cda0 .concat [ 16 4 0 0], LS_0x55ab30f9cda0_1_0, LS_0x55ab30f9cda0_1_4;
L_0x55ab30f9d000 .part L_0x55ab30f9db30, 20, 12;
L_0x55ab30f9d0a0 .concat [ 12 20 0 0], L_0x55ab30f9d000, L_0x55ab30f9cda0;
L_0x55ab30f9d140 .part L_0x55ab30f9d0a0, 0, 1;
L_0x55ab30f9d230 .part L_0x55ab30f9db30, 31, 1;
LS_0x55ab30f9d310_0_0 .concat [ 1 1 1 1], L_0x55ab30f9d230, L_0x55ab30f9d230, L_0x55ab30f9d230, L_0x55ab30f9d230;
LS_0x55ab30f9d310_0_4 .concat [ 1 1 1 1], L_0x55ab30f9d230, L_0x55ab30f9d230, L_0x55ab30f9d230, L_0x55ab30f9d230;
LS_0x55ab30f9d310_0_8 .concat [ 1 1 1 1], L_0x55ab30f9d230, L_0x55ab30f9d230, L_0x55ab30f9d230, L_0x55ab30f9d230;
LS_0x55ab30f9d310_0_12 .concat [ 1 1 1 1], L_0x55ab30f9d230, L_0x55ab30f9d230, L_0x55ab30f9d230, L_0x55ab30f9d230;
LS_0x55ab30f9d310_0_16 .concat [ 1 1 1 1], L_0x55ab30f9d230, L_0x55ab30f9d230, L_0x55ab30f9d230, L_0x55ab30f9d230;
LS_0x55ab30f9d310_1_0 .concat [ 4 4 4 4], LS_0x55ab30f9d310_0_0, LS_0x55ab30f9d310_0_4, LS_0x55ab30f9d310_0_8, LS_0x55ab30f9d310_0_12;
LS_0x55ab30f9d310_1_4 .concat [ 4 0 0 0], LS_0x55ab30f9d310_0_16;
L_0x55ab30f9d310 .concat [ 16 4 0 0], LS_0x55ab30f9d310_1_0, LS_0x55ab30f9d310_1_4;
L_0x55ab30f9d6c0 .part L_0x55ab30f9db30, 25, 7;
L_0x55ab30f9d7b0 .part L_0x55ab30f9db30, 7, 5;
L_0x55ab30f9d850 .concat [ 5 7 20 0], L_0x55ab30f9d7b0, L_0x55ab30f9d6c0, L_0x55ab30f9d310;
L_0x55ab30f9d9f0 .part L_0x55ab30f9d850, 0, 1;
L_0x55ab30f9da90 .part L_0x55ab30f9db30, 31, 1;
LS_0x55ab30f9dba0_0_0 .concat [ 1 1 1 1], L_0x55ab30f9da90, L_0x55ab30f9da90, L_0x55ab30f9da90, L_0x55ab30f9da90;
LS_0x55ab30f9dba0_0_4 .concat [ 1 1 1 1], L_0x55ab30f9da90, L_0x55ab30f9da90, L_0x55ab30f9da90, L_0x55ab30f9da90;
LS_0x55ab30f9dba0_0_8 .concat [ 1 1 1 1], L_0x55ab30f9da90, L_0x55ab30f9da90, L_0x55ab30f9da90, L_0x55ab30f9da90;
LS_0x55ab30f9dba0_0_12 .concat [ 1 1 1 1], L_0x55ab30f9da90, L_0x55ab30f9da90, L_0x55ab30f9da90, L_0x55ab30f9da90;
LS_0x55ab30f9dba0_0_16 .concat [ 1 1 1 0], L_0x55ab30f9da90, L_0x55ab30f9da90, L_0x55ab30f9da90;
LS_0x55ab30f9dba0_1_0 .concat [ 4 4 4 4], LS_0x55ab30f9dba0_0_0, LS_0x55ab30f9dba0_0_4, LS_0x55ab30f9dba0_0_8, LS_0x55ab30f9dba0_0_12;
LS_0x55ab30f9dba0_1_4 .concat [ 3 0 0 0], LS_0x55ab30f9dba0_0_16;
L_0x55ab30f9dba0 .concat [ 16 3 0 0], LS_0x55ab30f9dba0_1_0, LS_0x55ab30f9dba0_1_4;
L_0x55ab30f9df50 .part L_0x55ab30f9db30, 31, 1;
L_0x55ab30f9e070 .part L_0x55ab30f9db30, 7, 1;
L_0x55ab30f9e110 .part L_0x55ab30f9db30, 25, 6;
L_0x55ab30f9e450 .part L_0x55ab30f9db30, 8, 4;
LS_0x55ab30f9e4f0_0_0 .concat [ 1 4 6 1], L_0x7f8ac64c9018, L_0x55ab30f9e450, L_0x55ab30f9e110, L_0x55ab30f9e070;
LS_0x55ab30f9e4f0_0_4 .concat [ 1 19 0 0], L_0x55ab30f9df50, L_0x55ab30f9dba0;
L_0x55ab30f9e4f0 .concat [ 12 20 0 0], LS_0x55ab30f9e4f0_0_0, LS_0x55ab30f9e4f0_0_4;
L_0x55ab30f9e7f0 .part L_0x55ab30f9e4f0, 0, 1;
S_0x55ab30f97aa0 .scope module, "rf" "regfile" 9 58, 12 23 0, S_0x55ab30f956a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reg_write"
    .port_info 2 /INPUT 5 "read_register1"
    .port_info 3 /INPUT 5 "read_register2"
    .port_info 4 /INPUT 5 "write_regster"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "read_data1"
    .port_info 7 /OUTPUT 32 "read_data2"
v0x55ab30f97d70_0 .net *"_s0", 31 0, L_0x55ab30faedd0;  1 drivers
v0x55ab30f97e30_0 .net *"_s10", 7 0, L_0x55ab30faf0f0;  1 drivers
L_0x7f8ac64c9180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ab30f97f10_0 .net *"_s13", 2 0, L_0x7f8ac64c9180;  1 drivers
L_0x7f8ac64c91c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ab30f98000_0 .net/2u *"_s14", 31 0, L_0x7f8ac64c91c8;  1 drivers
v0x55ab30f980e0_0 .net *"_s18", 31 0, L_0x55ab30faf440;  1 drivers
L_0x7f8ac64c9210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ab30f98210_0 .net *"_s21", 26 0, L_0x7f8ac64c9210;  1 drivers
L_0x7f8ac64c9258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ab30f982f0_0 .net/2u *"_s22", 31 0, L_0x7f8ac64c9258;  1 drivers
v0x55ab30f983d0_0 .net *"_s24", 0 0, L_0x55ab30faf600;  1 drivers
v0x55ab30f98490_0 .net *"_s26", 31 0, L_0x55ab30faf6f0;  1 drivers
v0x55ab30f98570_0 .net *"_s28", 7 0, L_0x55ab30faf7e0;  1 drivers
L_0x7f8ac64c90f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ab30f98650_0 .net *"_s3", 26 0, L_0x7f8ac64c90f0;  1 drivers
L_0x7f8ac64c92a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ab30f98730_0 .net *"_s31", 2 0, L_0x7f8ac64c92a0;  1 drivers
L_0x7f8ac64c92e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ab30f98810_0 .net/2u *"_s32", 31 0, L_0x7f8ac64c92e8;  1 drivers
L_0x7f8ac64c9138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ab30f988f0_0 .net/2u *"_s4", 31 0, L_0x7f8ac64c9138;  1 drivers
v0x55ab30f989d0_0 .net *"_s6", 0 0, L_0x55ab30faef10;  1 drivers
v0x55ab30f98a90_0 .net *"_s8", 31 0, L_0x55ab30faf050;  1 drivers
v0x55ab30f98b70_0 .net "clk", 0 0, o0x7f8ac6522078;  alias, 0 drivers
v0x55ab30f98d20_0 .net "read_data1", 31 0, L_0x55ab30faf2b0;  alias, 1 drivers
v0x55ab30f98df0_0 .net "read_data2", 31 0, L_0x55ab30faf970;  alias, 1 drivers
v0x55ab30f98ec0_0 .net "read_register1", 4 0, L_0x55ab30fafb10;  1 drivers
v0x55ab30f98f80_0 .net "read_register2", 4 0, L_0x55ab30fafbf0;  1 drivers
v0x55ab30f99060_0 .net "reg_write", 0 0, L_0x55ab30f9c370;  alias, 1 drivers
v0x55ab30f99100 .array "register", 0 63, 31 0;
v0x55ab30f991c0_0 .net "write_data", 31 0, L_0x55ab30faffa0;  alias, 1 drivers
v0x55ab30f992a0_0 .net "write_regster", 4 0, L_0x55ab30fafc90;  1 drivers
L_0x55ab30faedd0 .concat [ 5 27 0 0], L_0x55ab30fafb10, L_0x7f8ac64c90f0;
L_0x55ab30faef10 .cmp/ne 32, L_0x55ab30faedd0, L_0x7f8ac64c9138;
L_0x55ab30faf050 .array/port v0x55ab30f99100, L_0x55ab30faf0f0;
L_0x55ab30faf0f0 .concat [ 5 3 0 0], L_0x55ab30fafb10, L_0x7f8ac64c9180;
L_0x55ab30faf2b0 .functor MUXZ 32, L_0x7f8ac64c91c8, L_0x55ab30faf050, L_0x55ab30faef10, C4<>;
L_0x55ab30faf440 .concat [ 5 27 0 0], L_0x55ab30fafbf0, L_0x7f8ac64c9210;
L_0x55ab30faf600 .cmp/ne 32, L_0x55ab30faf440, L_0x7f8ac64c9258;
L_0x55ab30faf6f0 .array/port v0x55ab30f99100, L_0x55ab30faf7e0;
L_0x55ab30faf7e0 .concat [ 5 3 0 0], L_0x55ab30fafbf0, L_0x7f8ac64c92a0;
L_0x55ab30faf970 .functor MUXZ 32, L_0x7f8ac64c92e8, L_0x55ab30faf6f0, L_0x55ab30faf600, C4<>;
    .scope S_0x55ab30f93e40;
T_0 ;
    %wait E_0x55ab30f3f9e0;
    %load/vec4 v0x55ab30f948b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55ab30f945b0_0, 0, 8;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x55ab30f945b0_0, 0, 8;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x55ab30f945b0_0, 0, 8;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x55ab30f945b0_0, 0, 8;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55ab30f945b0_0, 0, 8;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55ab30f936d0;
T_1 ;
    %wait E_0x55ab30f3f3c0;
    %load/vec4 v0x55ab30f939e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x55ab30f93ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55ab30f938e0_0, 0, 4;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ab30f938e0_0, 0, 4;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ab30f938e0_0, 0, 4;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ab30f938e0_0, 0, 4;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ab30f938e0_0, 0, 4;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ab30f938e0_0, 0, 4;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ab30f938e0_0, 0, 4;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55ab30f962f0;
T_2 ;
    %wait E_0x55ab30f96520;
    %load/vec4 v0x55ab30f979a0_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55ab30f97680_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x55ab30f97820_0;
    %pad/u 32;
    %store/vec4 v0x55ab30f97680_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x55ab30f978e0_0;
    %pad/u 32;
    %store/vec4 v0x55ab30f97680_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x55ab30f97760_0;
    %pad/u 32;
    %store/vec4 v0x55ab30f97680_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55ab30f97aa0;
T_3 ;
    %wait E_0x55ab30f3f7e0;
    %load/vec4 v0x55ab30f99060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55ab30f991c0_0;
    %load/vec4 v0x55ab30f992a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab30f99100, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ab30f959f0;
T_4 ;
    %wait E_0x55ab30f761c0;
    %load/vec4 v0x55ab30f95dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ab30f95ee0_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x55ab30f95fb0_0;
    %load/vec4 v0x55ab30f96070_0;
    %and;
    %store/vec4 v0x55ab30f95ee0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x55ab30f95fb0_0;
    %load/vec4 v0x55ab30f96070_0;
    %or;
    %store/vec4 v0x55ab30f95ee0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x55ab30f95fb0_0;
    %load/vec4 v0x55ab30f96070_0;
    %add;
    %store/vec4 v0x55ab30f95ee0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x55ab30f95fb0_0;
    %load/vec4 v0x55ab30f96070_0;
    %sub;
    %store/vec4 v0x55ab30f95ee0_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55ab30f956a0;
T_5 ;
    %wait E_0x55ab30f76180;
    %load/vec4 v0x55ab30f9a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ab30f99e50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ab30f99fd0_0;
    %assign/vec4 v0x55ab30f99e50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ab30f92ba0;
T_6 ;
    %vpi_call 4 33 "$readmemb", "imemfileB_loop.dat", v0x55ab30f92d40 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55ab30f6b540;
T_7 ;
    %vpi_call 3 33 "$readmemh", "dmemfileH_loop.dat", v0x55ab30f71620 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55ab30f6b540;
T_8 ;
    %wait E_0x55ab30f3f7e0;
    %load/vec4 v0x55ab30f92880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55ab30f92a20_0;
    %ix/getv 3, v0x55ab30f92700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ab30f71620, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "riscvtop.v";
    "./dmem.v";
    "./imem.v";
    "./riscv.v";
    "./controller.v";
    "./alucontrol.v";
    "./control.v";
    "./datapath.v";
    "./alu.v";
    "./immgen.v";
    "./regfile.v";
