<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIMachineFunctionInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIMachineFunctionInfo.cpp.html'>SIMachineFunctionInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIMachineFunctionInfo.cpp - SI Machine Function Info ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="AMDGPUTargetMachine.h.html">"AMDGPUTargetMachine.h"</a></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/MAX_LANES" data-ref="_M/MAX_LANES">MAX_LANES</dfn> 64</u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE">SIMachineFunctionInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1MF" data-ref-filename="1MF">MF</dfn>)</td></tr>
<tr><th id="17">17</th><td>  : <a class="type" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction" title='llvm::AMDGPUMachineFunction' data-ref="llvm::AMDGPUMachineFunction" data-ref-filename="llvm..AMDGPUMachineFunction">AMDGPUMachineFunction</a><a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZN4llvm21AMDGPUMachineFunctionC1ERKNS_15MachineFunctionE" title='llvm::AMDGPUMachineFunction::AMDGPUMachineFunction' data-ref="_ZN4llvm21AMDGPUMachineFunctionC1ERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21AMDGPUMachineFunctionC1ERKNS_15MachineFunctionE">(</a><a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF" data-ref-filename="1MF">MF</a>),</td></tr>
<tr><th id="18">18</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" title='llvm::SIMachineFunctionInfo::PrivateSegmentBuffer' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" data-ref-filename="llvm..SIMachineFunctionInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</a>(<b>false</b>),</td></tr>
<tr><th id="19">19</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::DispatchPtr" title='llvm::SIMachineFunctionInfo::DispatchPtr' data-ref="llvm::SIMachineFunctionInfo::DispatchPtr" data-ref-filename="llvm..SIMachineFunctionInfo..DispatchPtr">DispatchPtr</a>(<b>false</b>),</td></tr>
<tr><th id="20">20</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::QueuePtr" title='llvm::SIMachineFunctionInfo::QueuePtr' data-ref="llvm::SIMachineFunctionInfo::QueuePtr" data-ref-filename="llvm..SIMachineFunctionInfo..QueuePtr">QueuePtr</a>(<b>false</b>),</td></tr>
<tr><th id="21">21</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr" data-ref-filename="llvm..SIMachineFunctionInfo..KernargSegmentPtr">KernargSegmentPtr</a>(<b>false</b>),</td></tr>
<tr><th id="22">22</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::DispatchID" title='llvm::SIMachineFunctionInfo::DispatchID' data-ref="llvm::SIMachineFunctionInfo::DispatchID" data-ref-filename="llvm..SIMachineFunctionInfo..DispatchID">DispatchID</a>(<b>false</b>),</td></tr>
<tr><th id="23">23</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FlatScratchInit" title='llvm::SIMachineFunctionInfo::FlatScratchInit' data-ref="llvm::SIMachineFunctionInfo::FlatScratchInit" data-ref-filename="llvm..SIMachineFunctionInfo..FlatScratchInit">FlatScratchInit</a>(<b>false</b>),</td></tr>
<tr><th id="24">24</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDX">WorkGroupIDX</a>(<b>false</b>),</td></tr>
<tr><th id="25">25</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDY" title='llvm::SIMachineFunctionInfo::WorkGroupIDY' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDY">WorkGroupIDY</a>(<b>false</b>),</td></tr>
<tr><th id="26">26</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDZ" title='llvm::SIMachineFunctionInfo::WorkGroupIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDZ">WorkGroupIDZ</a>(<b>false</b>),</td></tr>
<tr><th id="27">27</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupInfo" title='llvm::SIMachineFunctionInfo::WorkGroupInfo' data-ref="llvm::SIMachineFunctionInfo::WorkGroupInfo" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupInfo">WorkGroupInfo</a>(<b>false</b>),</td></tr>
<tr><th id="28">28</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" title='llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..SIMachineFunctionInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a>(<b>false</b>),</td></tr>
<tr><th id="29">29</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDX">WorkItemIDX</a>(<b>false</b>),</td></tr>
<tr><th id="30">30</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDY">WorkItemIDY</a>(<b>false</b>),</td></tr>
<tr><th id="31">31</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDZ">WorkItemIDZ</a>(<b>false</b>),</td></tr>
<tr><th id="32">32</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ImplicitBufferPtr" title='llvm::SIMachineFunctionInfo::ImplicitBufferPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitBufferPtr" data-ref-filename="llvm..SIMachineFunctionInfo..ImplicitBufferPtr">ImplicitBufferPtr</a>(<b>false</b>),</td></tr>
<tr><th id="33">33</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ImplicitArgPtr" title='llvm::SIMachineFunctionInfo::ImplicitArgPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitArgPtr" data-ref-filename="llvm..SIMachineFunctionInfo..ImplicitArgPtr">ImplicitArgPtr</a>(<b>false</b>),</td></tr>
<tr><th id="34">34</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::GITPtrHigh" title='llvm::SIMachineFunctionInfo::GITPtrHigh' data-ref="llvm::SIMachineFunctionInfo::GITPtrHigh" data-ref-filename="llvm..SIMachineFunctionInfo..GITPtrHigh">GITPtrHigh</a>(<var>0xffffffff</var>),</td></tr>
<tr><th id="35">35</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" data-ref-filename="llvm..SIMachineFunctionInfo..HighBitsOf32BitAddress">HighBitsOf32BitAddress</a>(<var>0</var>),</td></tr>
<tr><th id="36">36</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::GDSSize" title='llvm::SIMachineFunctionInfo::GDSSize' data-ref="llvm::SIMachineFunctionInfo::GDSSize" data-ref-filename="llvm..SIMachineFunctionInfo..GDSSize">GDSSize</a>(<var>0</var>) {</td></tr>
<tr><th id="37">37</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="2ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="2ST" data-ref-filename="2ST">ST</dfn> = <a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF" data-ref-filename="1MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col3 decl" id="3F" title='F' data-type='const llvm::Function &amp;' data-ref="3F" data-ref-filename="3F">F</dfn> = <a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF" data-ref-filename="1MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="39">39</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" title='llvm::SIMachineFunctionInfo::FlatWorkGroupSizes' data-ref="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" data-ref-filename="llvm..SIMachineFunctionInfo..FlatWorkGroupSizes">FlatWorkGroupSizes</a> <span class='ref fn' title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" data-ref-filename="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</span> <a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getFlatWorkGroupSizes' data-ref="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE">getFlatWorkGroupSizes</a>(<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>);</td></tr>
<tr><th id="40">40</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WavesPerEU" title='llvm::SIMachineFunctionInfo::WavesPerEU' data-ref="llvm::SIMachineFunctionInfo::WavesPerEU" data-ref-filename="llvm..SIMachineFunctionInfo..WavesPerEU">WavesPerEU</a> <span class='ref fn' title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" data-ref-filename="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</span> <a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13getWavesPerEUERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget13getWavesPerEUERKNS_8FunctionE" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13getWavesPerEUERKNS_8FunctionE">getWavesPerEU</a>(<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>);</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</a> = <a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16computeOccupancyERKNS_8FunctionEjjj" title='llvm::GCNSubtarget::computeOccupancy' data-ref="_ZNK4llvm12GCNSubtarget16computeOccupancyERKNS_8FunctionEjjj" data-ref-filename="_ZNK4llvm12GCNSubtarget16computeOccupancyERKNS_8FunctionEjjj">computeOccupancy</a>(<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>, <a class="member fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" title='llvm::AMDGPUMachineFunction::getLDSSize' data-ref="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv">getLDSSize</a>());</td></tr>
<tr><th id="43">43</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col4 decl" id="4CC" title='CC' data-type='CallingConv::ID' data-ref="4CC" data-ref-filename="4CC">CC</dfn> = <a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <i>// FIXME: Should have analysis or something rather than attribute to detect</i></td></tr>
<tr><th id="46">46</th><td><i>  // calls.</i></td></tr>
<tr><th id="47">47</th><td>  <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="5HasCalls" title='HasCalls' data-type='const bool' data-ref="5HasCalls" data-ref-filename="5HasCalls">HasCalls</dfn> = <a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-calls"</q>);</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <i>// Enable all kernel inputs if we have the fixed ABI. Don't bother if we don't</i></td></tr>
<tr><th id="50">50</th><td><i>  // have any calls.</i></td></tr>
<tr><th id="51">51</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="6UseFixedABI" title='UseFixedABI' data-type='const bool' data-ref="6UseFixedABI" data-ref-filename="6UseFixedABI">UseFixedABI</dfn> = <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<a class="ref" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableFixedFunctionABI" title='llvm::AMDGPUTargetMachine::EnableFixedFunctionABI' data-ref="llvm::AMDGPUTargetMachine::EnableFixedFunctionABI" data-ref-filename="llvm..AMDGPUTargetMachine..EnableFixedFunctionABI">EnableFixedFunctionABI</a> &amp;&amp;</td></tr>
<tr><th id="52">52</th><td>                           (!<a class="member fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>() || <a class="local col5 ref" href="#5HasCalls" title='HasCalls' data-ref="5HasCalls" data-ref-filename="5HasCalls">HasCalls</a>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <b>if</b> (<a class="local col4 ref" href="#4CC" title='CC' data-ref="4CC" data-ref-filename="4CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL" data-ref-filename="llvm..CallingConv..AMDGPU_KERNEL">AMDGPU_KERNEL</a> || <a class="local col4 ref" href="#4CC" title='CC' data-ref="4CC" data-ref-filename="4CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL" data-ref-filename="llvm..CallingConv..SPIR_KERNEL">SPIR_KERNEL</a>) {</td></tr>
<tr><th id="55">55</th><td>    <b>if</b> (!<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function9arg_emptyEv" title='llvm::Function::arg_empty' data-ref="_ZNK4llvm8Function9arg_emptyEv" data-ref-filename="_ZNK4llvm8Function9arg_emptyEv">arg_empty</a>())</td></tr>
<tr><th id="56">56</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr" data-ref-filename="llvm..SIMachineFunctionInfo..KernargSegmentPtr">KernargSegmentPtr</a> = <b>true</b>;</td></tr>
<tr><th id="57">57</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDX">WorkGroupIDX</a> = <b>true</b>;</td></tr>
<tr><th id="58">58</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDX">WorkItemIDX</a> = <b>true</b>;</td></tr>
<tr><th id="59">59</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#4CC" title='CC' data-ref="4CC" data-ref-filename="4CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a>) {</td></tr>
<tr><th id="60">60</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::PSInputAddr" title='llvm::SIMachineFunctionInfo::PSInputAddr' data-ref="llvm::SIMachineFunctionInfo::PSInputAddr" data-ref-filename="llvm..SIMachineFunctionInfo..PSInputAddr">PSInputAddr</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE" title='llvm::AMDGPU::getInitialPSInputAddr' data-ref="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE" data-ref-filename="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE">getInitialPSInputAddr</a>(<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>);</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <b>if</b> (!<a class="member fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="64">64</th><td>    <i>// TODO: Pick a high register, and shift down, similar to a kernel.</i></td></tr>
<tr><th id="65">65</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::SIMachineFunctionInfo::FrameOffsetReg" data-ref-filename="llvm..SIMachineFunctionInfo..FrameOffsetReg">FrameOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR33" title='llvm::AMDGPU::SGPR33' data-ref="llvm::AMDGPU::SGPR33" data-ref-filename="llvm..AMDGPU..SGPR33">SGPR33</a>;</td></tr>
<tr><th id="66">66</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::SIMachineFunctionInfo::StackPtrOffsetReg" data-ref-filename="llvm..SIMachineFunctionInfo..StackPtrOffsetReg">StackPtrOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR32" title='llvm::AMDGPU::SGPR32' data-ref="llvm::AMDGPU::SGPR32" data-ref-filename="llvm..AMDGPU..SGPR32">SGPR32</a>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>    <b>if</b> (!<a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>()) {</td></tr>
<tr><th id="69">69</th><td>      <i>// Non-entry functions have no special inputs for now, other registers</i></td></tr>
<tr><th id="70">70</th><td><i>      // required for scratch access.</i></td></tr>
<tr><th id="71">71</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::SIMachineFunctionInfo::ScratchRSrcReg" data-ref-filename="llvm..SIMachineFunctionInfo..ScratchRSrcReg">ScratchRSrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3" title='llvm::AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3' data-ref="llvm::AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3" data-ref-filename="llvm..AMDGPU..SGPR0_SGPR1_SGPR2_SGPR3">SGPR0_SGPR1_SGPR2_SGPR3</a>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a></td></tr>
<tr><th id="74">74</th><td>        <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::SIMachineFunctionInfo::ScratchRSrcReg" data-ref-filename="llvm..SIMachineFunctionInfo..ScratchRSrcReg">ScratchRSrcReg</a>);</td></tr>
<tr><th id="75">75</th><td>    }</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-implicitarg-ptr"</q>))</td></tr>
<tr><th id="78">78</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ImplicitArgPtr" title='llvm::SIMachineFunctionInfo::ImplicitArgPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitArgPtr" data-ref-filename="llvm..SIMachineFunctionInfo..ImplicitArgPtr">ImplicitArgPtr</a> = <b>true</b>;</td></tr>
<tr><th id="79">79</th><td>  } <b>else</b> {</td></tr>
<tr><th id="80">80</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-implicitarg-ptr"</q>)) {</td></tr>
<tr><th id="81">81</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr" data-ref-filename="llvm..SIMachineFunctionInfo..KernargSegmentPtr">KernargSegmentPtr</a> = <b>true</b>;</td></tr>
<tr><th id="82">82</th><td>      <a class="member field" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::MaxKernArgAlign" title='llvm::AMDGPUMachineFunction::MaxKernArgAlign' data-ref="llvm::AMDGPUMachineFunction::MaxKernArgAlign" data-ref-filename="llvm..AMDGPUMachineFunction..MaxKernArgAlign">MaxKernArgAlign</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSERKS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSERKS0_" data-ref-filename="_ZN4llvm5AlignaSERKS0_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget29getAlignmentForImplicitArgPtrEv" title='llvm::AMDGPUSubtarget::getAlignmentForImplicitArgPtr' data-ref="_ZNK4llvm15AMDGPUSubtarget29getAlignmentForImplicitArgPtrEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget29getAlignmentForImplicitArgPtrEv">getAlignmentForImplicitArgPtr</a>(),</td></tr>
<tr><th id="83">83</th><td>                                 <a class="member field" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::MaxKernArgAlign" title='llvm::AMDGPUMachineFunction::MaxKernArgAlign' data-ref="llvm::AMDGPUMachineFunction::MaxKernArgAlign" data-ref-filename="llvm..AMDGPUMachineFunction..MaxKernArgAlign">MaxKernArgAlign</a>);</td></tr>
<tr><th id="84">84</th><td>    }</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <b>if</b> (<a class="local col6 ref" href="#6UseFixedABI" title='UseFixedABI' data-ref="6UseFixedABI" data-ref-filename="6UseFixedABI">UseFixedABI</a>) {</td></tr>
<tr><th id="88">88</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDX">WorkGroupIDX</a> = <b>true</b>;</td></tr>
<tr><th id="89">89</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDY" title='llvm::SIMachineFunctionInfo::WorkGroupIDY' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDY">WorkGroupIDY</a> = <b>true</b>;</td></tr>
<tr><th id="90">90</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDZ" title='llvm::SIMachineFunctionInfo::WorkGroupIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDZ">WorkGroupIDZ</a> = <b>true</b>;</td></tr>
<tr><th id="91">91</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDX">WorkItemIDX</a> = <b>true</b>;</td></tr>
<tr><th id="92">92</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDY">WorkItemIDY</a> = <b>true</b>;</td></tr>
<tr><th id="93">93</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDZ">WorkItemIDZ</a> = <b>true</b>;</td></tr>
<tr><th id="94">94</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ImplicitArgPtr" title='llvm::SIMachineFunctionInfo::ImplicitArgPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitArgPtr" data-ref-filename="llvm..SIMachineFunctionInfo..ImplicitArgPtr">ImplicitArgPtr</a> = <b>true</b>;</td></tr>
<tr><th id="95">95</th><td>  } <b>else</b> {</td></tr>
<tr><th id="96">96</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-group-id-x"</q>))</td></tr>
<tr><th id="97">97</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDX">WorkGroupIDX</a> = <b>true</b>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-group-id-y"</q>))</td></tr>
<tr><th id="100">100</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDY" title='llvm::SIMachineFunctionInfo::WorkGroupIDY' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDY">WorkGroupIDY</a> = <b>true</b>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-group-id-z"</q>))</td></tr>
<tr><th id="103">103</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkGroupIDZ" title='llvm::SIMachineFunctionInfo::WorkGroupIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDZ">WorkGroupIDZ</a> = <b>true</b>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-item-id-x"</q>))</td></tr>
<tr><th id="106">106</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDX">WorkItemIDX</a> = <b>true</b>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-item-id-y"</q>))</td></tr>
<tr><th id="109">109</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDY">WorkItemIDY</a> = <b>true</b>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-work-item-id-z"</q>))</td></tr>
<tr><th id="112">112</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDZ">WorkItemIDZ</a> = <b>true</b>;</td></tr>
<tr><th id="113">113</th><td>  }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <em>bool</em> <dfn class="local col7 decl" id="7HasStackObjects" title='HasStackObjects' data-type='bool' data-ref="7HasStackObjects" data-ref-filename="7HasStackObjects">HasStackObjects</dfn> = <a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-stack-objects"</q>);</td></tr>
<tr><th id="116">116</th><td>  <b>if</b> (<a class="member fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="117">117</th><td>    <i>// X, XY, and XYZ are the only supported combinations, so make sure Y is</i></td></tr>
<tr><th id="118">118</th><td><i>    // enabled if Z is.</i></td></tr>
<tr><th id="119">119</th><td>    <b>if</b> (<a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDZ">WorkItemIDZ</a>)</td></tr>
<tr><th id="120">120</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDY">WorkItemIDY</a> = <b>true</b>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" title='llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..SIMachineFunctionInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a> = <b>true</b>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <i>// HS and GS always have the scratch wave offset in SGPR5 on GFX9.</i></td></tr>
<tr><th id="125">125</th><td>    <b>if</b> (<a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::GFX9" title='llvm::AMDGPUSubtarget::GFX9' data-ref="llvm::AMDGPUSubtarget::GFX9" data-ref-filename="llvm..AMDGPUSubtarget..GFX9">GFX9</a> &amp;&amp;</td></tr>
<tr><th id="126">126</th><td>        (<a class="local col4 ref" href="#4CC" title='CC' data-ref="4CC" data-ref-filename="4CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS" data-ref-filename="llvm..CallingConv..AMDGPU_HS">AMDGPU_HS</a> || <a class="local col4 ref" href="#4CC" title='CC' data-ref="4CC" data-ref-filename="4CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS" data-ref-filename="llvm..CallingConv..AMDGPU_GS">AMDGPU_GS</a>))</td></tr>
<tr><th id="127">127</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a></td></tr>
<tr><th id="128">128</th><td>          <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR5" title='llvm::AMDGPU::SGPR5' data-ref="llvm::AMDGPU::SGPR5" data-ref-filename="llvm..AMDGPU..SGPR5">SGPR5</a>);</td></tr>
<tr><th id="129">129</th><td>  }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <em>bool</em> <dfn class="local col8 decl" id="8isAmdHsaOrMesa" title='isAmdHsaOrMesa' data-type='bool' data-ref="8isAmdHsaOrMesa" data-ref-filename="8isAmdHsaOrMesa">isAmdHsaOrMesa</dfn> = <a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::isAmdHsaOrMesa' data-ref="_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget14isAmdHsaOrMesaERKNS_8FunctionE">isAmdHsaOrMesa</a>(<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>);</td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (<a class="local col8 ref" href="#8isAmdHsaOrMesa" title='isAmdHsaOrMesa' data-ref="8isAmdHsaOrMesa" data-ref-filename="8isAmdHsaOrMesa">isAmdHsaOrMesa</a>) {</td></tr>
<tr><th id="133">133</th><td>    <b>if</b> (!<a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>())</td></tr>
<tr><th id="134">134</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" title='llvm::SIMachineFunctionInfo::PrivateSegmentBuffer' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" data-ref-filename="llvm..SIMachineFunctionInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</a> = <b>true</b>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>    <b>if</b> (<a class="local col6 ref" href="#6UseFixedABI" title='UseFixedABI' data-ref="6UseFixedABI" data-ref-filename="6UseFixedABI">UseFixedABI</a>) {</td></tr>
<tr><th id="137">137</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::DispatchPtr" title='llvm::SIMachineFunctionInfo::DispatchPtr' data-ref="llvm::SIMachineFunctionInfo::DispatchPtr" data-ref-filename="llvm..SIMachineFunctionInfo..DispatchPtr">DispatchPtr</a> = <b>true</b>;</td></tr>
<tr><th id="138">138</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::QueuePtr" title='llvm::SIMachineFunctionInfo::QueuePtr' data-ref="llvm::SIMachineFunctionInfo::QueuePtr" data-ref-filename="llvm..SIMachineFunctionInfo..QueuePtr">QueuePtr</a> = <b>true</b>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>      <i>// FIXME: We don't need this?</i></td></tr>
<tr><th id="141">141</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::DispatchID" title='llvm::SIMachineFunctionInfo::DispatchID' data-ref="llvm::SIMachineFunctionInfo::DispatchID" data-ref-filename="llvm..SIMachineFunctionInfo..DispatchID">DispatchID</a> = <b>true</b>;</td></tr>
<tr><th id="142">142</th><td>    } <b>else</b> {</td></tr>
<tr><th id="143">143</th><td>      <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-dispatch-ptr"</q>))</td></tr>
<tr><th id="144">144</th><td>        <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::DispatchPtr" title='llvm::SIMachineFunctionInfo::DispatchPtr' data-ref="llvm::SIMachineFunctionInfo::DispatchPtr" data-ref-filename="llvm..SIMachineFunctionInfo..DispatchPtr">DispatchPtr</a> = <b>true</b>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>      <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-queue-ptr"</q>))</td></tr>
<tr><th id="147">147</th><td>        <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::QueuePtr" title='llvm::SIMachineFunctionInfo::QueuePtr' data-ref="llvm::SIMachineFunctionInfo::QueuePtr" data-ref-filename="llvm..SIMachineFunctionInfo..QueuePtr">QueuePtr</a> = <b>true</b>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>      <b>if</b> (<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-dispatch-id"</q>))</td></tr>
<tr><th id="150">150</th><td>        <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::DispatchID" title='llvm::SIMachineFunctionInfo::DispatchID' data-ref="llvm::SIMachineFunctionInfo::DispatchID" data-ref-filename="llvm..SIMachineFunctionInfo..DispatchID">DispatchID</a> = <b>true</b>;</td></tr>
<tr><th id="151">151</th><td>    }</td></tr>
<tr><th id="152">152</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15isMesaGfxShaderERKNS_8FunctionE" title='llvm::GCNSubtarget::isMesaGfxShader' data-ref="_ZNK4llvm12GCNSubtarget15isMesaGfxShaderERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12GCNSubtarget15isMesaGfxShaderERKNS_8FunctionE">isMesaGfxShader</a>(<a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>)) {</td></tr>
<tr><th id="153">153</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ImplicitBufferPtr" title='llvm::SIMachineFunctionInfo::ImplicitBufferPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitBufferPtr" data-ref-filename="llvm..SIMachineFunctionInfo..ImplicitBufferPtr">ImplicitBufferPtr</a> = <b>true</b>;</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <b>if</b> (<a class="local col6 ref" href="#6UseFixedABI" title='UseFixedABI' data-ref="6UseFixedABI" data-ref-filename="6UseFixedABI">UseFixedABI</a> || <a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-kernarg-segment-ptr"</q>))</td></tr>
<tr><th id="157">157</th><td>    <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr" data-ref-filename="llvm..SIMachineFunctionInfo..KernargSegmentPtr">KernargSegmentPtr</a> = <b>true</b>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (<a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" title='llvm::GCNSubtarget::hasFlatAddressSpace' data-ref="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" data-ref-filename="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv">hasFlatAddressSpace</a>() &amp;&amp; <a class="member fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>() &amp;&amp;</td></tr>
<tr><th id="160">160</th><td>      (<a class="local col8 ref" href="#8isAmdHsaOrMesa" title='isAmdHsaOrMesa' data-ref="8isAmdHsaOrMesa" data-ref-filename="8isAmdHsaOrMesa">isAmdHsaOrMesa</a> || <a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>())) {</td></tr>
<tr><th id="161">161</th><td>    <i>// TODO: This could be refined a lot. The attribute is a poor way of</i></td></tr>
<tr><th id="162">162</th><td><i>    // detecting calls or stack objects that may require it before argument</i></td></tr>
<tr><th id="163">163</th><td><i>    // lowering.</i></td></tr>
<tr><th id="164">164</th><td>    <b>if</b> (<a class="local col5 ref" href="#5HasCalls" title='HasCalls' data-ref="5HasCalls" data-ref-filename="5HasCalls">HasCalls</a> || <a class="local col7 ref" href="#7HasStackObjects" title='HasStackObjects' data-ref="7HasStackObjects" data-ref-filename="7HasStackObjects">HasStackObjects</a> || <a class="local col2 ref" href="#2ST" title='ST' data-ref="2ST" data-ref-filename="2ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>())</td></tr>
<tr><th id="165">165</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FlatScratchInit" title='llvm::SIMachineFunctionInfo::FlatScratchInit' data-ref="llvm::SIMachineFunctionInfo::FlatScratchInit" data-ref-filename="llvm..SIMachineFunctionInfo..FlatScratchInit">FlatScratchInit</a> = <b>true</b>;</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a> <dfn class="local col9 decl" id="9A" title='A' data-type='llvm::Attribute' data-ref="9A" data-ref-filename="9A">A</dfn> = <a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-git-ptr-high"</q>);</td></tr>
<tr><th id="169">169</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col0 decl" id="10S" title='S' data-type='llvm::StringRef' data-ref="10S" data-ref-filename="10S">S</dfn> = <a class="local col9 ref" href="#9A" title='A' data-ref="9A" data-ref-filename="9A">A</a>.<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv" data-ref-filename="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="170">170</th><td>  <b>if</b> (!<a class="local col0 ref" href="#10S" title='S' data-ref="10S" data-ref-filename="10S">S</a>.<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="171">171</th><td>    <a class="local col0 ref" href="#10S" title='S' data-ref="10S" data-ref-filename="10S">S</a>.<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRef14consumeIntegerEjRT_" title='llvm::StringRef::consumeInteger' data-ref="_ZN4llvm9StringRef14consumeIntegerEjRT_" data-ref-filename="_ZN4llvm9StringRef14consumeIntegerEjRT_">consumeInteger</a>(<var>0</var>, <span class='refarg'><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::GITPtrHigh" title='llvm::SIMachineFunctionInfo::GITPtrHigh' data-ref="llvm::SIMachineFunctionInfo::GITPtrHigh" data-ref-filename="llvm..SIMachineFunctionInfo..GITPtrHigh">GITPtrHigh</a></span>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <a class="local col9 ref" href="#9A" title='A' data-ref="9A" data-ref-filename="9A">A</a> <a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#51" title='llvm::Attribute::operator=' data-ref="_ZN4llvm9AttributeaSEOS0_" data-ref-filename="_ZN4llvm9AttributeaSEOS0_">=</a> <a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-32bit-address-high-bits"</q>);</td></tr>
<tr><th id="174">174</th><td>  <a class="local col0 ref" href="#10S" title='S' data-ref="10S" data-ref-filename="10S">S</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col9 ref" href="#9A" title='A' data-ref="9A" data-ref-filename="9A">A</a>.<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv" data-ref-filename="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="175">175</th><td>  <b>if</b> (!<a class="local col0 ref" href="#10S" title='S' data-ref="10S" data-ref-filename="10S">S</a>.<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="176">176</th><td>    <a class="local col0 ref" href="#10S" title='S' data-ref="10S" data-ref-filename="10S">S</a>.<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRef14consumeIntegerEjRT_" title='llvm::StringRef::consumeInteger' data-ref="_ZN4llvm9StringRef14consumeIntegerEjRT_" data-ref-filename="_ZN4llvm9StringRef14consumeIntegerEjRT_">consumeInteger</a>(<var>0</var>, <span class='refarg'><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" data-ref-filename="llvm..SIMachineFunctionInfo..HighBitsOf32BitAddress">HighBitsOf32BitAddress</a></span>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <a class="local col0 ref" href="#10S" title='S' data-ref="10S" data-ref-filename="10S">S</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col3 ref" href="#3F" title='F' data-ref="3F" data-ref-filename="3F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-gds-size"</q>).<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv" data-ref-filename="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="179">179</th><td>  <b>if</b> (!<a class="local col0 ref" href="#10S" title='S' data-ref="10S" data-ref-filename="10S">S</a>.<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="180">180</th><td>    <a class="local col0 ref" href="#10S" title='S' data-ref="10S" data-ref-filename="10S">S</a>.<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRef14consumeIntegerEjRT_" title='llvm::StringRef::consumeInteger' data-ref="_ZN4llvm9StringRef14consumeIntegerEjRT_" data-ref-filename="_ZN4llvm9StringRef14consumeIntegerEjRT_">consumeInteger</a>(<var>0</var>, <span class='refarg'><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::GDSSize" title='llvm::SIMachineFunctionInfo::GDSSize' data-ref="llvm::SIMachineFunctionInfo::GDSSize" data-ref-filename="llvm..SIMachineFunctionInfo..GDSSize">GDSSize</a></span>);</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><em>void</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE">limitOccupancy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="11MF" data-ref-filename="11MF">MF</dfn>) {</td></tr>
<tr><th id="184">184</th><td>  <a class="member fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj">limitOccupancy</a>(<a class="member fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getMaxWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</a>());</td></tr>
<tr><th id="185">185</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&amp; <dfn class="local col2 decl" id="12ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="12ST" data-ref-filename="12ST">ST</dfn> = <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF" data-ref-filename="11MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="186">186</th><td>  <a class="member fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj">limitOccupancy</a>(<a class="local col2 ref" href="#12ST" title='ST' data-ref="12ST" data-ref-filename="12ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize' data-ref="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE">getOccupancyWithLocalMemSize</a>(<a class="member fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" title='llvm::AMDGPUMachineFunction::getLDSSize' data-ref="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv">getLDSSize</a>(),</td></tr>
<tr><th id="187">187</th><td>                 <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF" data-ref-filename="11MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()));</td></tr>
<tr><th id="188">188</th><td>}</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer' data-ref="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE">addPrivateSegmentBuffer</dfn>(</td></tr>
<tr><th id="191">191</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col3 decl" id="13TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="13TRI" data-ref-filename="13TRI">TRI</dfn>) {</td></tr>
<tr><th id="192">192</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a></td></tr>
<tr><th id="193">193</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13TRI" title='TRI' data-ref="13TRI" data-ref-filename="13TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="194">194</th><td>    <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClass" title='llvm::AMDGPU::SGPR_128RegClass' data-ref="llvm::AMDGPU::SGPR_128RegClass" data-ref-filename="llvm..AMDGPU..SGPR_128RegClass">SGPR_128RegClass</a>));</td></tr>
<tr><th id="195">195</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a> += <var>4</var>;</td></tr>
<tr><th id="196">196</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE">addDispatchPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col4 decl" id="14TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="14TRI" data-ref-filename="14TRI">TRI</dfn>) {</td></tr>
<tr><th id="200">200</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DispatchPtr" title='llvm::AMDGPUFunctionArgInfo::DispatchPtr' data-ref="llvm::AMDGPUFunctionArgInfo::DispatchPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..DispatchPtr">DispatchPtr</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#14TRI" title='TRI' data-ref="14TRI" data-ref-filename="14TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="201">201</th><td>    <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>));</td></tr>
<tr><th id="202">202</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="203">203</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DispatchPtr" title='llvm::AMDGPUFunctionArgInfo::DispatchPtr' data-ref="llvm::AMDGPUFunctionArgInfo::DispatchPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..DispatchPtr">DispatchPtr</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="204">204</th><td>}</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addQueuePtr' data-ref="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE">addQueuePtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col5 decl" id="15TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="15TRI" data-ref-filename="15TRI">TRI</dfn>) {</td></tr>
<tr><th id="207">207</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QueuePtr" title='llvm::AMDGPUFunctionArgInfo::QueuePtr' data-ref="llvm::AMDGPUFunctionArgInfo::QueuePtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..QueuePtr">QueuePtr</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#15TRI" title='TRI' data-ref="15TRI" data-ref-filename="15TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="208">208</th><td>    <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>));</td></tr>
<tr><th id="209">209</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="210">210</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QueuePtr" title='llvm::AMDGPUFunctionArgInfo::QueuePtr' data-ref="llvm::AMDGPUFunctionArgInfo::QueuePtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..QueuePtr">QueuePtr</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="211">211</th><td>}</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addKernargSegmentPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE">addKernargSegmentPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col6 decl" id="16TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="16TRI" data-ref-filename="16TRI">TRI</dfn>) {</td></tr>
<tr><th id="214">214</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr" title='llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr' data-ref="llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..KernargSegmentPtr">KernargSegmentPtr</a></td></tr>
<tr><th id="215">215</th><td>    <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col6 ref" href="#16TRI" title='TRI' data-ref="16TRI" data-ref-filename="16TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="216">216</th><td>    <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>));</td></tr>
<tr><th id="217">217</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="218">218</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr" title='llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr' data-ref="llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..KernargSegmentPtr">KernargSegmentPtr</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchID' data-ref="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE">addDispatchID</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col7 decl" id="17TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="17TRI" data-ref-filename="17TRI">TRI</dfn>) {</td></tr>
<tr><th id="222">222</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DispatchID" title='llvm::AMDGPUFunctionArgInfo::DispatchID' data-ref="llvm::AMDGPUFunctionArgInfo::DispatchID" data-ref-filename="llvm..AMDGPUFunctionArgInfo..DispatchID">DispatchID</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI" data-ref-filename="17TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="223">223</th><td>    <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>));</td></tr>
<tr><th id="224">224</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="225">225</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DispatchID" title='llvm::AMDGPUFunctionArgInfo::DispatchID' data-ref="llvm::AMDGPUFunctionArgInfo::DispatchID" data-ref-filename="llvm..AMDGPUFunctionArgInfo..DispatchID">DispatchID</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addFlatScratchInit' data-ref="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE">addFlatScratchInit</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col8 decl" id="18TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="18TRI" data-ref-filename="18TRI">TRI</dfn>) {</td></tr>
<tr><th id="229">229</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::FlatScratchInit" title='llvm::AMDGPUFunctionArgInfo::FlatScratchInit' data-ref="llvm::AMDGPUFunctionArgInfo::FlatScratchInit" data-ref-filename="llvm..AMDGPUFunctionArgInfo..FlatScratchInit">FlatScratchInit</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="230">230</th><td>    <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>));</td></tr>
<tr><th id="231">231</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="232">232</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::FlatScratchInit" title='llvm::AMDGPUFunctionArgInfo::FlatScratchInit' data-ref="llvm::AMDGPUFunctionArgInfo::FlatScratchInit" data-ref-filename="llvm..AMDGPUFunctionArgInfo..FlatScratchInit">FlatScratchInit</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addImplicitBufferPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE">addImplicitBufferPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col9 decl" id="19TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="19TRI" data-ref-filename="19TRI">TRI</dfn>) {</td></tr>
<tr><th id="236">236</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr" title='llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr' data-ref="llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..ImplicitBufferPtr">ImplicitBufferPtr</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#19TRI" title='TRI' data-ref="19TRI" data-ref-filename="19TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="237">237</th><td>    <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>));</td></tr>
<tr><th id="238">238</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a> += <var>2</var>;</td></tr>
<tr><th id="239">239</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr" title='llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr' data-ref="llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..ImplicitBufferPtr">ImplicitBufferPtr</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="240">240</th><td>}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><em>bool</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo16isCalleeSavedRegEPKtt" title='llvm::SIMachineFunctionInfo::isCalleeSavedReg' data-ref="_ZN4llvm21SIMachineFunctionInfo16isCalleeSavedRegEPKtt" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo16isCalleeSavedRegEPKtt">isCalleeSavedReg</dfn>(<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col0 decl" id="20CSRegs" title='CSRegs' data-type='const llvm::MCPhysReg *' data-ref="20CSRegs" data-ref-filename="20CSRegs">CSRegs</dfn>,</td></tr>
<tr><th id="243">243</th><td>                                             <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="21Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="21Reg" data-ref-filename="21Reg">Reg</dfn>) {</td></tr>
<tr><th id="244">244</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="22I" title='I' data-type='unsigned int' data-ref="22I" data-ref-filename="22I">I</dfn> = <var>0</var>; <a class="local col0 ref" href="#20CSRegs" title='CSRegs' data-ref="20CSRegs" data-ref-filename="20CSRegs">CSRegs</a>[<a class="local col2 ref" href="#22I" title='I' data-ref="22I" data-ref-filename="22I">I</a>]; ++<a class="local col2 ref" href="#22I" title='I' data-ref="22I" data-ref-filename="22I">I</a>) {</td></tr>
<tr><th id="245">245</th><td>    <b>if</b> (<a class="local col0 ref" href="#20CSRegs" title='CSRegs' data-ref="20CSRegs" data-ref-filename="20CSRegs">CSRegs</a>[<a class="local col2 ref" href="#22I" title='I' data-ref="22I" data-ref-filename="22I">I</a>] == <a class="local col1 ref" href="#21Reg" title='Reg' data-ref="21Reg" data-ref-filename="21Reg">Reg</a>)</td></tr>
<tr><th id="246">246</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="247">247</th><td>  }</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">returns</span> true if<span class="command"> \p</span> <span class="arg">NumLanes</span> slots are available in VGPRs already used for</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">/// SGPR spilling.</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">//</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">// FIXME: This only works after processFunctionBeforeFrameFinalized</i></td></tr>
<tr><th id="256">256</th><td><em>bool</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo25haveFreeLanesForSGPRSpillERKNS_15MachineFunctionEj" title='llvm::SIMachineFunctionInfo::haveFreeLanesForSGPRSpill' data-ref="_ZNK4llvm21SIMachineFunctionInfo25haveFreeLanesForSGPRSpillERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo25haveFreeLanesForSGPRSpillERKNS_15MachineFunctionEj">haveFreeLanesForSGPRSpill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="23MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="23MF" data-ref-filename="23MF">MF</dfn>,</td></tr>
<tr><th id="257">257</th><td>                                                      <em>unsigned</em> <dfn class="local col4 decl" id="24NumNeed" title='NumNeed' data-type='unsigned int' data-ref="24NumNeed" data-ref-filename="24NumNeed">NumNeed</dfn>) <em>const</em> {</td></tr>
<tr><th id="258">258</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="25ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="25ST" data-ref-filename="25ST">ST</dfn> = <a class="local col3 ref" href="#23MF" title='MF' data-ref="23MF" data-ref-filename="23MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="259">259</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26WaveSize" title='WaveSize' data-type='unsigned int' data-ref="26WaveSize" data-ref-filename="26WaveSize">WaveSize</dfn> = <a class="local col5 ref" href="#25ST" title='ST' data-ref="25ST" data-ref-filename="25ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>();</td></tr>
<tr><th id="260">260</th><td>  <b>return</b> <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" title='llvm::SIMachineFunctionInfo::NumVGPRSpillLanes' data-ref="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" data-ref-filename="llvm..SIMachineFunctionInfo..NumVGPRSpillLanes">NumVGPRSpillLanes</a> + <a class="local col4 ref" href="#24NumNeed" title='NumNeed' data-ref="24NumNeed" data-ref-filename="24NumNeed">NumNeed</a> &lt;= <a class="local col6 ref" href="#26WaveSize" title='WaveSize' data-ref="26WaveSize" data-ref-filename="26WaveSize">WaveSize</a> * <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i class="doc">/// Reserve a slice of a VGPR to support spilling for FrameIndex<span class="command"> \p</span> <span class="arg">FI.</span></i></td></tr>
<tr><th id="264">264</th><td><em>bool</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" title='llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR' data-ref="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi">allocateSGPRSpillToVGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="27MF" data-ref-filename="27MF">MF</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                                    <em>int</em> <dfn class="local col8 decl" id="28FI" title='FI' data-type='int' data-ref="28FI" data-ref-filename="28FI">FI</dfn>) {</td></tr>
<tr><th id="266">266</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a>&gt; &amp;<dfn class="local col9 decl" id="29SpillLanes" title='SpillLanes' data-type='std::vector&lt;SpilledReg&gt; &amp;' data-ref="29SpillLanes" data-ref-filename="29SpillLanes">SpillLanes</dfn> = <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRToVGPRSpills">SGPRToVGPRSpills</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#28FI" title='FI' data-ref="28FI" data-ref-filename="28FI">FI</a>]</a>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <i>// This has already been allocated.</i></td></tr>
<tr><th id="269">269</th><td>  <b>if</b> (!<a class="local col9 ref" href="#29SpillLanes" title='SpillLanes' data-ref="29SpillLanes" data-ref-filename="29SpillLanes">SpillLanes</a>.<span class='ref fn' title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv" data-ref-filename="_ZNKSt6vector5emptyEv">empty</span>())</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="30ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="30ST" data-ref-filename="30ST">ST</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="273">273</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col1 decl" id="31TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="31TRI" data-ref-filename="31TRI">TRI</dfn> = <a class="local col0 ref" href="#30ST" title='ST' data-ref="30ST" data-ref-filename="30ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="274">274</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="32FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="32FrameInfo" data-ref-filename="32FrameInfo">FrameInfo</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="33MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="33MRI" data-ref-filename="33MRI">MRI</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="276">276</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34WaveSize" title='WaveSize' data-type='unsigned int' data-ref="34WaveSize" data-ref-filename="34WaveSize">WaveSize</dfn> = <a class="local col0 ref" href="#30ST" title='ST' data-ref="30ST" data-ref-filename="30ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>();</td></tr>
<tr><th id="277">277</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="35FuncInfo" title='FuncInfo' data-type='llvm::SIMachineFunctionInfo *' data-ref="35FuncInfo" data-ref-filename="35FuncInfo">FuncInfo</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36Size" title='Size' data-type='unsigned int' data-ref="36Size" data-ref-filename="36Size">Size</dfn> = <a class="local col2 ref" href="#32FrameInfo" title='FrameInfo' data-ref="32FrameInfo" data-ref-filename="32FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col8 ref" href="#28FI" title='FI' data-ref="28FI" data-ref-filename="28FI">FI</a>);</td></tr>
<tr><th id="280">280</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37NumLanes" title='NumLanes' data-type='unsigned int' data-ref="37NumLanes" data-ref-filename="37NumLanes">NumLanes</dfn> = <a class="local col6 ref" href="#36Size" title='Size' data-ref="36Size" data-ref-filename="36Size">Size</a> / <var>4</var>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (<a class="local col7 ref" href="#37NumLanes" title='NumLanes' data-ref="37NumLanes" data-ref-filename="37NumLanes">NumLanes</a> &gt; <a class="local col4 ref" href="#34WaveSize" title='WaveSize' data-ref="34WaveSize" data-ref-filename="34WaveSize">WaveSize</a>)</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Size &gt;= <var>4</var> &amp;&amp; <q>"invalid sgpr spill size"</q>);</td></tr>
<tr><th id="286">286</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TRI-&gt;spillSGPRToVGPR() &amp;&amp; <q>"not spilling SGPRs to VGPRs"</q>);</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col8 decl" id="38CSRegs" title='CSRegs' data-type='const llvm::MCPhysReg *' data-ref="38CSRegs" data-ref-filename="38CSRegs">CSRegs</dfn> = <a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI" data-ref-filename="33MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" title='llvm::MachineRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv">getCalleeSavedRegs</a>();</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// Make sure to handle the case where a wide SGPR spill may span between two</i></td></tr>
<tr><th id="291">291</th><td><i>  // VGPRs.</i></td></tr>
<tr><th id="292">292</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="39I" title='I' data-type='unsigned int' data-ref="39I" data-ref-filename="39I">I</dfn> = <var>0</var>; <a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a> &lt; <a class="local col7 ref" href="#37NumLanes" title='NumLanes' data-ref="37NumLanes" data-ref-filename="37NumLanes">NumLanes</a>; ++<a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a>, ++<a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" title='llvm::SIMachineFunctionInfo::NumVGPRSpillLanes' data-ref="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" data-ref-filename="llvm..SIMachineFunctionInfo..NumVGPRSpillLanes">NumVGPRSpillLanes</a>) {</td></tr>
<tr><th id="293">293</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="40LaneVGPR" title='LaneVGPR' data-type='llvm::Register' data-ref="40LaneVGPR" data-ref-filename="40LaneVGPR">LaneVGPR</dfn>;</td></tr>
<tr><th id="294">294</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="41VGPRIndex" title='VGPRIndex' data-type='unsigned int' data-ref="41VGPRIndex" data-ref-filename="41VGPRIndex">VGPRIndex</dfn> = (<a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" title='llvm::SIMachineFunctionInfo::NumVGPRSpillLanes' data-ref="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" data-ref-filename="llvm..SIMachineFunctionInfo..NumVGPRSpillLanes">NumVGPRSpillLanes</a> % <a class="local col4 ref" href="#34WaveSize" title='WaveSize' data-ref="34WaveSize" data-ref-filename="34WaveSize">WaveSize</a>);</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>    <i>// Reserve a VGPR (when NumVGPRSpillLanes = 0, WaveSize, 2*WaveSize, ..) and</i></td></tr>
<tr><th id="297">297</th><td><i>    // when one of the two conditions is true:</i></td></tr>
<tr><th id="298">298</th><td><i>    // 1. One reserved VGPR being tracked by VGPRReservedForSGPRSpill is not yet</i></td></tr>
<tr><th id="299">299</th><td><i>    // reserved.</i></td></tr>
<tr><th id="300">300</th><td><i>    // 2. All spill lanes of reserved VGPR(s) are full and another spill lane is</i></td></tr>
<tr><th id="301">301</th><td><i>    // required.</i></td></tr>
<tr><th id="302">302</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#35FuncInfo" title='FuncInfo' data-ref="35FuncInfo" data-ref-filename="35FuncInfo">FuncInfo</a>-&gt;<a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" title='llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill' data-ref="llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRReservedForSGPRSpill">VGPRReservedForSGPRSpill</a> &amp;&amp; <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" title='llvm::SIMachineFunctionInfo::NumVGPRSpillLanes' data-ref="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" data-ref-filename="llvm..SIMachineFunctionInfo..NumVGPRSpillLanes">NumVGPRSpillLanes</a> &lt; <a class="local col4 ref" href="#34WaveSize" title='WaveSize' data-ref="34WaveSize" data-ref-filename="34WaveSize">WaveSize</a>) {</td></tr>
<tr><th id="303">303</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FuncInfo-&gt;VGPRReservedForSGPRSpill == SpillVGPRs.back().VGPR);</td></tr>
<tr><th id="304">304</th><td>      <a class="local col0 ref" href="#40LaneVGPR" title='LaneVGPR' data-ref="40LaneVGPR" data-ref-filename="40LaneVGPR">LaneVGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#35FuncInfo" title='FuncInfo' data-ref="35FuncInfo" data-ref-filename="35FuncInfo">FuncInfo</a>-&gt;<a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" title='llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill' data-ref="llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRReservedForSGPRSpill">VGPRReservedForSGPRSpill</a>;</td></tr>
<tr><th id="305">305</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41VGPRIndex" title='VGPRIndex' data-ref="41VGPRIndex" data-ref-filename="41VGPRIndex">VGPRIndex</a> == <var>0</var>) {</td></tr>
<tr><th id="306">306</th><td>      <a class="local col0 ref" href="#40LaneVGPR" title='LaneVGPR' data-ref="40LaneVGPR" data-ref-filename="40LaneVGPR">LaneVGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI" data-ref-filename="31TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb" title='llvm::SIRegisterInfo::findUnusedRegister' data-ref="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb">findUnusedRegister</a>(<a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI" data-ref-filename="33MRI">MRI</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>);</td></tr>
<tr><th id="307">307</th><td>      <b>if</b> (<a class="local col0 ref" href="#40LaneVGPR" title='LaneVGPR' data-ref="40LaneVGPR" data-ref-filename="40LaneVGPR">LaneVGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="308">308</th><td>        <i>// We have no VGPRs left for spilling SGPRs. Reset because we will not</i></td></tr>
<tr><th id="309">309</th><td><i>        // partially spill the SGPR to VGPRs.</i></td></tr>
<tr><th id="310">310</th><td>        <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRToVGPRSpills">SGPRToVGPRSpills</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_" data-ref-filename="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col8 ref" href="#28FI" title='FI' data-ref="28FI" data-ref-filename="28FI">FI</a>);</td></tr>
<tr><th id="311">311</th><td>        <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" title='llvm::SIMachineFunctionInfo::NumVGPRSpillLanes' data-ref="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" data-ref-filename="llvm..SIMachineFunctionInfo..NumVGPRSpillLanes">NumVGPRSpillLanes</a> -= <a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a>;</td></tr>
<tr><th id="312">312</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="313">313</th><td>      }</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>int</em>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev"></a><dfn class="local col2 decl" id="42CSRSpillFI" title='CSRSpillFI' data-type='Optional&lt;int&gt;' data-ref="42CSRSpillFI" data-ref-filename="42CSRSpillFI">CSRSpillFI</dfn>;</td></tr>
<tr><th id="316">316</th><td>      <b>if</b> ((<a class="local col2 ref" href="#32FrameInfo" title='FrameInfo' data-ref="32FrameInfo" data-ref-filename="32FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>() || !<a class="member fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) &amp;&amp; <a class="local col8 ref" href="#38CSRegs" title='CSRegs' data-ref="38CSRegs" data-ref-filename="38CSRegs">CSRegs</a> &amp;&amp;</td></tr>
<tr><th id="317">317</th><td>          <a class="member fn" href="#_ZN4llvm21SIMachineFunctionInfo16isCalleeSavedRegEPKtt" title='llvm::SIMachineFunctionInfo::isCalleeSavedReg' data-ref="_ZN4llvm21SIMachineFunctionInfo16isCalleeSavedRegEPKtt" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo16isCalleeSavedRegEPKtt">isCalleeSavedReg</a>(<a class="local col8 ref" href="#38CSRegs" title='CSRegs' data-ref="38CSRegs" data-ref-filename="38CSRegs">CSRegs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#40LaneVGPR" title='LaneVGPR' data-ref="40LaneVGPR" data-ref-filename="40LaneVGPR">LaneVGPR</a>)) {</td></tr>
<tr><th id="318">318</th><td>        <a class="local col2 ref" href="#42CSRSpillFI" title='CSRSpillFI' data-ref="42CSRSpillFI" data-ref-filename="42CSRSpillFI">CSRSpillFI</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col2 ref" href="#32FrameInfo" title='FrameInfo' data-ref="32FrameInfo" data-ref-filename="32FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmNS_5AlignE" title='llvm::MachineFrameInfo::CreateSpillStackObject' data-ref="_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmNS_5AlignE" data-ref-filename="_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmNS_5AlignE">CreateSpillStackObject</a>(<var>4</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>));</td></tr>
<tr><th id="319">319</th><td>      }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a><a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::SGPRSpillVGPRCSR' data-ref="_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#40LaneVGPR" title='LaneVGPR' data-ref="40LaneVGPR" data-ref-filename="40LaneVGPR">LaneVGPR</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col2 ref" href="#42CSRSpillFI" title='CSRSpillFI' data-ref="42CSRSpillFI" data-ref-filename="42CSRSpillFI">CSRSpillFI</a>));</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>      <i>// Add this register as live-in to all blocks to avoid machine verifer</i></td></tr>
<tr><th id="324">324</th><td><i>      // complaining about use of an undefined physical register.</i></td></tr>
<tr><th id="325">325</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="43BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="43BB" data-ref-filename="43BB">BB</dfn> : <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>)</td></tr>
<tr><th id="326">326</th><td>        <a class="local col3 ref" href="#43BB" title='BB' data-ref="43BB" data-ref-filename="43BB">BB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#40LaneVGPR" title='LaneVGPR' data-ref="40LaneVGPR" data-ref-filename="40LaneVGPR">LaneVGPR</a>);</td></tr>
<tr><th id="327">327</th><td>    } <b>else</b> {</td></tr>
<tr><th id="328">328</th><td>      <a class="local col0 ref" href="#40LaneVGPR" title='LaneVGPR' data-ref="40LaneVGPR" data-ref-filename="40LaneVGPR">LaneVGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..VGPR">VGPR</a>;</td></tr>
<tr><th id="329">329</th><td>    }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>    <a class="local col9 ref" href="#29SpillLanes" title='SpillLanes' data-ref="29SpillLanes" data-ref-filename="29SpillLanes">SpillLanes</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a><a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ENS_8RegisterEi" title='llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ENS_8RegisterEi" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ENS_8RegisterEi">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#40LaneVGPR" title='LaneVGPR' data-ref="40LaneVGPR" data-ref-filename="40LaneVGPR">LaneVGPR</a>, <a class="local col1 ref" href="#41VGPRIndex" title='VGPRIndex' data-ref="41VGPRIndex" data-ref-filename="41VGPRIndex">VGPRIndex</a>));</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i class="doc">/// Reserve a VGPR for spilling of SGPRs</i></td></tr>
<tr><th id="338">338</th><td><em>bool</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::reserveVGPRforSGPRSpills' data-ref="_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE">reserveVGPRforSGPRSpills</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="44MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="44MF" data-ref-filename="44MF">MF</dfn>) {</td></tr>
<tr><th id="339">339</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="45ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="45ST" data-ref-filename="45ST">ST</dfn> = <a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF" data-ref-filename="44MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="340">340</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="46TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="46TRI" data-ref-filename="46TRI">TRI</dfn> = <a class="local col5 ref" href="#45ST" title='ST' data-ref="45ST" data-ref-filename="45ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="341">341</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="47FuncInfo" title='FuncInfo' data-type='llvm::SIMachineFunctionInfo *' data-ref="47FuncInfo" data-ref-filename="47FuncInfo">FuncInfo</dfn> = <a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF" data-ref-filename="44MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="48LaneVGPR" title='LaneVGPR' data-type='llvm::Register' data-ref="48LaneVGPR" data-ref-filename="48LaneVGPR">LaneVGPR</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col6 ref" href="#46TRI" title='TRI' data-ref="46TRI" data-ref-filename="46TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb" title='llvm::SIRegisterInfo::findUnusedRegister' data-ref="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb">findUnusedRegister</a>(</td></tr>
<tr><th id="344">344</th><td>      <a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF" data-ref-filename="44MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>(), &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF" data-ref-filename="44MF">MF</a>, <b>true</b>);</td></tr>
<tr><th id="345">345</th><td>  <b>if</b> (<a class="local col8 ref" href="#48LaneVGPR" title='LaneVGPR' data-ref="48LaneVGPR" data-ref-filename="48LaneVGPR">LaneVGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>))</td></tr>
<tr><th id="346">346</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="347">347</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a><a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::SGPRSpillVGPRCSR' data-ref="_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#48LaneVGPR" title='LaneVGPR' data-ref="48LaneVGPR" data-ref-filename="48LaneVGPR">LaneVGPR</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>));</td></tr>
<tr><th id="348">348</th><td>  <a class="local col7 ref" href="#47FuncInfo" title='FuncInfo' data-ref="47FuncInfo" data-ref-filename="47FuncInfo">FuncInfo</a>-&gt;<a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" title='llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill' data-ref="llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRReservedForSGPRSpill">VGPRReservedForSGPRSpill</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#48LaneVGPR" title='LaneVGPR' data-ref="48LaneVGPR" data-ref-filename="48LaneVGPR">LaneVGPR</a>;</td></tr>
<tr><th id="349">349</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="350">350</th><td>}</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i class="doc">/// Reserve AGPRs or VGPRs to support spilling for FrameIndex<span class="command"> \p</span> <span class="arg">FI.</span></i></td></tr>
<tr><th id="353">353</th><td><i class="doc">/// Either AGPR is spilled to VGPR to vice versa.</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">/// Returns true if a<span class="command"> \p</span> <span class="arg">FI</span> can be eliminated completely.</i></td></tr>
<tr><th id="355">355</th><td><em>bool</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib" title='llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR' data-ref="_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib">allocateVGPRSpillToAGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="49MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="49MF" data-ref-filename="49MF">MF</dfn>,</td></tr>
<tr><th id="356">356</th><td>                                                    <em>int</em> <dfn class="local col0 decl" id="50FI" title='FI' data-type='int' data-ref="50FI" data-ref-filename="50FI">FI</dfn>,</td></tr>
<tr><th id="357">357</th><td>                                                    <em>bool</em> <dfn class="local col1 decl" id="51isAGPRtoVGPR" title='isAGPRtoVGPR' data-type='bool' data-ref="51isAGPRtoVGPR" data-ref-filename="51isAGPRtoVGPR">isAGPRtoVGPR</dfn>) {</td></tr>
<tr><th id="358">358</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="52MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="52MRI" data-ref-filename="52MRI">MRI</dfn> = <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="359">359</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="53FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="53FrameInfo" data-ref-filename="53FrameInfo">FrameInfo</dfn> = <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="360">360</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="54ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="54ST" data-ref-filename="54ST">ST</dfn> =  <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.hasMAIInsts() &amp;&amp; FrameInfo.isSpillSlotObjectIndex(FI));</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="55Spill" title='Spill' data-type='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR &amp;' data-ref="55Spill" data-ref-filename="55Spill">Spill</dfn> = <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRToAGPRSpills" title='llvm::SIMachineFunctionInfo::VGPRToAGPRSpills' data-ref="llvm::SIMachineFunctionInfo::VGPRToAGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRToAGPRSpills">VGPRToAGPRSpills</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#50FI" title='FI' data-ref="50FI" data-ref-filename="50FI">FI</a>]</a>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// This has already been allocated.</i></td></tr>
<tr><th id="367">367</th><td>  <b>if</b> (!<a class="local col5 ref" href="#55Spill" title='Spill' data-ref="55Spill" data-ref-filename="55Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..Lanes">Lanes</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="368">368</th><td>    <b>return</b> <a class="local col5 ref" href="#55Spill" title='Spill' data-ref="55Spill" data-ref-filename="55Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..FullyAllocated">FullyAllocated</a>;</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56Size" title='Size' data-type='unsigned int' data-ref="56Size" data-ref-filename="56Size">Size</dfn> = <a class="local col3 ref" href="#53FrameInfo" title='FrameInfo' data-ref="53FrameInfo" data-ref-filename="53FrameInfo">FrameInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col0 ref" href="#50FI" title='FI' data-ref="50FI" data-ref-filename="50FI">FI</a>);</td></tr>
<tr><th id="371">371</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57NumLanes" title='NumLanes' data-type='unsigned int' data-ref="57NumLanes" data-ref-filename="57NumLanes">NumLanes</dfn> = <a class="local col6 ref" href="#56Size" title='Size' data-ref="56Size" data-ref-filename="56Size">Size</a> / <var>4</var>;</td></tr>
<tr><th id="372">372</th><td>  <a class="local col5 ref" href="#55Spill" title='Spill' data-ref="55Spill" data-ref-filename="55Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..Lanes">Lanes</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149" data-ref-filename="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149">resize</a>(<a class="local col7 ref" href="#57NumLanes" title='NumLanes' data-ref="57NumLanes" data-ref-filename="57NumLanes">NumLanes</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="58RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="58RC" data-ref-filename="58RC">RC</dfn> =</td></tr>
<tr><th id="375">375</th><td>      <a class="local col1 ref" href="#51isAGPRtoVGPR" title='isAGPRtoVGPR' data-ref="51isAGPRtoVGPR" data-ref-filename="51isAGPRtoVGPR">isAGPRtoVGPR</a> ? <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClass" title='llvm::AMDGPU::AGPR_32RegClass' data-ref="llvm::AMDGPU::AGPR_32RegClass" data-ref-filename="llvm..AMDGPU..AGPR_32RegClass">AGPR_32RegClass</a>;</td></tr>
<tr><th id="376">376</th><td>  <em>auto</em> <dfn class="local col9 decl" id="59Regs" title='Regs' data-type='llvm::iterator_range&lt;const unsigned short *&gt;' data-ref="59Regs" data-ref-filename="59Regs">Regs</dfn> = <a class="local col8 ref" href="#58RC" title='RC' data-ref="58RC" data-ref-filename="58RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass12getRegistersEv" title='llvm::TargetRegisterClass::getRegisters' data-ref="_ZNK4llvm19TargetRegisterClass12getRegistersEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass12getRegistersEv">getRegisters</a>();</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="60SpillRegs" title='SpillRegs' data-type='llvm::SmallVector&lt;unsigned short, 32&gt; &amp;' data-ref="60SpillRegs" data-ref-filename="60SpillRegs">SpillRegs</dfn> = <a class="local col1 ref" href="#51isAGPRtoVGPR" title='isAGPRtoVGPR' data-ref="51isAGPRtoVGPR" data-ref-filename="51isAGPRtoVGPR">isAGPRtoVGPR</a> ? <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillAGPR" title='llvm::SIMachineFunctionInfo::SpillAGPR' data-ref="llvm::SIMachineFunctionInfo::SpillAGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpillAGPR">SpillAGPR</a> : <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPR" title='llvm::SIMachineFunctionInfo::SpillVGPR' data-ref="llvm::SIMachineFunctionInfo::SpillVGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPR">SpillVGPR</a>;</td></tr>
<tr><th id="379">379</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col1 decl" id="61TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="61TRI" data-ref-filename="61TRI">TRI</dfn> = <a class="local col4 ref" href="#54ST" title='ST' data-ref="54ST" data-ref-filename="54ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="380">380</th><td>  <a class="local col5 ref" href="#55Spill" title='Spill' data-ref="55Spill" data-ref-filename="55Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..FullyAllocated">FullyAllocated</a> = <b>true</b>;</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <i>// FIXME: Move allocation logic out of MachineFunctionInfo and initialize</i></td></tr>
<tr><th id="383">383</th><td><i>  // once.</i></td></tr>
<tr><th id="384">384</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <a class="ref fn fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ev" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ev" data-ref-filename="_ZN4llvm9BitVectorC1Ev"></a><dfn class="local col2 decl" id="62OtherUsedRegs" title='OtherUsedRegs' data-type='llvm::BitVector' data-ref="62OtherUsedRegs" data-ref-filename="62OtherUsedRegs">OtherUsedRegs</dfn>;</td></tr>
<tr><th id="385">385</th><td>  <a class="local col2 ref" href="#62OtherUsedRegs" title='OtherUsedRegs' data-ref="62OtherUsedRegs" data-ref-filename="62OtherUsedRegs">OtherUsedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb" data-ref-filename="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="local col1 ref" href="#61TRI" title='TRI' data-ref="61TRI" data-ref-filename="61TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="63CSRMask" title='CSRMask' data-type='const uint32_t *' data-ref="63CSRMask" data-ref-filename="63CSRMask">CSRMask</dfn> =</td></tr>
<tr><th id="388">388</th><td>      <a class="local col1 ref" href="#61TRI" title='TRI' data-ref="61TRI" data-ref-filename="61TRI">TRI</a>-&gt;<a class="virtual ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(<a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>, <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>());</td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<a class="local col3 ref" href="#63CSRMask" title='CSRMask' data-ref="63CSRMask" data-ref-filename="63CSRMask">CSRMask</a>)</td></tr>
<tr><th id="390">390</th><td>    <a class="local col2 ref" href="#62OtherUsedRegs" title='OtherUsedRegs' data-ref="62OtherUsedRegs" data-ref-filename="62OtherUsedRegs">OtherUsedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector13setBitsInMaskEPKjj" title='llvm::BitVector::setBitsInMask' data-ref="_ZN4llvm9BitVector13setBitsInMaskEPKjj" data-ref-filename="_ZN4llvm9BitVector13setBitsInMaskEPKjj">setBitsInMask</a>(<a class="local col3 ref" href="#63CSRMask" title='CSRMask' data-ref="63CSRMask" data-ref-filename="63CSRMask">CSRMask</a>);</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i>// TODO: Should include register tuples, but doesn't matter with current</i></td></tr>
<tr><th id="393">393</th><td><i>  // usage.</i></td></tr>
<tr><th id="394">394</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="64Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="64Reg" data-ref-filename="64Reg">Reg</dfn> : <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillAGPR" title='llvm::SIMachineFunctionInfo::SpillAGPR' data-ref="llvm::SIMachineFunctionInfo::SpillAGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpillAGPR">SpillAGPR</a>)</td></tr>
<tr><th id="395">395</th><td>    <a class="local col2 ref" href="#62OtherUsedRegs" title='OtherUsedRegs' data-ref="62OtherUsedRegs" data-ref-filename="62OtherUsedRegs">OtherUsedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col4 ref" href="#64Reg" title='Reg' data-ref="64Reg" data-ref-filename="64Reg">Reg</a>);</td></tr>
<tr><th id="396">396</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="65Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="65Reg" data-ref-filename="65Reg">Reg</dfn> : <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPR" title='llvm::SIMachineFunctionInfo::SpillVGPR' data-ref="llvm::SIMachineFunctionInfo::SpillVGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPR">SpillVGPR</a>)</td></tr>
<tr><th id="397">397</th><td>    <a class="local col2 ref" href="#62OtherUsedRegs" title='OtherUsedRegs' data-ref="62OtherUsedRegs" data-ref-filename="62OtherUsedRegs">OtherUsedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col5 ref" href="#65Reg" title='Reg' data-ref="65Reg" data-ref-filename="65Reg">Reg</a>);</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedshort}::const_iterator" title='llvm::SmallVectorImpl&lt;unsigned short&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{unsignedshort}::const_iterator" data-ref-filename="llvm..SmallVectorImpl{unsignedshort}..const_iterator">const_iterator</a> <dfn class="local col6 decl" id="66NextSpillReg" title='NextSpillReg' data-type='SmallVectorImpl&lt;MCPhysReg&gt;::const_iterator' data-ref="66NextSpillReg" data-ref-filename="66NextSpillReg">NextSpillReg</dfn> = <a class="local col9 ref" href="#59Regs" title='Regs' data-ref="59Regs" data-ref-filename="59Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv" data-ref-filename="_ZNK4llvm14iterator_range5beginEv">begin</a>();</td></tr>
<tr><th id="400">400</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="67I" title='I' data-type='unsigned int' data-ref="67I" data-ref-filename="67I">I</dfn> = <var>0</var>; <a class="local col7 ref" href="#67I" title='I' data-ref="67I" data-ref-filename="67I">I</a> &lt; <a class="local col7 ref" href="#57NumLanes" title='NumLanes' data-ref="57NumLanes" data-ref-filename="57NumLanes">NumLanes</a>; ++<a class="local col7 ref" href="#67I" title='I' data-ref="67I" data-ref-filename="67I">I</a>) {</td></tr>
<tr><th id="401">401</th><td>    <a class="local col6 ref" href="#66NextSpillReg" title='NextSpillReg' data-ref="66NextSpillReg" data-ref-filename="66NextSpillReg">NextSpillReg</a> = <span class="namespace">std::</span><span class='tu ref fn' title='std::find_if' data-use='c' data-ref="_ZSt7find_ifT_S_T0_" data-ref-filename="_ZSt7find_ifT_S_T0_">find_if</span>(</td></tr>
<tr><th id="402">402</th><td>        <a class="local col6 ref" href="#66NextSpillReg" title='NextSpillReg' data-ref="66NextSpillReg" data-ref-filename="66NextSpillReg">NextSpillReg</a>, <a class="local col9 ref" href="#59Regs" title='Regs' data-ref="59Regs" data-ref-filename="59Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv" data-ref-filename="_ZNK4llvm14iterator_range3endEv">end</a>(), [&amp;<a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>, &amp;<a class="local col2 ref" href="#62OtherUsedRegs" title='OtherUsedRegs' data-ref="62OtherUsedRegs" data-ref-filename="62OtherUsedRegs">OtherUsedRegs</a>](<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="68Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="68Reg" data-ref-filename="68Reg">Reg</dfn>) {</td></tr>
<tr><th id="403">403</th><td>          <b>return</b> <a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE">isAllocatable</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg" data-ref-filename="68Reg">Reg</a>) &amp;&amp; !<a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI" data-ref-filename="52MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE">isPhysRegUsed</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg" data-ref-filename="68Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="404">404</th><td>                 !<a class="ref fn fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv" data-ref-filename="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col2 ref" href="#62OtherUsedRegs" title='OtherUsedRegs' data-ref="62OtherUsedRegs" data-ref-filename="62OtherUsedRegs">OtherUsedRegs</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj" data-ref-filename="_ZN4llvm9BitVectorixEj">[<a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg" data-ref-filename="68Reg">Reg</a>]</a>;</td></tr>
<tr><th id="405">405</th><td>        });</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>    <b>if</b> (<a class="local col6 ref" href="#66NextSpillReg" title='NextSpillReg' data-ref="66NextSpillReg" data-ref-filename="66NextSpillReg">NextSpillReg</a> == <a class="local col9 ref" href="#59Regs" title='Regs' data-ref="59Regs" data-ref-filename="59Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv" data-ref-filename="_ZNK4llvm14iterator_range3endEv">end</a>()) { <i>// Registers exhausted</i></td></tr>
<tr><th id="408">408</th><td>      <a class="local col5 ref" href="#55Spill" title='Spill' data-ref="55Spill" data-ref-filename="55Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..FullyAllocated">FullyAllocated</a> = <b>false</b>;</td></tr>
<tr><th id="409">409</th><td>      <b>break</b>;</td></tr>
<tr><th id="410">410</th><td>    }</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>    <a class="local col2 ref" href="#62OtherUsedRegs" title='OtherUsedRegs' data-ref="62OtherUsedRegs" data-ref-filename="62OtherUsedRegs">OtherUsedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(*<a class="local col6 ref" href="#66NextSpillReg" title='NextSpillReg' data-ref="66NextSpillReg" data-ref-filename="66NextSpillReg">NextSpillReg</a>);</td></tr>
<tr><th id="413">413</th><td>    <a class="local col0 ref" href="#60SpillRegs" title='SpillRegs' data-ref="60SpillRegs" data-ref-filename="60SpillRegs">SpillRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(*<a class="local col6 ref" href="#66NextSpillReg" title='NextSpillReg' data-ref="66NextSpillReg" data-ref-filename="66NextSpillReg">NextSpillReg</a>);</td></tr>
<tr><th id="414">414</th><td>    <a class="local col5 ref" href="#55Spill" title='Spill' data-ref="55Spill" data-ref-filename="55Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..Lanes">Lanes</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#67I" title='I' data-ref="67I" data-ref-filename="67I">I</a>]</a> = *<a class="local col6 ref" href="#66NextSpillReg" title='NextSpillReg' data-ref="66NextSpillReg" data-ref-filename="66NextSpillReg">NextSpillReg</a>++;</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <b>return</b> <a class="local col5 ref" href="#55Spill" title='Spill' data-ref="55Spill" data-ref-filename="55Spill">Spill</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..FullyAllocated">FullyAllocated</a>;</td></tr>
<tr><th id="418">418</th><td>}</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><em>void</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo22removeDeadFrameIndicesERNS_16MachineFrameInfoE" title='llvm::SIMachineFunctionInfo::removeDeadFrameIndices' data-ref="_ZN4llvm21SIMachineFunctionInfo22removeDeadFrameIndicesERNS_16MachineFrameInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo22removeDeadFrameIndicesERNS_16MachineFrameInfoE">removeDeadFrameIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="69MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="69MFI" data-ref-filename="69MFI">MFI</dfn>) {</td></tr>
<tr><th id="421">421</th><td>  <i>// The FP &amp; BP spills haven't been inserted yet, so keep them around.</i></td></tr>
<tr><th id="422">422</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="70R" title='R' data-type='llvm::detail::DenseMapPair&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt; &gt; &amp;' data-ref="70R" data-ref-filename="70R">R</dfn> : <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRToVGPRSpills">SGPRToVGPRSpills</a>) {</td></tr>
<tr><th id="423">423</th><td>    <b>if</b> (<a class="local col0 ref" href="#70R" title='R' data-ref="70R" data-ref-filename="70R">R</a>.<span class='ref field' title='std::pair&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt; &gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvmneERKT_RKNS_8OptionalIS0_EE" title='llvm::operator!=' data-ref="_ZN4llvmneERKT_RKNS_8OptionalIS0_EE" data-ref-filename="_ZN4llvmneERKT_RKNS_8OptionalIS0_EE">!=</a> <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</a> &amp;&amp; <a class="local col0 ref" href="#70R" title='R' data-ref="70R" data-ref-filename="70R">R</a>.<span class='ref field' title='std::pair&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt; &gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvmneERKT_RKNS_8OptionalIS0_EE" title='llvm::operator!=' data-ref="_ZN4llvmneERKT_RKNS_8OptionalIS0_EE" data-ref-filename="_ZN4llvmneERKT_RKNS_8OptionalIS0_EE">!=</a> <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</a>)</td></tr>
<tr><th id="424">424</th><td>      <a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI" data-ref-filename="69MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi" title='llvm::MachineFrameInfo::RemoveStackObject' data-ref="_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi" data-ref-filename="_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi">RemoveStackObject</a>(<a class="local col0 ref" href="#70R" title='R' data-ref="70R" data-ref-filename="70R">R</a>.<span class='ref field' title='std::pair&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt; &gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>);</td></tr>
<tr><th id="425">425</th><td>  }</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <i>// All other SPGRs must be allocated on the default stack, so reset the stack</i></td></tr>
<tr><th id="428">428</th><td><i>  // ID.</i></td></tr>
<tr><th id="429">429</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="71i" title='i' data-type='int' data-ref="71i" data-ref-filename="71i">i</dfn> = <a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI" data-ref-filename="69MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv" title='llvm::MachineFrameInfo::getObjectIndexBegin' data-ref="_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv">getObjectIndexBegin</a>(), <dfn class="local col2 decl" id="72e" title='e' data-type='int' data-ref="72e" data-ref-filename="72e">e</dfn> = <a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI" data-ref-filename="69MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv" title='llvm::MachineFrameInfo::getObjectIndexEnd' data-ref="_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv">getObjectIndexEnd</a>(); <a class="local col1 ref" href="#71i" title='i' data-ref="71i" data-ref-filename="71i">i</a> != <a class="local col2 ref" href="#72e" title='e' data-ref="72e" data-ref-filename="72e">e</a>;</td></tr>
<tr><th id="430">430</th><td>       ++<a class="local col1 ref" href="#71i" title='i' data-ref="71i" data-ref-filename="71i">i</a>)</td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="local col1 ref" href="#71i" title='i' data-ref="71i" data-ref-filename="71i">i</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvmneERKT_RKNS_8OptionalIS0_EE" title='llvm::operator!=' data-ref="_ZN4llvmneERKT_RKNS_8OptionalIS0_EE" data-ref-filename="_ZN4llvmneERKT_RKNS_8OptionalIS0_EE">!=</a> <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</a> &amp;&amp; <a class="local col1 ref" href="#71i" title='i' data-ref="71i" data-ref-filename="71i">i</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvmneERKT_RKNS_8OptionalIS0_EE" title='llvm::operator!=' data-ref="_ZN4llvmneERKT_RKNS_8OptionalIS0_EE" data-ref-filename="_ZN4llvmneERKT_RKNS_8OptionalIS0_EE">!=</a> <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</a>)</td></tr>
<tr><th id="432">432</th><td>      <a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI" data-ref-filename="69MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo10setStackIDEih" title='llvm::MachineFrameInfo::setStackID' data-ref="_ZN4llvm16MachineFrameInfo10setStackIDEih" data-ref-filename="_ZN4llvm16MachineFrameInfo10setStackIDEih">setStackID</a>(<a class="local col1 ref" href="#71i" title='i' data-ref="71i" data-ref-filename="71i">i</a>, <span class="namespace">TargetStackID::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetStackID::Default" title='llvm::TargetStackID::Default' data-ref="llvm::TargetStackID::Default" data-ref-filename="llvm..TargetStackID..Default">Default</a>);</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="73R" title='R' data-type='llvm::detail::DenseMapPair&lt;int, llvm::SIMachineFunctionInfo::VGPRSpillToAGPR&gt; &amp;' data-ref="73R" data-ref-filename="73R">R</dfn> : <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRToAGPRSpills" title='llvm::SIMachineFunctionInfo::VGPRToAGPRSpills' data-ref="llvm::SIMachineFunctionInfo::VGPRToAGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRToAGPRSpills">VGPRToAGPRSpills</a>) {</td></tr>
<tr><th id="435">435</th><td>    <b>if</b> (<a class="local col3 ref" href="#73R" title='R' data-ref="73R" data-ref-filename="73R">R</a>.<span class='ref field' title='std::pair&lt;int, llvm::SIMachineFunctionInfo::VGPRSpillToAGPR&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..FullyAllocated">FullyAllocated</a>)</td></tr>
<tr><th id="436">436</th><td>      <a class="local col9 ref" href="#69MFI" title='MFI' data-ref="69MFI" data-ref-filename="69MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi" title='llvm::MachineFrameInfo::RemoveStackObject' data-ref="_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi" data-ref-filename="_ZN4llvm16MachineFrameInfo17RemoveStackObjectEi">RemoveStackObject</a>(<a class="local col3 ref" href="#73R" title='R' data-ref="73R" data-ref-filename="73R">R</a>.<span class='ref field' title='std::pair&lt;int, llvm::SIMachineFunctionInfo::VGPRSpillToAGPR&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>);</td></tr>
<tr><th id="437">437</th><td>  }</td></tr>
<tr><th id="438">438</th><td>}</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="441">441</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumSystemSGPRs == <var>0</var> &amp;&amp; <q>"System SGPRs must be added after user SGPRs"</q>);</td></tr>
<tr><th id="442">442</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0" title='llvm::AMDGPU::SGPR0' data-ref="llvm::AMDGPU::SGPR0" data-ref-filename="llvm..AMDGPU..SGPR0">SGPR0</a> + <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a>;</td></tr>
<tr><th id="443">443</th><td>}</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="446">446</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0" title='llvm::AMDGPU::SGPR0' data-ref="llvm::AMDGPU::SGPR0" data-ref-filename="llvm..AMDGPU..SGPR0">SGPR0</a> + <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a> + <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSystemSGPRs">NumSystemSGPRs</a>;</td></tr>
<tr><th id="447">447</th><td>}</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a></td></tr>
<tr><th id="450">450</th><td><a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::getGITPtrLoReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE">getGITPtrLoReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="74MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="74MF" data-ref-filename="74MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="451">451</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="75ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="75ST" data-ref-filename="75ST">ST</dfn> = <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF" data-ref-filename="74MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="452">452</th><td>  <b>if</b> (!<a class="local col5 ref" href="#75ST" title='ST' data-ref="75ST" data-ref-filename="75ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv" title='llvm::AMDGPUSubtarget::isAmdPalOS' data-ref="_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget10isAmdPalOSEv">isAmdPalOS</a>())</td></tr>
<tr><th id="453">453</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="454">454</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="76GitPtrLo" title='GitPtrLo' data-type='llvm::Register' data-ref="76GitPtrLo" data-ref-filename="76GitPtrLo">GitPtrLo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0" title='llvm::AMDGPU::SGPR0' data-ref="llvm::AMDGPU::SGPR0" data-ref-filename="llvm..AMDGPU..SGPR0">SGPR0</a>; <i>// Low GIT address passed in</i></td></tr>
<tr><th id="455">455</th><td>  <b>if</b> (<a class="local col5 ref" href="#75ST" title='ST' data-ref="75ST" data-ref-filename="75ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16hasMergedShadersEv" title='llvm::GCNSubtarget::hasMergedShaders' data-ref="_ZNK4llvm12GCNSubtarget16hasMergedShadersEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16hasMergedShadersEv">hasMergedShaders</a>()) {</td></tr>
<tr><th id="456">456</th><td>    <b>switch</b> (<a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF" data-ref-filename="74MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()) {</td></tr>
<tr><th id="457">457</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS" data-ref-filename="llvm..CallingConv..AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="458">458</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS" data-ref-filename="llvm..CallingConv..AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="459">459</th><td>      <i>// Low GIT address is passed in s8 rather than s0 for an LS+HS or</i></td></tr>
<tr><th id="460">460</th><td><i>      // ES+GS merged shader on gfx9+.</i></td></tr>
<tr><th id="461">461</th><td>      <a class="local col6 ref" href="#76GitPtrLo" title='GitPtrLo' data-ref="76GitPtrLo" data-ref-filename="76GitPtrLo">GitPtrLo</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR8" title='llvm::AMDGPU::SGPR8' data-ref="llvm::AMDGPU::SGPR8" data-ref-filename="llvm..AMDGPU..SGPR8">SGPR8</a>;</td></tr>
<tr><th id="462">462</th><td>      <b>return</b> <a class="local col6 ref" href="#76GitPtrLo" title='GitPtrLo' data-ref="76GitPtrLo" data-ref-filename="76GitPtrLo">GitPtrLo</a>;</td></tr>
<tr><th id="463">463</th><td>    <b>default</b>:</td></tr>
<tr><th id="464">464</th><td>      <b>return</b> <a class="local col6 ref" href="#76GitPtrLo" title='GitPtrLo' data-ref="76GitPtrLo" data-ref-filename="76GitPtrLo">GitPtrLo</a>;</td></tr>
<tr><th id="465">465</th><td>    }</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td>  <b>return</b> <a class="local col6 ref" href="#76GitPtrLo" title='GitPtrLo' data-ref="76GitPtrLo" data-ref-filename="76GitPtrLo">GitPtrLo</a>;</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><em>static</em> <span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a> <dfn class="tu decl def fn" id="_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE" title='regToString' data-type='yaml::StringValue regToString(llvm::Register Reg, const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE" data-ref-filename="_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE">regToString</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="77Reg" title='Reg' data-type='llvm::Register' data-ref="77Reg" data-ref-filename="77Reg">Reg</dfn>,</td></tr>
<tr><th id="471">471</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="78TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="78TRI" data-ref-filename="78TRI">TRI</dfn>) {</td></tr>
<tr><th id="472">472</th><td>  <span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1Ev" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1Ev" data-ref-filename="_ZN4llvm4yaml11StringValueC1Ev"></a><dfn class="local col9 decl" id="79Dest" title='Dest' data-type='yaml::StringValue' data-ref="79Dest" data-ref-filename="79Dest">Dest</dfn>;</td></tr>
<tr><th id="473">473</th><td>  {</td></tr>
<tr><th id="474">474</th><td>    <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> <dfn class="local col0 decl" id="80OS" title='OS' data-type='llvm::raw_string_ostream' data-ref="80OS" data-ref-filename="80OS">OS</dfn><a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col9 ref" href="#79Dest" title='Dest' data-ref="79Dest" data-ref-filename="79Dest">Dest</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue::Value" title='llvm::yaml::StringValue::Value' data-ref="llvm::yaml::StringValue::Value" data-ref-filename="llvm..yaml..StringValue..Value">Value</a>);</td></tr>
<tr><th id="475">475</th><td>    <a class="local col0 ref" href="#80OS" title='OS' data-ref="80OS" data-ref-filename="80OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" data-ref-filename="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg" data-ref-filename="77Reg">Reg</a>, &amp;<a class="local col8 ref" href="#78TRI" title='TRI' data-ref="78TRI" data-ref-filename="78TRI">TRI</a>);</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td>  <b>return</b> <a class="local col9 ref" href="#79Dest" title='Dest' data-ref="79Dest" data-ref-filename="79Dest">Dest</a>;</td></tr>
<tr><th id="478">478</th><td>}</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo" title='llvm::yaml::SIArgumentInfo' data-ref="llvm::yaml::SIArgumentInfo" data-ref-filename="llvm..yaml..SIArgumentInfo">SIArgumentInfo</a>&gt;</td></tr>
<tr><th id="481">481</th><td><dfn class="tu decl def fn" id="_ZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoE" title='convertArgumentInfo' data-type='Optional&lt;yaml::SIArgumentInfo&gt; convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp; ArgInfo, const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoE">convertArgumentInfo</dfn>(<em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> &amp;<dfn class="local col1 decl" id="81ArgInfo" title='ArgInfo' data-type='const llvm::AMDGPUFunctionArgInfo &amp;' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</dfn>,</td></tr>
<tr><th id="482">482</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="82TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="82TRI" data-ref-filename="82TRI">TRI</dfn>) {</td></tr>
<tr><th id="483">483</th><td>  <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo" title='llvm::yaml::SIArgumentInfo' data-ref="llvm::yaml::SIArgumentInfo" data-ref-filename="llvm..yaml..SIArgumentInfo">SIArgumentInfo</a> <a class="ref fn fake" href="SIMachineFunctionInfo.h.html#179" title='llvm::yaml::SIArgumentInfo::SIArgumentInfo' data-ref="_ZN4llvm4yaml14SIArgumentInfoC1Ev" data-ref-filename="_ZN4llvm4yaml14SIArgumentInfoC1Ev"></a><dfn class="local col3 decl" id="83AI" title='AI' data-type='yaml::SIArgumentInfo' data-ref="83AI" data-ref-filename="83AI">AI</dfn>;</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <em>auto</em> <dfn class="local col4 decl" id="84convertArg" title='convertArg' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp:485:21)' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</dfn> = [&amp;](<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; &amp;<dfn class="local col5 decl" id="85A" title='A' data-type='Optional&lt;yaml::SIArgument&gt; &amp;' data-ref="85A" data-ref-filename="85A">A</dfn>,</td></tr>
<tr><th id="486">486</th><td>                        <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> &amp;<dfn class="local col6 decl" id="86Arg" title='Arg' data-type='const llvm::ArgDescriptor &amp;' data-ref="86Arg" data-ref-filename="86Arg">Arg</dfn>) {</td></tr>
<tr><th id="487">487</th><td>    <b>if</b> (!<a class="ref fn fake" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptorcvbEv" title='llvm::ArgDescriptor::operator bool' data-ref="_ZNK4llvm13ArgDescriptorcvbEv" data-ref-filename="_ZNK4llvm13ArgDescriptorcvbEv"></a><a class="local col6 ref" href="#86Arg" title='Arg' data-ref="86Arg" data-ref-filename="86Arg">Arg</a>)</td></tr>
<tr><th id="488">488</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>    <i>// Create a register or stack argument.</i></td></tr>
<tr><th id="491">491</th><td>    <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a> <dfn class="local col7 decl" id="87SA" title='SA' data-type='yaml::SIArgument' data-ref="87SA" data-ref-filename="87SA">SA</dfn> = <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>::<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm4yaml10SIArgument14createArgumentEb" title='llvm::yaml::SIArgument::createArgument' data-ref="_ZN4llvm4yaml10SIArgument14createArgumentEb" data-ref-filename="_ZN4llvm4yaml10SIArgument14createArgumentEb">createArgument</a>(<a class="local col6 ref" href="#86Arg" title='Arg' data-ref="86Arg" data-ref-filename="86Arg">Arg</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor10isRegisterEv" title='llvm::ArgDescriptor::isRegister' data-ref="_ZNK4llvm13ArgDescriptor10isRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor10isRegisterEv">isRegister</a>());</td></tr>
<tr><th id="492">492</th><td>    <b>if</b> (<a class="local col6 ref" href="#86Arg" title='Arg' data-ref="86Arg" data-ref-filename="86Arg">Arg</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor10isRegisterEv" title='llvm::ArgDescriptor::isRegister' data-ref="_ZNK4llvm13ArgDescriptor10isRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor10isRegisterEv">isRegister</a>()) {</td></tr>
<tr><th id="493">493</th><td>      <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> <dfn class="local col8 decl" id="88OS" title='OS' data-type='llvm::raw_string_ostream' data-ref="88OS" data-ref-filename="88OS">OS</dfn><a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col7 ref" href="#87SA" title='SA' data-ref="87SA" data-ref-filename="87SA">SA</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgument::(anonymous)::RegisterName" title='llvm::yaml::SIArgument::(anonymous union)::RegisterName' data-ref="llvm::yaml::SIArgument::(anonymous)::RegisterName" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..RegisterName">RegisterName</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue::Value" title='llvm::yaml::StringValue::Value' data-ref="llvm::yaml::StringValue::Value" data-ref-filename="llvm..yaml..StringValue..Value">Value</a>);</td></tr>
<tr><th id="494">494</th><td>      <a class="local col8 ref" href="#88OS" title='OS' data-ref="88OS" data-ref-filename="88OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" data-ref-filename="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm8printRegENS_8RegisterEPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col6 ref" href="#86Arg" title='Arg' data-ref="86Arg" data-ref-filename="86Arg">Arg</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>(), &amp;<a class="local col2 ref" href="#82TRI" title='TRI' data-ref="82TRI" data-ref-filename="82TRI">TRI</a>);</td></tr>
<tr><th id="495">495</th><td>    } <b>else</b></td></tr>
<tr><th id="496">496</th><td>      <a class="local col7 ref" href="#87SA" title='SA' data-ref="87SA" data-ref-filename="87SA">SA</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgument::(anonymous)::StackOffset" title='llvm::yaml::SIArgument::(anonymous union)::StackOffset' data-ref="llvm::yaml::SIArgument::(anonymous)::StackOffset" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..StackOffset">StackOffset</a> = <a class="local col6 ref" href="#86Arg" title='Arg' data-ref="86Arg" data-ref-filename="86Arg">Arg</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor14getStackOffsetEv" title='llvm::ArgDescriptor::getStackOffset' data-ref="_ZNK4llvm13ArgDescriptor14getStackOffsetEv" data-ref-filename="_ZNK4llvm13ArgDescriptor14getStackOffsetEv">getStackOffset</a>();</td></tr>
<tr><th id="497">497</th><td>    <i>// Check and update the optional mask.</i></td></tr>
<tr><th id="498">498</th><td>    <b>if</b> (<a class="local col6 ref" href="#86Arg" title='Arg' data-ref="86Arg" data-ref-filename="86Arg">Arg</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor8isMaskedEv" title='llvm::ArgDescriptor::isMasked' data-ref="_ZNK4llvm13ArgDescriptor8isMaskedEv" data-ref-filename="_ZNK4llvm13ArgDescriptor8isMaskedEv">isMasked</a>())</td></tr>
<tr><th id="499">499</th><td>      <a class="local col7 ref" href="#87SA" title='SA' data-ref="87SA" data-ref-filename="87SA">SA</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgument::Mask" title='llvm::yaml::SIArgument::Mask' data-ref="llvm::yaml::SIArgument::Mask" data-ref-filename="llvm..yaml..SIArgument..Mask">Mask</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col6 ref" href="#86Arg" title='Arg' data-ref="86Arg" data-ref-filename="86Arg">Arg</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor7getMaskEv" title='llvm::ArgDescriptor::getMask' data-ref="_ZNK4llvm13ArgDescriptor7getMaskEv" data-ref-filename="_ZNK4llvm13ArgDescriptor7getMaskEv">getMask</a>();</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>    <a class="local col5 ref" href="#85A" title='A' data-ref="85A" data-ref-filename="85A">A</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSERKT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSERKT_" data-ref-filename="_ZN4llvm8OptionalaSERKT_">=</a> <a class="local col7 ref" href="#87SA" title='SA' data-ref="87SA" data-ref-filename="87SA">SA</a>;</td></tr>
<tr><th id="502">502</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="503">503</th><td>  };</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <em>bool</em> <dfn class="local col9 decl" id="89Any" title='Any' data-type='bool' data-ref="89Any" data-ref-filename="89Any">Any</dfn> = <b>false</b>;</td></tr>
<tr><th id="506">506</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer" title='llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer' data-ref="llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer" data-ref-filename="llvm..yaml..SIArgumentInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</a>)</a>;</td></tr>
<tr><th id="507">507</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::DispatchPtr" title='llvm::yaml::SIArgumentInfo::DispatchPtr' data-ref="llvm::yaml::SIArgumentInfo::DispatchPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..DispatchPtr">DispatchPtr</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DispatchPtr" title='llvm::AMDGPUFunctionArgInfo::DispatchPtr' data-ref="llvm::AMDGPUFunctionArgInfo::DispatchPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..DispatchPtr">DispatchPtr</a>)</a>;</td></tr>
<tr><th id="508">508</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::QueuePtr" title='llvm::yaml::SIArgumentInfo::QueuePtr' data-ref="llvm::yaml::SIArgumentInfo::QueuePtr" data-ref-filename="llvm..yaml..SIArgumentInfo..QueuePtr">QueuePtr</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QueuePtr" title='llvm::AMDGPUFunctionArgInfo::QueuePtr' data-ref="llvm::AMDGPUFunctionArgInfo::QueuePtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..QueuePtr">QueuePtr</a>)</a>;</td></tr>
<tr><th id="509">509</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::KernargSegmentPtr" title='llvm::yaml::SIArgumentInfo::KernargSegmentPtr' data-ref="llvm::yaml::SIArgumentInfo::KernargSegmentPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..KernargSegmentPtr">KernargSegmentPtr</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr" title='llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr' data-ref="llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..KernargSegmentPtr">KernargSegmentPtr</a>)</a>;</td></tr>
<tr><th id="510">510</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::DispatchID" title='llvm::yaml::SIArgumentInfo::DispatchID' data-ref="llvm::yaml::SIArgumentInfo::DispatchID" data-ref-filename="llvm..yaml..SIArgumentInfo..DispatchID">DispatchID</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DispatchID" title='llvm::AMDGPUFunctionArgInfo::DispatchID' data-ref="llvm::AMDGPUFunctionArgInfo::DispatchID" data-ref-filename="llvm..AMDGPUFunctionArgInfo..DispatchID">DispatchID</a>)</a>;</td></tr>
<tr><th id="511">511</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::FlatScratchInit" title='llvm::yaml::SIArgumentInfo::FlatScratchInit' data-ref="llvm::yaml::SIArgumentInfo::FlatScratchInit" data-ref-filename="llvm..yaml..SIArgumentInfo..FlatScratchInit">FlatScratchInit</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::FlatScratchInit" title='llvm::AMDGPUFunctionArgInfo::FlatScratchInit' data-ref="llvm::AMDGPUFunctionArgInfo::FlatScratchInit" data-ref-filename="llvm..AMDGPUFunctionArgInfo..FlatScratchInit">FlatScratchInit</a>)</a>;</td></tr>
<tr><th id="512">512</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::PrivateSegmentSize" title='llvm::yaml::SIArgumentInfo::PrivateSegmentSize' data-ref="llvm::yaml::SIArgumentInfo::PrivateSegmentSize" data-ref-filename="llvm..yaml..SIArgumentInfo..PrivateSegmentSize">PrivateSegmentSize</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentSize" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentSize' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentSize" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentSize">PrivateSegmentSize</a>)</a>;</td></tr>
<tr><th id="513">513</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::WorkGroupIDX" title='llvm::yaml::SIArgumentInfo::WorkGroupIDX' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupIDX" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupIDX">WorkGroupIDX</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDX">WorkGroupIDX</a>)</a>;</td></tr>
<tr><th id="514">514</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::WorkGroupIDY" title='llvm::yaml::SIArgumentInfo::WorkGroupIDY' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupIDY" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupIDY">WorkGroupIDY</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDY">WorkGroupIDY</a>)</a>;</td></tr>
<tr><th id="515">515</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::WorkGroupIDZ" title='llvm::yaml::SIArgumentInfo::WorkGroupIDZ' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupIDZ" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupIDZ">WorkGroupIDZ</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDZ">WorkGroupIDZ</a>)</a>;</td></tr>
<tr><th id="516">516</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::WorkGroupInfo" title='llvm::yaml::SIArgumentInfo::WorkGroupInfo' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupInfo" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupInfo">WorkGroupInfo</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupInfo" title='llvm::AMDGPUFunctionArgInfo::WorkGroupInfo' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupInfo">WorkGroupInfo</a>)</a>;</td></tr>
<tr><th id="517">517</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset" title='llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..yaml..SIArgumentInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a>,</a></td></tr>
<tr><th id="518">518</th><td><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">                    <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a>)</a>;</td></tr>
<tr><th id="519">519</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::ImplicitArgPtr" title='llvm::yaml::SIArgumentInfo::ImplicitArgPtr' data-ref="llvm::yaml::SIArgumentInfo::ImplicitArgPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..ImplicitArgPtr">ImplicitArgPtr</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::ImplicitArgPtr" title='llvm::AMDGPUFunctionArgInfo::ImplicitArgPtr' data-ref="llvm::AMDGPUFunctionArgInfo::ImplicitArgPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..ImplicitArgPtr">ImplicitArgPtr</a>)</a>;</td></tr>
<tr><th id="520">520</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::ImplicitBufferPtr" title='llvm::yaml::SIArgumentInfo::ImplicitBufferPtr' data-ref="llvm::yaml::SIArgumentInfo::ImplicitBufferPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..ImplicitBufferPtr">ImplicitBufferPtr</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr" title='llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr' data-ref="llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..ImplicitBufferPtr">ImplicitBufferPtr</a>)</a>;</td></tr>
<tr><th id="521">521</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::WorkItemIDX" title='llvm::yaml::SIArgumentInfo::WorkItemIDX' data-ref="llvm::yaml::SIArgumentInfo::WorkItemIDX" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkItemIDX">WorkItemIDX</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDX" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDX" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkItemIDX">WorkItemIDX</a>)</a>;</td></tr>
<tr><th id="522">522</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::WorkItemIDY" title='llvm::yaml::SIArgumentInfo::WorkItemIDY' data-ref="llvm::yaml::SIArgumentInfo::WorkItemIDY" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkItemIDY">WorkItemIDY</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDY" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDY" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkItemIDY">WorkItemIDY</a>)</a>;</td></tr>
<tr><th id="523">523</th><td>  <a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a> |= <a class="local col4 ref" href="#84convertArg" title='convertArg' data-ref="84convertArg" data-ref-filename="84convertArg">convertArg</a><a class="tu ref fn" href="#_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" title='convertArgumentInfo(const llvm::AMDGPUFunctionArgInfo &amp;, const llvm::TargetRegisterInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE" data-ref-filename="_ZZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoEENK3$_0clERNS_8OptionalINS_4yaml10SIArgumentEEERKNS_13ArgDescriptorE">(<a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIArgumentInfo::WorkItemIDZ" title='llvm::yaml::SIArgumentInfo::WorkItemIDZ' data-ref="llvm::yaml::SIArgumentInfo::WorkItemIDZ" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkItemIDZ">WorkItemIDZ</a>, <a class="local col1 ref" href="#81ArgInfo" title='ArgInfo' data-ref="81ArgInfo" data-ref-filename="81ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDZ" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkItemIDZ">WorkItemIDZ</a>)</a>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <b>if</b> (<a class="local col9 ref" href="#89Any" title='Any' data-ref="89Any" data-ref-filename="89Any">Any</a>)</td></tr>
<tr><th id="526">526</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col3 ref" href="#83AI" title='AI' data-ref="83AI" data-ref-filename="83AI">AI</a>;</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="529">529</th><td>}</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE" title='llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE">SIMachineFunctionInfo</dfn>(</td></tr>
<tr><th id="532">532</th><td>    <em>const</em> <span class="namespace">llvm::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col0 decl" id="90MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo &amp;' data-ref="90MFI" data-ref-filename="90MFI">MFI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="91TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="91TRI" data-ref-filename="91TRI">TRI</dfn>)</td></tr>
<tr><th id="533">533</th><td>    : <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" title='llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize' data-ref="llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..ExplicitKernArgSize">ExplicitKernArgSize</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction22getExplicitKernArgSizeEv" title='llvm::AMDGPUMachineFunction::getExplicitKernArgSize' data-ref="_ZNK4llvm21AMDGPUMachineFunction22getExplicitKernArgSizeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction22getExplicitKernArgSizeEv">getExplicitKernArgSize</a>()),</td></tr>
<tr><th id="534">534</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" title='llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..MaxKernArgAlign">MaxKernArgAlign</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction18getMaxKernArgAlignEv" title='llvm::AMDGPUMachineFunction::getMaxKernArgAlign' data-ref="_ZNK4llvm21AMDGPUMachineFunction18getMaxKernArgAlignEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction18getMaxKernArgAlignEv">getMaxKernArgAlign</a>()), <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::LDSSize" title='llvm::yaml::SIMachineFunctionInfo::LDSSize' data-ref="llvm::yaml::SIMachineFunctionInfo::LDSSize" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..LDSSize">LDSSize</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" title='llvm::AMDGPUMachineFunction::getLDSSize' data-ref="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv">getLDSSize</a>()),</td></tr>
<tr><th id="535">535</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::DynLDSAlign" title='llvm::yaml::SIMachineFunctionInfo::DynLDSAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::DynLDSAlign" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..DynLDSAlign">DynLDSAlign</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1EOS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1EOS0_" data-ref-filename="_ZN4llvm5AlignC1EOS0_">(</a><a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction14getDynLDSAlignEv" title='llvm::AMDGPUMachineFunction::getDynLDSAlign' data-ref="_ZNK4llvm21AMDGPUMachineFunction14getDynLDSAlignEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction14getDynLDSAlignEv">getDynLDSAlign</a>()), <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" title='llvm::yaml::SIMachineFunctionInfo::IsEntryFunction' data-ref="llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..IsEntryFunction">IsEntryFunction</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()),</td></tr>
<tr><th id="536">536</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" title='llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath' data-ref="llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..NoSignedZerosFPMath">NoSignedZerosFPMath</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction22hasNoSignedZerosFPMathEv" title='llvm::AMDGPUMachineFunction::hasNoSignedZerosFPMath' data-ref="_ZNK4llvm21AMDGPUMachineFunction22hasNoSignedZerosFPMathEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction22hasNoSignedZerosFPMathEv">hasNoSignedZerosFPMath</a>()),</td></tr>
<tr><th id="537">537</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::MemoryBound" title='llvm::yaml::SIMachineFunctionInfo::MemoryBound' data-ref="llvm::yaml::SIMachineFunctionInfo::MemoryBound" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..MemoryBound">MemoryBound</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction13isMemoryBoundEv" title='llvm::AMDGPUMachineFunction::isMemoryBound' data-ref="_ZNK4llvm21AMDGPUMachineFunction13isMemoryBoundEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction13isMemoryBoundEv">isMemoryBound</a>()), <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::WaveLimiter" title='llvm::yaml::SIMachineFunctionInfo::WaveLimiter' data-ref="llvm::yaml::SIMachineFunctionInfo::WaveLimiter" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..WaveLimiter">WaveLimiter</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction16needsWaveLimiterEv" title='llvm::AMDGPUMachineFunction::needsWaveLimiter' data-ref="_ZNK4llvm21AMDGPUMachineFunction16needsWaveLimiterEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction16needsWaveLimiterEv">needsWaveLimiter</a>()),</td></tr>
<tr><th id="538">538</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HasSpilledSGPRs">HasSpilledSGPRs</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv" title='llvm::SIMachineFunctionInfo::hasSpilledSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv">hasSpilledSGPRs</a>()),</td></tr>
<tr><th id="539">539</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HasSpilledVGPRs">HasSpilledVGPRs</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasSpilledVGPRsEv" title='llvm::SIMachineFunctionInfo::hasSpilledVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledVGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledVGPRsEv">hasSpilledVGPRs</a>()),</td></tr>
<tr><th id="540">540</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HighBitsOf32BitAddress">HighBitsOf32BitAddress</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv" title='llvm::SIMachineFunctionInfo::get32BitAddressHighBits' data-ref="_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv">get32BitAddressHighBits</a>()),</td></tr>
<tr><th id="541">541</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::Occupancy" title='llvm::yaml::SIMachineFunctionInfo::Occupancy' data-ref="llvm::yaml::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..Occupancy">Occupancy</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</a>()),</td></tr>
<tr><th id="542">542</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..ScratchRSrcReg">ScratchRSrcReg</a><a class="ref fn" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#34" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EOS1_" data-ref-filename="_ZN4llvm4yaml11StringValueC1EOS1_">(</a><a class="tu ref fn" href="#_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE" title='regToString' data-use='c' data-ref="_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE" data-ref-filename="_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE">regToString</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>(), <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI" data-ref-filename="91TRI">TRI</a>)),</td></tr>
<tr><th id="543">543</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..FrameOffsetReg">FrameOffsetReg</a><a class="ref fn" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#34" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EOS1_" data-ref-filename="_ZN4llvm4yaml11StringValueC1EOS1_">(</a><a class="tu ref fn" href="#_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE" title='regToString' data-use='c' data-ref="_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE" data-ref-filename="_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE">regToString</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>(), <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI" data-ref-filename="91TRI">TRI</a>)),</td></tr>
<tr><th id="544">544</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..StackPtrOffsetReg">StackPtrOffsetReg</a><a class="ref fn" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#34" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EOS1_" data-ref-filename="_ZN4llvm4yaml11StringValueC1EOS1_">(</a><a class="tu ref fn" href="#_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE" title='regToString' data-use='c' data-ref="_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE" data-ref-filename="_ZL11regToStringN4llvm8RegisterERKNS_18TargetRegisterInfoE">regToString</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>(), <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI" data-ref-filename="91TRI">TRI</a>)),</td></tr>
<tr><th id="545">545</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::ArgInfo" title='llvm::yaml::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::yaml::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..ArgInfo">ArgInfo</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EONS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EONS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1EONS_8OptionalIT_EE">(</a><a class="tu ref fn" href="#_ZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoE" title='convertArgumentInfo' data-use='c' data-ref="_ZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZL19convertArgumentInfoRKN4llvm21AMDGPUFunctionArgInfoERKNS_18TargetRegisterInfoE">convertArgumentInfo</a>(<a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv" title='llvm::SIMachineFunctionInfo::getArgInfo' data-ref="_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv">getArgInfo</a>(), <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI" data-ref-filename="91TRI">TRI</a>)), <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::Mode" title='llvm::yaml::SIMachineFunctionInfo::Mode' data-ref="llvm::yaml::SIMachineFunctionInfo::Mode" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..Mode">Mode</a><a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE" title='llvm::yaml::SIMode::SIMode' data-ref="_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE" data-ref-filename="_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE">(</a><a class="local col0 ref" href="#90MFI" title='MFI' data-ref="90MFI" data-ref-filename="90MFI">MFI</a>.<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction7getModeEv" title='llvm::AMDGPUMachineFunction::getMode' data-ref="_ZNK4llvm21AMDGPUMachineFunction7getModeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction7getModeEv">getMode</a>()) {</td></tr>
<tr><th id="546">546</th><td>}</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><em>void</em> <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="virtual decl def fn" id="_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE" title='llvm::yaml::SIMachineFunctionInfo::mappingImpl' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE" data-ref-filename="_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE">mappingImpl</dfn>(<span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::IO" title='llvm::yaml::IO' data-ref="llvm::yaml::IO" data-ref-filename="llvm..yaml..IO">IO</a> &amp;<dfn class="local col2 decl" id="92YamlIO" title='YamlIO' data-type='yaml::IO &amp;' data-ref="92YamlIO" data-ref-filename="92YamlIO">YamlIO</dfn>) {</td></tr>
<tr><th id="549">549</th><td>  <a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits" data-ref-filename="llvm..yaml..MappingTraits">MappingTraits</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;::<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_" title='llvm::yaml::MappingTraits&lt;llvm::yaml::SIMachineFunctionInfo&gt;::mapping' data-ref="_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_" data-ref-filename="_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_">mapping</a>(<span class='refarg'><a class="local col2 ref" href="#92YamlIO" title='YamlIO' data-ref="92YamlIO" data-ref-filename="92YamlIO">YamlIO</a></span>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><em>bool</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE" title='llvm::SIMachineFunctionInfo::initializeBaseYamlFields' data-ref="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE">initializeBaseYamlFields</dfn>(</td></tr>
<tr><th id="553">553</th><td>  <em>const</em> <span class="namespace">yaml::</span><a class="type" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col3 decl" id="93YamlMFI" title='YamlMFI' data-type='const yaml::SIMachineFunctionInfo &amp;' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</dfn>) {</td></tr>
<tr><th id="554">554</th><td>  <a class="member field" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::ExplicitKernArgSize" title='llvm::AMDGPUMachineFunction::ExplicitKernArgSize' data-ref="llvm::AMDGPUMachineFunction::ExplicitKernArgSize" data-ref-filename="llvm..AMDGPUMachineFunction..ExplicitKernArgSize">ExplicitKernArgSize</a> = <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" title='llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize' data-ref="llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..ExplicitKernArgSize">ExplicitKernArgSize</a>;</td></tr>
<tr><th id="555">555</th><td>  <a class="member field" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::MaxKernArgAlign" title='llvm::AMDGPUMachineFunction::MaxKernArgAlign' data-ref="llvm::AMDGPUMachineFunction::MaxKernArgAlign" data-ref-filename="llvm..AMDGPUMachineFunction..MaxKernArgAlign">MaxKernArgAlign</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSEOS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSEOS0_" data-ref-filename="_ZN4llvm5AlignaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm13assumeAlignedEm" title='llvm::assumeAligned' data-ref="_ZN4llvm13assumeAlignedEm" data-ref-filename="_ZN4llvm13assumeAlignedEm">assumeAligned</a>(<a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" title='llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..MaxKernArgAlign">MaxKernArgAlign</a>);</td></tr>
<tr><th id="556">556</th><td>  <a class="member field" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::LDSSize" title='llvm::AMDGPUMachineFunction::LDSSize' data-ref="llvm::AMDGPUMachineFunction::LDSSize" data-ref-filename="llvm..AMDGPUMachineFunction..LDSSize">LDSSize</a> = <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::LDSSize" title='llvm::yaml::SIMachineFunctionInfo::LDSSize' data-ref="llvm::yaml::SIMachineFunctionInfo::LDSSize" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..LDSSize">LDSSize</a>;</td></tr>
<tr><th id="557">557</th><td>  <a class="member field" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::DynLDSAlign" title='llvm::AMDGPUMachineFunction::DynLDSAlign' data-ref="llvm::AMDGPUMachineFunction::DynLDSAlign" data-ref-filename="llvm..AMDGPUMachineFunction..DynLDSAlign">DynLDSAlign</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSERKS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSERKS0_" data-ref-filename="_ZN4llvm5AlignaSERKS0_">=</a> <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::DynLDSAlign" title='llvm::yaml::SIMachineFunctionInfo::DynLDSAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::DynLDSAlign" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..DynLDSAlign">DynLDSAlign</a>;</td></tr>
<tr><th id="558">558</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" data-ref-filename="llvm..SIMachineFunctionInfo..HighBitsOf32BitAddress">HighBitsOf32BitAddress</a> = <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HighBitsOf32BitAddress">HighBitsOf32BitAddress</a>;</td></tr>
<tr><th id="559">559</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</a> = <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::Occupancy" title='llvm::yaml::SIMachineFunctionInfo::Occupancy' data-ref="llvm::yaml::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..Occupancy">Occupancy</a>;</td></tr>
<tr><th id="560">560</th><td>  <a class="member field" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::IsEntryFunction" title='llvm::AMDGPUMachineFunction::IsEntryFunction' data-ref="llvm::AMDGPUMachineFunction::IsEntryFunction" data-ref-filename="llvm..AMDGPUMachineFunction..IsEntryFunction">IsEntryFunction</a> = <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" title='llvm::yaml::SIMachineFunctionInfo::IsEntryFunction' data-ref="llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..IsEntryFunction">IsEntryFunction</a>;</td></tr>
<tr><th id="561">561</th><td>  <a class="member field" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::NoSignedZerosFPMath" title='llvm::AMDGPUMachineFunction::NoSignedZerosFPMath' data-ref="llvm::AMDGPUMachineFunction::NoSignedZerosFPMath" data-ref-filename="llvm..AMDGPUMachineFunction..NoSignedZerosFPMath">NoSignedZerosFPMath</a> = <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" title='llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath' data-ref="llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..NoSignedZerosFPMath">NoSignedZerosFPMath</a>;</td></tr>
<tr><th id="562">562</th><td>  <a class="member field" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::MemoryBound" title='llvm::AMDGPUMachineFunction::MemoryBound' data-ref="llvm::AMDGPUMachineFunction::MemoryBound" data-ref-filename="llvm..AMDGPUMachineFunction..MemoryBound">MemoryBound</a> = <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::MemoryBound" title='llvm::yaml::SIMachineFunctionInfo::MemoryBound' data-ref="llvm::yaml::SIMachineFunctionInfo::MemoryBound" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..MemoryBound">MemoryBound</a>;</td></tr>
<tr><th id="563">563</th><td>  <a class="member field" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction::WaveLimiter" title='llvm::AMDGPUMachineFunction::WaveLimiter' data-ref="llvm::AMDGPUMachineFunction::WaveLimiter" data-ref-filename="llvm..AMDGPUMachineFunction..WaveLimiter">WaveLimiter</a> = <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::WaveLimiter" title='llvm::yaml::SIMachineFunctionInfo::WaveLimiter' data-ref="llvm::yaml::SIMachineFunctionInfo::WaveLimiter" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..WaveLimiter">WaveLimiter</a>;</td></tr>
<tr><th id="564">564</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..HasSpilledSGPRs">HasSpilledSGPRs</a> = <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HasSpilledSGPRs">HasSpilledSGPRs</a>;</td></tr>
<tr><th id="565">565</th><td>  <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..HasSpilledVGPRs">HasSpilledVGPRs</a> = <a class="local col3 ref" href="#93YamlMFI" title='YamlMFI' data-ref="93YamlMFI" data-ref-filename="93YamlMFI">YamlMFI</a>.<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HasSpilledVGPRs">HasSpilledVGPRs</a>;</td></tr>
<tr><th id="566">566</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="567">567</th><td>}</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><i>// Remove VGPR which was reserved for SGPR spills if there are no spilled SGPRs</i></td></tr>
<tr><th id="570">570</th><td><em>bool</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::removeVGPRForSGPRSpill' data-ref="_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE">removeVGPRForSGPRSpill</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="94ReservedVGPR" title='ReservedVGPR' data-type='llvm::Register' data-ref="94ReservedVGPR" data-ref-filename="94ReservedVGPR">ReservedVGPR</dfn>,</td></tr>
<tr><th id="571">571</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="95MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="95MF" data-ref-filename="95MF">MF</dfn>) {</td></tr>
<tr><th id="572">572</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col6 decl" id="96i" title='i' data-type='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR *' data-ref="96i" data-ref-filename="96i">i</dfn> = <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(); <a class="local col6 ref" href="#96i" title='i' data-ref="96i" data-ref-filename="96i">i</a> &lt; <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col6 ref" href="#96i" title='i' data-ref="96i" data-ref-filename="96i">i</a>++) {</td></tr>
<tr><th id="573">573</th><td>    <b>if</b> (<a class="local col6 ref" href="#96i" title='i' data-ref="96i" data-ref-filename="96i">i</a>-&gt;<a class="ref field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..VGPR">VGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#94ReservedVGPR" title='ReservedVGPR' data-ref="94ReservedVGPR" data-ref-filename="94ReservedVGPR">ReservedVGPR</a>) {</td></tr>
<tr><th id="574">574</th><td>      <a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructible1740290" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructible1740290" data-ref-filename="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructible1740290">erase</a>(<a class="local col6 ref" href="#96i" title='i' data-ref="96i" data-ref-filename="96i">i</a>);</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="97MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="97MBB" data-ref-filename="97MBB">MBB</dfn> : <a class="local col5 ref" href="#95MF" title='MF' data-ref="95MF" data-ref-filename="95MF">MF</a>) {</td></tr>
<tr><th id="577">577</th><td>        <a class="local col7 ref" href="#97MBB" title='MBB' data-ref="97MBB" data-ref-filename="97MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::removeLiveIn' data-ref="_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE">removeLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#94ReservedVGPR" title='ReservedVGPR' data-ref="94ReservedVGPR" data-ref-filename="94ReservedVGPR">ReservedVGPR</a>);</td></tr>
<tr><th id="578">578</th><td>        <a class="local col7 ref" href="#97MBB" title='MBB' data-ref="97MBB" data-ref-filename="97MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv" title='llvm::MachineBasicBlock::sortUniqueLiveIns' data-ref="_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv">sortUniqueLiveIns</a>();</td></tr>
<tr><th id="579">579</th><td>      }</td></tr>
<tr><th id="580">580</th><td>      <b>this</b>-&gt;<a class="member field" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" title='llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill' data-ref="llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRReservedForSGPRSpill">VGPRReservedForSGPRSpill</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="581">581</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="582">582</th><td>    }</td></tr>
<tr><th id="583">583</th><td>  }</td></tr>
<tr><th id="584">584</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="585">585</th><td>}</td></tr>
<tr><th id="586">586</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>