#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15a60ff10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15a606600 .scope module, "tpu_testbench" "tpu_testbench" 3 1;
 .timescale 0 0;
L_0x600002e8d9d0 .functor BUFZ 32, v0x60000378cea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002e8da40 .functor BUFZ 32, v0x60000378d440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002e8dab0 .functor BUFZ 32, v0x60000378d9e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002e8db20 .functor BUFZ 32, v0x60000378df80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000378e6d0 .array "a_in", 1 0, 15 0;
v0x60000378e760 .array "b_in", 1 0, 15 0;
v0x60000378e7f0_0 .var "clk", 0 0;
v0x60000378e880_0 .var/i "i", 31 0;
v0x60000378e910 .array "matrix_a", 3 0, 15 0;
v0x60000378e9a0 .array "matrix_b", 3 0, 15 0;
v0x60000378ea30_0 .var "reset", 0 0;
v0x60000378eac0 .array "result", 3 0;
v0x60000378eac0_0 .net v0x60000378eac0 0, 31 0, L_0x600002e8d9d0; 1 drivers
v0x60000378eac0_1 .net v0x60000378eac0 1, 31 0, L_0x600002e8da40; 1 drivers
v0x60000378eac0_2 .net v0x60000378eac0 2, 31 0, L_0x600002e8dab0; 1 drivers
v0x60000378eac0_3 .net v0x60000378eac0 3, 31 0, L_0x600002e8db20; 1 drivers
S_0x15a606770 .scope module, "uut" "systolic_array" 3 11, 4 1 0, S_0x15a606600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a_in";
    .port_info 3 /INPUT 32 "b_in";
    .port_info 4 /OUTPUT 128 "result";
P_0x6000010873c0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000010>;
v0x60000378e6d0_0 .array/port v0x60000378e6d0, 0;
v0x60000378e2e0 .array "a_in", 1 0;
v0x60000378e2e0_0 .net v0x60000378e2e0 0, 15 0, v0x60000378e6d0_0; 1 drivers
v0x60000378e6d0_1 .array/port v0x60000378e6d0, 1;
v0x60000378e2e0_1 .net v0x60000378e2e0 1, 15 0, v0x60000378e6d0_1; 1 drivers
v0x60000378e370 .array "a_wire", 5 0;
v0x60000378e370_0 .net v0x60000378e370 0, 15 0, v0x60000378ccf0_0; 1 drivers
v0x60000378e370_1 .net v0x60000378e370 1, 15 0, v0x60000378d290_0; 1 drivers
o0x140030a90 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x60000378e370_2 .net v0x60000378e370 2, 15 0, o0x140030a90; 0 drivers
v0x60000378e370_3 .net v0x60000378e370 3, 15 0, v0x60000378d830_0; 1 drivers
v0x60000378e370_4 .net v0x60000378e370 4, 15 0, v0x60000378ddd0_0; 1 drivers
o0x140030ac0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x60000378e370_5 .net v0x60000378e370 5, 15 0, o0x140030ac0; 0 drivers
v0x60000378e760_0 .array/port v0x60000378e760, 0;
v0x60000378e400 .array "b_in", 1 0;
v0x60000378e400_0 .net v0x60000378e400 0, 15 0, v0x60000378e760_0; 1 drivers
v0x60000378e760_1 .array/port v0x60000378e760, 1;
v0x60000378e400_1 .net v0x60000378e400 1, 15 0, v0x60000378e760_1; 1 drivers
v0x60000378e490 .array "b_wire", 5 0;
v0x60000378e490_0 .net v0x60000378e490 0, 15 0, v0x60000378ce10_0; 1 drivers
v0x60000378e490_1 .net v0x60000378e490 1, 15 0, v0x60000378d3b0_0; 1 drivers
v0x60000378e490_2 .net v0x60000378e490 2, 15 0, v0x60000378d950_0; 1 drivers
v0x60000378e490_3 .net v0x60000378e490 3, 15 0, v0x60000378def0_0; 1 drivers
o0x140030b50 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x60000378e490_4 .net v0x60000378e490 4, 15 0, o0x140030b50; 0 drivers
o0x140030b80 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x60000378e490_5 .net v0x60000378e490 5, 15 0, o0x140030b80; 0 drivers
v0x60000378e520_0 .net "clk", 0 0, v0x60000378e7f0_0;  1 drivers
v0x60000378e5b0_0 .net "reset", 0 0, v0x60000378ea30_0;  1 drivers
v0x60000378e640 .array "result", 3 0;
v0x60000378e640_0 .net v0x60000378e640 0, 31 0, v0x60000378cea0_0; 1 drivers
v0x60000378e640_1 .net v0x60000378e640 1, 31 0, v0x60000378d440_0; 1 drivers
v0x60000378e640_2 .net v0x60000378e640 2, 31 0, v0x60000378d9e0_0; 1 drivers
v0x60000378e640_3 .net v0x60000378e640 3, 31 0, v0x60000378df80_0; 1 drivers
S_0x15a605450 .scope generate, "row[0]" "row[0]" 4 16, 4 16 0, S_0x15a606770;
 .timescale 0 0;
P_0x600001087440 .param/l "i" 1 4 16, +C4<00>;
S_0x15a6055c0 .scope generate, "col[0]" "col[0]" 4 17, 4 17 0, S_0x15a605450;
 .timescale 0 0;
P_0x6000010874c0 .param/l "j" 1 4 17, +C4<00>;
v0x60000378d0e0_0 .net "a_in_pe", 15 0, L_0x600002e8d490;  1 drivers
v0x60000378d170_0 .net "b_in_pe", 15 0, L_0x600002e8d420;  1 drivers
S_0x15a604b70 .scope generate, "genblk1" "genblk1" 4 22, 4 22 0, S_0x15a6055c0;
 .timescale 0 0;
L_0x600002e8d490 .functor BUFZ 16, v0x60000378e6d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x15a604ce0 .scope generate, "genblk2" "genblk2" 4 28, 4 28 0, S_0x15a6055c0;
 .timescale 0 0;
L_0x600002e8d420 .functor BUFZ 16, v0x60000378e760_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x15a60ddf0 .scope module, "pe" "processing_element" 4 34, 5 1 0, S_0x15a6055c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a_in";
    .port_info 3 /INPUT 16 "b_in";
    .port_info 4 /OUTPUT 16 "a_out";
    .port_info 5 /OUTPUT 16 "b_out";
    .port_info 6 /OUTPUT 32 "c_out";
v0x60000378cc60_0 .net "a_in", 15 0, L_0x600002e8d490;  alias, 1 drivers
v0x60000378ccf0_0 .var "a_out", 15 0;
v0x60000378cd80_0 .net "b_in", 15 0, L_0x600002e8d420;  alias, 1 drivers
v0x60000378ce10_0 .var "b_out", 15 0;
v0x60000378cea0_0 .var "c_out", 31 0;
v0x60000378cf30_0 .net "clk", 0 0, v0x60000378e7f0_0;  alias, 1 drivers
v0x60000378cfc0_0 .var "partial_sum", 31 0;
v0x60000378d050_0 .net "reset", 0 0, v0x60000378ea30_0;  alias, 1 drivers
E_0x600001087580 .event posedge, v0x60000378d050_0, v0x60000378cf30_0;
S_0x15a60df60 .scope generate, "col[1]" "col[1]" 4 17, 4 17 0, S_0x15a605450;
 .timescale 0 0;
P_0x600001087540 .param/l "j" 1 4 17, +C4<01>;
v0x60000378d680_0 .net "a_in_pe", 15 0, L_0x600002e8d570;  1 drivers
v0x60000378d710_0 .net "b_in_pe", 15 0, L_0x600002e8d5e0;  1 drivers
S_0x15a60e0d0 .scope generate, "genblk1" "genblk1" 4 22, 4 22 0, S_0x15a60df60;
 .timescale 0 0;
L_0x600002e8d570 .functor BUFZ 16, v0x60000378ccf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x15a60e240 .scope generate, "genblk2" "genblk2" 4 28, 4 28 0, S_0x15a60df60;
 .timescale 0 0;
L_0x600002e8d5e0 .functor BUFZ 16, v0x60000378e760_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x15a60e3b0 .scope module, "pe" "processing_element" 4 34, 5 1 0, S_0x15a60df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a_in";
    .port_info 3 /INPUT 16 "b_in";
    .port_info 4 /OUTPUT 16 "a_out";
    .port_info 5 /OUTPUT 16 "b_out";
    .port_info 6 /OUTPUT 32 "c_out";
v0x60000378d200_0 .net "a_in", 15 0, L_0x600002e8d570;  alias, 1 drivers
v0x60000378d290_0 .var "a_out", 15 0;
v0x60000378d320_0 .net "b_in", 15 0, L_0x600002e8d5e0;  alias, 1 drivers
v0x60000378d3b0_0 .var "b_out", 15 0;
v0x60000378d440_0 .var "c_out", 31 0;
v0x60000378d4d0_0 .net "clk", 0 0, v0x60000378e7f0_0;  alias, 1 drivers
v0x60000378d560_0 .var "partial_sum", 31 0;
v0x60000378d5f0_0 .net "reset", 0 0, v0x60000378ea30_0;  alias, 1 drivers
S_0x15a60e520 .scope generate, "row[1]" "row[1]" 4 16, 4 16 0, S_0x15a606770;
 .timescale 0 0;
P_0x600001087680 .param/l "i" 1 4 16, +C4<01>;
S_0x15a60e690 .scope generate, "col[0]" "col[0]" 4 17, 4 17 0, S_0x15a60e520;
 .timescale 0 0;
P_0x600001087780 .param/l "j" 1 4 17, +C4<00>;
v0x60000378dc20_0 .net "a_in_pe", 15 0, L_0x600002e8d650;  1 drivers
v0x60000378dcb0_0 .net "b_in_pe", 15 0, L_0x600002e8d6c0;  1 drivers
S_0x15a60e800 .scope generate, "genblk1" "genblk1" 4 22, 4 22 0, S_0x15a60e690;
 .timescale 0 0;
L_0x600002e8d650 .functor BUFZ 16, v0x60000378e6d0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x15a60e970 .scope generate, "genblk2" "genblk2" 4 28, 4 28 0, S_0x15a60e690;
 .timescale 0 0;
L_0x600002e8d6c0 .functor BUFZ 16, v0x60000378ce10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x15a60eae0 .scope module, "pe" "processing_element" 4 34, 5 1 0, S_0x15a60e690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a_in";
    .port_info 3 /INPUT 16 "b_in";
    .port_info 4 /OUTPUT 16 "a_out";
    .port_info 5 /OUTPUT 16 "b_out";
    .port_info 6 /OUTPUT 32 "c_out";
v0x60000378d7a0_0 .net "a_in", 15 0, L_0x600002e8d650;  alias, 1 drivers
v0x60000378d830_0 .var "a_out", 15 0;
v0x60000378d8c0_0 .net "b_in", 15 0, L_0x600002e8d6c0;  alias, 1 drivers
v0x60000378d950_0 .var "b_out", 15 0;
v0x60000378d9e0_0 .var "c_out", 31 0;
v0x60000378da70_0 .net "clk", 0 0, v0x60000378e7f0_0;  alias, 1 drivers
v0x60000378db00_0 .var "partial_sum", 31 0;
v0x60000378db90_0 .net "reset", 0 0, v0x60000378ea30_0;  alias, 1 drivers
S_0x15a60ec50 .scope generate, "col[1]" "col[1]" 4 17, 4 17 0, S_0x15a60e520;
 .timescale 0 0;
P_0x600001087800 .param/l "j" 1 4 17, +C4<01>;
v0x60000378e1c0_0 .net "a_in_pe", 15 0, L_0x600002e8d730;  1 drivers
v0x60000378e250_0 .net "b_in_pe", 15 0, L_0x600002e8d7a0;  1 drivers
S_0x15a60edc0 .scope generate, "genblk1" "genblk1" 4 22, 4 22 0, S_0x15a60ec50;
 .timescale 0 0;
L_0x600002e8d730 .functor BUFZ 16, v0x60000378d830_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x15a60ef30 .scope generate, "genblk2" "genblk2" 4 28, 4 28 0, S_0x15a60ec50;
 .timescale 0 0;
L_0x600002e8d7a0 .functor BUFZ 16, v0x60000378d3b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x15a60f0a0 .scope module, "pe" "processing_element" 4 34, 5 1 0, S_0x15a60ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "a_in";
    .port_info 3 /INPUT 16 "b_in";
    .port_info 4 /OUTPUT 16 "a_out";
    .port_info 5 /OUTPUT 16 "b_out";
    .port_info 6 /OUTPUT 32 "c_out";
v0x60000378dd40_0 .net "a_in", 15 0, L_0x600002e8d730;  alias, 1 drivers
v0x60000378ddd0_0 .var "a_out", 15 0;
v0x60000378de60_0 .net "b_in", 15 0, L_0x600002e8d7a0;  alias, 1 drivers
v0x60000378def0_0 .var "b_out", 15 0;
v0x60000378df80_0 .var "c_out", 31 0;
v0x60000378e010_0 .net "clk", 0 0, v0x60000378e7f0_0;  alias, 1 drivers
v0x60000378e0a0_0 .var "partial_sum", 31 0;
v0x60000378e130_0 .net "reset", 0 0, v0x60000378ea30_0;  alias, 1 drivers
    .scope S_0x15a60ddf0;
T_0 ;
    %wait E_0x600001087580;
    %load/vec4 v0x60000378d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000378ccf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000378ce10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000378cea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000378cfc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000378cfc0_0;
    %load/vec4 v0x60000378cc60_0;
    %pad/u 32;
    %load/vec4 v0x60000378cd80_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x60000378cfc0_0, 0;
    %load/vec4 v0x60000378cc60_0;
    %assign/vec4 v0x60000378ccf0_0, 0;
    %load/vec4 v0x60000378cd80_0;
    %assign/vec4 v0x60000378ce10_0, 0;
    %load/vec4 v0x60000378cfc0_0;
    %assign/vec4 v0x60000378cea0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15a60e3b0;
T_1 ;
    %wait E_0x600001087580;
    %load/vec4 v0x60000378d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000378d290_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000378d3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000378d440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000378d560_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60000378d560_0;
    %load/vec4 v0x60000378d200_0;
    %pad/u 32;
    %load/vec4 v0x60000378d320_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x60000378d560_0, 0;
    %load/vec4 v0x60000378d200_0;
    %assign/vec4 v0x60000378d290_0, 0;
    %load/vec4 v0x60000378d320_0;
    %assign/vec4 v0x60000378d3b0_0, 0;
    %load/vec4 v0x60000378d560_0;
    %assign/vec4 v0x60000378d440_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15a60eae0;
T_2 ;
    %wait E_0x600001087580;
    %load/vec4 v0x60000378db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000378d830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000378d950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000378d9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000378db00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000378db00_0;
    %load/vec4 v0x60000378d7a0_0;
    %pad/u 32;
    %load/vec4 v0x60000378d8c0_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x60000378db00_0, 0;
    %load/vec4 v0x60000378d7a0_0;
    %assign/vec4 v0x60000378d830_0, 0;
    %load/vec4 v0x60000378d8c0_0;
    %assign/vec4 v0x60000378d950_0, 0;
    %load/vec4 v0x60000378db00_0;
    %assign/vec4 v0x60000378d9e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15a60f0a0;
T_3 ;
    %wait E_0x600001087580;
    %load/vec4 v0x60000378e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000378ddd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000378def0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000378df80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000378e0a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000378e0a0_0;
    %load/vec4 v0x60000378dd40_0;
    %pad/u 32;
    %load/vec4 v0x60000378de60_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x60000378e0a0_0, 0;
    %load/vec4 v0x60000378dd40_0;
    %assign/vec4 v0x60000378ddd0_0, 0;
    %load/vec4 v0x60000378de60_0;
    %assign/vec4 v0x60000378def0_0, 0;
    %load/vec4 v0x60000378e0a0_0;
    %assign/vec4 v0x60000378df80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15a606600;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x60000378e7f0_0;
    %inv;
    %store/vec4 v0x60000378e7f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15a606600;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000378e7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000378ea30_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e910, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e910, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e910, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e910, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e9a0, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e9a0, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e9a0, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e9a0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e6d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e6d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e760, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000378e760, 4, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000378ea30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000378e880_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x60000378e880_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 10, 0;
    %load/vec4 v0x60000378e880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e6d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e6d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e760, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e760, 0, 4;
    %jmp T_5.6;
T_5.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000378e910, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e6d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e6d0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000378e9a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e760, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e760, 0, 4;
    %jmp T_5.6;
T_5.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000378e910, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e6d0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000378e910, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e6d0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000378e9a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e760, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000378e9a0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e760, 0, 4;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e6d0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000378e910, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e6d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e760, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000378e9a0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000378e760, 0, 4;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %load/vec4 v0x60000378e880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000378e880_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 50, 0;
    %vpi_call/w 3 75 "$display", "Matrix A:" {0 0 0};
    %vpi_call/w 3 76 "$display", "%d %d", &A<v0x60000378e910, 0>, &A<v0x60000378e910, 1> {0 0 0};
    %vpi_call/w 3 77 "$display", "%d %d", &A<v0x60000378e910, 2>, &A<v0x60000378e910, 3> {0 0 0};
    %vpi_call/w 3 79 "$display", "Matrix B:" {0 0 0};
    %vpi_call/w 3 80 "$display", "%d %d", &A<v0x60000378e9a0, 0>, &A<v0x60000378e9a0, 1> {0 0 0};
    %vpi_call/w 3 81 "$display", "%d %d", &A<v0x60000378e9a0, 2>, &A<v0x60000378e9a0, 3> {0 0 0};
    %vpi_call/w 3 83 "$display", "Result Matrix:" {0 0 0};
    %vpi_call/w 3 84 "$display", "%d %d", v0x60000378eac0_0, v0x60000378eac0_1 {0 0 0};
    %vpi_call/w 3 85 "$display", "%d %d", v0x60000378eac0_2, v0x60000378eac0_3 {0 0 0};
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "src/tpu_testbench.v";
    "src/systolic_array.v";
    "src/processing_element.v";
