// Seed: 2920089147
module module_0 (
    input wire id_0,
    output supply0 id_1
    , id_10,
    input wand id_2,
    output wand id_3
    , id_11,
    output supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    input wor id_7,
    output uwire id_8
);
  logic id_12;
  logic id_13;
endmodule
module module_1 #(
    parameter id_4 = 32'd35
) (
    input tri0 id_0,
    output tri id_1,
    input wor id_2,
    input wor id_3,
    input wand _id_4,
    input tri0 id_5,
    output wand id_6,
    output supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    output supply1 id_10
);
  wire id_12;
  assign id_10 = -1;
  and primCall (id_10, id_9, id_3, id_5, id_8, id_12);
  assign id_10 = -1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_0,
      id_7,
      id_7,
      id_2,
      id_8,
      id_8,
      id_10
  );
  wire [id_4 : 1] id_13;
  assign id_10 = id_2;
endmodule
