Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\rfranca\Development\GitHub\SimuCam_Development3\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project.qsys --block-symbol-file --output-directory=D:\rfranca\Development\GitHub\SimuCam_Development3\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project --family="Stratix IV" --part=EP4SGX530KH40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 18.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding COMM_Pedreiro_v1_01_1 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_1
Progress: Adding COMM_Pedreiro_v1_01_2 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_2
Progress: Adding COMM_Pedreiro_v1_01_3 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_3
Progress: Adding COMM_Pedreiro_v1_01_4 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_4
Progress: Adding COMM_Pedreiro_v1_01_5 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_5
Progress: Adding COMM_Pedreiro_v1_01_6 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_6
Progress: Adding FTDI_USB3_0 [FTDI_USB3 2.1]
Progress: Parameterizing module FTDI_USB3_0
Progress: Adding RMAP_Echoing_0 [RMAP_Echoing 1.0]
Progress: Parameterizing module RMAP_Echoing_0
Progress: Adding SEVEN_SEGMENT_CONTROLLER_0 [SEVEN_SEGMENT_CONTROLLER 1.0]
Progress: Parameterizing module SEVEN_SEGMENT_CONTROLLER_0
Progress: Adding SpaceWire_Channel_A [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_A
Progress: Adding SpaceWire_Channel_B [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_B
Progress: Adding SpaceWire_Channel_C [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_C
Progress: Adding SpaceWire_Channel_D [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_D
Progress: Adding SpaceWire_Channel_E [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_E
Progress: Adding SpaceWire_Channel_F [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_F
Progress: Adding SpaceWire_Channel_G [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_G
Progress: Adding SpaceWire_Channel_H [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_H
Progress: Adding SpaceWire_Glutton_0 [SpaceWire_Glutton 1]
Progress: Parameterizing module SpaceWire_Glutton_0
Progress: Adding clk_100 [clock_source 18.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 18.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clk_ftdi [clock_source 18.1]
Progress: Parameterizing module clk_ftdi
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding csense_adc_fo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_adc_fo
Progress: Adding csense_cs_n [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_cs_n
Progress: Adding csense_sck [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sck
Progress: Adding csense_sdi [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdi
Progress: Adding csense_sdo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdo
Progress: Adding ddr2_address_span_extender [altera_address_span_extender 18.1]
Progress: Parameterizing module ddr2_address_span_extender
Progress: Adding dma_comm_1_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_1_left
Progress: Adding dma_comm_1_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_1_right
Progress: Adding dma_comm_2_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_2_left
Progress: Adding dma_comm_2_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_2_right
Progress: Adding dma_comm_3_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_3_left
Progress: Adding dma_comm_3_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_3_right
Progress: Adding dma_comm_4_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_4_left
Progress: Adding dma_comm_4_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_4_right
Progress: Adding dma_comm_5_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_5_left
Progress: Adding dma_comm_5_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_5_right
Progress: Adding dma_comm_6_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_6_left
Progress: Adding dma_comm_6_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_6_right
Progress: Adding dma_ftdi_rx_usb3 [altera_msgdma 18.1]
Progress: Parameterizing module dma_ftdi_rx_usb3
Progress: Adding dma_ftdi_tx_usb3 [altera_msgdma 18.1]
Progress: Parameterizing module dma_ftdi_tx_usb3
Progress: Adding ext_flash [altera_generic_tristate_controller 18.1]
Progress: Parameterizing module ext_flash
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding m1_clock_bridge [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module m1_clock_bridge
Progress: Adding m1_ddr2_i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module m1_ddr2_i2c_scl
Progress: Adding m1_ddr2_i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module m1_ddr2_i2c_sda
Progress: Adding m1_ddr2_memory [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module m1_ddr2_memory
Progress: Adding m2_ddr2_i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module m2_ddr2_i2c_scl
Progress: Adding m2_ddr2_i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module m2_ddr2_i2c_sda
Progress: Adding m2_ddr2_memory [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module m2_ddr2_memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_BUTTON [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_BUTTON
Progress: Adding pio_DIP [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_DIP
Progress: Adding pio_EXT [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_EXT
Progress: Adding pio_LED [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LED
Progress: Adding pio_LED_painel [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LED_painel
Progress: Adding pio_ctrl_io_lvds [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_ctrl_io_lvds
Progress: Adding rmap_mem_nfee_comm_1 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_1
Progress: Adding rmap_mem_nfee_comm_2 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_2
Progress: Adding rmap_mem_nfee_comm_3 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_3
Progress: Adding rmap_mem_nfee_comm_4 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_4
Progress: Adding rmap_mem_nfee_comm_5 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_5
Progress: Adding rmap_mem_nfee_comm_6 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_6
Progress: Adding rs232_uart [altera_avalon_uart 18.1]
Progress: Parameterizing module rs232_uart
Progress: Adding rst_controller [rst_controller 1.5]
Progress: Parameterizing module rst_controller
Progress: Adding rtcc_alarm [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_alarm
Progress: Adding rtcc_cs_n [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_cs_n
Progress: Adding rtcc_sck [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sck
Progress: Adding rtcc_sdi [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sdi
Progress: Adding rtcc_sdo [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sdo
Progress: Adding sd_card_wp_n [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_card_wp_n
Progress: Adding sync [Sync 1.6]
Progress: Parameterizing module sync
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding temp_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_scl
Progress: Adding temp_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_sda
Progress: Adding timer_1ms [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1us
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 18.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project.csense_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.dma_comm_1_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_1_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_2_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_2_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_3_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_3_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_4_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_4_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_5_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_5_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_6_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_6_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_ftdi_rx_usb3: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_ftdi_tx_usb3: Response information port is disabled. Enable the response port if data transfer information is required by host
Warning: MebX_Qsys_Project.ext_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: MebX_Qsys_Project.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project.m1_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m1_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Info: MebX_Qsys_Project.m2_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m2_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Warning: MebX_Qsys_Project.m2_ddr2_memory.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: MebX_Qsys_Project.pio_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.pio_DIP: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.pio_EXT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.rtcc_alarm: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.rtcc_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sd_card_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MebX_Qsys_Project.temp_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: MebX_Qsys_Project.dma_comm_1_left: Interrupt sender dma_comm_1_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_1_right: Interrupt sender dma_comm_1_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_2_left: Interrupt sender dma_comm_2_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_2_right: Interrupt sender dma_comm_2_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_3_left: Interrupt sender dma_comm_3_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_3_right: Interrupt sender dma_comm_3_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_4_left: Interrupt sender dma_comm_4_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_4_right: Interrupt sender dma_comm_4_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_5_left: Interrupt sender dma_comm_5_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_5_right: Interrupt sender dma_comm_5_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_6_left: Interrupt sender dma_comm_6_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_6_right: Interrupt sender dma_comm_6_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_ftdi_rx_usb3: Interrupt sender dma_ftdi_rx_usb3.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_ftdi_tx_usb3: Interrupt sender dma_ftdi_tx_usb3.csr_irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\rfranca\Development\GitHub\SimuCam_Development3\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project.qsys --synthesis=VERILOG --output-directory=D:\rfranca\Development\GitHub\SimuCam_Development3\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project\synthesis --family="Stratix IV" --part=EP4SGX530KH40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 18.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding COMM_Pedreiro_v1_01_1 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_1
Progress: Adding COMM_Pedreiro_v1_01_2 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_2
Progress: Adding COMM_Pedreiro_v1_01_3 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_3
Progress: Adding COMM_Pedreiro_v1_01_4 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_4
Progress: Adding COMM_Pedreiro_v1_01_5 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_5
Progress: Adding COMM_Pedreiro_v1_01_6 [COMM_Pedreiro_v1_01 2.4]
Progress: Parameterizing module COMM_Pedreiro_v1_01_6
Progress: Adding FTDI_USB3_0 [FTDI_USB3 2.1]
Progress: Parameterizing module FTDI_USB3_0
Progress: Adding RMAP_Echoing_0 [RMAP_Echoing 1.0]
Progress: Parameterizing module RMAP_Echoing_0
Progress: Adding SEVEN_SEGMENT_CONTROLLER_0 [SEVEN_SEGMENT_CONTROLLER 1.0]
Progress: Parameterizing module SEVEN_SEGMENT_CONTROLLER_0
Progress: Adding SpaceWire_Channel_A [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_A
Progress: Adding SpaceWire_Channel_B [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_B
Progress: Adding SpaceWire_Channel_C [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_C
Progress: Adding SpaceWire_Channel_D [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_D
Progress: Adding SpaceWire_Channel_E [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_E
Progress: Adding SpaceWire_Channel_F [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_F
Progress: Adding SpaceWire_Channel_G [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_G
Progress: Adding SpaceWire_Channel_H [SpaceWire_Channel 1.0]
Progress: Parameterizing module SpaceWire_Channel_H
Progress: Adding SpaceWire_Glutton_0 [SpaceWire_Glutton 1]
Progress: Parameterizing module SpaceWire_Glutton_0
Progress: Adding clk_100 [clock_source 18.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 18.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clk_ftdi [clock_source 18.1]
Progress: Parameterizing module clk_ftdi
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding csense_adc_fo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_adc_fo
Progress: Adding csense_cs_n [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_cs_n
Progress: Adding csense_sck [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sck
Progress: Adding csense_sdi [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdi
Progress: Adding csense_sdo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdo
Progress: Adding ddr2_address_span_extender [altera_address_span_extender 18.1]
Progress: Parameterizing module ddr2_address_span_extender
Progress: Adding dma_comm_1_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_1_left
Progress: Adding dma_comm_1_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_1_right
Progress: Adding dma_comm_2_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_2_left
Progress: Adding dma_comm_2_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_2_right
Progress: Adding dma_comm_3_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_3_left
Progress: Adding dma_comm_3_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_3_right
Progress: Adding dma_comm_4_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_4_left
Progress: Adding dma_comm_4_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_4_right
Progress: Adding dma_comm_5_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_5_left
Progress: Adding dma_comm_5_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_5_right
Progress: Adding dma_comm_6_left [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_6_left
Progress: Adding dma_comm_6_right [altera_msgdma 18.1]
Progress: Parameterizing module dma_comm_6_right
Progress: Adding dma_ftdi_rx_usb3 [altera_msgdma 18.1]
Progress: Parameterizing module dma_ftdi_rx_usb3
Progress: Adding dma_ftdi_tx_usb3 [altera_msgdma 18.1]
Progress: Parameterizing module dma_ftdi_tx_usb3
Progress: Adding ext_flash [altera_generic_tristate_controller 18.1]
Progress: Parameterizing module ext_flash
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding m1_clock_bridge [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module m1_clock_bridge
Progress: Adding m1_ddr2_i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module m1_ddr2_i2c_scl
Progress: Adding m1_ddr2_i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module m1_ddr2_i2c_sda
Progress: Adding m1_ddr2_memory [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module m1_ddr2_memory
Progress: Adding m2_ddr2_i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module m2_ddr2_i2c_scl
Progress: Adding m2_ddr2_i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module m2_ddr2_i2c_sda
Progress: Adding m2_ddr2_memory [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module m2_ddr2_memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_BUTTON [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_BUTTON
Progress: Adding pio_DIP [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_DIP
Progress: Adding pio_EXT [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_EXT
Progress: Adding pio_LED [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LED
Progress: Adding pio_LED_painel [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LED_painel
Progress: Adding pio_ctrl_io_lvds [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_ctrl_io_lvds
Progress: Adding rmap_mem_nfee_comm_1 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_1
Progress: Adding rmap_mem_nfee_comm_2 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_2
Progress: Adding rmap_mem_nfee_comm_3 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_3
Progress: Adding rmap_mem_nfee_comm_4 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_4
Progress: Adding rmap_mem_nfee_comm_5 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_5
Progress: Adding rmap_mem_nfee_comm_6 [RMAP_Memory_NFEE_Area 1.1]
Progress: Parameterizing module rmap_mem_nfee_comm_6
Progress: Adding rs232_uart [altera_avalon_uart 18.1]
Progress: Parameterizing module rs232_uart
Progress: Adding rst_controller [rst_controller 1.5]
Progress: Parameterizing module rst_controller
Progress: Adding rtcc_alarm [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_alarm
Progress: Adding rtcc_cs_n [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_cs_n
Progress: Adding rtcc_sck [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sck
Progress: Adding rtcc_sdi [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sdi
Progress: Adding rtcc_sdo [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sdo
Progress: Adding sd_card_wp_n [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_card_wp_n
Progress: Adding sync [Sync 1.6]
Progress: Parameterizing module sync
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding temp_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_scl
Progress: Adding temp_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_sda
Progress: Adding timer_1ms [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1us
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 18.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project.csense_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.dma_comm_1_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_1_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_2_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_2_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_3_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_3_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_4_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_4_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_5_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_5_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_6_left: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_comm_6_right: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_ftdi_rx_usb3: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_ftdi_tx_usb3: Response information port is disabled. Enable the response port if data transfer information is required by host
Warning: MebX_Qsys_Project.ext_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: MebX_Qsys_Project.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project.m1_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m1_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Info: MebX_Qsys_Project.m2_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m2_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Warning: MebX_Qsys_Project.m2_ddr2_memory.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: MebX_Qsys_Project.pio_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.pio_DIP: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.pio_EXT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.rtcc_alarm: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.rtcc_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sd_card_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MebX_Qsys_Project.temp_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: MebX_Qsys_Project.dma_comm_1_left: Interrupt sender dma_comm_1_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_1_right: Interrupt sender dma_comm_1_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_2_left: Interrupt sender dma_comm_2_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_2_right: Interrupt sender dma_comm_2_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_3_left: Interrupt sender dma_comm_3_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_3_right: Interrupt sender dma_comm_3_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_4_left: Interrupt sender dma_comm_4_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_4_right: Interrupt sender dma_comm_4_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_5_left: Interrupt sender dma_comm_5_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_5_right: Interrupt sender dma_comm_5_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_6_left: Interrupt sender dma_comm_6_left.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_comm_6_right: Interrupt sender dma_comm_6_right.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_ftdi_rx_usb3: Interrupt sender dma_ftdi_rx_usb3.csr_irq is not connected to an interrupt receiver
Warning: MebX_Qsys_Project.dma_ftdi_tx_usb3: Interrupt sender dma_ftdi_tx_usb3.csr_irq is not connected to an interrupt receiver
Info: MebX_Qsys_Project: Generating MebX_Qsys_Project "MebX_Qsys_Project" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux.sink2
Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_001.sink2
Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux.sink3
Info: Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_001.sink3
Info: Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux.sink4
Info: Inserting clock-crossing logic between cmd_demux_004.src1 and cmd_mux_001.sink4
Info: Inserting clock-crossing logic between cmd_demux_005.src0 and cmd_mux.sink5
Info: Inserting clock-crossing logic between cmd_demux_005.src1 and cmd_mux_001.sink5
Info: Inserting clock-crossing logic between cmd_demux_006.src0 and cmd_mux.sink6
Info: Inserting clock-crossing logic between cmd_demux_006.src1 and cmd_mux_001.sink6
Info: Inserting clock-crossing logic between cmd_demux_007.src0 and cmd_mux.sink7
Info: Inserting clock-crossing logic between cmd_demux_007.src1 and cmd_mux_001.sink7
Info: Inserting clock-crossing logic between cmd_demux_008.src0 and cmd_mux.sink8
Info: Inserting clock-crossing logic between cmd_demux_008.src1 and cmd_mux_001.sink8
Info: Inserting clock-crossing logic between cmd_demux_009.src0 and cmd_mux.sink9
Info: Inserting clock-crossing logic between cmd_demux_009.src1 and cmd_mux_001.sink9
Info: Inserting clock-crossing logic between cmd_demux_010.src0 and cmd_mux.sink10
Info: Inserting clock-crossing logic between cmd_demux_010.src1 and cmd_mux_001.sink10
Info: Inserting clock-crossing logic between cmd_demux_011.src0 and cmd_mux.sink11
Info: Inserting clock-crossing logic between cmd_demux_011.src1 and cmd_mux_001.sink11
Info: Inserting clock-crossing logic between cmd_demux_012.src0 and cmd_mux.sink12
Info: Inserting clock-crossing logic between cmd_demux_012.src1 and cmd_mux_001.sink12
Info: Inserting clock-crossing logic between cmd_demux_013.src0 and cmd_mux.sink13
Info: Inserting clock-crossing logic between cmd_demux_013.src1 and cmd_mux_001.sink13
Info: Inserting clock-crossing logic between cmd_demux_014.src0 and cmd_mux.sink14
Info: Inserting clock-crossing logic between cmd_demux_014.src1 and cmd_mux_001.sink14
Info: Inserting clock-crossing logic between cmd_demux_015.src0 and cmd_mux.sink15
Info: Inserting clock-crossing logic between cmd_demux_015.src1 and cmd_mux_001.sink15
Info: Inserting clock-crossing logic between cmd_demux_016.src0 and cmd_mux.sink16
Info: Inserting clock-crossing logic between cmd_demux_016.src1 and cmd_mux_001.sink16
Info: Inserting clock-crossing logic between cmd_demux_017.src0 and cmd_mux.sink17
Info: Inserting clock-crossing logic between cmd_demux_017.src1 and cmd_mux_001.sink17
Info: Inserting clock-crossing logic between cmd_demux_018.src0 and cmd_mux.sink18
Info: Inserting clock-crossing logic between cmd_demux_018.src1 and cmd_mux_001.sink18
Info: Inserting clock-crossing logic between cmd_demux_019.src0 and cmd_mux.sink19
Info: Inserting clock-crossing logic between cmd_demux_019.src1 and cmd_mux_001.sink19
Info: Inserting clock-crossing logic between cmd_demux_020.src0 and cmd_mux.sink20
Info: Inserting clock-crossing logic between cmd_demux_020.src1 and cmd_mux_001.sink20
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src2 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux.src3 and rsp_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux.src4 and rsp_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux.src5 and rsp_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux.src6 and rsp_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_demux.src7 and rsp_mux_007.sink0
Info: Inserting clock-crossing logic between rsp_demux.src8 and rsp_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_demux.src9 and rsp_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux.src10 and rsp_mux_010.sink0
Info: Inserting clock-crossing logic between rsp_demux.src11 and rsp_mux_011.sink0
Info: Inserting clock-crossing logic between rsp_demux.src12 and rsp_mux_012.sink0
Info: Inserting clock-crossing logic between rsp_demux.src13 and rsp_mux_013.sink0
Info: Inserting clock-crossing logic between rsp_demux.src14 and rsp_mux_014.sink0
Info: Inserting clock-crossing logic between rsp_demux.src15 and rsp_mux_015.sink0
Info: Inserting clock-crossing logic between rsp_demux.src16 and rsp_mux_016.sink0
Info: Inserting clock-crossing logic between rsp_demux.src17 and rsp_mux_017.sink0
Info: Inserting clock-crossing logic between rsp_demux.src18 and rsp_mux_018.sink0
Info: Inserting clock-crossing logic between rsp_demux.src19 and rsp_mux_019.sink0
Info: Inserting clock-crossing logic between rsp_demux.src20 and rsp_mux_020.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src3 and rsp_mux_003.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src4 and rsp_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src5 and rsp_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src6 and rsp_mux_006.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src7 and rsp_mux_007.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src8 and rsp_mux_008.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src9 and rsp_mux_009.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src10 and rsp_mux_010.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src11 and rsp_mux_011.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src12 and rsp_mux_012.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src13 and rsp_mux_013.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src14 and rsp_mux_014.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src15 and rsp_mux_015.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src16 and rsp_mux_016.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src17 and rsp_mux_017.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src18 and rsp_mux_018.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src19 and rsp_mux_019.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src20 and rsp_mux_020.sink1
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has burstcount signal 3 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has address signal 31 bit wide, but the slave is 26 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Interconnect is inserted between master dma_comm_1_left.mm_write and slave COMM_Pedreiro_v1_01_1.avalon_slave_L_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_1_left.mm_write and slave COMM_Pedreiro_v1_01_1.avalon_slave_L_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_2_left.mm_write and slave COMM_Pedreiro_v1_01_2.avalon_slave_L_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_2_left.mm_write and slave COMM_Pedreiro_v1_01_2.avalon_slave_L_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_3_left.mm_write and slave COMM_Pedreiro_v1_01_3.avalon_slave_L_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_3_left.mm_write and slave COMM_Pedreiro_v1_01_3.avalon_slave_L_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_4_left.mm_write and slave COMM_Pedreiro_v1_01_4.avalon_slave_L_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_4_left.mm_write and slave COMM_Pedreiro_v1_01_4.avalon_slave_L_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_5_left.mm_write and slave COMM_Pedreiro_v1_01_5.avalon_slave_L_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_5_left.mm_write and slave COMM_Pedreiro_v1_01_5.avalon_slave_L_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_6_left.mm_write and slave COMM_Pedreiro_v1_01_6.avalon_slave_L_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_6_left.mm_write and slave COMM_Pedreiro_v1_01_6.avalon_slave_L_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_1_right.mm_write and slave COMM_Pedreiro_v1_01_1.avalon_slave_R_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_1_right.mm_write and slave COMM_Pedreiro_v1_01_1.avalon_slave_R_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_2_right.mm_write and slave COMM_Pedreiro_v1_01_2.avalon_slave_R_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_2_right.mm_write and slave COMM_Pedreiro_v1_01_2.avalon_slave_R_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_3_right.mm_write and slave COMM_Pedreiro_v1_01_3.avalon_slave_R_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_3_right.mm_write and slave COMM_Pedreiro_v1_01_3.avalon_slave_R_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_4_right.mm_write and slave COMM_Pedreiro_v1_01_4.avalon_slave_R_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_4_right.mm_write and slave COMM_Pedreiro_v1_01_4.avalon_slave_R_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_5_right.mm_write and slave COMM_Pedreiro_v1_01_5.avalon_slave_R_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_5_right.mm_write and slave COMM_Pedreiro_v1_01_5.avalon_slave_R_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_comm_6_right.mm_write and slave COMM_Pedreiro_v1_01_6.avalon_slave_R_buffer because the master has address signal 33 bit wide, but the slave is 21 bit wide.
Info: Interconnect is inserted between master dma_comm_6_right.mm_write and slave COMM_Pedreiro_v1_01_6.avalon_slave_R_buffer because the master has byteenable signal 32 bit wide, but the slave is 0 bit wide.
Info: Altera_UP_SD_Card_Avalon_Interface_0: "MebX_Qsys_Project" instantiated Altera_UP_SD_Card_Avalon_Interface "Altera_UP_SD_Card_Avalon_Interface_0"
Info: COMM_Pedreiro_v1_01_1: "MebX_Qsys_Project" instantiated COMM_Pedreiro_v1_01 "COMM_Pedreiro_v1_01_1"
Info: FTDI_USB3_0: "MebX_Qsys_Project" instantiated FTDI_USB3 "FTDI_USB3_0"
Info: RMAP_Echoing_0: "MebX_Qsys_Project" instantiated RMAP_Echoing "RMAP_Echoing_0"
Info: SEVEN_SEGMENT_CONTROLLER_0: "MebX_Qsys_Project" instantiated SEVEN_SEGMENT_CONTROLLER "SEVEN_SEGMENT_CONTROLLER_0"
Info: SpaceWire_Channel_A: "MebX_Qsys_Project" instantiated SpaceWire_Channel "SpaceWire_Channel_A"
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/spwpkg.vhd
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/spwlink.vhd
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/spwram.vhd
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/spwrecv.vhd
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/spwrecvfront_fast.vhd
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/spwrecvfront_generic.vhd
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/spwstream.vhd
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/spwxmit.vhd
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/spwxmit_fast.vhd
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/streamtest.vhd
Warning: Overwriting different file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/syncdff.vhd
Info: SpaceWire_Glutton_0: "MebX_Qsys_Project" instantiated SpaceWire_Glutton "SpaceWire_Glutton_0"
Info: clock_bridge_afi_50: "MebX_Qsys_Project" instantiated altera_avalon_mm_clock_crossing_bridge "clock_bridge_afi_50"
Info: csense_adc_fo: Starting RTL generation for module 'MebX_Qsys_Project_csense_adc_fo'
Info: csense_adc_fo:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_csense_adc_fo --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0011_csense_adc_fo_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0011_csense_adc_fo_gen//MebX_Qsys_Project_csense_adc_fo_component_configuration.pl  --do_build_sim=0  ]
Info: csense_adc_fo: Done RTL generation for module 'MebX_Qsys_Project_csense_adc_fo'
Info: csense_adc_fo: "MebX_Qsys_Project" instantiated altera_avalon_pio "csense_adc_fo"
Info: csense_cs_n: Starting RTL generation for module 'MebX_Qsys_Project_csense_cs_n'
Info: csense_cs_n:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_csense_cs_n --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0012_csense_cs_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0012_csense_cs_n_gen//MebX_Qsys_Project_csense_cs_n_component_configuration.pl  --do_build_sim=0  ]
Info: csense_cs_n: Done RTL generation for module 'MebX_Qsys_Project_csense_cs_n'
Info: csense_cs_n: "MebX_Qsys_Project" instantiated altera_avalon_pio "csense_cs_n"
Info: csense_sdo: Starting RTL generation for module 'MebX_Qsys_Project_csense_sdo'
Info: csense_sdo:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_csense_sdo --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0013_csense_sdo_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0013_csense_sdo_gen//MebX_Qsys_Project_csense_sdo_component_configuration.pl  --do_build_sim=0  ]
Info: csense_sdo: Done RTL generation for module 'MebX_Qsys_Project_csense_sdo'
Info: csense_sdo: "MebX_Qsys_Project" instantiated altera_avalon_pio "csense_sdo"
Info: ddr2_address_span_extender: "MebX_Qsys_Project" instantiated altera_address_span_extender "ddr2_address_span_extender"
Info: dma_comm_1_left: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_1_left"
Info: dma_comm_1_right: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_1_right"
Info: dma_comm_2_left: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_2_left"
Info: dma_comm_2_right: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_2_right"
Info: dma_comm_3_left: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_3_left"
Info: dma_comm_3_right: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_3_right"
Info: dma_comm_4_left: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_4_left"
Info: dma_comm_4_right: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_4_right"
Info: dma_comm_5_left: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_5_left"
Info: dma_comm_5_right: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_5_right"
Info: dma_comm_6_left: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_6_left"
Info: dma_comm_6_right: "MebX_Qsys_Project" instantiated altera_msgdma "dma_comm_6_right"
Info: dma_ftdi_rx_usb3: "MebX_Qsys_Project" instantiated altera_msgdma "dma_ftdi_rx_usb3"
Info: dma_ftdi_tx_usb3: "MebX_Qsys_Project" instantiated altera_msgdma "dma_ftdi_tx_usb3"
Info: ext_flash: "MebX_Qsys_Project" instantiated altera_generic_tristate_controller "ext_flash"
Info: jtag_uart_0: Starting RTL generation for module 'MebX_Qsys_Project_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MebX_Qsys_Project_jtag_uart_0 --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0015_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0015_jtag_uart_0_gen//MebX_Qsys_Project_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'MebX_Qsys_Project_jtag_uart_0'
Info: jtag_uart_0: "MebX_Qsys_Project" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: m1_ddr2_i2c_sda: Starting RTL generation for module 'MebX_Qsys_Project_m1_ddr2_i2c_sda'
Info: m1_ddr2_i2c_sda:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_m1_ddr2_i2c_sda --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0016_m1_ddr2_i2c_sda_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0016_m1_ddr2_i2c_sda_gen//MebX_Qsys_Project_m1_ddr2_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: m1_ddr2_i2c_sda: Done RTL generation for module 'MebX_Qsys_Project_m1_ddr2_i2c_sda'
Info: m1_ddr2_i2c_sda: "MebX_Qsys_Project" instantiated altera_avalon_pio "m1_ddr2_i2c_sda"
Info: m1_ddr2_memory: "MebX_Qsys_Project" instantiated altera_mem_if_ddr2_emif "m1_ddr2_memory"
Info: m2_ddr2_memory: "MebX_Qsys_Project" instantiated altera_mem_if_ddr2_emif "m2_ddr2_memory"
Info: nios2_gen2_0: "MebX_Qsys_Project" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory: Starting RTL generation for module 'MebX_Qsys_Project_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_onchip_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0017_onchip_memory_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0017_onchip_memory_gen//MebX_Qsys_Project_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'MebX_Qsys_Project_onchip_memory'
Info: onchip_memory: "MebX_Qsys_Project" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pio_BUTTON: Starting RTL generation for module 'MebX_Qsys_Project_pio_BUTTON'
Info: pio_BUTTON:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_BUTTON --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0018_pio_BUTTON_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0018_pio_BUTTON_gen//MebX_Qsys_Project_pio_BUTTON_component_configuration.pl  --do_build_sim=0  ]
Info: pio_BUTTON: Done RTL generation for module 'MebX_Qsys_Project_pio_BUTTON'
Info: pio_BUTTON: "MebX_Qsys_Project" instantiated altera_avalon_pio "pio_BUTTON"
Info: pio_DIP: Starting RTL generation for module 'MebX_Qsys_Project_pio_DIP'
Info: pio_DIP:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_DIP --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0019_pio_DIP_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0019_pio_DIP_gen//MebX_Qsys_Project_pio_DIP_component_configuration.pl  --do_build_sim=0  ]
Info: pio_DIP: Done RTL generation for module 'MebX_Qsys_Project_pio_DIP'
Info: pio_DIP: "MebX_Qsys_Project" instantiated altera_avalon_pio "pio_DIP"
Info: pio_EXT: Starting RTL generation for module 'MebX_Qsys_Project_pio_EXT'
Info: pio_EXT:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_EXT --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0020_pio_EXT_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0020_pio_EXT_gen//MebX_Qsys_Project_pio_EXT_component_configuration.pl  --do_build_sim=0  ]
Info: pio_EXT: Done RTL generation for module 'MebX_Qsys_Project_pio_EXT'
Info: pio_EXT: "MebX_Qsys_Project" instantiated altera_avalon_pio "pio_EXT"
Info: pio_LED: Starting RTL generation for module 'MebX_Qsys_Project_pio_LED'
Info: pio_LED:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_LED --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0021_pio_LED_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0021_pio_LED_gen//MebX_Qsys_Project_pio_LED_component_configuration.pl  --do_build_sim=0  ]
Info: pio_LED: Done RTL generation for module 'MebX_Qsys_Project_pio_LED'
Info: pio_LED: "MebX_Qsys_Project" instantiated altera_avalon_pio "pio_LED"
Info: pio_LED_painel: Starting RTL generation for module 'MebX_Qsys_Project_pio_LED_painel'
Info: pio_LED_painel:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_LED_painel --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0022_pio_LED_painel_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0022_pio_LED_painel_gen//MebX_Qsys_Project_pio_LED_painel_component_configuration.pl  --do_build_sim=0  ]
Info: pio_LED_painel: Done RTL generation for module 'MebX_Qsys_Project_pio_LED_painel'
Info: pio_LED_painel: "MebX_Qsys_Project" instantiated altera_avalon_pio "pio_LED_painel"
Info: pio_ctrl_io_lvds: Starting RTL generation for module 'MebX_Qsys_Project_pio_ctrl_io_lvds'
Info: pio_ctrl_io_lvds:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_pio_ctrl_io_lvds --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0023_pio_ctrl_io_lvds_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0023_pio_ctrl_io_lvds_gen//MebX_Qsys_Project_pio_ctrl_io_lvds_component_configuration.pl  --do_build_sim=0  ]
Info: pio_ctrl_io_lvds: Done RTL generation for module 'MebX_Qsys_Project_pio_ctrl_io_lvds'
Info: pio_ctrl_io_lvds: "MebX_Qsys_Project" instantiated altera_avalon_pio "pio_ctrl_io_lvds"
Info: rmap_mem_nfee_comm_1: "MebX_Qsys_Project" instantiated RMAP_Memory_NFEE_Area "rmap_mem_nfee_comm_1"
Info: rs232_uart: Starting RTL generation for module 'MebX_Qsys_Project_rs232_uart'
Info: rs232_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=MebX_Qsys_Project_rs232_uart --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0025_rs232_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0025_rs232_uart_gen//MebX_Qsys_Project_rs232_uart_component_configuration.pl  --do_build_sim=0  ]
Info: rs232_uart: Done RTL generation for module 'MebX_Qsys_Project_rs232_uart'
Info: rs232_uart: "MebX_Qsys_Project" instantiated altera_avalon_uart "rs232_uart"
Info: rst_controller: "MebX_Qsys_Project" instantiated rst_controller "rst_controller"
Info: sync: "MebX_Qsys_Project" instantiated Sync "sync"
Info: sysid_qsys: "MebX_Qsys_Project" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer_1ms: Starting RTL generation for module 'MebX_Qsys_Project_timer_1ms'
Info: timer_1ms:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_timer_1ms --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0029_timer_1ms_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0029_timer_1ms_gen//MebX_Qsys_Project_timer_1ms_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1ms: Done RTL generation for module 'MebX_Qsys_Project_timer_1ms'
Info: timer_1ms: "MebX_Qsys_Project" instantiated altera_avalon_timer "timer_1ms"
Info: timer_1us: Starting RTL generation for module 'MebX_Qsys_Project_timer_1us'
Info: timer_1us:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_timer_1us --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0030_timer_1us_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0030_timer_1us_gen//MebX_Qsys_Project_timer_1us_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1us: Done RTL generation for module 'MebX_Qsys_Project_timer_1us'
Info: timer_1us: "MebX_Qsys_Project" instantiated altera_avalon_timer "timer_1us"
Info: tristate_conduit_bridge_0: "MebX_Qsys_Project" instantiated altera_tristate_conduit_bridge "tristate_conduit_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_036: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_037: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_038: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_039: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_040: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_041: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_042: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_043: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_044: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_045: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_046: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_047: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_048: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_4: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: mm_interconnect_5: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_5"
Info: mm_interconnect_6: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_6"
Info: mm_interconnect_7: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_7"
Info: mm_interconnect_8: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_8"
Info: mm_interconnect_9: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_9"
Info: mm_interconnect_10: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_10"
Info: mm_interconnect_11: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_11"
Info: mm_interconnect_12: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_12"
Info: mm_interconnect_13: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_13"
Info: mm_interconnect_14: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_14"
Info: mm_interconnect_15: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_15"
Info: mm_interconnect_16: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_16"
Info: irq_mapper: "MebX_Qsys_Project" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "MebX_Qsys_Project" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller_001: "MebX_Qsys_Project" instantiated altera_reset_controller "rst_controller_001"
Info: dispatcher_internal: "dma_comm_1_left" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: read_mstr_internal: "dma_comm_1_left" instantiated dma_read_master "read_mstr_internal"
Info: write_mstr_internal: "dma_comm_1_left" instantiated dma_write_master "write_mstr_internal"
Info: tdt: "ext_flash" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "ext_flash" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "ext_flash" instantiated altera_tristate_controller_aggregator "tda"
Info: pll0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating MebX_Qsys_Project_m1_ddr2_memory_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the MebX_Qsys_Project_m1_ddr2_memory_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_phy_core "p0"
Info: m0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_qseq "s0"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_slave_translator.sv
Info: c0: "m1_ddr2_memory" instantiated altera_mem_if_nextgen_ddr2_controller "c0"
Info: oct0: "m1_ddr2_memory" instantiated altera_mem_if_oct "oct0"
Info: dll0: "m1_ddr2_memory" instantiated altera_mem_if_dll "dll0"
Info: pll0: "m2_ddr2_memory" instantiated altera_mem_if_ddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating MebX_Qsys_Project_m2_ddr2_memory_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the MebX_Qsys_Project_m2_ddr2_memory_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "m2_ddr2_memory" instantiated altera_mem_if_ddr2_phy_core "p0"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "m2_ddr2_memory" instantiated altera_mem_if_ddr2_qseq "s0"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_mem_if_sequencer_rst.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_master_agent.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_master_translator.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_slave_translator.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_ac_ROM_reg.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_bitcheck.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_core.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_datamux.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_data_broadcast.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_data_decoder.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_ddr2.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_di_buffer.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_di_buffer_wrap.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_dm_decoder.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_generic.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_inst_ROM_reg.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_jumplogic.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_lfsr12.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_lfsr36.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_lfsr72.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_pattern_fifo.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_ram.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_ram_csr.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_read_datapath.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_write_decoder.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_data_mgr.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_phy_mgr.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_reg_file.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_acv_phase_decode.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_acv_wrapper.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_mgr.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_reg_file.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_siii_phase_decode.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_siii_wrapper.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_sv_phase_decode.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_sv_wrapper.sv
Info: cpu: Starting RTL generation for module 'MebX_Qsys_Project_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MebX_Qsys_Project_nios2_gen2_0_cpu --dir=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0050_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt8422_3142840395367221107.dir/0050_cpu_gen//MebX_Qsys_Project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.06.09 12:09:23 (*) Starting Nios II generation
Info: cpu: # 2020.06.09 12:09:23 (*)   Checking for plaintext license.
Info: cpu: # 2020.06.09 12:09:25 (*)   Plaintext license not found.
Info: cpu: # 2020.06.09 12:09:25 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.06.09 12:09:26 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.06.09 12:09:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.06.09 12:09:26 (*)   Creating all objects for CPU
Info: cpu: # 2020.06.09 12:09:26 (*)     Testbench
Info: cpu: # 2020.06.09 12:09:26 (*)     Instruction decoding
Info: cpu: # 2020.06.09 12:09:26 (*)       Instruction fields
Info: cpu: # 2020.06.09 12:09:26 (*)       Instruction decodes
Info: cpu: # 2020.06.09 12:09:26 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.06.09 12:09:27 (*)       Instruction controls
Info: cpu: # 2020.06.09 12:09:27 (*)     Pipeline frontend
Info: cpu: # 2020.06.09 12:09:27 (*)     Pipeline backend
Info: cpu: # 2020.06.09 12:09:29 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.06.09 12:09:31 (*)   Creating encrypted RTL
Info: cpu: # 2020.06.09 12:09:32 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MebX_Qsys_Project_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: rmap_mem_nfee_comm_1_avalon_mm_rmap_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "rmap_mem_nfee_comm_1_avalon_mm_rmap_master_translator"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_master_translator.sv
Info: rmap_mem_nfee_comm_1_avalon_mm_rmap_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "rmap_mem_nfee_comm_1_avalon_mm_rmap_master_agent"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_master_agent.sv
Info: m2_ddr2_memory_avl_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "m2_ddr2_memory_avl_agent"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: m2_ddr2_memory_avl_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "m2_ddr2_memory_avl_agent_rsp_fifo"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_021: "mm_interconnect_0" instantiated altera_merlin_router "router_021"
Info: ddr2_address_span_extender_expanded_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ddr2_address_span_extender_expanded_master_limiter"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_avalon_sc_fifo.v
Info: m1_clock_bridge_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "m1_clock_bridge_s0_burst_adapter"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_007"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rmap_mem_nfee_comm_1_avalon_mm_rmap_master_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "rmap_mem_nfee_comm_1_avalon_mm_rmap_master_rsp_width_adapter"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_016: "mm_interconnect_1" instantiated altera_merlin_router "router_016"
Info: router_032: "mm_interconnect_1" instantiated altera_merlin_router "router_032"
Info: router_033: "mm_interconnect_1" instantiated altera_merlin_router "router_033"
Info: router_049: "mm_interconnect_1" instantiated altera_merlin_router "router_049"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_030: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_030"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_030: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_030"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_014: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_014"
Info: avalon_st_adapter_047: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_047"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_4" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_4" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Development3/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr2_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_014" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_047" instantiated error_adapter "error_adapter_0"
Info: MebX_Qsys_Project: Done "MebX_Qsys_Project" with 146 modules, 510 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
