INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/lab/lab10/lab10.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/lab/lab10/lab10.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/计算机组成原理/实验/CPU_10/CPU_10.srcs/sources_1/new/ALU_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_REG
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/计算机组成原理/实验/CPU_10/CPU_10.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/计算机组成原理/实验/CPU_10/CPU_10.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/计算机组成原理/实验/CPU_10/CPU_10.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/计算机组成原理/实验/CPU_10/CPU_10.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/计算机组成原理/实验/CPU_10/CPU_10.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADDER
INFO: [VRFC 10-311] analyzing module PC0_ADDER
INFO: [VRFC 10-311] analyzing module PC0
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/计算机组成原理/实验/CPU_10/CPU_10.srcs/sources_1/new/REG_HEAP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_HEAP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/计算机组成原理/实验/CPU_10/CPU_10.srcs/sources_1/new/RIUSJB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIUSJB_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/lab/lab10/lab10.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
