/home/eda/soc/lib/gpdk/32n/lib/stdcell_hvt/verilog/saed32nm_hvt.v
/mnt/home/dice12/dice/proj3/sim/LAB3/gate/TOP_tb.sv
/mnt/home/dice12/dice/proj3/syn/LAB3/outputs/TOP_gate.v
