# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:43 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs_valid

.latch        n54 Memory[0][0]  2
.latch        n59 Memory[0][1]  2
.latch        n64 Memory[0][2]  2
.latch        n69 Memory[0][3]  2
.latch        n74 Memory[0][4]  2
.latch        n79 Memory[0][5]  2
.latch        n84 Memory[0][6]  2
.latch        n89 Memory[0][7]  2
.latch        n94 Memory[0][8]  2
.latch        n99 Memory[0][9]  2
.latch       n104 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n61
10 1
.names ins[0] ins_ready new_n62
11 1
.names new_n61 new_n62 n54
00 0
.names Memory[0][1] ins_ready new_n64_1
10 1
.names ins[1] ins_ready new_n65
11 1
.names new_n64_1 new_n65 n59
00 0
.names Memory[0][2] ins_ready new_n67
10 1
.names ins[2] ins_ready new_n68
11 1
.names new_n67 new_n68 n64
00 0
.names Memory[0][3] ins_ready new_n70
10 1
.names ins[3] ins_ready new_n71
11 1
.names new_n70 new_n71 n69
00 0
.names Memory[0][4] ins_ready new_n73
10 1
.names ins[4] ins_ready new_n74_1
11 1
.names new_n73 new_n74_1 n74
00 0
.names Memory[0][5] ins_ready new_n76
10 1
.names ins[5] ins_ready new_n77
11 1
.names new_n76 new_n77 n79
00 0
.names Memory[0][6] ins_ready new_n79_1
10 1
.names ins[6] ins_ready new_n80
11 1
.names new_n79_1 new_n80 n84
00 0
.names Memory[0][7] ins_ready new_n82
10 1
.names ins[7] ins_ready new_n83
11 1
.names new_n82 new_n83 n89
00 0
.names Memory[0][8] ins_ready new_n85
10 1
.names ins[8] ins_ready new_n86
11 1
.names new_n85 new_n86 n94
00 0
.names Memory[0][9] ins_ready new_n88
10 1
.names ins[9] ins_ready new_n89_1
11 1
.names new_n88 new_n89_1 n99
00 0
.names ins_valid ins_ready new_n91
01 1
.names rst new_n91 n104
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names control.valid_reg outs_valid
1 1
.end
