/*
 * Copyright (c) 2019 Laird Connectivity
 * Copyright (c) 2023 Nordic Semiconductor ASA
 * Copyright (c) 2024 Ezurio
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <nordic/nrf52840_qiaa.dtsi>
#include <nordic/nrf52840_partition.dtsi>
#include "bl654_dvk-pinctrl.dtsi"
#include <zephyr/dt-bindings/input/input-event-codes.h>

/delete-node/ &boot_partition;
/delete-node/ &slot0_partition;
/delete-node/ &slot1_partition;
/delete-node/ &storage_partition;

/ {
	model = "Ezurio BL654 Dev Kit";
	compatible = "ezurio,bl654_dvk";

	chosen {
		zephyr,console = &cdc_acm_uart1;
		zephyr,shell-uart = &cdc_acm_uart1;
		zephyr,uart-mcumgr = &cdc_acm_uart1;
		zephyr,bt-mon-uart = &cdc_acm_uart1;
		zephyr,bt-c2h-uart = &cdc_acm_uart1;
	};

	buttons {
		button1: button_1 {
			gpios = <&gpio0 11 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
		};
		button2: button_2 {
			gpios = <&gpio0 12 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
		};
		button3: button_3 {
			gpios = <&gpio0 24 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
		};
		button4: button_4 {
			gpios = <&gpio0 25 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
		};
	};

	gpio_dynamic {
		compatible = "gpio-dynamic";
		led1 {
			gpios = <&gpio0 13 GPIO_ACTIVE_HIGH>;
			label = "LED1";
		};
		led2 {
			gpios = <&gpio0 14 GPIO_ACTIVE_HIGH>;
			label = "LED2";
		};
		led3 {
			gpios = <&gpio0 15 GPIO_ACTIVE_HIGH>;
			label = "LED3";
		};
		led4 {
			gpios = <&gpio0 16 GPIO_ACTIVE_HIGH>;
			label = "LED4";
		};
		button1 {
			gpios = <&gpio0 11 GPIO_PULL_UP>;
			label = "BUTTON1";
		};
		button2 {
			gpios = <&gpio0 12 GPIO_PULL_UP>;
			label = "BUTTON2";
		};
		button3 {
			gpios = <&gpio0 24 GPIO_PULL_UP>;
			label = "BUTTON3";
		};
		button4 {
			gpios = <&gpio0 25 GPIO_PULL_UP>;
			label = "BUTTON4";
		};
		ain0 {
			gpios = <&gpio0 2 0>;
			label = "SIO_02,AIN0";
		};
		ain1 {
			gpios = <&gpio0 3 0>;
			label = "SIO_03,AIN1,TEMP_SENS";
		};
		ain4 {
			gpios = <&gpio0 28 0>;
			label = "SIO_28,AIN4";
		};
		ain5 {
			gpios = <&gpio0 29 0>;
			label = "SIO_29,AIN5";
		};
		ain6 {
			gpios = <&gpio0 30 0>;
			label = "SIO_30,AIN6";
		};
		ain7 {
			gpios = <&gpio0 31 0>;
			label = "SIO_31,AIN7";
		};
	};

	fstab {
		compatible = "zephyr,fstab";
		lfs1: lfs1 {
			compatible = "zephyr,fstab,littlefs";
			mount-point = "/lfs1";
			partition = <&littlefs_storage>;
			automount;
			read-size = <16>;
			prog-size = <16>;
			cache-size = <64>;
			lookahead-size = <32>;
			block-cycles = <512>;
		};
	};
};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x00000000 0x08000>;
		};

		slot0_partition: partition@8200 {
			label = "image-0";
			reg = <0x00008200 0x73E00>;
		};

		slot1_partition: partition@7C000 {
			label = "image-1";
			reg = <0x0007C000 0x74000>;
		};

		littlefs_storage: partition@F0000 {
			label = "littlefs_storage";
			reg = <0x000F0000 0x00010000>;
		};
	};
};

&pinctrl {
	qspi_default: qspi_default {
		group1 {
			psels = <NRF_PSEL(QSPI_SCK, 0, 19)>,
			        <NRF_PSEL(QSPI_IO0, 0, 20)>,
			        <NRF_PSEL(QSPI_IO1, 0, 21)>,
			        <NRF_PSEL(QSPI_IO2, 0, 22)>,
			        <NRF_PSEL(QSPI_IO3, 0, 23)>,
			        <NRF_PSEL(QSPI_CSN, 0, 17)>;
		};
	};

	qspi_sleep: qspi_sleep {
		group1 {
			psels = <NRF_PSEL(QSPI_SCK, 0, 19)>,
			        <NRF_PSEL(QSPI_IO0, 0, 20)>,
			        <NRF_PSEL(QSPI_IO1, 0, 21)>,
			        <NRF_PSEL(QSPI_IO2, 0, 22)>,
			        <NRF_PSEL(QSPI_IO3, 0, 23)>,
			        <NRF_PSEL(QSPI_CSN, 0, 17)>;
			low-power-enable;
		};
	};

	spi2_default: spi2_default {
		group1 {
			psels = <NRF_PSEL(SPIM_SCK, 1, 9)>,
				<NRF_PSEL(SPIM_MOSI, 1, 8)>,
				<NRF_PSEL(SPIM_MISO, 0, 4)>;
		};
	};

	spi2_sleep: spi2_sleep {
		group1 {
			psels = <NRF_PSEL(SPIM_SCK, 1, 9)>,
				<NRF_PSEL(SPIM_MOSI, 1, 8)>,
				<NRF_PSEL(SPIM_MISO, 0, 4)>;
			low-power-enable;
		};
	};

	uart1_default: uart1_default {
		group1 {
			psels = <NRF_PSEL(UART_TX, 1, 1)>,
					<NRF_PSEL(UART_RTS, 1, 4)>;
		};
		group2 {
			psels = <NRF_PSEL(UART_RX, 1, 2)>,
					<NRF_PSEL(UART_CTS, 1, 5)>;
			bias-pull-up;
		};
	};

	uart1_sleep: uart1_sleep {
		group1 {
			psels = <NRF_PSEL(UART_TX, 1, 1)>,
					<NRF_PSEL(UART_RTS, 1, 4)>;
			low-power-enable;
		};
		group2 {
			psels = <NRF_PSEL(UART_RX, 1, 2)>,
					<NRF_PSEL(UART_CTS, 1, 5)>;
			bias-pull-up;
			low-power-enable;
		};
	};
};

&qspi {
	pinctrl-0 = <&qspi_default>;
	pinctrl-1 = <&qspi_sleep>;
	pinctrl-names = "default", "sleep";
	mx25r40: mx25r4035f@0 {
		compatible = "nordic,qspi-nor";
		reg = <0>;
		writeoc = "pp4io";
		readoc = "read4io";
		sck-frequency = <16000000>;
		jedec-id = [ c2 28 13  ];
		size = <4194304>;
		has-dpd;
		t-enter-dpd = <30000>;
		t-exit-dpd = <35000>;
	};
};

&spi2 {
	compatible = "nordic,nrf-spi";
	status = "okay";
	cs-gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
	pinctrl-0 = <&spi1_default>;
	pinctrl-1 = <&spi1_sleep>;
	pinctrl-names = "default", "sleep";
	spi_eeprom: spi_eeprom@0 {
		compatible = "atmel,at25";
		reg = <0x0>;
		spi-max-frequency = <5000000>;
		size = <32768>;
		pagesize = <64>;
		address-width = <16>;
		timeout = <5>;
	};
};

&uart0 {
	compatible = "nordic,nrf-uart";
};

&uart1 {
	compatible = "nordic,nrf-uarte";
	status = "disabled";
	current-speed = <115200>;
	pinctrl-0 = <&uart1_default>;
	pinctrl-1 = <&uart1_sleep>;
	pinctrl-names = "default", "sleep";
};

zephyr_udc0: &usbd {
	compatible = "nordic,nrf-usbd";
	status = "okay";

	cdc_acm_uart0: cdc_acm_uart0 {
		compatible = "zephyr,cdc-acm-uart";
	};

	cdc_acm_uart1: cdc_acm_uart1 {
		compatible = "zephyr,cdc-acm-uart";
	};
};