Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 18 18:14:03 2020
| Host         : DESKTOP-Q9L58VR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.821        0.000                      0                  148        0.242        0.000                      0                  148        4.500        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.821        0.000                      0                  148        0.242        0.000                      0                  148        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 db3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.994ns (48.093%)  route 2.152ns (51.907%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.621     5.142    db3/CLK
    SLICE_X7Y21          FDPE                                         r  db3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.419     5.561 f  db3/counter_reg[2]/Q
                         net (fo=3, routed)           0.868     6.430    db3/counter_reg_n_0_[2]
    SLICE_X6Y21          LUT1 (Prop_lut1_I0_O)        0.296     6.726 r  db3/counter_next0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.726    db3/counter_next0_carry_i_3__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.259 r  db3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.259    db3/counter_next0_carry_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  db3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.376    db3/counter_next0_carry__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.699 r  db3/counter_next0_carry__1/O[1]
                         net (fo=1, routed)           1.284     8.982    db3/counter_next0_carry__1_n_6
    SLICE_X7Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.288 r  db3/counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     9.288    db3/counter[10]_i_1__1_n_0
    SLICE_X7Y23          FDPE                                         r  db3/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502    14.843    db3/CLK
    SLICE_X7Y23          FDPE                                         r  db3/counter_reg[10]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y23          FDPE (Setup_fdpe_C_D)        0.029    15.110    db3/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 hard/Qreg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myguess_FSM/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.828ns (21.292%)  route 3.061ns (78.708%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.615     5.136    hard/CLK
    SLICE_X5Y24          FDCE                                         r  hard/Qreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  hard/Qreg_reg[11]/Q
                         net (fo=2, routed)           0.860     6.452    hard/Qreg_reg[11]
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124     6.576 r  hard/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.975     7.551    hard/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  hard/FSM_sequential_state[2]_i_5/O
                         net (fo=3, routed)           1.226     8.901    hard/Qreg_reg[1]_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.124     9.025 r  hard/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.025    myguess_FSM/FSM_sequential_state_reg[2]_1
    SLICE_X7Y26          FDCE                                         r  myguess_FSM/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502    14.843    myguess_FSM/CLK
    SLICE_X7Y26          FDCE                                         r  myguess_FSM/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)        0.029    15.097    myguess_FSM/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 db4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 2.128ns (54.960%)  route 1.744ns (45.040%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.618     5.139    db4/CLK
    SLICE_X1Y24          FDPE                                         r  db4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.419     5.558 f  db4/counter_reg[2]/Q
                         net (fo=3, routed)           0.877     6.436    db4/counter_reg_n_0_[2]
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.296     6.732 r  db4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.732    db4/counter_next0_carry_i_3__2_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  db4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.291    db4/counter_next0_carry_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  db4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.405    db4/counter_next0_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  db4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.519    db4/counter_next0_carry__1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.633 r  db4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.633    db4/counter_next0_carry__2_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.855 r  db4/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.858     8.712    db4/counter_next0_carry__3_n_7
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.299     9.011 r  db4/counter[17]_i_1__2/O
                         net (fo=1, routed)           0.000     9.011    db4/counter[17]_i_1__2_n_0
    SLICE_X1Y28          FDPE                                         r  db4/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.507    14.848    db4/CLK
    SLICE_X1Y28          FDPE                                         r  db4/counter_reg[17]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDPE (Setup_fdpe_C_D)        0.029    15.102    db4/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 db2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 2.113ns (54.883%)  route 1.737ns (45.117%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.624     5.145    db2/CLK
    SLICE_X3Y21          FDPE                                         r  db2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDPE (Prop_fdpe_C_Q)         0.419     5.564 f  db2/counter_reg[2]/Q
                         net (fo=3, routed)           0.868     6.433    db2/counter_reg_n_0_[2]
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.296     6.729 r  db2/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.729    db2/counter_next0_carry_i_3__0_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.262 r  db2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.262    db2/counter_next0_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  db2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.379    db2/counter_next0_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.496 r  db2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.496    db2/counter_next0_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.613 r  db2/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.622    db2/counter_next0_carry__2_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.841 r  db2/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.859     8.700    db2/counter_next0_carry__3_n_7
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.295     8.995 r  db2/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     8.995    db2/counter[17]_i_1__0_n_0
    SLICE_X3Y25          FDPE                                         r  db2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502    14.843    db2/CLK
    SLICE_X3Y25          FDPE                                         r  db2/counter_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDPE (Setup_fdpe_C_D)        0.031    15.099    db2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 db3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 2.113ns (54.886%)  route 1.737ns (45.114%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.621     5.142    db3/CLK
    SLICE_X7Y21          FDPE                                         r  db3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.419     5.561 f  db3/counter_reg[2]/Q
                         net (fo=3, routed)           0.868     6.430    db3/counter_reg_n_0_[2]
    SLICE_X6Y21          LUT1 (Prop_lut1_I0_O)        0.296     6.726 r  db3/counter_next0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.726    db3/counter_next0_carry_i_3__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.259 r  db3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.259    db3/counter_next0_carry_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  db3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.376    db3/counter_next0_carry__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  db3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.493    db3/counter_next0_carry__1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  db3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.619    db3/counter_next0_carry__2_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.838 r  db3/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.859     8.697    db3/counter_next0_carry__3_n_7
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.295     8.992 r  db3/counter[17]_i_1__1/O
                         net (fo=1, routed)           0.000     8.992    db3/counter[17]_i_1__1_n_0
    SLICE_X7Y25          FDPE                                         r  db3/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.500    14.841    db3/CLK
    SLICE_X7Y25          FDPE                                         r  db3/counter_reg[17]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y25          FDPE (Setup_fdpe_C_D)        0.031    15.097    db3/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 db2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.996ns (53.001%)  route 1.770ns (46.998%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.624     5.145    db2/CLK
    SLICE_X3Y21          FDPE                                         r  db2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDPE (Prop_fdpe_C_Q)         0.419     5.564 f  db2/counter_reg[2]/Q
                         net (fo=3, routed)           0.868     6.433    db2/counter_reg_n_0_[2]
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.296     6.729 r  db2/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.729    db2/counter_next0_carry_i_3__0_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.262 r  db2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.262    db2/counter_next0_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  db2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.379    db2/counter_next0_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.496 r  db2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.496    db2/counter_next0_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.715 r  db2/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.901     8.616    db2/counter_next0_carry__2_n_7
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.295     8.911 r  db2/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.911    db2/counter[13]_i_1__0_n_0
    SLICE_X3Y24          FDPE                                         r  db2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502    14.843    db2/CLK
    SLICE_X3Y24          FDPE                                         r  db2/counter_reg[13]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDPE (Setup_fdpe_C_D)        0.029    15.111    db2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 db3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.996ns (53.004%)  route 1.770ns (46.995%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.621     5.142    db3/CLK
    SLICE_X7Y21          FDPE                                         r  db3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.419     5.561 f  db3/counter_reg[2]/Q
                         net (fo=3, routed)           0.868     6.430    db3/counter_reg_n_0_[2]
    SLICE_X6Y21          LUT1 (Prop_lut1_I0_O)        0.296     6.726 r  db3/counter_next0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.726    db3/counter_next0_carry_i_3__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.259 r  db3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.259    db3/counter_next0_carry_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  db3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.376    db3/counter_next0_carry__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  db3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.493    db3/counter_next0_carry__1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.712 r  db3/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.901     8.613    db3/counter_next0_carry__2_n_7
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.295     8.908 r  db3/counter[13]_i_1__1/O
                         net (fo=1, routed)           0.000     8.908    db3/counter[13]_i_1__1_n_0
    SLICE_X7Y24          FDPE                                         r  db3/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.500    14.841    db3/CLK
    SLICE_X7Y24          FDPE                                         r  db3/counter_reg[13]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y24          FDPE (Setup_fdpe_C_D)        0.029    15.108    db3/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 db4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 2.014ns (53.594%)  route 1.744ns (46.406%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.618     5.139    db4/CLK
    SLICE_X1Y24          FDPE                                         r  db4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDPE (Prop_fdpe_C_Q)         0.419     5.558 f  db4/counter_reg[2]/Q
                         net (fo=3, routed)           0.877     6.436    db4/counter_reg_n_0_[2]
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.296     6.732 r  db4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.732    db4/counter_next0_carry_i_3__2_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.282 r  db4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.291    db4/counter_next0_carry_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  db4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.405    db4/counter_next0_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  db4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.519    db4/counter_next0_carry__1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.741 r  db4/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.858     8.598    db4/counter_next0_carry__2_n_7
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.299     8.897 r  db4/counter[13]_i_1__2/O
                         net (fo=1, routed)           0.000     8.897    db4/counter[13]_i_1__2_n_0
    SLICE_X1Y27          FDPE                                         r  db4/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    db4/CLK
    SLICE_X1Y27          FDPE                                         r  db4/counter_reg[13]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDPE (Setup_fdpe_C_D)        0.029    15.100    db4/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 easy/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myguess_FSM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.948%)  route 2.944ns (78.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.618     5.139    easy/CLK
    SLICE_X4Y22          FDCE                                         r  easy/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  easy/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.815     6.410    easy/Qreg_reg[15]
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.124     6.534 r  easy/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.955     7.490    easy/FSM_sequential_state[2]_i_10_n_0
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.124     7.614 r  easy/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           1.174     8.788    myguess_FSM/FSM_sequential_state_reg[1]_2
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.124     8.912 r  myguess_FSM/FSM_sequential_state[1]_i_1__3/O
                         net (fo=1, routed)           0.000     8.912    myguess_FSM/FSM_sequential_state[1]_i_1__3_n_0
    SLICE_X6Y26          FDCE                                         r  myguess_FSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502    14.843    myguess_FSM/CLK
    SLICE_X6Y26          FDCE                                         r  myguess_FSM/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y26          FDCE (Setup_fdce_C_D)        0.079    15.147    myguess_FSM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 db2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 2.250ns (59.997%)  route 1.500ns (40.003%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.624     5.145    db2/CLK
    SLICE_X3Y21          FDPE                                         r  db2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDPE (Prop_fdpe_C_Q)         0.419     5.564 f  db2/counter_reg[2]/Q
                         net (fo=3, routed)           0.868     6.433    db2/counter_reg_n_0_[2]
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.296     6.729 r  db2/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.729    db2/counter_next0_carry_i_3__0_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.262 r  db2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.262    db2/counter_next0_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  db2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.379    db2/counter_next0_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.496 r  db2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.496    db2/counter_next0_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.613 r  db2/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.622    db2/counter_next0_carry__2_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.937 r  db2/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.623     8.559    db2/counter_next0_carry__3_n_4
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.336     8.895 r  db2/counter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     8.895    db2/counter[20]_i_1__0_n_0
    SLICE_X3Y25          FDPE                                         r  db2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502    14.843    db2/CLK
    SLICE_X3Y25          FDPE                                         r  db2/counter_reg[20]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDPE (Setup_fdpe_C_D)        0.075    15.143    db2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  6.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db3/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.192ns (54.960%)  route 0.157ns (45.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.463    db3/CLK
    SLICE_X7Y25          FDCE                                         r  db3/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 f  db3/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.157     1.761    db3/state[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.051     1.812 r  db3/counter[20]_i_1__1/O
                         net (fo=1, routed)           0.000     1.812    db3/counter[20]_i_1__1_n_0
    SLICE_X7Y25          FDPE                                         r  db3/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.848     1.975    db3/CLK
    SLICE_X7Y25          FDPE                                         r  db3/counter_reg[20]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y25          FDPE (Hold_fdpe_C_D)         0.107     1.570    db3/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 db3/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.463    db3/CLK
    SLICE_X7Y25          FDCE                                         r  db3/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 f  db3/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.157     1.761    db3/state[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.045     1.806 r  db3/counter[18]_i_1__1/O
                         net (fo=1, routed)           0.000     1.806    db3/counter[18]_i_1__1_n_0
    SLICE_X7Y25          FDPE                                         r  db3/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.848     1.975    db3/CLK
    SLICE_X7Y25          FDPE                                         r  db3/counter_reg[18]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y25          FDPE (Hold_fdpe_C_D)         0.092     1.555    db3/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    hard/CLK
    SLICE_X5Y27          FDCE                                         r  hard/Qreg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  hard/Qreg_reg[23]/Q
                         net (fo=2, routed)           0.117     1.724    hard/Qreg_reg[23]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  hard/Qreg_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.832    hard/Qreg_reg[20]_i_1__0_n_4
    SLICE_X5Y27          FDCE                                         r  hard/Qreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    hard/CLK
    SLICE_X5Y27          FDCE                                         r  hard/Qreg_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105     1.571    hard/Qreg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.581     1.464    hard/CLK
    SLICE_X5Y26          FDCE                                         r  hard/Qreg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  hard/Qreg_reg[19]/Q
                         net (fo=2, routed)           0.117     1.722    hard/Qreg_reg[19]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  hard/Qreg_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.830    hard/Qreg_reg[16]_i_1__0_n_4
    SLICE_X5Y26          FDCE                                         r  hard/Qreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.849     1.976    hard/CLK
    SLICE_X5Y26          FDCE                                         r  hard/Qreg_reg[19]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.105     1.569    hard/Qreg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.581     1.464    hard/CLK
    SLICE_X5Y23          FDCE                                         r  hard/Qreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  hard/Qreg_reg[7]/Q
                         net (fo=2, routed)           0.118     1.723    hard/Qreg_reg[7]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  hard/Qreg_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.831    hard/Qreg_reg[4]_i_1__0_n_4
    SLICE_X5Y23          FDCE                                         r  hard/Qreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.849     1.976    hard/CLK
    SLICE_X5Y23          FDCE                                         r  hard/Qreg_reg[7]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.105     1.569    hard/Qreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.463    hard/CLK
    SLICE_X5Y25          FDCE                                         r  hard/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  hard/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.120     1.724    hard/Qreg_reg[15]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  hard/Qreg_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.832    hard/Qreg_reg[12]_i_1__0_n_4
    SLICE_X5Y25          FDCE                                         r  hard/Qreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.848     1.975    hard/CLK
    SLICE_X5Y25          FDCE                                         r  hard/Qreg_reg[15]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y25          FDCE (Hold_fdce_C_D)         0.105     1.568    hard/Qreg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.463    hard/CLK
    SLICE_X5Y24          FDCE                                         r  hard/Qreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  hard/Qreg_reg[11]/Q
                         net (fo=2, routed)           0.120     1.724    hard/Qreg_reg[11]
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  hard/Qreg_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.832    hard/Qreg_reg[8]_i_1__0_n_4
    SLICE_X5Y24          FDCE                                         r  hard/Qreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.848     1.975    hard/CLK
    SLICE_X5Y24          FDCE                                         r  hard/Qreg_reg[11]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)         0.105     1.568    hard/Qreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    hard/CLK
    SLICE_X5Y22          FDCE                                         r  hard/Qreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  hard/Qreg_reg[3]/Q
                         net (fo=2, routed)           0.120     1.727    hard/Qreg_reg[3]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  hard/Qreg_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.835    hard/Qreg_reg[0]_i_1__0_n_4
    SLICE_X5Y22          FDCE                                         r  hard/Qreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    hard/CLK
    SLICE_X5Y22          FDCE                                         r  hard/Qreg_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y22          FDCE (Hold_fdce_C_D)         0.105     1.571    hard/Qreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.463    hard/CLK
    SLICE_X5Y25          FDCE                                         r  hard/Qreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  hard/Qreg_reg[12]/Q
                         net (fo=2, routed)           0.115     1.719    hard/Qreg_reg[12]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  hard/Qreg_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.834    hard/Qreg_reg[12]_i_1__0_n_7
    SLICE_X5Y25          FDCE                                         r  hard/Qreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.848     1.975    hard/CLK
    SLICE_X5Y25          FDCE                                         r  hard/Qreg_reg[12]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y25          FDCE (Hold_fdce_C_D)         0.105     1.568    hard/Qreg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 hard/Qreg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hard/Qreg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    hard/CLK
    SLICE_X5Y27          FDCE                                         r  hard/Qreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  hard/Qreg_reg[20]/Q
                         net (fo=2, routed)           0.116     1.723    hard/Qreg_reg[20]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  hard/Qreg_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.838    hard/Qreg_reg[20]_i_1__0_n_7
    SLICE_X5Y27          FDCE                                         r  hard/Qreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    hard/CLK
    SLICE_X5Y27          FDCE                                         r  hard/Qreg_reg[20]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105     1.571    hard/Qreg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    db1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    db1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    db1/counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    db1/counter_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y25    db1/counter_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    db1/counter_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y27    db1/counter_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y27    db1/counter_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y27    db1/counter_reg[15]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    db1/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    db1/counter_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    db1/counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    db1/counter_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[5]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[6]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[7]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[8]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    db1/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    db1/counter_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    db1/counter_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    db1/counter_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[8]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    db1/counter_reg[9]/C



