#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Sep 11 22:29:26 2020
# Process ID: 1815808
# Current directory: /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_axi_emc_0_0_synth_1
# Command line: vivado -log design_1_axi_emc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_emc_0_0.tcl
# Log file: /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_axi_emc_0_0_synth_1/design_1_axi_emc_0_0.vds
# Journal file: /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_axi_emc_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_emc_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/ILI9341StreamLCD/ILI9341StreamLCD_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jacob/Documents/customip/ATM0280B44DisplayStream/ATM0280B44DisplayStream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/testhls/axistream/AxiStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/testhls/axilite/AxiDemo_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/ArtixIRDevBoard/Arm_ipi_repository'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/customip/ClockDivider'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/customip/ATM0280B44Display'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/IRGainOffsetCorrectionHLS/IRGainOffsetCorrectionHLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:lib_pkg:1.0'. The one found in IP location '/home/jacob/Documents/customip/ATM0280B44Display/ATM0280B44Display.srcs/sources_1/lib_pkg_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:lib_srl_fifo:1.0'. The one found in IP location '/home/jacob/Documents/customip/ATM0280B44Display/ATM0280B44Display.srcs/sources_1/lib_srl_fifo_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_master_burst:2.0'. The one found in IP location '/home/jacob/Documents/customip/ATM0280B44Display/ATM0280B44Display.srcs/sources_1/axi_master_burst_v2_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top design_1_axi_emc_0_0 -part xc7a12tcsg325-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Device 21-403] Loading part xc7a12tcsg325-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1815858
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2114.398 ; gain = 0.000 ; free physical = 785 ; free virtual = 4223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_emc_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/synth/design_1_axi_emc_0_0.vhd:119]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_emc_inst - type: string 
	Parameter C_AXI_CLK_PERIOD_PS bound to: 50000 - type: integer 
	Parameter C_LFLASH_PERIOD_PS bound to: 50000 - type: integer 
	Parameter C_LINEAR_FLASH_SYNC_BURST bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_PORT_DIFF bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_EN_REG bound to: 0 - type: integer 
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_MEM0_BASEADDR bound to: 32'b01100000000000000000000000000000 
	Parameter C_S_AXI_MEM0_HIGHADDR bound to: 32'b01100000000001111111111111111111 
	Parameter C_S_AXI_MEM1_BASEADDR bound to: 32'b10110000000000000000000000000000 
	Parameter C_S_AXI_MEM1_HIGHADDR bound to: 32'b10111111111111111111111111111111 
	Parameter C_S_AXI_MEM2_BASEADDR bound to: 32'b11000000000000000000000000000000 
	Parameter C_S_AXI_MEM2_HIGHADDR bound to: 32'b11001111111111111111111111111111 
	Parameter C_S_AXI_MEM3_BASEADDR bound to: 32'b11010000000000000000000000000000 
	Parameter C_S_AXI_MEM3_HIGHADDR bound to: 32'b11011111111111111111111111111111 
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_MEM0_TYPE bound to: 1 - type: integer 
	Parameter C_MEM1_TYPE bound to: 0 - type: integer 
	Parameter C_MEM2_TYPE bound to: 0 - type: integer 
	Parameter C_MEM3_TYPE bound to: 0 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 8 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 8 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_MEM_A_MSB bound to: 31 - type: integer 
	Parameter C_MEM_A_LSB bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_3 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_0 bound to: 55000 - type: integer 
	Parameter C_TAVDV_PS_MEM_0 bound to: 55000 - type: integer 
	Parameter C_TPACC_PS_FLASH_0 bound to: 0 - type: integer 
	Parameter C_THZCE_PS_MEM_0 bound to: 20000 - type: integer 
	Parameter C_THZOE_PS_MEM_0 bound to: 20000 - type: integer 
	Parameter C_TWC_PS_MEM_0 bound to: 55000 - type: integer 
	Parameter C_TWP_PS_MEM_0 bound to: 40000 - type: integer 
	Parameter C_TWPH_PS_MEM_0 bound to: 0 - type: integer 
	Parameter C_TLZWE_PS_MEM_0 bound to: 5000 - type: integer 
	Parameter C_WR_REC_TIME_MEM_0 bound to: 0 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_1 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_1 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_1 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_2 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_2 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_2 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_3 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_3 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_3 bound to: 27000 - type: integer 
INFO: [Synth 8-3491] module 'axi_emc' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:3428' bound to instance 'U0' of component 'axi_emc' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/synth/design_1_axi_emc_0_0.vhd:373]
INFO: [Synth 8-638] synthesizing module 'axi_emc' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:3738]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_emc_inst - type: string 
	Parameter C_AXI_CLK_PERIOD_PS bound to: 50000 - type: integer 
	Parameter C_LFLASH_PERIOD_PS bound to: 50000 - type: integer 
	Parameter C_LINEAR_FLASH_SYNC_BURST bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_PORT_DIFF bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_EN_REG bound to: 0 - type: integer 
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_MEM0_BASEADDR bound to: 1610612736 - type: integer 
	Parameter C_S_AXI_MEM0_HIGHADDR bound to: 1611137023 - type: integer 
	Parameter C_S_AXI_MEM1_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_S_AXI_MEM1_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_S_AXI_MEM2_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_S_AXI_MEM2_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_S_AXI_MEM3_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_S_AXI_MEM3_HIGHADDR bound to: -536870913 - type: integer 
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_MEM0_TYPE bound to: 1 - type: integer 
	Parameter C_MEM1_TYPE bound to: 0 - type: integer 
	Parameter C_MEM2_TYPE bound to: 0 - type: integer 
	Parameter C_MEM3_TYPE bound to: 0 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 8 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 8 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_MEM_A_MSB bound to: 31 - type: integer 
	Parameter C_MEM_A_LSB bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_3 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_0 bound to: 55000 - type: integer 
	Parameter C_TAVDV_PS_MEM_0 bound to: 55000 - type: integer 
	Parameter C_TPACC_PS_FLASH_0 bound to: 0 - type: integer 
	Parameter C_THZCE_PS_MEM_0 bound to: 20000 - type: integer 
	Parameter C_THZOE_PS_MEM_0 bound to: 20000 - type: integer 
	Parameter C_TWC_PS_MEM_0 bound to: 55000 - type: integer 
	Parameter C_TWP_PS_MEM_0 bound to: 40000 - type: integer 
	Parameter C_TWPH_PS_MEM_0 bound to: 0 - type: integer 
	Parameter C_TLZWE_PS_MEM_0 bound to: 5000 - type: integer 
	Parameter C_WR_REC_TIME_MEM_0 bound to: 0 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_1 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_1 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_1 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_2 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_2 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_2 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_3 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_3 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_3 bound to: 27000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_emc_native_interface' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:1827]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_MEM0_BASEADDR bound to: 1610612736 - type: integer 
	Parameter C_S_AXI_MEM0_HIGHADDR bound to: 1611137023 - type: integer 
	Parameter C_S_AXI_MEM1_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_S_AXI_MEM1_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_S_AXI_MEM2_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_S_AXI_MEM2_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_S_AXI_MEM3_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_S_AXI_MEM3_HIGHADDR bound to: -536870913 - type: integer 
	Parameter AXI_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001100000000001111111111111111111 
	Parameter AXI_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_emc_addr_gen' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:614]
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_emc_addr_gen' (1#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:614]
INFO: [Synth 8-638] synthesizing module 'axi_emc_address_decode' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:1250]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_DECODE_BITS bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001100000000001111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_emc_address_decode' (2#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:1250]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (3#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (4#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (5#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:241]
	Parameter C_NUM_BITS bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (6#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_native_interface' (7#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:1827]
INFO: [Synth 8-638] synthesizing module 'EMC' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:8233]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_MEM0_BASEADDR bound to: 1610612736 - type: integer 
	Parameter C_MEM0_HIGHADDR bound to: 1611137023 - type: integer 
	Parameter C_MEM1_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_MEM1_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_MEM2_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_MEM2_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_MEM3_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_MEM3_HIGHADDR bound to: -536870913 - type: integer 
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_0 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_1 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_2 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_3 bound to: 0 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 8 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 8 - type: integer 
	Parameter C_MEM0_TYPE bound to: 1 - type: integer 
	Parameter C_MEM1_TYPE bound to: 0 - type: integer 
	Parameter C_MEM2_TYPE bound to: 0 - type: integer 
	Parameter C_MEM3_TYPE bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_3 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter C_BUS_CLOCK_PERIOD_PS bound to: 50000 - type: integer 
	Parameter C_SYNCH_MEM_0 bound to: 0 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_0 bound to: 55000 - type: integer 
	Parameter C_TAVDV_PS_MEM_0 bound to: 55000 - type: integer 
	Parameter C_TPACC_PS_FLASH_0 bound to: 0 - type: integer 
	Parameter C_THZCE_PS_MEM_0 bound to: 20000 - type: integer 
	Parameter C_THZOE_PS_MEM_0 bound to: 20000 - type: integer 
	Parameter C_TWC_PS_MEM_0 bound to: 55000 - type: integer 
	Parameter C_TWP_PS_MEM_0 bound to: 40000 - type: integer 
	Parameter C_TWPH_PS_MEM_0 bound to: 0 - type: integer 
	Parameter C_TLZWE_PS_MEM_0 bound to: 5000 - type: integer 
	Parameter C_WR_REC_TIME_MEM_0 bound to: 0 - type: integer 
	Parameter C_SYNCH_MEM_1 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_1 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_1 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_1 bound to: 27000 - type: integer 
	Parameter C_SYNCH_MEM_2 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_2 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_2 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_2 bound to: 27000 - type: integer 
	Parameter C_SYNCH_MEM_3 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_3 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_3 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_3 bound to: 27000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipic_if' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:580]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 8 - type: integer 
	Parameter C_RESET_VALUE bound to: 8'b00000000 
	Parameter C_LD_WIDTH bound to: 8 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-6157] synthesizing module 'MULT_AND' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921]
INFO: [Synth 8-6155] done synthesizing module 'MULT_AND' (8#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (9#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (10#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (11#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg' (12#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ipic_if' (13#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:580]
INFO: [Synth 8-638] synthesizing module 'mem_state_machine' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:2190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
INFO: [Synth 8-256] done synthesizing module 'mem_state_machine' (14#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:2190]
INFO: [Synth 8-638] synthesizing module 'addr_counter_mux' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4461]
	Parameter C_ADDR_CNTR_WIDTH bound to: 2 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_OFFSET bound to: 2 - type: integer 
	Parameter PARITY_TYPE_MEMORY bound to: 0 - type: integer 
	Parameter C_GLOBAL_DATAWIDTH_MATCH bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 2'b00 
	Parameter C_LD_WIDTH bound to: 2 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized0' (14#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'addr_counter_mux' (15#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:4461]
INFO: [Synth 8-638] synthesizing module 'counters' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_RESET_VALUE bound to: 5'b11111 
	Parameter C_LD_WIDTH bound to: 5 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860' bound to instance 'FDSE_i1' of component 'FDSE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (16#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860' bound to instance 'FDSE_i1' of component 'FDSE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860' bound to instance 'FDSE_i1' of component 'FDSE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860' bound to instance 'FDSE_i1' of component 'FDSE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860' bound to instance 'FDSE_i1' of component 'FDSE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized1' (16#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_RESET_VALUE bound to: 5'b00000 
	Parameter C_LD_WIDTH bound to: 5 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_i1' of component 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized2' (16#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized3' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 16 - type: integer 
	Parameter C_RESET_VALUE bound to: 16'b1111111111111111 
	Parameter C_LD_WIDTH bound to: 16 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860' bound to instance 'FDSE_i1' of component 'FDSE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860' bound to instance 'FDSE_i1' of component 'FDSE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860' bound to instance 'FDSE_i1' of component 'FDSE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860' bound to instance 'FDSE_i1' of component 'FDSE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42921' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42932' bound to instance 'MUXCY_i1' of component 'MUXCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_i1' of component 'XORCY' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized3' (16#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'counters' (17#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'select_param' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:3633]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_GLOBAL_SYNC_MEM bound to: 0 - type: integer 
	Parameter C_SYNCH_MEM_0 bound to: 0 - type: integer 
	Parameter C_SYNCH_MEM_1 bound to: 1 - type: integer 
	Parameter C_SYNCH_MEM_2 bound to: 1 - type: integer 
	Parameter C_SYNCH_MEM_3 bound to: 1 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 8 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_PAGEMODE_FLASH bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_0 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_1 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_2 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_3 bound to: 0 - type: integer 
	Parameter PARITY_TYPE_MEMORY bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_3 bound to: 0 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_GLOBAL_DATAWIDTH_MATCH bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter TRDCNT_0 bound to: 5'b00010 
	Parameter TRDCNT_1 bound to: 5'b00001 
	Parameter TRDCNT_2 bound to: 5'b00001 
	Parameter TRDCNT_3 bound to: 5'b00001 
	Parameter THZCNT_0 bound to: 5'b00001 
	Parameter THZCNT_1 bound to: 5'b00001 
	Parameter THZCNT_2 bound to: 5'b00001 
	Parameter THZCNT_3 bound to: 5'b00001 
	Parameter TWRCNT_0 bound to: 5'b00001 
	Parameter TWRCNT_1 bound to: 5'b00000 
	Parameter TWRCNT_2 bound to: 5'b00000 
	Parameter TWRCNT_3 bound to: 5'b00000 
	Parameter TWPHCNT_0 bound to: 5'b00001 
	Parameter TWPHCNT_1 bound to: 5'b00001 
	Parameter TWPHCNT_2 bound to: 5'b00001 
	Parameter TWPHCNT_3 bound to: 5'b00001 
	Parameter TPACC_0 bound to: 5'b00001 
	Parameter TPACC_1 bound to: 5'b00001 
	Parameter TPACC_2 bound to: 5'b00001 
	Parameter TPACC_3 bound to: 5'b00001 
	Parameter TLZCNT_0 bound to: 5'b00001 
	Parameter TLZCNT_1 bound to: 5'b00001 
	Parameter TLZCNT_2 bound to: 5'b00001 
	Parameter TLZCNT_3 bound to: 5'b00001 
	Parameter TP_WR_REC_CNT_0 bound to: 16'b0000000000000001 
	Parameter TP_WR_REC_CNT_1 bound to: 16'b0000000000000001 
	Parameter TP_WR_REC_CNT_2 bound to: 16'b0000000000000001 
	Parameter TP_WR_REC_CNT_3 bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'select_param' (18#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:3633]
INFO: [Synth 8-638] synthesizing module 'mem_steer' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:5345]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 8 - type: integer 
	Parameter C_MIN_MEM_WIDTH bound to: 8 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_PARITY_TYPE_MEMORY bound to: 0 - type: integer 
	Parameter C_ADDR_CNTR_WIDTH bound to: 2 - type: integer 
	Parameter C_GLOBAL_DATAWIDTH_MATCH bound to: 1 - type: integer 
	Parameter C_GLOBAL_SYNC_MEM bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDACK_PIPE_ASYNC' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6024]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDACK_PIPE_ASYNC' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6024]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'AALIGN_PIPE' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6087]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'AALIGN_PIPE' to cell 'FDR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6087]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:7120]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mem_steer' (19#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:5345]
INFO: [Synth 8-638] synthesizing module 'io_registers' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:1226]
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 8 - type: integer 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'io_registers' (20#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:1226]
INFO: [Synth 8-256] done synthesizing module 'EMC' (21#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ea80/hdl/emc_common_v3_0_vh_rfs.vhd:8233]
INFO: [Synth 8-256] done synthesizing module 'axi_emc' (22#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/1151/hdl/axi_emc_v3_0_vh_rfs.vhd:3738]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_emc_0_0' (23#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/synth/design_1_axi_emc_0_0.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2127.305 ; gain = 12.906 ; free physical = 1467 ; free virtual = 4906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2142.148 ; gain = 27.750 ; free physical = 1468 ; free virtual = 4907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2142.148 ; gain = 27.750 ; free physical = 1468 ; free virtual = 4907
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2145.117 ; gain = 0.000 ; free physical = 1457 ; free virtual = 4896
INFO: [Netlist 29-17] Analyzing 207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0_ooc.xdc]
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0_ooc.xdc]
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0_board.xdc]
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0_board.xdc]
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0.xdc]
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.961 ; gain = 0.000 ; free physical = 1362 ; free virtual = 4800
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 79 instances were transformed.
  FDR => FDRE: 15 instances
  MULT_AND => LUT2: 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2309.867 ; gain = 9.906 ; free physical = 1359 ; free virtual = 4798
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1389 ; free virtual = 4828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12tcsg325-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1389 ; free virtual = 4828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg. (constraint file  /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0.xdc, line 48).
Applied set_property IOB = TRUE for U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg. (constraint file  /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0.xdc, line 49).
Applied set_property IOB = TRUE for U0/EMC_CTRL_I/IO_REGISTERS_I/\mem_cen_reg_reg[0] . (constraint file  /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0.xdc, line 50).
Applied set_property IOB = TRUE for U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg. (constraint file  /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0.xdc, line 52).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1389 ; free virtual = 4828
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'emc_addr_ps_reg' in module 'axi_emc_native_interface'
INFO: [Synth 8-802] inferred FSM for state register 'crnt_state_reg' in module 'mem_state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 rd_last |                              001 |                              010
                      rd |                              010 |                              001
                      wr |                              011 |                              011
                 wr_wait |                              100 |                              100
                 wr_last |                              101 |                              110
                    resp |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'emc_addr_ps_reg' using encoding 'sequential' in module 'axi_emc_native_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             address_set |                            00001 |                            00010
            deassert_cen |                            00010 |                            00011
                   write |                            00011 |                            00001
             dassert_wen |                            00100 |                            00110
              write_wait |                            00101 |                            01000
               wait_temp |                            00110 |                            01001
              assert_cen |                            00111 |                            01011
          wait_write_ack |                            01000 |                            00111
           wr_rec_period |                            01001 |                            01010
            address_rset |                            01010 |                            00100
           deassert_rcen |                            01011 |                            00101
    linear_flash_sync_rd |                            01100 |                            01101
                    read |                            01101 |                            01100
               page_read |                            01110 |                            01110
            deassert_oen |                            01111 |                            01111
         wait_rddata_ack |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'crnt_state_reg' using encoding 'sequential' in module 'mem_state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1352 ; free virtual = 4793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 5     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 65    
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 24    
	  17 Input    5 Bit        Muxes := 3     
	  58 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   3 Input    4 Bit        Muxes := 6     
	   7 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 16    
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	  14 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 17    
	   3 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 143   
	   7 Input    1 Bit        Muxes := 12    
	   5 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 35    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1278 ; free virtual = 4724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1306 ; free virtual = 4753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1222 ; free virtual = 4669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1212 ; free virtual = 4659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1232 ; free virtual = 4686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1232 ; free virtual = 4686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1232 ; free virtual = 4686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1232 ; free virtual = 4686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1232 ; free virtual = 4686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1232 ; free virtual = 4686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                   | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[255] | 33     | 33         | 0      | 264     | 132    | 66     | 0      | 
+------------+----------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     6|
|3     |LUT2     |    59|
|4     |LUT3     |   110|
|5     |LUT4     |    50|
|6     |LUT5     |   101|
|7     |LUT6     |   205|
|8     |MULT_AND |    46|
|9     |MUXCY    |    47|
|10    |MUXF7    |   132|
|11    |MUXF8    |    66|
|12    |SRLC32E  |   264|
|13    |XORCY    |    56|
|14    |FDR      |     6|
|15    |FDRE     |   361|
|16    |FDSE     |    62|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1232 ; free virtual = 4686
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2309.867 ; gain = 27.750 ; free physical = 1283 ; free virtual = 4736
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2309.867 ; gain = 195.469 ; free physical = 1283 ; free virtual = 4736
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2309.867 ; gain = 0.000 ; free physical = 1355 ; free virtual = 4808
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ce_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_cen_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_rnw_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_rpn_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[10] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[11] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[12] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[13] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[14] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[15] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[16] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[17] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[18] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[19] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[20] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[21] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[22] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[23] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[24] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[25] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[26] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[27] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[28] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[29] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[30] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[31] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[8] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance U0/mem_a_int_reg[9] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.180 ; gain = 0.000 ; free physical = 1300 ; free virtual = 4754
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 19 instances
  FDR => FDRE: 6 instances
  MULT_AND => LUT2: 46 instances

INFO: [Common 17-83] Releasing license: Synthesis
294 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2339.180 ; gain = 224.875 ; free physical = 1481 ; free virtual = 4934
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_axi_emc_0_0_synth_1/design_1_axi_emc_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_emc_0_0, cache-ID = 5edb18640a8f2efa
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_axi_emc_0_0_synth_1/design_1_axi_emc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_emc_0_0_utilization_synth.rpt -pb design_1_axi_emc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 11 22:30:15 2020...
